{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652894840643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652894840643 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SIMD_Proc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SIMD_Proc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652894840730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652894840809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652894840809 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a128 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a128\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841416 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a128"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a160 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a160\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6618 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841418 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a160"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a192 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a192\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7930 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841419 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a192"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a224 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a224\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841419 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a224"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a64 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841419 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a96 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a96\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841420 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a96"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841420 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a32 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841420 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a129 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a129\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841420 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a129"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a161 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a161\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841421 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a161"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a193 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a193\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841421 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a193"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a225 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a225\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841421 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a225"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a65 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841422 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a97 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a97\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841422 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a97"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841422 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a33 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841422 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a130 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a130\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841423 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a130"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a162 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a162\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841423 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a162"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a194 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a194\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8012 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841423 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a194"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a226 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a226\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841424 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a226"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a66 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841424 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a98 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a98\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4076 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841424 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a98"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841424 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a34 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a131 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a131\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a131"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a163 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a163\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a163"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a195 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a195\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a195"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a227 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a227\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a227"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a67 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a99 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a99\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a99"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a35 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a132 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a132\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a132"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a164 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a164\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a164"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a196 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a196\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a196"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a228 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a228\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a228"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a68 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a100 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a100\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a100"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a36 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a133 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a133\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a133"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a165 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a165\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a165"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a197 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a197\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a197"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a229 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a229\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a229"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a69 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a101 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a101\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a101"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a37 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a134 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a134\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a134"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a166 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a166\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a166"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a198 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a198\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a198"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a230 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a230\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a230"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a70 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841425 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a102 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a102\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841433 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a102"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841433 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a38 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841433 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a135 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a135\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a135"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a167 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a167\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a167"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a199 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a199\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a199"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a231 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a231\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a231"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a71 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a103 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a103\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a103"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a39 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a136 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a136\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a136"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a168 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a168\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a168"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a200 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a200\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a200"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a232 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a232\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a232"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a72 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a104 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a104\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a104"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a40 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a137 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a137\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a137"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a169 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a169\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a169"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a201 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a201\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a201"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a233 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a233\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a233"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a73 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a105 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a105\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a105"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a41 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a138 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a138\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a138"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a170 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a170\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a170"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a202 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a202\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a202"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a234 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a234\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a234"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a74 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841435 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a106 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a106\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841443 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a106"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841443 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a42 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841443 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a139 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a139\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a139"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a171 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a171\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a171"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a203 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a203\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a203"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a235 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a235\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a235"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a75 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a107 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a107\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a107"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 509 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a43 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a140 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a140\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a140"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a172 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a172\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a172"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a204 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a204\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a204"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a236 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a236\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a236"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a76 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a108 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a108\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a108"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a44 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a141 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a141\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a141"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a173 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a173\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a173"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a205 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a205\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841445 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a205"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a237 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a237\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a237"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a77 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a109 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a109\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a109"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a45 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a142 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a142\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a142"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a174 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a174\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a174"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a206 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a206\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841453 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a206"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a238 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a238\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a238"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a78 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a110 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a110\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a110"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a46 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a143 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a143\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a143"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a175 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a175\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a175"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a207 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a207\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a207"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a239 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a239\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a239"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a79 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a111 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a111\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a111"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a47 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a144 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a144\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a144"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a176 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a176\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a176"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a208 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a208\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841456 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a208"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a240 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a240\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841462 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a240"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a80 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a80\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841462 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a80"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a112 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a112\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841462 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a112"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841462 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a48 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841462 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a145 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a145\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a145"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a177 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a177\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a177"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a209 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a209\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a209"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a241 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a241\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a241"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a81 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a81\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a81"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a113 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a113\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a113"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a49 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a146 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a146\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841463 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a146"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a178 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a178\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a178"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a210 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a210\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a210"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a242 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a242\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a242"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a82 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a82\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a82"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a114 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a114\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a114"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a50 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a147 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a147\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a147"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a179 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a179\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a179"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a211 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a211\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a211"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a243 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a243\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a243"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a83 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a83\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a83"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a115 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a115\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a115"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a51 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a148 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a148\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a148"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a180 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a180\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a180"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a212 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a212\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a212"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a244 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a244\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a244"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a84 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a84\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a84"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a116 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a116\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a116"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a52 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a149 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a149\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a149"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a181 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a181\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a181"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a213 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a213\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841466 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a213"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a245 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a245\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a245"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a85 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a85\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a85"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a117 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a117\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a117"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a53 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a150 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a150\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a150"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a182 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a182\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a182"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a214 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a214\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841473 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a214"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a246 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a246\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a246"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a86 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a86\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a86"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a118 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a118\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a118"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a54 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a151 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a151\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a151"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a183 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a183\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a183"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a215 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a215\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a215"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a247 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a247\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a247"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a87 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a87\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a87"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a119 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a119\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a119"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a55 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a152 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a152\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a152"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a184 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a184\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a184"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a216 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a216\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a216"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a248 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a248\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a248"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a88 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a88\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a88"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a120 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a120\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 4978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a120"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a56 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a153 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a153\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a153"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a185 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a185\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a185"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a217 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a217\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a217"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a249 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a249\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a249"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a89 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a89\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a89"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a121 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a121\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841476 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a121"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a57 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a154 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a154\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a154"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a186 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a186\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a186"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a218 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a218\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 8996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a218"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a250 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a250\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a250"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a90 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a90\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a90"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a122 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a122\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a122"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a58 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841483 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a155 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a155\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a155"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a187 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a187\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a187"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a219 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a219\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a219"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a251 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a251\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a251"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a91 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a91\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a91"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a123 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a123\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a123"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a59 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a156 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a156\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a156"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a188 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a188\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a188"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a220 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a220\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a220"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a252 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a252\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a252"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a92 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a92\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a92"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a124 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a124\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a124"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a60 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a157 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a157\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a157"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a189 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a189\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a189"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a221 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a221\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a221"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a253 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a253\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a253"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a93 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a93\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a93"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a125 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a125\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a125"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a61 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a158 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a158\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841486 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a158"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a190 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a190\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a190"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a222 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a222\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a222"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a254 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a254\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a254"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a94 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a94\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a94"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a126 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a126\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a126"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a62 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a159 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a159\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 6577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a159"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a191 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a191\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 7889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a191"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a223 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a223\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 9201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a223"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a255 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a255\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 10513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a255"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a95 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a95\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 3953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a95"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a127 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a127\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 5265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841493 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a127"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841496 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a63 clk1 GND " "WYSIWYG primitive \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|ram_block1a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/altsyncram_5mk2.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 99 0 0 } } { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 40 0 0 } } { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 137 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1652894841496 "|Pipeline_SIMD|Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ram_block1a63"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652894841496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652894841547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652894841643 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652894841756 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "183 184 " "No exact pin location assignment(s) for 183 pins of 184 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652894842113 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652894859793 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652894860393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652894860483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652894860483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652894860483 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652894860493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652894860493 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652894860493 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SIMD_Proc.sdc " "Synopsys Design Constraints File file not found: 'SIMD_Proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652894863253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652894863253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652894863303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652894863303 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652894863303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652894863523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652894863528 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652894863528 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652894863933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652894879149 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652894884926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652894901867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652895002221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652895036279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652895036279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652895040092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.0% " "4e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1652895056532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652895061237 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652895061237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652895095540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652895095540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:49 " "Fitter routing operations ending: elapsed time is 00:00:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652895095548 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.44 " "Total time spent on timing analysis during the Fitter is 18.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652895104998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652895105090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652895110130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652895110134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652895114771 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652895126484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/output_files/SIMD_Proc.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/output_files/SIMD_Proc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652895127381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 261 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6567 " "Peak virtual memory: 6567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652895129392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 11:32:09 2022 " "Processing ended: Wed May 18 11:32:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652895129392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:50 " "Elapsed time: 00:04:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652895129392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652895129392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652895129392 ""}
