$date
	Sat Oct  5 13:59:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BitAdder_tb $end
$var wire 1 ! o_o $end
$var wire 1 " o_c $end
$var reg 1 # i_a $end
$var reg 1 $ i_b $end
$var reg 1 % i_c $end
$var reg 1 & i_clk $end
$var reg 1 ' i_reset $end
$scope module uut $end
$var wire 1 ( abxor $end
$var wire 1 # i_a $end
$var wire 1 $ i_b $end
$var wire 1 % i_c $end
$var wire 1 & i_clk $end
$var wire 1 ' i_reset $end
$var reg 1 " o_c $end
$var reg 1 ! o_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
0&
0%
0$
0#
x"
x!
$end
#5000
0"
0!
1&
#10000
0&
0'
#15000
1&
#20000
1(
0&
1#
#25000
1!
1&
#30000
0(
0&
1$
#35000
1"
0!
1&
#40000
0&
1%
#45000
1!
1&
