{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk (index=0, width=1, offset=0)",
    "    Detect input port \\din (index=0, width=1, offset=0)",
    "    Detect output port \\dout (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk",
    "      Cell port \\I is connected to input port \\clk",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din",
    "      Cell port \\I is connected to input port \\din",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout",
    "      Cell port \\O is connected to output port \\dout",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk out connection: $ibuf_clk -> \\clk_buf",
    "      Connected \\clk_buf",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clk_buf out connection: \\clkbuf -> \\pll",
    "      Connected \\pll",
    "        Parameter \\DEV_FAMILY: \"VIRGO\"",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_MULT_FRAC: 0",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox fast clock source",
    "  Trace Core/Fabric Clock",
    "    Module \\CLK_BUF \\clk_buf: clock port \\O, net \\clkbuf",
    "      Connected to cell \\PLL \\pll",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll: clock port \\CLK_OUT_DIV4, net \\pll_clk",
    "      Connected to cell \\DFFRE $abc$193$auto_194",
    "        Which is not a IO primitive. Send to fabric",
    "      Use slot 0",
    "  Double check Core/Fabric Clock",
    "  Summary",
    "        |----------------------------------------------------------------------|",
    "        |     ***********************************************************      |",
    "    IN  | clk * I_BUF |-> CLK_BUF |-> PLL                               *      |",
    "    IN  | din * I_BUF                                                   *      |",
    "    OUT |     *                                                  O_BUFT * dout |",
    "        |     ***********************************************************      |",
    "        |----------------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk",
    "  Assign location HP_1_0_0P (and properties) to Port din",
    "  Assign location HP_1_1_0N (and properties) to Port dout",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=clk, location: HP_1_CC_18_9P",
    "        Data signal from object clk",
    "          Fail reason: Object clk is primitive \\PLL but data signal is not defined",
    "      Pin object=din, location: HP_1_0_0P",
    "        Data signal from object din",
    "          Module=I_BUF Linked-object=din Port=O Net=$ibuf_din - Found",
    "      Pin object=dout, location: HP_1_1_0N",
    "        Data signal from object dout",
    "          Module=O_BUFT Linked-object=dout Port=I Net=$obuf_dout - Found",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=PLL LinkedObject=clk Location=HP_1_CC_18_9P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Skip reason: User design does not utilize linked-object clk wrapped-instance port LOCK",
    "      Module=PLL LinkedObject=clk Location=HP_1_CC_18_9P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=din Location=HP_1_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=O_BUFT LinkedObject=dout Location=HP_1_1_0N Port=T Signal=in:f2g_tx_oe_{A|B}",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$ibuf$top.$ibuf_clk",
      "location_object" : "clk",
      "location" : "HP_1_CC_18_9P",
      "linked_object" : "clk",
      "linked_objects" : {
        "clk" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk",
        "O" : "$ibuf_clk"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf",
      "location_object" : "clk",
      "location" : "HP_1_CC_18_9P",
      "linked_object" : "clk",
      "linked_objects" : {
        "clk" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$ibuf_clk",
        "O" : "clkbuf"
      },
      "parameters" : {
      },
      "flags" : [
        "CLK_BUF"
      ],
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pll",
      "location_object" : "clk",
      "location" : "HP_1_CC_18_9P",
      "linked_object" : "clk",
      "linked_objects" : {
        "clk" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "OUT3_ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf",
        "CLK_OUT_DIV4" : "pll_clk"
      },
      "parameters" : {
        "DEV_FAMILY" : "VIRGO",
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "OUT3_ROUTE_TO_FABRIC_CLK" : "0",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_MULT_FRAC" : "0",
        "PLL_POST_DIV" : "34"
      },
      "flags" : [
        "PLL"
      ],
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$ibuf$top.$ibuf_din",
      "location_object" : "din",
      "location" : "HP_1_0_0P",
      "linked_object" : "din",
      "linked_objects" : {
        "din" : {
          "location" : "HP_1_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din",
        "O" : "$ibuf_din"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUFT",
      "name" : "$obuf$top.$obuf_dout",
      "location_object" : "dout",
      "location" : "HP_1_1_0N",
      "linked_object" : "dout",
      "linked_objects" : {
        "dout" : {
          "location" : "HP_1_1_0N",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$obuf_dout",
        "O" : "dout"
      },
      "parameters" : {
      },
      "flags" : [
        "O_BUFT"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    }
  ]
}
