|IOP
AI_EMPTY <= <GND>
AI_COMP <= <GND>
ADC_PD <= <GND>
ADC_RESET <= lpm_inv0:inst16.result
ADC_CONVST <= lpm_inv0:inst19.result
ADC_BUSY => lpm_inv0:inst18.data
ADC_BUSY => lpm_inv0:inst20.data
ADC_CS <= lpm_inv0:inst14.result
CLEAR1 <= SPI_DAC:inst.CLR
CLEAR2 <= <GND>
CLEAR3 <= <GND>
CLEAR4 <= <GND>
LATCH1 <= SPI_DAC:inst.LATCH
LATCH2 <= <GND>
LATCH3 <= <GND>
LATCH4 <= <GND>
SCK_DAC1 <= SPI_DAC:inst.SCLK
SCK_DAC2 <= <GND>
SCK_DAC3 <= <GND>
SCK_DAC4 <= <GND>
SDIN_DAC1 <= SPI_DAC:inst.SDIN
SDIN_DAC2 <= <GND>
SDIN_DAC3 <= <GND>
SDIN_DAC4 <= <GND>
CS_ADC1 <= <GND>
CS_ADC2 <= <GND>
CS_ADC3 <= <GND>
CS_ADC4 <= <GND>
SDIN_ADC <= <GND>
SCK_ADC <= <GND>
H1 <= <GND>
H2 <= <GND>
H3 <= <GND>
H4 <= <GND>
H5 <= <GND>
P_SDI <= SPI:inst13.SDATA
P_CS => COUNTER_25:inst28.clock
AICLK => mem:inst34.clock
P_WE1 => COUNTER_25:inst27.clock
P_WE0 => COUNTER_25:inst4.clock
P_CLOCK <= SPI:inst13.SCLK
P_LE <= VHI:inst44.result[0]
MUX_0 <= lpm_inv0:inst3.result
MUX_1 <= lpm_inv0:inst10.result
MUX_2 <= lpm_inv0:inst11.result
MUX_3 <= VHI:inst55.result[0]
MUX_4 <= lpm_inv0:inst12.result
TP1 <= AICLK2.DB_MAX_OUTPUT_PORT_TYPE
AICLK2 => TP1.DATAIN
TP4 <= P_CLK.DB_MAX_OUTPUT_PORT_TYPE
EXTRA16 <= NONIN:inst7.tridata[0]
EXTRA14 <= NONIN:inst8.tridata[0]
EXTRA12 <= NONIN:inst5.tridata[0]
EXTRA10 <= NONIN:inst6.tridata[0]
EXTRA32 <= NONIN:inst9.tridata[0]
SDO_DAC1 => NONIN:inst9.data
ADC_READ <= lpm_inv0:inst15.result
ADC_D[0] => FF_D:inst23.data[0]
ADC_D[1] => FF_D:inst23.data[1]
ADC_D[2] => FF_D:inst23.data[2]
ADC_D[3] => FF_D:inst23.data[3]
ADC_D[4] => FF_D:inst23.data[4]
ADC_D[5] => FF_D:inst23.data[5]
ADC_D[6] => FF_D:inst23.data[6]
ADC_D[7] => FF_D:inst23.data[7]
ADC_D[8] => FF_D:inst23.data[8]
ADC_D[9] => FF_D:inst23.data[9]
ADC_D[10] => FF_D:inst23.data[10]
ADC_D[11] => FF_D:inst23.data[11]
ADC_D[12] => FF_D:inst23.data[12]
ADC_D[13] => FF_D:inst23.data[13]
ADC_D[14] => FF_D:inst23.data[14]
ADC_D[15] => FF_D:inst23.data[15]
AI_OE => ~NO_FANOUT~
AI_READ => ~NO_FANOUT~
RB_DL_D => ~NO_FANOUT~
RB_DL_C => ~NO_FANOUT~
RB_DL_B => ~NO_FANOUT~
RB_DL_A => ~NO_FANOUT~
SDO_DAC4 => ~NO_FANOUT~
SDO_DAC2 => ~NO_FANOUT~
SDO_DAC3 => ~NO_FANOUT~
AI_START => ~NO_FANOUT~
AI_CLEAR => ~NO_FANOUT~
BD5 => ~NO_FANOUT~
SDO_ADC => ~NO_FANOUT~
SPARE1 => ~NO_FANOUT~
SPARE2 => ~NO_FANOUT~
SPARE3 => ~NO_FANOUT~
P_OE => ~NO_FANOUT~
FLAG_CLEAR => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
P_RD/W => ~NO_FANOUT~
P_ADDR[20] => ~NO_FANOUT~
P_ADDR[21] => ~NO_FANOUT~
P_ADDR[22] => ~NO_FANOUT~
P_ADDR[23] => ~NO_FANOUT~
P_ADDR[24] => ~NO_FANOUT~
P_ADDR[25] => ~NO_FANOUT~
P_ADDR[26] => ~NO_FANOUT~
P_ADDR[27] => ~NO_FANOUT~
P_ADDR[28] => ~NO_FANOUT~
P_ADDR[29] => ~NO_FANOUT~
P_ADDR[30] => ~NO_FANOUT~


|IOP|lpm_inv0:inst16
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst16|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst58
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst58|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst19
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst19|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|counter8:inst17
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|IOP|counter8:inst17|lpm_counter:lpm_counter_component
clock => cntr_tbi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_tbi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_tbi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_tbi:auto_generated.q[0]
q[1] <= cntr_tbi:auto_generated.q[1]
q[2] <= cntr_tbi:auto_generated.q[2]
q[3] <= cntr_tbi:auto_generated.q[3]
q[4] <= cntr_tbi:auto_generated.q[4]
q[5] <= cntr_tbi:auto_generated.q[5]
q[6] <= cntr_tbi:auto_generated.q[6]
q[7] <= cntr_tbi:auto_generated.q[7]
q[8] <= cntr_tbi:auto_generated.q[8]
q[9] <= cntr_tbi:auto_generated.q[9]
q[10] <= cntr_tbi:auto_generated.q[10]
q[11] <= cntr_tbi:auto_generated.q[11]
q[12] <= cntr_tbi:auto_generated.q[12]
q[13] <= cntr_tbi:auto_generated.q[13]
q[14] <= cntr_tbi:auto_generated.q[14]
q[15] <= cntr_tbi:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|IOP|counter8:inst17|lpm_counter:lpm_counter_component|cntr_tbi:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
aclr => counter_cella10.ACLR
aclr => counter_cella11.ACLR
aclr => counter_cella12.ACLR
aclr => counter_cella13.ACLR
aclr => counter_cella14.ACLR
aclr => counter_cella15.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
cnt_en => counter_cella10.DATAB
cnt_en => counter_cella11.DATAB
cnt_en => counter_cella12.DATAB
cnt_en => counter_cella13.DATAB
cnt_en => counter_cella14.DATAB
cnt_en => counter_cella15.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT


|IOP|COUNTER_25:inst1
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]
q[24] <= lpm_counter:lpm_counter_component.q[24]


|IOP|COUNTER_25:inst1|lpm_counter:lpm_counter_component
clock => cntr_49h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_49h:auto_generated.q[0]
q[1] <= cntr_49h:auto_generated.q[1]
q[2] <= cntr_49h:auto_generated.q[2]
q[3] <= cntr_49h:auto_generated.q[3]
q[4] <= cntr_49h:auto_generated.q[4]
q[5] <= cntr_49h:auto_generated.q[5]
q[6] <= cntr_49h:auto_generated.q[6]
q[7] <= cntr_49h:auto_generated.q[7]
q[8] <= cntr_49h:auto_generated.q[8]
q[9] <= cntr_49h:auto_generated.q[9]
q[10] <= cntr_49h:auto_generated.q[10]
q[11] <= cntr_49h:auto_generated.q[11]
q[12] <= cntr_49h:auto_generated.q[12]
q[13] <= cntr_49h:auto_generated.q[13]
q[14] <= cntr_49h:auto_generated.q[14]
q[15] <= cntr_49h:auto_generated.q[15]
q[16] <= cntr_49h:auto_generated.q[16]
q[17] <= cntr_49h:auto_generated.q[17]
q[18] <= cntr_49h:auto_generated.q[18]
q[19] <= cntr_49h:auto_generated.q[19]
q[20] <= cntr_49h:auto_generated.q[20]
q[21] <= cntr_49h:auto_generated.q[21]
q[22] <= cntr_49h:auto_generated.q[22]
q[23] <= cntr_49h:auto_generated.q[23]
q[24] <= cntr_49h:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|IOP|COUNTER_25:inst1|lpm_counter:lpm_counter_component|cntr_49h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
clock => counter_cella18.CLK
clock => counter_cella19.CLK
clock => counter_cella20.CLK
clock => counter_cella21.CLK
clock => counter_cella22.CLK
clock => counter_cella23.CLK
clock => counter_cella24.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
q[18] <= counter_cella18.REGOUT
q[19] <= counter_cella19.REGOUT
q[20] <= counter_cella20.REGOUT
q[21] <= counter_cella21.REGOUT
q[22] <= counter_cella22.REGOUT
q[23] <= counter_cella23.REGOUT
q[24] <= counter_cella24.REGOUT


|IOP|oscillator:inst2
oscena => oscillator_altufm_osc_rv5:oscillator_altufm_osc_rv5_component.oscena
osc <= oscillator_altufm_osc_rv5:oscillator_altufm_osc_rv5_component.osc


|IOP|oscillator:inst2|oscillator_altufm_osc_rv5:oscillator_altufm_osc_rv5_component
osc <= maxii_ufm_block1.OSC
oscena => maxii_ufm_block1.OSCENA


|IOP|VHI:inst45
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst45|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst18
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst18|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|lpm_inv0:inst14
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst14|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst56
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst56|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|SPI_DAC:inst
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
clock => DAC_SEND[0].CLK
clock => DAC_SEND[1].CLK
clock => DAC_SEND[2].CLK
clock => DAC_SEND[3].CLK
clock => DAC_SEND[4].CLK
clock => DAC_SEND[5].CLK
clock => DAC_SEND[6].CLK
clock => DAC_SEND[7].CLK
clock => DAC_SEND[8].CLK
clock => DAC_SEND[9].CLK
clock => DAC_SEND[10].CLK
clock => DAC_SEND[11].CLK
clock => DAC_SEND[12].CLK
clock => DAC_SEND[13].CLK
clock => DAC_SEND[14].CLK
clock => DAC_SEND[15].CLK
clock => DAC_SEND[16].CLK
clock => DAC_SEND[17].CLK
clock => DAC_SEND[18].CLK
clock => DAC_SEND[19].CLK
clock => DAC_SEND[20].CLK
clock => DAC_SEND[21].CLK
clock => DAC_SEND[22].CLK
clock => DAC_SEND[23].CLK
clock => SDIN~reg0.CLK
clock => LATCH~reg0.CLK
clock => SCLK~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => state_dac~1.DATAIN
clock => state~1.DATAIN
EN => ~NO_FANOUT~
LATCH <= LATCH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDIN <= SDIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLR <= comb.DB_MAX_OUTPUT_PORT_TYPE


|IOP|SPI:inst13
En => state.DATAB
En => Selector6.IN2
clock => SDATA~reg0.CLK
clock => SCLK~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => state~3.DATAIN
data[0] => Mux0.IN15
data[1] => Mux0.IN14
data[2] => Mux0.IN13
data[3] => Mux0.IN12
data[4] => Mux0.IN11
data[5] => Mux0.IN10
data[6] => Mux0.IN9
data[7] => Mux0.IN8
data[8] => Mux0.IN7
data[9] => Mux0.IN6
data[10] => Mux0.IN5
data[11] => Mux0.IN4
data[12] => Mux0.IN3
data[13] => Mux0.IN2
data[14] => Mux0.IN1
data[15] => Mux0.IN0
SDATA <= SDATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IOP|lpm_inv0:inst29
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst29|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|COUNTER_25:inst28
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]
q[24] <= lpm_counter:lpm_counter_component.q[24]


|IOP|COUNTER_25:inst28|lpm_counter:lpm_counter_component
clock => cntr_49h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_49h:auto_generated.q[0]
q[1] <= cntr_49h:auto_generated.q[1]
q[2] <= cntr_49h:auto_generated.q[2]
q[3] <= cntr_49h:auto_generated.q[3]
q[4] <= cntr_49h:auto_generated.q[4]
q[5] <= cntr_49h:auto_generated.q[5]
q[6] <= cntr_49h:auto_generated.q[6]
q[7] <= cntr_49h:auto_generated.q[7]
q[8] <= cntr_49h:auto_generated.q[8]
q[9] <= cntr_49h:auto_generated.q[9]
q[10] <= cntr_49h:auto_generated.q[10]
q[11] <= cntr_49h:auto_generated.q[11]
q[12] <= cntr_49h:auto_generated.q[12]
q[13] <= cntr_49h:auto_generated.q[13]
q[14] <= cntr_49h:auto_generated.q[14]
q[15] <= cntr_49h:auto_generated.q[15]
q[16] <= cntr_49h:auto_generated.q[16]
q[17] <= cntr_49h:auto_generated.q[17]
q[18] <= cntr_49h:auto_generated.q[18]
q[19] <= cntr_49h:auto_generated.q[19]
q[20] <= cntr_49h:auto_generated.q[20]
q[21] <= cntr_49h:auto_generated.q[21]
q[22] <= cntr_49h:auto_generated.q[22]
q[23] <= cntr_49h:auto_generated.q[23]
q[24] <= cntr_49h:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|IOP|COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
clock => counter_cella18.CLK
clock => counter_cella19.CLK
clock => counter_cella20.CLK
clock => counter_cella21.CLK
clock => counter_cella22.CLK
clock => counter_cella23.CLK
clock => counter_cella24.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
q[18] <= counter_cella18.REGOUT
q[19] <= counter_cella19.REGOUT
q[20] <= counter_cella20.REGOUT
q[21] <= counter_cella21.REGOUT
q[22] <= counter_cella22.REGOUT
q[23] <= counter_cella23.REGOUT
q[24] <= counter_cella24.REGOUT


|IOP|mem:inst34
clock => altdpram:altdpram_component.outclock
clock => altdpram:altdpram_component.inclock
data[0] => altdpram:altdpram_component.data[0]
data[1] => altdpram:altdpram_component.data[1]
data[2] => altdpram:altdpram_component.data[2]
data[3] => altdpram:altdpram_component.data[3]
data[4] => altdpram:altdpram_component.data[4]
data[5] => altdpram:altdpram_component.data[5]
data[6] => altdpram:altdpram_component.data[6]
data[7] => altdpram:altdpram_component.data[7]
data[8] => altdpram:altdpram_component.data[8]
data[9] => altdpram:altdpram_component.data[9]
data[10] => altdpram:altdpram_component.data[10]
data[11] => altdpram:altdpram_component.data[11]
data[12] => altdpram:altdpram_component.data[12]
data[13] => altdpram:altdpram_component.data[13]
data[14] => altdpram:altdpram_component.data[14]
data[15] => altdpram:altdpram_component.data[15]
rdaddress[0] => altdpram:altdpram_component.rdaddress[0]
rdaddress[1] => altdpram:altdpram_component.rdaddress[1]
rdaddress[2] => altdpram:altdpram_component.rdaddress[2]
rdaddress[3] => altdpram:altdpram_component.rdaddress[3]
rden => altdpram:altdpram_component.rden
wraddress[0] => altdpram:altdpram_component.wraddress[0]
wraddress[1] => altdpram:altdpram_component.wraddress[1]
wraddress[2] => altdpram:altdpram_component.wraddress[2]
wraddress[3] => altdpram:altdpram_component.wraddress[3]
wren => altdpram:altdpram_component.wren
q[0] <= altdpram:altdpram_component.q[0]
q[1] <= altdpram:altdpram_component.q[1]
q[2] <= altdpram:altdpram_component.q[2]
q[3] <= altdpram:altdpram_component.q[3]
q[4] <= altdpram:altdpram_component.q[4]
q[5] <= altdpram:altdpram_component.q[5]
q[6] <= altdpram:altdpram_component.q[6]
q[7] <= altdpram:altdpram_component.q[7]
q[8] <= altdpram:altdpram_component.q[8]
q[9] <= altdpram:altdpram_component.q[9]
q[10] <= altdpram:altdpram_component.q[10]
q[11] <= altdpram:altdpram_component.q[11]
q[12] <= altdpram:altdpram_component.q[12]
q[13] <= altdpram:altdpram_component.q[13]
q[14] <= altdpram:altdpram_component.q[14]
q[15] <= altdpram:altdpram_component.q[15]


|IOP|mem:inst34|altdpram:altdpram_component
wren => _.IN0
data[0] => cells[15][0].DATAIN
data[0] => cells[14][0].DATAIN
data[0] => cells[13][0].DATAIN
data[0] => cells[12][0].DATAIN
data[0] => cells[11][0].DATAIN
data[0] => cells[10][0].DATAIN
data[0] => cells[9][0].DATAIN
data[0] => cells[8][0].DATAIN
data[0] => cells[7][0].DATAIN
data[0] => cells[6][0].DATAIN
data[0] => cells[5][0].DATAIN
data[0] => cells[4][0].DATAIN
data[0] => cells[3][0].DATAIN
data[0] => cells[2][0].DATAIN
data[0] => cells[1][0].DATAIN
data[0] => cells[0][0].DATAIN
data[1] => cells[15][1].DATAIN
data[1] => cells[14][1].DATAIN
data[1] => cells[13][1].DATAIN
data[1] => cells[12][1].DATAIN
data[1] => cells[11][1].DATAIN
data[1] => cells[10][1].DATAIN
data[1] => cells[9][1].DATAIN
data[1] => cells[8][1].DATAIN
data[1] => cells[7][1].DATAIN
data[1] => cells[6][1].DATAIN
data[1] => cells[5][1].DATAIN
data[1] => cells[4][1].DATAIN
data[1] => cells[3][1].DATAIN
data[1] => cells[2][1].DATAIN
data[1] => cells[1][1].DATAIN
data[1] => cells[0][1].DATAIN
data[2] => cells[15][2].DATAIN
data[2] => cells[14][2].DATAIN
data[2] => cells[13][2].DATAIN
data[2] => cells[12][2].DATAIN
data[2] => cells[11][2].DATAIN
data[2] => cells[10][2].DATAIN
data[2] => cells[9][2].DATAIN
data[2] => cells[8][2].DATAIN
data[2] => cells[7][2].DATAIN
data[2] => cells[6][2].DATAIN
data[2] => cells[5][2].DATAIN
data[2] => cells[4][2].DATAIN
data[2] => cells[3][2].DATAIN
data[2] => cells[2][2].DATAIN
data[2] => cells[1][2].DATAIN
data[2] => cells[0][2].DATAIN
data[3] => cells[15][3].DATAIN
data[3] => cells[14][3].DATAIN
data[3] => cells[13][3].DATAIN
data[3] => cells[12][3].DATAIN
data[3] => cells[11][3].DATAIN
data[3] => cells[10][3].DATAIN
data[3] => cells[9][3].DATAIN
data[3] => cells[8][3].DATAIN
data[3] => cells[7][3].DATAIN
data[3] => cells[6][3].DATAIN
data[3] => cells[5][3].DATAIN
data[3] => cells[4][3].DATAIN
data[3] => cells[3][3].DATAIN
data[3] => cells[2][3].DATAIN
data[3] => cells[1][3].DATAIN
data[3] => cells[0][3].DATAIN
data[4] => cells[15][4].DATAIN
data[4] => cells[14][4].DATAIN
data[4] => cells[13][4].DATAIN
data[4] => cells[12][4].DATAIN
data[4] => cells[11][4].DATAIN
data[4] => cells[10][4].DATAIN
data[4] => cells[9][4].DATAIN
data[4] => cells[8][4].DATAIN
data[4] => cells[7][4].DATAIN
data[4] => cells[6][4].DATAIN
data[4] => cells[5][4].DATAIN
data[4] => cells[4][4].DATAIN
data[4] => cells[3][4].DATAIN
data[4] => cells[2][4].DATAIN
data[4] => cells[1][4].DATAIN
data[4] => cells[0][4].DATAIN
data[5] => cells[15][5].DATAIN
data[5] => cells[14][5].DATAIN
data[5] => cells[13][5].DATAIN
data[5] => cells[12][5].DATAIN
data[5] => cells[11][5].DATAIN
data[5] => cells[10][5].DATAIN
data[5] => cells[9][5].DATAIN
data[5] => cells[8][5].DATAIN
data[5] => cells[7][5].DATAIN
data[5] => cells[6][5].DATAIN
data[5] => cells[5][5].DATAIN
data[5] => cells[4][5].DATAIN
data[5] => cells[3][5].DATAIN
data[5] => cells[2][5].DATAIN
data[5] => cells[1][5].DATAIN
data[5] => cells[0][5].DATAIN
data[6] => cells[15][6].DATAIN
data[6] => cells[14][6].DATAIN
data[6] => cells[13][6].DATAIN
data[6] => cells[12][6].DATAIN
data[6] => cells[11][6].DATAIN
data[6] => cells[10][6].DATAIN
data[6] => cells[9][6].DATAIN
data[6] => cells[8][6].DATAIN
data[6] => cells[7][6].DATAIN
data[6] => cells[6][6].DATAIN
data[6] => cells[5][6].DATAIN
data[6] => cells[4][6].DATAIN
data[6] => cells[3][6].DATAIN
data[6] => cells[2][6].DATAIN
data[6] => cells[1][6].DATAIN
data[6] => cells[0][6].DATAIN
data[7] => cells[15][7].DATAIN
data[7] => cells[14][7].DATAIN
data[7] => cells[13][7].DATAIN
data[7] => cells[12][7].DATAIN
data[7] => cells[11][7].DATAIN
data[7] => cells[10][7].DATAIN
data[7] => cells[9][7].DATAIN
data[7] => cells[8][7].DATAIN
data[7] => cells[7][7].DATAIN
data[7] => cells[6][7].DATAIN
data[7] => cells[5][7].DATAIN
data[7] => cells[4][7].DATAIN
data[7] => cells[3][7].DATAIN
data[7] => cells[2][7].DATAIN
data[7] => cells[1][7].DATAIN
data[7] => cells[0][7].DATAIN
data[8] => cells[15][8].DATAIN
data[8] => cells[14][8].DATAIN
data[8] => cells[13][8].DATAIN
data[8] => cells[12][8].DATAIN
data[8] => cells[11][8].DATAIN
data[8] => cells[10][8].DATAIN
data[8] => cells[9][8].DATAIN
data[8] => cells[8][8].DATAIN
data[8] => cells[7][8].DATAIN
data[8] => cells[6][8].DATAIN
data[8] => cells[5][8].DATAIN
data[8] => cells[4][8].DATAIN
data[8] => cells[3][8].DATAIN
data[8] => cells[2][8].DATAIN
data[8] => cells[1][8].DATAIN
data[8] => cells[0][8].DATAIN
data[9] => cells[15][9].DATAIN
data[9] => cells[14][9].DATAIN
data[9] => cells[13][9].DATAIN
data[9] => cells[12][9].DATAIN
data[9] => cells[11][9].DATAIN
data[9] => cells[10][9].DATAIN
data[9] => cells[9][9].DATAIN
data[9] => cells[8][9].DATAIN
data[9] => cells[7][9].DATAIN
data[9] => cells[6][9].DATAIN
data[9] => cells[5][9].DATAIN
data[9] => cells[4][9].DATAIN
data[9] => cells[3][9].DATAIN
data[9] => cells[2][9].DATAIN
data[9] => cells[1][9].DATAIN
data[9] => cells[0][9].DATAIN
data[10] => cells[15][10].DATAIN
data[10] => cells[14][10].DATAIN
data[10] => cells[13][10].DATAIN
data[10] => cells[12][10].DATAIN
data[10] => cells[11][10].DATAIN
data[10] => cells[10][10].DATAIN
data[10] => cells[9][10].DATAIN
data[10] => cells[8][10].DATAIN
data[10] => cells[7][10].DATAIN
data[10] => cells[6][10].DATAIN
data[10] => cells[5][10].DATAIN
data[10] => cells[4][10].DATAIN
data[10] => cells[3][10].DATAIN
data[10] => cells[2][10].DATAIN
data[10] => cells[1][10].DATAIN
data[10] => cells[0][10].DATAIN
data[11] => cells[15][11].DATAIN
data[11] => cells[14][11].DATAIN
data[11] => cells[13][11].DATAIN
data[11] => cells[12][11].DATAIN
data[11] => cells[11][11].DATAIN
data[11] => cells[10][11].DATAIN
data[11] => cells[9][11].DATAIN
data[11] => cells[8][11].DATAIN
data[11] => cells[7][11].DATAIN
data[11] => cells[6][11].DATAIN
data[11] => cells[5][11].DATAIN
data[11] => cells[4][11].DATAIN
data[11] => cells[3][11].DATAIN
data[11] => cells[2][11].DATAIN
data[11] => cells[1][11].DATAIN
data[11] => cells[0][11].DATAIN
data[12] => cells[15][12].DATAIN
data[12] => cells[14][12].DATAIN
data[12] => cells[13][12].DATAIN
data[12] => cells[12][12].DATAIN
data[12] => cells[11][12].DATAIN
data[12] => cells[10][12].DATAIN
data[12] => cells[9][12].DATAIN
data[12] => cells[8][12].DATAIN
data[12] => cells[7][12].DATAIN
data[12] => cells[6][12].DATAIN
data[12] => cells[5][12].DATAIN
data[12] => cells[4][12].DATAIN
data[12] => cells[3][12].DATAIN
data[12] => cells[2][12].DATAIN
data[12] => cells[1][12].DATAIN
data[12] => cells[0][12].DATAIN
data[13] => cells[15][13].DATAIN
data[13] => cells[14][13].DATAIN
data[13] => cells[13][13].DATAIN
data[13] => cells[12][13].DATAIN
data[13] => cells[11][13].DATAIN
data[13] => cells[10][13].DATAIN
data[13] => cells[9][13].DATAIN
data[13] => cells[8][13].DATAIN
data[13] => cells[7][13].DATAIN
data[13] => cells[6][13].DATAIN
data[13] => cells[5][13].DATAIN
data[13] => cells[4][13].DATAIN
data[13] => cells[3][13].DATAIN
data[13] => cells[2][13].DATAIN
data[13] => cells[1][13].DATAIN
data[13] => cells[0][13].DATAIN
data[14] => cells[15][14].DATAIN
data[14] => cells[14][14].DATAIN
data[14] => cells[13][14].DATAIN
data[14] => cells[12][14].DATAIN
data[14] => cells[11][14].DATAIN
data[14] => cells[10][14].DATAIN
data[14] => cells[9][14].DATAIN
data[14] => cells[8][14].DATAIN
data[14] => cells[7][14].DATAIN
data[14] => cells[6][14].DATAIN
data[14] => cells[5][14].DATAIN
data[14] => cells[4][14].DATAIN
data[14] => cells[3][14].DATAIN
data[14] => cells[2][14].DATAIN
data[14] => cells[1][14].DATAIN
data[14] => cells[0][14].DATAIN
data[15] => cells[15][15].DATAIN
data[15] => cells[14][15].DATAIN
data[15] => cells[13][15].DATAIN
data[15] => cells[12][15].DATAIN
data[15] => cells[11][15].DATAIN
data[15] => cells[10][15].DATAIN
data[15] => cells[9][15].DATAIN
data[15] => cells[8][15].DATAIN
data[15] => cells[7][15].DATAIN
data[15] => cells[6][15].DATAIN
data[15] => cells[5][15].DATAIN
data[15] => cells[4][15].DATAIN
data[15] => cells[3][15].DATAIN
data[15] => cells[2][15].DATAIN
data[15] => cells[1][15].DATAIN
data[15] => cells[0][15].DATAIN
wraddress[0] => lpm_decode:wdecoder.data[0]
wraddress[1] => lpm_decode:wdecoder.data[1]
wraddress[2] => lpm_decode:wdecoder.data[2]
wraddress[3] => lpm_decode:wdecoder.data[3]
inclock => cells[15][15].CLK
inclock => cells[15][14].CLK
inclock => cells[15][13].CLK
inclock => cells[15][12].CLK
inclock => cells[15][11].CLK
inclock => cells[15][10].CLK
inclock => cells[15][9].CLK
inclock => cells[15][8].CLK
inclock => cells[15][7].CLK
inclock => cells[15][6].CLK
inclock => cells[15][5].CLK
inclock => cells[15][4].CLK
inclock => cells[15][3].CLK
inclock => cells[15][2].CLK
inclock => cells[15][1].CLK
inclock => cells[15][0].CLK
inclock => cells[14][15].CLK
inclock => cells[14][14].CLK
inclock => cells[14][13].CLK
inclock => cells[14][12].CLK
inclock => cells[14][11].CLK
inclock => cells[14][10].CLK
inclock => cells[14][9].CLK
inclock => cells[14][8].CLK
inclock => cells[14][7].CLK
inclock => cells[14][6].CLK
inclock => cells[14][5].CLK
inclock => cells[14][4].CLK
inclock => cells[14][3].CLK
inclock => cells[14][2].CLK
inclock => cells[14][1].CLK
inclock => cells[14][0].CLK
inclock => cells[13][15].CLK
inclock => cells[13][14].CLK
inclock => cells[13][13].CLK
inclock => cells[13][12].CLK
inclock => cells[13][11].CLK
inclock => cells[13][10].CLK
inclock => cells[13][9].CLK
inclock => cells[13][8].CLK
inclock => cells[13][7].CLK
inclock => cells[13][6].CLK
inclock => cells[13][5].CLK
inclock => cells[13][4].CLK
inclock => cells[13][3].CLK
inclock => cells[13][2].CLK
inclock => cells[13][1].CLK
inclock => cells[13][0].CLK
inclock => cells[12][15].CLK
inclock => cells[12][14].CLK
inclock => cells[12][13].CLK
inclock => cells[12][12].CLK
inclock => cells[12][11].CLK
inclock => cells[12][10].CLK
inclock => cells[12][9].CLK
inclock => cells[12][8].CLK
inclock => cells[12][7].CLK
inclock => cells[12][6].CLK
inclock => cells[12][5].CLK
inclock => cells[12][4].CLK
inclock => cells[12][3].CLK
inclock => cells[12][2].CLK
inclock => cells[12][1].CLK
inclock => cells[12][0].CLK
inclock => cells[11][15].CLK
inclock => cells[11][14].CLK
inclock => cells[11][13].CLK
inclock => cells[11][12].CLK
inclock => cells[11][11].CLK
inclock => cells[11][10].CLK
inclock => cells[11][9].CLK
inclock => cells[11][8].CLK
inclock => cells[11][7].CLK
inclock => cells[11][6].CLK
inclock => cells[11][5].CLK
inclock => cells[11][4].CLK
inclock => cells[11][3].CLK
inclock => cells[11][2].CLK
inclock => cells[11][1].CLK
inclock => cells[11][0].CLK
inclock => cells[10][15].CLK
inclock => cells[10][14].CLK
inclock => cells[10][13].CLK
inclock => cells[10][12].CLK
inclock => cells[10][11].CLK
inclock => cells[10][10].CLK
inclock => cells[10][9].CLK
inclock => cells[10][8].CLK
inclock => cells[10][7].CLK
inclock => cells[10][6].CLK
inclock => cells[10][5].CLK
inclock => cells[10][4].CLK
inclock => cells[10][3].CLK
inclock => cells[10][2].CLK
inclock => cells[10][1].CLK
inclock => cells[10][0].CLK
inclock => cells[9][15].CLK
inclock => cells[9][14].CLK
inclock => cells[9][13].CLK
inclock => cells[9][12].CLK
inclock => cells[9][11].CLK
inclock => cells[9][10].CLK
inclock => cells[9][9].CLK
inclock => cells[9][8].CLK
inclock => cells[9][7].CLK
inclock => cells[9][6].CLK
inclock => cells[9][5].CLK
inclock => cells[9][4].CLK
inclock => cells[9][3].CLK
inclock => cells[9][2].CLK
inclock => cells[9][1].CLK
inclock => cells[9][0].CLK
inclock => cells[8][15].CLK
inclock => cells[8][14].CLK
inclock => cells[8][13].CLK
inclock => cells[8][12].CLK
inclock => cells[8][11].CLK
inclock => cells[8][10].CLK
inclock => cells[8][9].CLK
inclock => cells[8][8].CLK
inclock => cells[8][7].CLK
inclock => cells[8][6].CLK
inclock => cells[8][5].CLK
inclock => cells[8][4].CLK
inclock => cells[8][3].CLK
inclock => cells[8][2].CLK
inclock => cells[8][1].CLK
inclock => cells[8][0].CLK
inclock => cells[7][15].CLK
inclock => cells[7][14].CLK
inclock => cells[7][13].CLK
inclock => cells[7][12].CLK
inclock => cells[7][11].CLK
inclock => cells[7][10].CLK
inclock => cells[7][9].CLK
inclock => cells[7][8].CLK
inclock => cells[7][7].CLK
inclock => cells[7][6].CLK
inclock => cells[7][5].CLK
inclock => cells[7][4].CLK
inclock => cells[7][3].CLK
inclock => cells[7][2].CLK
inclock => cells[7][1].CLK
inclock => cells[7][0].CLK
inclock => cells[6][15].CLK
inclock => cells[6][14].CLK
inclock => cells[6][13].CLK
inclock => cells[6][12].CLK
inclock => cells[6][11].CLK
inclock => cells[6][10].CLK
inclock => cells[6][9].CLK
inclock => cells[6][8].CLK
inclock => cells[6][7].CLK
inclock => cells[6][6].CLK
inclock => cells[6][5].CLK
inclock => cells[6][4].CLK
inclock => cells[6][3].CLK
inclock => cells[6][2].CLK
inclock => cells[6][1].CLK
inclock => cells[6][0].CLK
inclock => cells[5][15].CLK
inclock => cells[5][14].CLK
inclock => cells[5][13].CLK
inclock => cells[5][12].CLK
inclock => cells[5][11].CLK
inclock => cells[5][10].CLK
inclock => cells[5][9].CLK
inclock => cells[5][8].CLK
inclock => cells[5][7].CLK
inclock => cells[5][6].CLK
inclock => cells[5][5].CLK
inclock => cells[5][4].CLK
inclock => cells[5][3].CLK
inclock => cells[5][2].CLK
inclock => cells[5][1].CLK
inclock => cells[5][0].CLK
inclock => cells[4][15].CLK
inclock => cells[4][14].CLK
inclock => cells[4][13].CLK
inclock => cells[4][12].CLK
inclock => cells[4][11].CLK
inclock => cells[4][10].CLK
inclock => cells[4][9].CLK
inclock => cells[4][8].CLK
inclock => cells[4][7].CLK
inclock => cells[4][6].CLK
inclock => cells[4][5].CLK
inclock => cells[4][4].CLK
inclock => cells[4][3].CLK
inclock => cells[4][2].CLK
inclock => cells[4][1].CLK
inclock => cells[4][0].CLK
inclock => cells[3][15].CLK
inclock => cells[3][14].CLK
inclock => cells[3][13].CLK
inclock => cells[3][12].CLK
inclock => cells[3][11].CLK
inclock => cells[3][10].CLK
inclock => cells[3][9].CLK
inclock => cells[3][8].CLK
inclock => cells[3][7].CLK
inclock => cells[3][6].CLK
inclock => cells[3][5].CLK
inclock => cells[3][4].CLK
inclock => cells[3][3].CLK
inclock => cells[3][2].CLK
inclock => cells[3][1].CLK
inclock => cells[3][0].CLK
inclock => cells[2][15].CLK
inclock => cells[2][14].CLK
inclock => cells[2][13].CLK
inclock => cells[2][12].CLK
inclock => cells[2][11].CLK
inclock => cells[2][10].CLK
inclock => cells[2][9].CLK
inclock => cells[2][8].CLK
inclock => cells[2][7].CLK
inclock => cells[2][6].CLK
inclock => cells[2][5].CLK
inclock => cells[2][4].CLK
inclock => cells[2][3].CLK
inclock => cells[2][2].CLK
inclock => cells[2][1].CLK
inclock => cells[2][0].CLK
inclock => cells[1][15].CLK
inclock => cells[1][14].CLK
inclock => cells[1][13].CLK
inclock => cells[1][12].CLK
inclock => cells[1][11].CLK
inclock => cells[1][10].CLK
inclock => cells[1][9].CLK
inclock => cells[1][8].CLK
inclock => cells[1][7].CLK
inclock => cells[1][6].CLK
inclock => cells[1][5].CLK
inclock => cells[1][4].CLK
inclock => cells[1][3].CLK
inclock => cells[1][2].CLK
inclock => cells[1][1].CLK
inclock => cells[1][0].CLK
inclock => cells[0][15].CLK
inclock => cells[0][14].CLK
inclock => cells[0][13].CLK
inclock => cells[0][12].CLK
inclock => cells[0][11].CLK
inclock => cells[0][10].CLK
inclock => cells[0][9].CLK
inclock => cells[0][8].CLK
inclock => cells[0][7].CLK
inclock => cells[0][6].CLK
inclock => cells[0][5].CLK
inclock => cells[0][4].CLK
inclock => cells[0][3].CLK
inclock => cells[0][2].CLK
inclock => cells[0][1].CLK
inclock => cells[0][0].CLK
inclock => a_hdffe:xrer.clk
inclock => alt_le_rden_reg:latch_emulator.clock
inclock => xraddr[3].CLK
inclock => xraddr[2].CLK
inclock => xraddr[1].CLK
inclock => xraddr[0].CLK
inclocken => _.IN1
rden => a_hdffe:xrer.d
rden => alt_le_rden_reg:latch_emulator.rden
rdaddress[0] => xraddr[0].DATAIN
rdaddress[1] => xraddr[1].DATAIN
rdaddress[2] => xraddr[2].DATAIN
rdaddress[3] => xraddr[3].DATAIN
outclock => xq[15].CLK
outclock => xq[14].CLK
outclock => xq[13].CLK
outclock => xq[12].CLK
outclock => xq[11].CLK
outclock => xq[10].CLK
outclock => xq[9].CLK
outclock => xq[8].CLK
outclock => xq[7].CLK
outclock => xq[6].CLK
outclock => xq[5].CLK
outclock => xq[4].CLK
outclock => xq[3].CLK
outclock => xq[2].CLK
outclock => xq[1].CLK
outclock => xq[0].CLK
outclocken => xq[15].ENA
outclocken => xq[14].ENA
outclocken => xq[13].ENA
outclocken => xq[12].ENA
outclocken => xq[11].ENA
outclocken => xq[10].ENA
outclocken => xq[9].ENA
outclocken => xq[8].ENA
outclocken => xq[7].ENA
outclocken => xq[6].ENA
outclocken => xq[5].ENA
outclocken => xq[4].ENA
outclocken => xq[3].ENA
outclocken => xq[2].ENA
outclocken => xq[1].ENA
outclocken => xq[0].ENA
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= xq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= xq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= xq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= xq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= xq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= xq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= xq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= xq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= xq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= xq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= xq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= xq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= xq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= xq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= xq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= xq[15].DB_MAX_OUTPUT_PORT_TYPE


|IOP|mem:inst34|altdpram:altdpram_component|lpm_mux:mux
data[0][0] => mux_scc:auto_generated.data[0]
data[0][1] => mux_scc:auto_generated.data[1]
data[0][2] => mux_scc:auto_generated.data[2]
data[0][3] => mux_scc:auto_generated.data[3]
data[0][4] => mux_scc:auto_generated.data[4]
data[0][5] => mux_scc:auto_generated.data[5]
data[0][6] => mux_scc:auto_generated.data[6]
data[0][7] => mux_scc:auto_generated.data[7]
data[0][8] => mux_scc:auto_generated.data[8]
data[0][9] => mux_scc:auto_generated.data[9]
data[0][10] => mux_scc:auto_generated.data[10]
data[0][11] => mux_scc:auto_generated.data[11]
data[0][12] => mux_scc:auto_generated.data[12]
data[0][13] => mux_scc:auto_generated.data[13]
data[0][14] => mux_scc:auto_generated.data[14]
data[0][15] => mux_scc:auto_generated.data[15]
data[1][0] => mux_scc:auto_generated.data[16]
data[1][1] => mux_scc:auto_generated.data[17]
data[1][2] => mux_scc:auto_generated.data[18]
data[1][3] => mux_scc:auto_generated.data[19]
data[1][4] => mux_scc:auto_generated.data[20]
data[1][5] => mux_scc:auto_generated.data[21]
data[1][6] => mux_scc:auto_generated.data[22]
data[1][7] => mux_scc:auto_generated.data[23]
data[1][8] => mux_scc:auto_generated.data[24]
data[1][9] => mux_scc:auto_generated.data[25]
data[1][10] => mux_scc:auto_generated.data[26]
data[1][11] => mux_scc:auto_generated.data[27]
data[1][12] => mux_scc:auto_generated.data[28]
data[1][13] => mux_scc:auto_generated.data[29]
data[1][14] => mux_scc:auto_generated.data[30]
data[1][15] => mux_scc:auto_generated.data[31]
data[2][0] => mux_scc:auto_generated.data[32]
data[2][1] => mux_scc:auto_generated.data[33]
data[2][2] => mux_scc:auto_generated.data[34]
data[2][3] => mux_scc:auto_generated.data[35]
data[2][4] => mux_scc:auto_generated.data[36]
data[2][5] => mux_scc:auto_generated.data[37]
data[2][6] => mux_scc:auto_generated.data[38]
data[2][7] => mux_scc:auto_generated.data[39]
data[2][8] => mux_scc:auto_generated.data[40]
data[2][9] => mux_scc:auto_generated.data[41]
data[2][10] => mux_scc:auto_generated.data[42]
data[2][11] => mux_scc:auto_generated.data[43]
data[2][12] => mux_scc:auto_generated.data[44]
data[2][13] => mux_scc:auto_generated.data[45]
data[2][14] => mux_scc:auto_generated.data[46]
data[2][15] => mux_scc:auto_generated.data[47]
data[3][0] => mux_scc:auto_generated.data[48]
data[3][1] => mux_scc:auto_generated.data[49]
data[3][2] => mux_scc:auto_generated.data[50]
data[3][3] => mux_scc:auto_generated.data[51]
data[3][4] => mux_scc:auto_generated.data[52]
data[3][5] => mux_scc:auto_generated.data[53]
data[3][6] => mux_scc:auto_generated.data[54]
data[3][7] => mux_scc:auto_generated.data[55]
data[3][8] => mux_scc:auto_generated.data[56]
data[3][9] => mux_scc:auto_generated.data[57]
data[3][10] => mux_scc:auto_generated.data[58]
data[3][11] => mux_scc:auto_generated.data[59]
data[3][12] => mux_scc:auto_generated.data[60]
data[3][13] => mux_scc:auto_generated.data[61]
data[3][14] => mux_scc:auto_generated.data[62]
data[3][15] => mux_scc:auto_generated.data[63]
data[4][0] => mux_scc:auto_generated.data[64]
data[4][1] => mux_scc:auto_generated.data[65]
data[4][2] => mux_scc:auto_generated.data[66]
data[4][3] => mux_scc:auto_generated.data[67]
data[4][4] => mux_scc:auto_generated.data[68]
data[4][5] => mux_scc:auto_generated.data[69]
data[4][6] => mux_scc:auto_generated.data[70]
data[4][7] => mux_scc:auto_generated.data[71]
data[4][8] => mux_scc:auto_generated.data[72]
data[4][9] => mux_scc:auto_generated.data[73]
data[4][10] => mux_scc:auto_generated.data[74]
data[4][11] => mux_scc:auto_generated.data[75]
data[4][12] => mux_scc:auto_generated.data[76]
data[4][13] => mux_scc:auto_generated.data[77]
data[4][14] => mux_scc:auto_generated.data[78]
data[4][15] => mux_scc:auto_generated.data[79]
data[5][0] => mux_scc:auto_generated.data[80]
data[5][1] => mux_scc:auto_generated.data[81]
data[5][2] => mux_scc:auto_generated.data[82]
data[5][3] => mux_scc:auto_generated.data[83]
data[5][4] => mux_scc:auto_generated.data[84]
data[5][5] => mux_scc:auto_generated.data[85]
data[5][6] => mux_scc:auto_generated.data[86]
data[5][7] => mux_scc:auto_generated.data[87]
data[5][8] => mux_scc:auto_generated.data[88]
data[5][9] => mux_scc:auto_generated.data[89]
data[5][10] => mux_scc:auto_generated.data[90]
data[5][11] => mux_scc:auto_generated.data[91]
data[5][12] => mux_scc:auto_generated.data[92]
data[5][13] => mux_scc:auto_generated.data[93]
data[5][14] => mux_scc:auto_generated.data[94]
data[5][15] => mux_scc:auto_generated.data[95]
data[6][0] => mux_scc:auto_generated.data[96]
data[6][1] => mux_scc:auto_generated.data[97]
data[6][2] => mux_scc:auto_generated.data[98]
data[6][3] => mux_scc:auto_generated.data[99]
data[6][4] => mux_scc:auto_generated.data[100]
data[6][5] => mux_scc:auto_generated.data[101]
data[6][6] => mux_scc:auto_generated.data[102]
data[6][7] => mux_scc:auto_generated.data[103]
data[6][8] => mux_scc:auto_generated.data[104]
data[6][9] => mux_scc:auto_generated.data[105]
data[6][10] => mux_scc:auto_generated.data[106]
data[6][11] => mux_scc:auto_generated.data[107]
data[6][12] => mux_scc:auto_generated.data[108]
data[6][13] => mux_scc:auto_generated.data[109]
data[6][14] => mux_scc:auto_generated.data[110]
data[6][15] => mux_scc:auto_generated.data[111]
data[7][0] => mux_scc:auto_generated.data[112]
data[7][1] => mux_scc:auto_generated.data[113]
data[7][2] => mux_scc:auto_generated.data[114]
data[7][3] => mux_scc:auto_generated.data[115]
data[7][4] => mux_scc:auto_generated.data[116]
data[7][5] => mux_scc:auto_generated.data[117]
data[7][6] => mux_scc:auto_generated.data[118]
data[7][7] => mux_scc:auto_generated.data[119]
data[7][8] => mux_scc:auto_generated.data[120]
data[7][9] => mux_scc:auto_generated.data[121]
data[7][10] => mux_scc:auto_generated.data[122]
data[7][11] => mux_scc:auto_generated.data[123]
data[7][12] => mux_scc:auto_generated.data[124]
data[7][13] => mux_scc:auto_generated.data[125]
data[7][14] => mux_scc:auto_generated.data[126]
data[7][15] => mux_scc:auto_generated.data[127]
data[8][0] => mux_scc:auto_generated.data[128]
data[8][1] => mux_scc:auto_generated.data[129]
data[8][2] => mux_scc:auto_generated.data[130]
data[8][3] => mux_scc:auto_generated.data[131]
data[8][4] => mux_scc:auto_generated.data[132]
data[8][5] => mux_scc:auto_generated.data[133]
data[8][6] => mux_scc:auto_generated.data[134]
data[8][7] => mux_scc:auto_generated.data[135]
data[8][8] => mux_scc:auto_generated.data[136]
data[8][9] => mux_scc:auto_generated.data[137]
data[8][10] => mux_scc:auto_generated.data[138]
data[8][11] => mux_scc:auto_generated.data[139]
data[8][12] => mux_scc:auto_generated.data[140]
data[8][13] => mux_scc:auto_generated.data[141]
data[8][14] => mux_scc:auto_generated.data[142]
data[8][15] => mux_scc:auto_generated.data[143]
data[9][0] => mux_scc:auto_generated.data[144]
data[9][1] => mux_scc:auto_generated.data[145]
data[9][2] => mux_scc:auto_generated.data[146]
data[9][3] => mux_scc:auto_generated.data[147]
data[9][4] => mux_scc:auto_generated.data[148]
data[9][5] => mux_scc:auto_generated.data[149]
data[9][6] => mux_scc:auto_generated.data[150]
data[9][7] => mux_scc:auto_generated.data[151]
data[9][8] => mux_scc:auto_generated.data[152]
data[9][9] => mux_scc:auto_generated.data[153]
data[9][10] => mux_scc:auto_generated.data[154]
data[9][11] => mux_scc:auto_generated.data[155]
data[9][12] => mux_scc:auto_generated.data[156]
data[9][13] => mux_scc:auto_generated.data[157]
data[9][14] => mux_scc:auto_generated.data[158]
data[9][15] => mux_scc:auto_generated.data[159]
data[10][0] => mux_scc:auto_generated.data[160]
data[10][1] => mux_scc:auto_generated.data[161]
data[10][2] => mux_scc:auto_generated.data[162]
data[10][3] => mux_scc:auto_generated.data[163]
data[10][4] => mux_scc:auto_generated.data[164]
data[10][5] => mux_scc:auto_generated.data[165]
data[10][6] => mux_scc:auto_generated.data[166]
data[10][7] => mux_scc:auto_generated.data[167]
data[10][8] => mux_scc:auto_generated.data[168]
data[10][9] => mux_scc:auto_generated.data[169]
data[10][10] => mux_scc:auto_generated.data[170]
data[10][11] => mux_scc:auto_generated.data[171]
data[10][12] => mux_scc:auto_generated.data[172]
data[10][13] => mux_scc:auto_generated.data[173]
data[10][14] => mux_scc:auto_generated.data[174]
data[10][15] => mux_scc:auto_generated.data[175]
data[11][0] => mux_scc:auto_generated.data[176]
data[11][1] => mux_scc:auto_generated.data[177]
data[11][2] => mux_scc:auto_generated.data[178]
data[11][3] => mux_scc:auto_generated.data[179]
data[11][4] => mux_scc:auto_generated.data[180]
data[11][5] => mux_scc:auto_generated.data[181]
data[11][6] => mux_scc:auto_generated.data[182]
data[11][7] => mux_scc:auto_generated.data[183]
data[11][8] => mux_scc:auto_generated.data[184]
data[11][9] => mux_scc:auto_generated.data[185]
data[11][10] => mux_scc:auto_generated.data[186]
data[11][11] => mux_scc:auto_generated.data[187]
data[11][12] => mux_scc:auto_generated.data[188]
data[11][13] => mux_scc:auto_generated.data[189]
data[11][14] => mux_scc:auto_generated.data[190]
data[11][15] => mux_scc:auto_generated.data[191]
data[12][0] => mux_scc:auto_generated.data[192]
data[12][1] => mux_scc:auto_generated.data[193]
data[12][2] => mux_scc:auto_generated.data[194]
data[12][3] => mux_scc:auto_generated.data[195]
data[12][4] => mux_scc:auto_generated.data[196]
data[12][5] => mux_scc:auto_generated.data[197]
data[12][6] => mux_scc:auto_generated.data[198]
data[12][7] => mux_scc:auto_generated.data[199]
data[12][8] => mux_scc:auto_generated.data[200]
data[12][9] => mux_scc:auto_generated.data[201]
data[12][10] => mux_scc:auto_generated.data[202]
data[12][11] => mux_scc:auto_generated.data[203]
data[12][12] => mux_scc:auto_generated.data[204]
data[12][13] => mux_scc:auto_generated.data[205]
data[12][14] => mux_scc:auto_generated.data[206]
data[12][15] => mux_scc:auto_generated.data[207]
data[13][0] => mux_scc:auto_generated.data[208]
data[13][1] => mux_scc:auto_generated.data[209]
data[13][2] => mux_scc:auto_generated.data[210]
data[13][3] => mux_scc:auto_generated.data[211]
data[13][4] => mux_scc:auto_generated.data[212]
data[13][5] => mux_scc:auto_generated.data[213]
data[13][6] => mux_scc:auto_generated.data[214]
data[13][7] => mux_scc:auto_generated.data[215]
data[13][8] => mux_scc:auto_generated.data[216]
data[13][9] => mux_scc:auto_generated.data[217]
data[13][10] => mux_scc:auto_generated.data[218]
data[13][11] => mux_scc:auto_generated.data[219]
data[13][12] => mux_scc:auto_generated.data[220]
data[13][13] => mux_scc:auto_generated.data[221]
data[13][14] => mux_scc:auto_generated.data[222]
data[13][15] => mux_scc:auto_generated.data[223]
data[14][0] => mux_scc:auto_generated.data[224]
data[14][1] => mux_scc:auto_generated.data[225]
data[14][2] => mux_scc:auto_generated.data[226]
data[14][3] => mux_scc:auto_generated.data[227]
data[14][4] => mux_scc:auto_generated.data[228]
data[14][5] => mux_scc:auto_generated.data[229]
data[14][6] => mux_scc:auto_generated.data[230]
data[14][7] => mux_scc:auto_generated.data[231]
data[14][8] => mux_scc:auto_generated.data[232]
data[14][9] => mux_scc:auto_generated.data[233]
data[14][10] => mux_scc:auto_generated.data[234]
data[14][11] => mux_scc:auto_generated.data[235]
data[14][12] => mux_scc:auto_generated.data[236]
data[14][13] => mux_scc:auto_generated.data[237]
data[14][14] => mux_scc:auto_generated.data[238]
data[14][15] => mux_scc:auto_generated.data[239]
data[15][0] => mux_scc:auto_generated.data[240]
data[15][1] => mux_scc:auto_generated.data[241]
data[15][2] => mux_scc:auto_generated.data[242]
data[15][3] => mux_scc:auto_generated.data[243]
data[15][4] => mux_scc:auto_generated.data[244]
data[15][5] => mux_scc:auto_generated.data[245]
data[15][6] => mux_scc:auto_generated.data[246]
data[15][7] => mux_scc:auto_generated.data[247]
data[15][8] => mux_scc:auto_generated.data[248]
data[15][9] => mux_scc:auto_generated.data[249]
data[15][10] => mux_scc:auto_generated.data[250]
data[15][11] => mux_scc:auto_generated.data[251]
data[15][12] => mux_scc:auto_generated.data[252]
data[15][13] => mux_scc:auto_generated.data[253]
data[15][14] => mux_scc:auto_generated.data[254]
data[15][15] => mux_scc:auto_generated.data[255]
sel[0] => mux_scc:auto_generated.sel[0]
sel[1] => mux_scc:auto_generated.sel[1]
sel[2] => mux_scc:auto_generated.sel[2]
sel[3] => mux_scc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_scc:auto_generated.result[0]
result[1] <= mux_scc:auto_generated.result[1]
result[2] <= mux_scc:auto_generated.result[2]
result[3] <= mux_scc:auto_generated.result[3]
result[4] <= mux_scc:auto_generated.result[4]
result[5] <= mux_scc:auto_generated.result[5]
result[6] <= mux_scc:auto_generated.result[6]
result[7] <= mux_scc:auto_generated.result[7]
result[8] <= mux_scc:auto_generated.result[8]
result[9] <= mux_scc:auto_generated.result[9]
result[10] <= mux_scc:auto_generated.result[10]
result[11] <= mux_scc:auto_generated.result[11]
result[12] <= mux_scc:auto_generated.result[12]
result[13] <= mux_scc:auto_generated.result[13]
result[14] <= mux_scc:auto_generated.result[14]
result[15] <= mux_scc:auto_generated.result[15]


|IOP|mem:inst34|altdpram:altdpram_component|lpm_mux:mux|mux_scc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[176] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN1
data[224] => _.IN1
data[225] => _.IN1
data[225] => _.IN1
data[226] => _.IN1
data[226] => _.IN1
data[227] => _.IN1
data[227] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN1
data[234] => _.IN1
data[235] => _.IN1
data[235] => _.IN1
data[236] => _.IN1
data[236] => _.IN1
data[237] => _.IN1
data[237] => _.IN1
data[238] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[239] => _.IN1
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|IOP|mem:inst34|altdpram:altdpram_component|lpm_decode:wdecoder
data[0] => decode_cff:auto_generated.data[0]
data[1] => decode_cff:auto_generated.data[1]
data[2] => decode_cff:auto_generated.data[2]
data[3] => decode_cff:auto_generated.data[3]
enable => decode_cff:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cff:auto_generated.eq[0]
eq[1] <= decode_cff:auto_generated.eq[1]
eq[2] <= decode_cff:auto_generated.eq[2]
eq[3] <= decode_cff:auto_generated.eq[3]
eq[4] <= decode_cff:auto_generated.eq[4]
eq[5] <= decode_cff:auto_generated.eq[5]
eq[6] <= decode_cff:auto_generated.eq[6]
eq[7] <= decode_cff:auto_generated.eq[7]
eq[8] <= decode_cff:auto_generated.eq[8]
eq[9] <= decode_cff:auto_generated.eq[9]
eq[10] <= decode_cff:auto_generated.eq[10]
eq[11] <= decode_cff:auto_generated.eq[11]
eq[12] <= decode_cff:auto_generated.eq[12]
eq[13] <= decode_cff:auto_generated.eq[13]
eq[14] <= decode_cff:auto_generated.eq[14]
eq[15] <= decode_cff:auto_generated.eq[15]


|IOP|mem:inst34|altdpram:altdpram_component|lpm_decode:wdecoder|decode_cff:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|IOP|mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator
mux_value[0] => lpm_mux:latch_mux.data[1][0]
mux_value[1] => lpm_mux:latch_mux.data[1][1]
mux_value[2] => lpm_mux:latch_mux.data[1][2]
mux_value[3] => lpm_mux:latch_mux.data[1][3]
mux_value[4] => lpm_mux:latch_mux.data[1][4]
mux_value[5] => lpm_mux:latch_mux.data[1][5]
mux_value[6] => lpm_mux:latch_mux.data[1][6]
mux_value[7] => lpm_mux:latch_mux.data[1][7]
mux_value[8] => lpm_mux:latch_mux.data[1][8]
mux_value[9] => lpm_mux:latch_mux.data[1][9]
mux_value[10] => lpm_mux:latch_mux.data[1][10]
mux_value[11] => lpm_mux:latch_mux.data[1][11]
mux_value[12] => lpm_mux:latch_mux.data[1][12]
mux_value[13] => lpm_mux:latch_mux.data[1][13]
mux_value[14] => lpm_mux:latch_mux.data[1][14]
mux_value[15] => lpm_mux:latch_mux.data[1][15]
rden => a_hdffe:rden_reg.d
clock => a_hdffe:rden_reg.clk
clock => qfb_reg[15].CLK
clock => qfb_reg[14].CLK
clock => qfb_reg[13].CLK
clock => qfb_reg[12].CLK
clock => qfb_reg[11].CLK
clock => qfb_reg[10].CLK
clock => qfb_reg[9].CLK
clock => qfb_reg[8].CLK
clock => qfb_reg[7].CLK
clock => qfb_reg[6].CLK
clock => qfb_reg[5].CLK
clock => qfb_reg[4].CLK
clock => qfb_reg[3].CLK
clock => qfb_reg[2].CLK
clock => qfb_reg[1].CLK
clock => qfb_reg[0].CLK
ena => a_hdffe:rden_reg.ena
aclr => _.IN0
q[0] <= lpm_mux:latch_mux.result[0]
q[1] <= lpm_mux:latch_mux.result[1]
q[2] <= lpm_mux:latch_mux.result[2]
q[3] <= lpm_mux:latch_mux.result[3]
q[4] <= lpm_mux:latch_mux.result[4]
q[5] <= lpm_mux:latch_mux.result[5]
q[6] <= lpm_mux:latch_mux.result[6]
q[7] <= lpm_mux:latch_mux.result[7]
q[8] <= lpm_mux:latch_mux.result[8]
q[9] <= lpm_mux:latch_mux.result[9]
q[10] <= lpm_mux:latch_mux.result[10]
q[11] <= lpm_mux:latch_mux.result[11]
q[12] <= lpm_mux:latch_mux.result[12]
q[13] <= lpm_mux:latch_mux.result[13]
q[14] <= lpm_mux:latch_mux.result[14]
q[15] <= lpm_mux:latch_mux.result[15]


|IOP|mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg
d => a_hdffe:ldffe.d
clk => a_hdffe:ldffe.clk
clrn => a_hdffe:ldffe.clrn
ena => a_hdffe:ldffe.ena
q <= a_hdffe:ldffe.q


|IOP|mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe
d => ldffe.IN0
clk => ldffe.CLK
clrn => ldffe.PRESET
ena => ldffe.ENA
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|IOP|mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|lpm_mux:latch_mux
data[0][0] => mux_fnd:auto_generated.data[0]
data[0][1] => mux_fnd:auto_generated.data[1]
data[0][2] => mux_fnd:auto_generated.data[2]
data[0][3] => mux_fnd:auto_generated.data[3]
data[0][4] => mux_fnd:auto_generated.data[4]
data[0][5] => mux_fnd:auto_generated.data[5]
data[0][6] => mux_fnd:auto_generated.data[6]
data[0][7] => mux_fnd:auto_generated.data[7]
data[0][8] => mux_fnd:auto_generated.data[8]
data[0][9] => mux_fnd:auto_generated.data[9]
data[0][10] => mux_fnd:auto_generated.data[10]
data[0][11] => mux_fnd:auto_generated.data[11]
data[0][12] => mux_fnd:auto_generated.data[12]
data[0][13] => mux_fnd:auto_generated.data[13]
data[0][14] => mux_fnd:auto_generated.data[14]
data[0][15] => mux_fnd:auto_generated.data[15]
data[1][0] => mux_fnd:auto_generated.data[16]
data[1][1] => mux_fnd:auto_generated.data[17]
data[1][2] => mux_fnd:auto_generated.data[18]
data[1][3] => mux_fnd:auto_generated.data[19]
data[1][4] => mux_fnd:auto_generated.data[20]
data[1][5] => mux_fnd:auto_generated.data[21]
data[1][6] => mux_fnd:auto_generated.data[22]
data[1][7] => mux_fnd:auto_generated.data[23]
data[1][8] => mux_fnd:auto_generated.data[24]
data[1][9] => mux_fnd:auto_generated.data[25]
data[1][10] => mux_fnd:auto_generated.data[26]
data[1][11] => mux_fnd:auto_generated.data[27]
data[1][12] => mux_fnd:auto_generated.data[28]
data[1][13] => mux_fnd:auto_generated.data[29]
data[1][14] => mux_fnd:auto_generated.data[30]
data[1][15] => mux_fnd:auto_generated.data[31]
sel[0] => mux_fnd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_fnd:auto_generated.result[0]
result[1] <= mux_fnd:auto_generated.result[1]
result[2] <= mux_fnd:auto_generated.result[2]
result[3] <= mux_fnd:auto_generated.result[3]
result[4] <= mux_fnd:auto_generated.result[4]
result[5] <= mux_fnd:auto_generated.result[5]
result[6] <= mux_fnd:auto_generated.result[6]
result[7] <= mux_fnd:auto_generated.result[7]
result[8] <= mux_fnd:auto_generated.result[8]
result[9] <= mux_fnd:auto_generated.result[9]
result[10] <= mux_fnd:auto_generated.result[10]
result[11] <= mux_fnd:auto_generated.result[11]
result[12] <= mux_fnd:auto_generated.result[12]
result[13] <= mux_fnd:auto_generated.result[13]
result[14] <= mux_fnd:auto_generated.result[14]
result[15] <= mux_fnd:auto_generated.result[15]


|IOP|mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|lpm_mux:latch_mux|mux_fnd:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|IOP|mem:inst34|altdpram:altdpram_component|a_hdffe:xrer
d => a_hdffe:ldffe.d
clk => a_hdffe:ldffe.clk
clrn => ~NO_FANOUT~
ena => a_hdffe:ldffe.ena
q <= a_hdffe:ldffe.q


|IOP|mem:inst34|altdpram:altdpram_component|a_hdffe:xrer|a_hdffe:ldffe
d => ldffe.IN0
clk => ldffe.CLK
clrn => ~NO_FANOUT~
ena => ldffe.ENA
q <= q.DB_MAX_OUTPUT_PORT_TYPE


|IOP|DFF_8:inst24
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|IOP|DFF_8:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|IOP|COUNTER_25:inst27
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]
q[24] <= lpm_counter:lpm_counter_component.q[24]


|IOP|COUNTER_25:inst27|lpm_counter:lpm_counter_component
clock => cntr_49h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_49h:auto_generated.q[0]
q[1] <= cntr_49h:auto_generated.q[1]
q[2] <= cntr_49h:auto_generated.q[2]
q[3] <= cntr_49h:auto_generated.q[3]
q[4] <= cntr_49h:auto_generated.q[4]
q[5] <= cntr_49h:auto_generated.q[5]
q[6] <= cntr_49h:auto_generated.q[6]
q[7] <= cntr_49h:auto_generated.q[7]
q[8] <= cntr_49h:auto_generated.q[8]
q[9] <= cntr_49h:auto_generated.q[9]
q[10] <= cntr_49h:auto_generated.q[10]
q[11] <= cntr_49h:auto_generated.q[11]
q[12] <= cntr_49h:auto_generated.q[12]
q[13] <= cntr_49h:auto_generated.q[13]
q[14] <= cntr_49h:auto_generated.q[14]
q[15] <= cntr_49h:auto_generated.q[15]
q[16] <= cntr_49h:auto_generated.q[16]
q[17] <= cntr_49h:auto_generated.q[17]
q[18] <= cntr_49h:auto_generated.q[18]
q[19] <= cntr_49h:auto_generated.q[19]
q[20] <= cntr_49h:auto_generated.q[20]
q[21] <= cntr_49h:auto_generated.q[21]
q[22] <= cntr_49h:auto_generated.q[22]
q[23] <= cntr_49h:auto_generated.q[23]
q[24] <= cntr_49h:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|IOP|COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
clock => counter_cella18.CLK
clock => counter_cella19.CLK
clock => counter_cella20.CLK
clock => counter_cella21.CLK
clock => counter_cella22.CLK
clock => counter_cella23.CLK
clock => counter_cella24.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
q[18] <= counter_cella18.REGOUT
q[19] <= counter_cella19.REGOUT
q[20] <= counter_cella20.REGOUT
q[21] <= counter_cella21.REGOUT
q[22] <= counter_cella22.REGOUT
q[23] <= counter_cella23.REGOUT
q[24] <= counter_cella24.REGOUT


|IOP|DFF_8:inst26
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|IOP|DFF_8:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|IOP|COUNTER_25:inst4
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]
q[24] <= lpm_counter:lpm_counter_component.q[24]


|IOP|COUNTER_25:inst4|lpm_counter:lpm_counter_component
clock => cntr_49h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_49h:auto_generated.q[0]
q[1] <= cntr_49h:auto_generated.q[1]
q[2] <= cntr_49h:auto_generated.q[2]
q[3] <= cntr_49h:auto_generated.q[3]
q[4] <= cntr_49h:auto_generated.q[4]
q[5] <= cntr_49h:auto_generated.q[5]
q[6] <= cntr_49h:auto_generated.q[6]
q[7] <= cntr_49h:auto_generated.q[7]
q[8] <= cntr_49h:auto_generated.q[8]
q[9] <= cntr_49h:auto_generated.q[9]
q[10] <= cntr_49h:auto_generated.q[10]
q[11] <= cntr_49h:auto_generated.q[11]
q[12] <= cntr_49h:auto_generated.q[12]
q[13] <= cntr_49h:auto_generated.q[13]
q[14] <= cntr_49h:auto_generated.q[14]
q[15] <= cntr_49h:auto_generated.q[15]
q[16] <= cntr_49h:auto_generated.q[16]
q[17] <= cntr_49h:auto_generated.q[17]
q[18] <= cntr_49h:auto_generated.q[18]
q[19] <= cntr_49h:auto_generated.q[19]
q[20] <= cntr_49h:auto_generated.q[20]
q[21] <= cntr_49h:auto_generated.q[21]
q[22] <= cntr_49h:auto_generated.q[22]
q[23] <= cntr_49h:auto_generated.q[23]
q[24] <= cntr_49h:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|IOP|COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
clock => counter_cella18.CLK
clock => counter_cella19.CLK
clock => counter_cella20.CLK
clock => counter_cella21.CLK
clock => counter_cella22.CLK
clock => counter_cella23.CLK
clock => counter_cella24.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
q[18] <= counter_cella18.REGOUT
q[19] <= counter_cella19.REGOUT
q[20] <= counter_cella20.REGOUT
q[21] <= counter_cella21.REGOUT
q[22] <= counter_cella22.REGOUT
q[23] <= counter_cella23.REGOUT
q[24] <= counter_cella24.REGOUT


|IOP|CONT:inst25
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|IOP|CONT:inst25|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|IOP|VHI:inst44
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst44|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst3
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst3|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst51
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst51|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst10
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst10|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst52
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst52|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst11
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst11|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst53
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst53|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|VHI:inst55
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst55|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst12
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst12|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst54
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst54|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|NONIN:inst7
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|IOP|NONIN:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst48
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst48|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|NONIN:inst8
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|IOP|NONIN:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst49
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst49|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|NONIN:inst5
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|IOP|NONIN:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst46
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst46|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|NONIN:inst6
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|IOP|NONIN:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst47
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst47|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|NONIN:inst9
data => lpm_bustri:lpm_bustri_component.data[0]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]


|IOP|NONIN:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
data[0] => dout[0].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst50
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst50|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst15
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst15|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|VHI:inst57
result[0] <= lpm_constant:lpm_constant_component.result[0]


|IOP|VHI:inst57|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|IOP|lpm_inv0:inst20
data => lpm_inv:lpm_inv_component.data[0]
result <= lpm_inv:lpm_inv_component.result[0]


|IOP|lpm_inv0:inst20|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE


|IOP|FF_D:inst23
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|IOP|FF_D:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


