// Seed: 3257542144
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wor id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    output uwire id_16,
    output uwire id_17,
    input wand id_18,
    input wire id_19,
    input wand id_20
);
  assign id_12 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    output tri id_10,
    input wand id_11,
    input wand id_12,
    output uwire id_13,
    input tri0 id_14,
    output supply1 id_15,
    input wand id_16,
    output wand id_17,
    input uwire id_18,
    inout wand id_19,
    input uwire id_20
);
  assign (supply1, pull0) id_15 = 1;
  module_0(
      id_20,
      id_15,
      id_7,
      id_8,
      id_19,
      id_18,
      id_14,
      id_18,
      id_14,
      id_16,
      id_4,
      id_15,
      id_13,
      id_7,
      id_3,
      id_7,
      id_10,
      id_4,
      id_1,
      id_8,
      id_8
  );
  wire id_22;
endmodule
