
<html>
    <head>
        <title>
            
            
            
            
            
            
            EE365
            
            
            
            
            
            
            
            
        </title>
        
        

        
        <link rel="stylesheet" href="../../../../css/sylb.css">
        <script src="../../../../cordova.js"></script> 
<script>


function onLoad() {
document.addEventListener("deviceready", onDeviceReady, false);
}


function onDeviceReady() {
 
}
</script>  
        
        
                
    </head>
     <body onload="onLoad()"><div class="ui-content"  data-role="page" data-theme="c">
        <div class="head"><b>
            
            
            
            
              
                  <span id="homespan"><a href="../../../../index.html"><img src="../../../../images/home.png" id="homeimg"></a></span>
                  <center><h1> Digital System Design</h1> </center>  
            
            
          
            
            
            
            
            
            
            
            
            
            </b></div>
        
        
        <br><br><b>Syllabus</b>
        <p>
            
            
            
            
            
            
            
            
            
            
            
            
Combinational logic using VHDL gate models, Combinational building blocks, Synchronous
Sequential Design, VHDL Models of Sequential Logic Blocks, Complex Sequential Systems,
VHDL Simulation, VHDL Synthesis, Testing Digital Systems, Design for Testability.
            
            
            
            
            
            
            
            
            
            
            
            
        </p>
        
               
            
        <br><div class="div1"><b>&nbsp; Module I<div class="div2">15%</div> </b> </div>
        
         
         
         
         
         
         
         
         
         
         
Introduction : Modern Digital Design, CMOS Technology,
Programmable Logic ,Electrical Properties
         <br>
Combinational Logic Design : Boolean Algebra , Logic Gates,
Combinational Logic Design, Timing, Number codes
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         

        <br><br><div class="div1"><b> &nbsp; Module II<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
         
         
         
         
         
         
         
Combinational Logic using VHDL Gate Models : Entities and
Architectures ,Identifiers , Spaces and Comments ,Net lists ,
Signal Assignments ,Generics ,Constant and Open Ports ,Test
benches, Configurations
         <br>
Combinational Building Blocks : Three-Stat Buffers , Decoders
,Multiplexers, Priority Encoders , Adders, Parity Checkers , Test
benches for Combinational blocks
         
         
         
         
         
         
         
         
         
         
         
         
         
        

        <hr>FIRST INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module III<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         
Synchronous Sequential Design : Synchronous Sequential Systems
, Models of Synchronous Sequential Systems, Algorithmic State
Machines ,Synthesis from ASM chart , State Machines in VHDL ,
VHDL Test benches for State Machines
         
         
         
         
         
         
         
         
         
         
         
         
         
       


        <br><br><div class="div1"><b>&nbsp; Module IV<div class="div2">15%</div> </b> </div>
        
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         
SVHDL Models of Sequential Logic Blocks : Latches , Flip-Flops ,
J K and T Flip Flop , Registers and Shift Registers ,Counters ,
Memory, Sequential Multiplier, Test benches for Sequential
Building Blocks
         <br>
Complex Sequential Systems : Data path / Control Partitioning
,Instructions, A Simple Microprocessor,
VHDL model of a Simple Microprocessor
         
         
         
         
         
         
         
         
         
         
         
         
         
        
        
        
        <hr>SECOND INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module V<div class="div2">20%</div> </b> </div>
      
         
         
         
         
         
         
         
         
         
         
         
    VHDL Simulation: Event Driven Simulation, Simulation of
VHDL models , Simulation modelling issues , Fire Operations .
         <br>
VHDL Synthesis : RTL Synthesis , Constraints ,Synthesis for
FPGAs ,Behavioural Synthesis , Verifying Synthesis Results
         
         
         
         
         
         
         
         
         
         
         
         
         
         <br><br><div class="div1"><b>&nbsp; Module VI<div class="div2">20%</div> </b> </div>
        
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         
Testing Digital Systems : Need for Testing , Fault Models , Fault
oriented Test Pattern Generation , Fault Simulation, Fault
Simulation in VHDL
         <br>
Design for Testability : Ad Hoc Testability improvements ,
Structured Design for Test , Built-in-Self-Test , Boundary scan (
IEEE 1149 .1 )
       
         
         
         
         
         
         
         
         <hr>END SEMESTER EXAM<hr> 
        
        <br><div class="div3"></div><br>
        
            <b> Course Objectives</b><br> 
        
           
         
         
         
    <ul>
        <li> To enable designing and building of real digital circuits</li>
<li>To implement VHDL programming in digital system design</li>         
         </ul>     
         

        
    
         
         
         
         
         
         
            <br><br><b>Expected Outcome</b><br> 
         
        After completing the course, the students will be able to
    <ol type="i">      
        <li> Design any Digital Circuit for practical application</li>
        <li> Implement any digital system using VHDL</li>
        <li> Program any VHDL code for practical implementation</li>
        <li> Hardware realization of any complex VHDL system.</li>
     </ol>       
         
         
         
         
         
         
         
         
         
         
         
         
          
            <br><br><b>Text Book</b><br> 
        
            
           
            <ol>
                
                
                
                
                
                
                
                <li>Mark Zwolinski, Digital System Design with VHDL, Second Edition, Pearson
Education.2007</li>
                
                
                
                
                
                
                
                
            </ol>
            
        
        
            <br><br><b>References</b><br> 
        
            
           
            <ol>
                
                
                
                
                
                
                
                
                
                
                <li> A Anandakumar, Digital Electronics,Prentice Hall India Feb 2009.</li>
                <li> John F Wakerly, Digital Design, Pearson Education, Delhi, 2002</li>
                <li> Morris Mano,Digital Design, Pearson Education, Delhi, 2002</li>
                
                
                
                
                
                
                
                
            </ol>
        
             <br><br><b>QUESTION PAPER PATTERN (End semester exam)</b><br> 
        
        
           
      
         
         
         
         
         
         
         
         
         
         
         <br> Part A: 8  compulsory questions.
        <br> One question from each module of Module I - IV; and two each from Module V & VI.
        <br> Student has to answer all questions. (8 x5)=40
        <br> Part B: 3 questions uniformly covering modules I & II
        <br> Student has to answer any 2  from the 3 questions: (2 x 10) =20
         <br>Each question can have maximum of 4 sub questions(a,b,c,d), if needed.
        <br> Part C: 3 questions uniformly covering modules III & IV
        <br> Student has to answer any 2  from the 3 questions: (2 x 10) =20
         <br>Each question can have maximum of 4 sub questions(a,b,c,d), if needed.
        <br> Part D: 3 questions uniformly covering modules V & VI
        <br> Student has to answer any 2 questions from the 3 questions: (2 x 10) =20
        <br>Each question can have maximum of 4 sub questions(a,b,c,d), if needed.<br> <br> <br> <br> <br> <br> <br> <br> <br> <br> 
    
    
         
         
         
         
         
         
          


         
    
    
    
    
    </div><!-- container close --> </body>








</html>