
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf2_readFilters24'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf2_readFilters24
Automatically selected td_fused_top_tdf2_readFilters24 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_readFilters24

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_readFilters24
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:203$21'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:429$239 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:421$233 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:413$229 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:405$220 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:397$213 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:389$195 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:381$193 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:373$187 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:365$179 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:357$169 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:349$165 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:341$163 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:333$157 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:325$153 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:271$101 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:263$87 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:255$71 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:247$55 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:239$39 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:227$28 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:217$25 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:203$21 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:193$18 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:181$7 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:169$3 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:161$1 in module td_fused_top_tdf2_readFilters24.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 22 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:0$320'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:0$320'.
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:490$291'.
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:429$239'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:421$233'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:413$229'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:405$220'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:397$213'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:389$195'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:381$193'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:373$187'.
     1/1: $1\ap_phi_mux_jj_phi_fu_160_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:365$179'.
     1/1: $1\ap_phi_mux_ii_phi_fu_138_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:357$169'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:349$165'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:341$163'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:333$157'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:325$153'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:319$151'.
     1/1: $0\sext_ln47_reg_408[8:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:313$143'.
     1/1: $0\select_ln48_9_reg_442[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:307$135'.
     1/1: $0\select_ln47_5_reg_429[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:301$129'.
     1/1: $0\icmp_ln48_reg_422[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:294$125'.
     1/2: $0\icmp_ln47_reg_418_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_418[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
     1/4: $0\add_ln55_20_reg_452_pp0_iter3_reg[7:0]
     2/4: $0\add_ln55_20_reg_452_pp0_iter2_reg[7:0]
     3/4: $0\icmp_ln47_reg_418_pp0_iter3_reg[0:0]
     4/4: $0\icmp_ln47_reg_418_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:279$117'.
     1/1: $0\add_ln55_20_reg_452[7:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:271$101'.
     1/1: $0\kk_reg_167[4:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:263$87'.
     1/1: $0\jj_reg_156[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:255$71'.
     1/1: $0\indvar_flatten_reg_145[6:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:247$55'.
     1/1: $0\indvar_flatten13_reg_123[7:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:239$39'.
     1/1: $0\ii_reg_134[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:227$28'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:217$25'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:203$21'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:193$18'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:181$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:169$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:161$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_block_state1' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:490$291'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_NS_fsm' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:429$239'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\weight_vecs_0_we0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:421$233'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\weight_vecs_0_ce0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:413$229'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\input_indices_23_read' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:405$220'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\input_indices_23_blk_n' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:397$213'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\filter_data_ce0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:389$195'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_ready' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:381$193'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_phi_mux_jj_phi_fu_160_p4' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:373$187'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_phi_mux_ii_phi_fu_138_p4' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:365$179'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_idle_pp0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:357$169'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_idle' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:349$165'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_done' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:341$163'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:333$157'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:325$153'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf2_readFilters24.\sext_ln47_reg_408' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:319$151'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\select_ln48_9_reg_442' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:313$143'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\select_ln47_5_reg_429' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:307$135'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln48_reg_422' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:301$129'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:294$125'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter1_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:294$125'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter2_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter3_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452_pp0_iter2_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452_pp0_iter3_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:279$117'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\kk_reg_167' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:271$101'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\jj_reg_156' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:263$87'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\indvar_flatten_reg_145' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:255$71'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\indvar_flatten13_reg_123' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:247$55'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ii_reg_134' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:239$39'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:227$28'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:217$25'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:203$21'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:193$18'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:181$7'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_done_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:169$3'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_CS_fsm' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:161$1'.
  created $dff cell `$procdff$504' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:0$320'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:490$291'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:429$239'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:429$239'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:421$233'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:421$233'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:413$229'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:413$229'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:405$220'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:405$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:397$213'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:397$213'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:389$195'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:389$195'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:381$193'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:381$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:373$187'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:373$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:365$179'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:365$179'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:357$169'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:357$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:349$165'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:349$165'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:341$163'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:341$163'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:333$157'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:333$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:325$153'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:325$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:319$151'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:319$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:313$143'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:313$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:307$135'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:307$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:301$129'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:301$129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:294$125'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:294$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:285$123'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:279$117'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:279$117'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:271$101'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:271$101'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:263$87'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:263$87'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:255$71'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:255$71'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:247$55'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:247$55'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:239$39'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:239$39'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:227$28'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:227$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:217$25'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:217$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:203$21'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:203$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:193$18'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:193$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:181$7'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:181$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:169$3'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:169$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:161$1'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:161$1'.
Cleaned up 51 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readFilters24.
<suppressed ~212 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readFilters24.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$361.
    dead port 2/2 on $mux $procmux$361.
    dead port 1/2 on $mux $procmux$437.
    dead port 2/2 on $mux $procmux$437.
    dead port 1/2 on $mux $procmux$327.
    dead port 2/2 on $mux $procmux$329.
    dead port 2/2 on $mux $procmux$336.
    dead port 2/2 on $mux $procmux$344.
Removed 8 multiplexer ports.
<suppressed ~36 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$504 ($dff) from module td_fused_top_tdf2_readFilters24 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$503 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$471_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$502 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$463_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$513 ($sdff) from module td_fused_top_tdf2_readFilters24 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$501 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$458_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$500 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$453_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$497 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$435_Y, Q = \ii_reg_134).
Adding EN signal on $procdff$496 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$430_Y, Q = \indvar_flatten13_reg_123).
Adding EN signal on $procdff$495 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$425_Y, Q = \indvar_flatten_reg_145).
Adding EN signal on $procdff$494 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$420_Y, Q = \jj_reg_156).
Adding EN signal on $procdff$493 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$415_Y, Q = \kk_reg_167).
Adding EN signal on $procdff$487 ($dff) from module td_fused_top_tdf2_readFilters24 (D = \icmp_ln47_reg_418, Q = \icmp_ln47_reg_418_pp0_iter1_reg).
Adding EN signal on $procdff$486 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:508$299_Y, Q = \icmp_ln47_reg_418).
Adding EN signal on $procdff$485 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:510$301_Y, Q = \icmp_ln48_reg_422).
Adding EN signal on $procdff$484 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:516$306_Y, Q = \select_ln47_5_reg_429).
Adding EN signal on $procdff$483 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:522$312_Y, Q = \select_ln48_9_reg_442).
Adding EN signal on $procdff$482 ($dff) from module td_fused_top_tdf2_readFilters24 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:534$318_Y }, Q = \sext_ln47_reg_408).
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$539 ($dffe) from module td_fused_top_tdf2_readFilters24.
Adding EN signal on $procdff$492 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v:472$288_Y, Q = \add_ln55_20_reg_452).
Adding SRST signal on $procdff$499 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$445_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$498 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$440_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Removed 28 unused cells and 419 unused wires.
<suppressed ~33 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readFilters24.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readFilters24.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readFilters24.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf2_readFilters24 ===

   Number of wires:                155
   Number of wire bits:            620
   Number of public wires:          97
   Number of public wire bits:     519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           67
     $and                           18
     $dff                           18
     $dffe                          47
     $eq                            29
     $mux                           90
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           21

End of script. Logfile hash: 29fa6dfcda, CPU: user 0.12s system 0.00s, MEM: 14.49 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 28% 5x opt_expr (0 sec), 24% 2x read_verilog (0 sec), ...
