FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"UN$1$10E116$I7$B";
3"UN$1$10E116$I7$A";
4"UN$1$10H124$I5$D";
5"VTT\G";
6"ECL_OUT\I";
7"TTL_IN\I";
8"VCC\G";
%"RSMD0805"
"1","(-25,2625)","1","resistors","I12";
;
VALUE"50"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"R127"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
$LOCATION"R127";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"3;
%"F07"
"1","(-825,3075)","0","ttl","I19";
;
$LOCATION"U21"
MAX_DELAY"10000"
CDS_LIB"ttl"
CDS_LOCATION"U21"
$SEC"2"
CDS_SEC"2"
CDS_LMAN_SYM_OUTLINE"-50,75,100,-75";
"A<SIZE-1..0>"7;
"Y"4;
%"RSMD0805"
"1","(-125,2625)","1","resistors","I20";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"5;
"B<0>"2;
%"RSMD0805"
"1","(-600,3325)","1","resistors","I21";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"4;
"B<0>"1;
%"10H124"
"1","(-325,3025)","0","ecl","I5";
;
$LOCATION"U5"
CDS_LIB"ecl"
CDS_LOCATION"U5"
$SEC"3"
CDS_SEC"3"
SECTION"1"
CDS_LMAN_SYM_OUTLINE"-100,100,50,-100";
"Y* \B"2;
"Q"3;
"D"
$PN"5"4;
"C"
$PN"6"8;
%"10E116"
"1","(600,3025)","0","ecl","I7";
SECTION"1";
$LOCATION"U26"
ABBREV"10E116"
TITLE"10E116"
CDS_LIB"ecl"
CDS_LOCATION"U26"
$SEC"2"
CDS_SEC"2";
"A <SIZE-1..0>"
$PN"25"3;
"B <SIZE-1..0>* \B"
$PN"26"2;
"REF"
$PN"2"0;
"Y <SIZE-1..0>"
$PN"17"6;
"Y <SIZE-1..0>* \B"
$PN"18"0;
END.
