// Seed: 3207859974
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri0 id_4
);
  wire id_6;
  id_7(
      1'b0 - id_1, id_1, 1, id_0, id_3
  );
  wire id_8;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    output tri   id_2,
    output logic id_3,
    input  wor   id_4,
    input  tri1  id_5,
    input  logic id_6,
    output tri0  id_7,
    output wire  id_8,
    inout  tri   id_9
);
  module_0(
      id_0, id_0, id_5, id_9, id_9
  );
  always @(negedge (id_4)) id_3 <= id_6;
endmodule
