{
  "module_name": "fimc-is-regs.h",
  "hash_id": "27d4d97c3f6d2ee5dd678be58f4675ee9ddbb97bf93b3e931c012f96ef5d4a6c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/exynos4-is/fimc-is-regs.h",
  "human_readable_source": " \n \n#ifndef FIMC_IS_REG_H_\n#define FIMC_IS_REG_H_\n\n \n#define REG_WDT_ISP\t\t\t0x00170000\n\n \n#define MCUCTL_BASE\t\t\t0x00180000\n\n \n#define MCUCTL_REG_MCUCTRL\t\t(MCUCTL_BASE + 0x00)\n#define MCUCTRL_MSWRST\t\t\t(1 << 0)\n\n \n#define MCUCTL_REG_BBOAR\t\t(MCUCTL_BASE + 0x04)\n\n \n#define MCUCTL_REG_INTGR0\t\t(MCUCTL_BASE + 0x08)\n \n#define INTGR0_INTGC(__n)\t\t(1 << ((__n) + 16))\n \n#define INTGR0_INTGD(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_INTCR0\t\t(MCUCTL_BASE + 0x0c)\n \n#define INTCR0_INTGC(__n)\t\t(1 << ((__n) + 16))\n \n#define INTCR0_INTCD(__n)\t\t(1 << ((__n) + 16))\n\n \n#define MCUCTL_REG_INTMR0\t\t(MCUCTL_BASE + 0x10)\n \n#define INTMR0_INTMC(__n)\t\t(1 << ((__n) + 16))\n \n#define INTMR0_INTMD(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_INTSR0\t\t(MCUCTL_BASE + 0x14)\n \n#define INTSR0_GET_INTSD(x, __n)\t(((x) >> (__n)) & 0x1)\n \n#define INTSR0_GET_INTSC(x, __n)\t(((x) >> ((__n) + 16)) & 0x1)\n\n \n#define MCUCTL_REG_INTMSR0\t\t(MCUCTL_BASE + 0x18)\n \n#define INTMSR0_GET_INTMSD(x, __n)\t(((x) >> (__n)) & 0x1)\n \n#define INTMSR0_GET_INTMSC(x, __n)\t(((x) >> ((__n) + 16)) & 0x1)\n\n \n#define MCUCTL_REG_INTGR1\t\t(MCUCTL_BASE + 0x1c)\n \n#define INTGR1_INTGC(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_INTCR1\t\t(MCUCTL_BASE + 0x20)\n \n#define INTCR1_INTCC(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_INTMR1\t\t(MCUCTL_BASE + 0x24)\n \n#define INTMR1_INTMC(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_INTSR1\t\t(MCUCTL_BASE + 0x28)\n \n#define MCUCTL_REG_INTMSR1\t\t(MCUCTL_BASE + 0x2c)\n\n \n#define MCUCTL_REG_INTCR2\t\t(MCUCTL_BASE + 0x30)\n \n#define INTCR2_INTCC(__n)\t\t(1 << ((__n) + 16))\n\n \n#define MCUCTL_REG_INTMR2\t\t(MCUCTL_BASE + 0x34)\n \n#define INTMR2_INTMCIS(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_INTSR2\t\t(MCUCTL_BASE + 0x38)\n \n#define MCUCTL_REG_INTMSR2\t\t(MCUCTL_BASE + 0x3c)\n\n \n#define MCUCTL_REG_GPOCTLR\t\t(MCUCTL_BASE + 0x40)\n \n#define GPOCTLR_GPOG(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_GPOENCTLR\t\t(MCUCTL_BASE + 0x44)\n \n#define GPOENCTLR_GPOEN(__n)\t\t(1 << (__n))\n\n \n#define MCUCTL_REG_GPICTLR\t\t(MCUCTL_BASE + 0x48)\n\n \n\n \n \n\n \n \n\n \n \n\n \n \n\n \n \n\n \n \n\n \n#define MCUCTL_REG_ISSR(__n)\t\t(MCUCTL_BASE + 0x80 + ((__n) * 4))\n\n \n#define REG_CMU_RESET_ISP_SYS_PWR_REG\t0x1174\n#define REG_CMU_SYSCLK_ISP_SYS_PWR_REG\t0x13b8\n#define REG_PMU_ISP_ARM_SYS\t\t0x1050\n#define REG_PMU_ISP_ARM_CONFIGURATION\t0x2280\n#define REG_PMU_ISP_ARM_STATUS\t\t0x2284\n#define REG_PMU_ISP_ARM_OPTION\t\t0x2288\n\nvoid fimc_is_fw_clear_irq1(struct fimc_is *is, unsigned int bit);\nvoid fimc_is_fw_clear_irq2(struct fimc_is *is);\nint fimc_is_hw_get_params(struct fimc_is *is, unsigned int num);\n\nvoid fimc_is_hw_set_intgr0_gd0(struct fimc_is *is);\nint fimc_is_hw_wait_intmsr0_intmsd0(struct fimc_is *is);\nvoid fimc_is_hw_set_sensor_num(struct fimc_is *is);\nvoid fimc_is_hw_set_isp_buf_mask(struct fimc_is *is, unsigned int mask);\nvoid fimc_is_hw_stream_on(struct fimc_is *is);\nvoid fimc_is_hw_stream_off(struct fimc_is *is);\nint fimc_is_hw_set_param(struct fimc_is *is);\nint fimc_is_hw_change_mode(struct fimc_is *is);\n\nvoid fimc_is_hw_close_sensor(struct fimc_is *is, unsigned int index);\nvoid fimc_is_hw_get_setfile_addr(struct fimc_is *is);\nvoid fimc_is_hw_load_setfile(struct fimc_is *is);\nvoid fimc_is_hw_subip_power_off(struct fimc_is *is);\n\nint fimc_is_itf_s_param(struct fimc_is *is, bool update);\nint fimc_is_itf_mode_change(struct fimc_is *is);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}