-- -------------------------------------------------------------
--
--  Entity Declaration for PORTLIST_i_e
--
-- Generated
--  by:  wig
--  on:  Sat Mar  3 18:36:52 2007
--  cmd: /home/wig/work/MIX/mix_0.pl -report portlist ../portlist.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: portlist_i_e-e.vhd,v 1.1 2007/03/05 15:35:27 wig Exp $
-- $Date: 2007/03/05 15:35:27 $
-- $Log: portlist_i_e-e.vhd,v $
-- Revision 1.1  2007/03/05 15:35:27  wig
-- Changed case of filenames.
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity PORTLIST_i_e
--
entity PORTLIST_i_e is

	-- Generics:
		-- No Generated Generics for Entity PORTLIST_i_e

	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity PORTLIST_i_e
			hclk_i	: in	std_ulogic;	-- num 1 ::out:  ::in: PORTLIST_i/hclk_i
			hresetn_i	: in	std_ulogic;	-- num 2 ::out:  ::in: PORTLIST_i/hresetn_i
			clk_1_i	: in	std_ulogic;	-- num 3 ::out:  ::in: PORTLIST_i/clk_1_i
			rpm_en_i	: in	std_ulogic;	-- num 4 ::out:  ::in: PORTLIST_i/rpm_en_i
			hsel_i2c_i	: in	std_ulogic;	-- num 5 ::out:  ::in: PORTLIST_i/hsel_i2c_i
			haddr_s_i	: in	std_ulogic_vector(31 downto 0);	-- num 6 ::out:  ::in: PORTLIST_i/haddr_s_i
			htrans_s_i	: in	std_ulogic_vector(1 downto 0);	-- num 7 ::out:  ::in: PORTLIST_i/htrans_s_i
			hwrite_s_i	: in	std_ulogic;	-- num 8 ::out:  ::in: PORTLIST_i/hwrite_s_i
			hwdata_s_i	: in	std_ulogic_vector(31 downto 0);	-- num 9 ::out:  ::in: PORTLIST_i/hwdata_s_i
			gb_hready_i	: in	std_ulogic;	-- num 10 ::out:  ::in: PORTLIST_i/gb_hready_i
			hresp_m_i	: in	std_ulogic_vector(1 downto 0);	-- num 11 ::out:  ::in: PORTLIST_i/hresp_m_i
			hgrant_m_i	: in	std_ulogic;	-- num 12 ::out:  ::in: PORTLIST_i/hgrant_m_i
			hrdata_m_i	: in	std_ulogic_vector(31 downto 0);	-- num 13 ::out:  ::in: PORTLIST_i/hrdata_m_i
			sda_in_i	: in	std_ulogic;	-- num 14 ::out:  ::in: PORTLIST_i/sda_in_i
			scl_in_i	: in	std_ulogic;	-- num 15 ::out:  ::in: PORTLIST_i/scl_in_i
			scan_test_i	: in	std_ulogic;	-- num 16 ::out:  ::in: PORTLIST_i/scan_test_i
			i2c_mux_o	: out	std_ulogic;	-- num 17 ::out: PORTLIST_i/i2c_mux_o ::in: 
			irq_o	: out	std_ulogic;	-- num 18 ::out: PORTLIST_i/irq_o ::in: 
			hready_resp_i2c_s_o	: out	std_ulogic;	-- num 19 ::out: PORTLIST_i/hready_resp_i2c_s_o ::in: 
			hresp_i2c_s_o	: out	std_ulogic_vector(1 downto 0);	-- num 20 ::out: PORTLIST_i/hresp_i2c_s_o ::in: 
			hrdata_i2c_s_o	: out	std_ulogic_vector(31 downto 0);	-- num 21 ::out: PORTLIST_i/hrdata_i2c_s_o ::in: 
			haddr_m_o	: out	std_ulogic_vector(31 downto 0);	-- num 22 ::out: PORTLIST_i/haddr_m_o ::in: 
			hwrite_m_o	: out	std_ulogic;	-- num 23 ::out: PORTLIST_i/hwrite_m_o ::in: 
			hsize_m_o	: out	std_ulogic_vector(2 downto 0);	-- num 24 ::out: PORTLIST_i/hsize_m_o ::in: 
			htrans_m_o	: out	std_ulogic_vector(1 downto 0);	-- num 25 ::out: PORTLIST_i/htrans_m_o ::in: 
			hburst_m_o	: out	std_ulogic_vector(2 downto 0);	-- num 26 ::out: PORTLIST_i/hburst_m_o ::in: 
			hprot_m_o	: out	std_ulogic_vector(3 downto 0);	-- num 27 ::out: PORTLIST_i/hprot_m_o ::in: 
			hwdata_m_o	: out	std_ulogic_vector(31 downto 0);	-- num 28 ::out: PORTLIST_i/hwdata_m_o ::in: 
			hbusreq_m_o	: out	std_ulogic;	-- num 29 ::out: PORTLIST_i/hbusreq_m_o ::in: 
			hlock_m_o	: out	std_ulogic;	-- num 30 ::out: PORTLIST_i/hlock_m_o ::in: 
			sda_out_o	: out	std_ulogic;	-- num 31 ::out: PORTLIST_i/sda_out_o ::in: 
			scl_out_o	: out	std_ulogic	-- num 32 ::out: PORTLIST_i/scl_out_o ::in: 
		-- End of Generated Port for Entity PORTLIST_i_e
		);
end PORTLIST_i_e;
--
-- End of Generated Entity PORTLIST_i_e
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
