;redcode
;assert 1
	SPL 0, #202
	CMP -7, <-420
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	SUB #22, @10
	MOV -1, <-50
	JMZ 0, #5
	SUB #12, <10
	SUB #12, <10
	SUB @127, 106
	JMZ @12, @-16
	SUB #191, 200
	SLT 122, -160
	JMZ 0, #5
	SLT @121, 106
	SUB #12, <-16
	SUB #12, <10
	JMZ 0, #5
	SLT @121, 106
	SUB -7, <-420
	SUB #12, <-16
	MOV #13, <-200
	SPL 210, 60
	SUB @-31, 9
	SUB @127, 106
	CMP #922, @10
	JMP 210, 60
	JMP 210, 60
	SUB -12, @810
	SUB @-32, 9
	JMP @12, #500
	CMP -7, <-420
	SUB 12, @-10
	SPL 1, <920
	SPL 1, <920
	SLT 132, @0
	SLT 132, @0
	ADD 10, 9
	SUB 12, -1
	SUB -12, @810
	SUB #572, @800
	SPL 1, <920
	ADD 270, 1
	SUB @127, 100
	ADD 270, 1
	SUB #12, <10
	SPL 0, #202
	CMP -7, <-420
	CMP -7, <-420
