Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jan 29 02:19:10 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_datasheet -file /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.Rocket4CoresMTArty100TConfig/obj/report/datasheet.txt
| Design       : Arty100THarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Data Sheet Report

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                                                                                                                                                  |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                                                                                                                                                     |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
JTCK      | jtag_jtag_TDI    | FDRE           | -        |     1.618 (r) | SLOW    |     1.419 (r) | SLOW    |                                                                                                                                                           |
JTCK      | jtag_jtag_TMS    | FDPE           | -        |     1.955 (r) | SLOW    |     0.552 (r) | SLOW    |                                                                                                                                                           |
sys_clock | gpio_gpio_0      | SRL16E         | -        |     5.151 (r) | SLOW    |    -1.771 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_1      | SRL16E         | -        |     5.133 (r) | SLOW    |    -1.775 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_2      | SRL16E         | -        |     8.087 (r) | SLOW    |    -3.182 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_3      | SRL16E         | -        |     8.261 (r) | SLOW    |    -3.335 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_4      | SRL16E         | -        |     4.747 (r) | SLOW    |    -1.621 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_5      | SRL16E         | -        |     4.531 (r) | SLOW    |    -1.546 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_6      | SRL16E         | -        |     4.459 (r) | SLOW    |    -1.497 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_7      | SRL16E         | -        |     5.189 (r) | SLOW    |    -1.849 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_8      | SRL16E         | -        |     4.894 (r) | SLOW    |    -1.711 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_9      | SRL16E         | -        |     4.733 (r) | SLOW    |    -1.597 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_10     | SRL16E         | -        |     4.569 (r) | SLOW    |    -1.518 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_11     | SRL16E         | -        |     4.836 (r) | SLOW    |    -1.633 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_12     | SRL16E         | -        |     5.112 (r) | SLOW    |    -1.788 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_13     | SRL16E         | -        |     5.238 (r) | SLOW    |    -1.854 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_14     | SRL16E         | -        |     5.238 (r) | SLOW    |    -1.804 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | gpio_gpio_15     | SRL16E         | -        |     5.396 (r) | SLOW    |    -1.944 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | reset            | FDPE           | -        |     6.590 (r) | SLOW    |    -2.149 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | sdcard_spi_dat_0 | FDRE           | -        |     5.143 (r) | SLOW    |    -1.804 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | uart_rxd         | FDRE           | -        |    10.364 (r) | SLOW    |    -2.475 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | reset            | FDPE           | -        |     6.450 (r) | SLOW    |    -2.289 (r) | FAST    | clk_out3_harnessSysPLLNode                                                                                                                                |
sys_clock | reset            | FDPE           | -        |     9.497 (r) | SLOW    |    -2.044 (r) | FAST    | clk_pll_i                                                                                                                                                 |
sys_clock | ddr_ddr3_dq[8]   | ISERDESE2 (IO) | VARIABLE |     0.638 (r) | SLOW    |     0.459 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[8]   | ISERDESE2 (IO) | VARIABLE |     0.837 (f) | SLOW    |     0.459 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[9]   | ISERDESE2 (IO) | VARIABLE |     0.617 (r) | SLOW    |     0.481 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[9]   | ISERDESE2 (IO) | VARIABLE |     0.816 (f) | SLOW    |     0.481 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[10]  | ISERDESE2 (IO) | VARIABLE |     0.633 (r) | SLOW    |     0.465 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[10]  | ISERDESE2 (IO) | VARIABLE |     0.832 (f) | SLOW    |     0.465 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[11]  | ISERDESE2 (IO) | VARIABLE |     0.627 (r) | SLOW    |     0.471 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[11]  | ISERDESE2 (IO) | VARIABLE |     0.826 (f) | SLOW    |     0.471 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[12]  | ISERDESE2 (IO) | VARIABLE |     0.626 (r) | SLOW    |     0.472 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[12]  | ISERDESE2 (IO) | VARIABLE |     0.825 (f) | SLOW    |     0.472 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[13]  | ISERDESE2 (IO) | VARIABLE |     0.613 (r) | SLOW    |     0.484 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[13]  | ISERDESE2 (IO) | VARIABLE |     0.812 (f) | SLOW    |     0.484 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[14]  | ISERDESE2 (IO) | VARIABLE |     0.630 (r) | SLOW    |     0.467 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[14]  | ISERDESE2 (IO) | VARIABLE |     0.829 (f) | SLOW    |     0.467 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[15]  | ISERDESE2 (IO) | VARIABLE |     0.612 (r) | SLOW    |     0.485 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[15]  | ISERDESE2 (IO) | VARIABLE |     0.811 (f) | SLOW    |     0.485 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[0]   | ISERDESE2 (IO) | VARIABLE |     0.566 (r) | SLOW    |     0.532 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[0]   | ISERDESE2 (IO) | VARIABLE |     0.765 (f) | SLOW    |     0.532 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[1]   | ISERDESE2 (IO) | VARIABLE |     0.575 (r) | SLOW    |     0.524 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[1]   | ISERDESE2 (IO) | VARIABLE |     0.774 (f) | SLOW    |     0.524 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[2]   | ISERDESE2 (IO) | VARIABLE |     0.573 (r) | SLOW    |     0.525 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[2]   | ISERDESE2 (IO) | VARIABLE |     0.772 (f) | SLOW    |     0.525 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[3]   | ISERDESE2 (IO) | VARIABLE |     0.576 (r) | SLOW    |     0.522 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[3]   | ISERDESE2 (IO) | VARIABLE |     0.775 (f) | SLOW    |     0.522 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[4]   | ISERDESE2 (IO) | VARIABLE |     0.581 (r) | SLOW    |     0.517 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[4]   | ISERDESE2 (IO) | VARIABLE |     0.780 (f) | SLOW    |     0.517 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[5]   | ISERDESE2 (IO) | VARIABLE |     0.583 (r) | SLOW    |     0.516 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[5]   | ISERDESE2 (IO) | VARIABLE |     0.782 (f) | SLOW    |     0.516 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[6]   | ISERDESE2 (IO) | VARIABLE |     0.578 (r) | SLOW    |     0.520 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[6]   | ISERDESE2 (IO) | VARIABLE |     0.777 (f) | SLOW    |     0.520 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[7]   | ISERDESE2 (IO) | VARIABLE |     0.586 (r) | SLOW    |     0.512 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[7]   | ISERDESE2 (IO) | VARIABLE |     0.785 (f) | SLOW    |     0.512 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Output Ports Clock-to-out

----------+-------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference | Output            | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock     | Port              | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
----------+-------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
JTCK      | jtag_jtag_TDO     | FDCE           | -     |     14.253 (f) | SLOW    |      4.627 (f) | FAST    |                            |
sys_clock | gpio_gpio_0       | FDRE           | -     |      7.815 (r) | SLOW    |      0.228 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_1       | FDRE           | -     |      7.461 (r) | SLOW    |      0.228 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_2       | FDRE           | -     |      9.721 (r) | SLOW    |      0.232 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_3       | FDRE           | -     |      9.756 (r) | SLOW    |      0.232 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_4       | FDRE           | -     |      6.992 (r) | SLOW    |      0.224 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_5       | FDRE           | -     |      7.085 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_6       | FDRE           | -     |      7.184 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_7       | FDRE           | -     |      7.255 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_8       | FDRE           | -     |      7.470 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_9       | FDRE           | -     |      7.224 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_10      | FDRE           | -     |      7.129 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_11      | FDRE           | -     |      7.499 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_12      | FDRE           | -     |      7.465 (r) | SLOW    |      0.226 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_13      | FDRE           | -     |      8.324 (r) | SLOW    |      0.227 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_14      | FDRE           | -     |      7.812 (r) | SLOW    |      0.228 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | gpio_gpio_15      | FDRE           | -     |      7.560 (r) | SLOW    |      0.227 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | sdcard_spi_clk    | FDRE (IO)      | -     |      3.389 (r) | SLOW    |      0.618 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | sdcard_spi_cs     | FDRE (IO)      | -     |      3.398 (r) | SLOW    |      0.626 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | sdcard_spi_dat_3  | FDRE (IO)      | -     |      3.386 (r) | SLOW    |      0.615 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | uart_txd          | FDSE (IO)      | -     |      3.571 (r) | SLOW    |      0.691 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | ddr_ddr3_reset_n  | FDRE           | -     |      7.611 (r) | SLOW    |      1.690 (r) | FAST    | clk_pll_i                  |
sys_clock | ddr_ddr3_addr[5]  | OSERDESE2 (IO) | -     |      4.920 (r) | SLOW    |      2.488 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[6]  | OSERDESE2 (IO) | -     |      4.923 (r) | SLOW    |      2.489 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[7]  | OSERDESE2 (IO) | -     |      4.919 (r) | SLOW    |      2.487 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[8]  | OSERDESE2 (IO) | -     |      4.907 (r) | SLOW    |      2.473 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[9]  | OSERDESE2 (IO) | -     |      4.930 (r) | SLOW    |      2.496 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[10] | OSERDESE2 (IO) | -     |      4.917 (r) | SLOW    |      2.481 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[11] | OSERDESE2 (IO) | -     |      4.923 (r) | SLOW    |      2.490 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[12] | OSERDESE2 (IO) | -     |      4.917 (r) | SLOW    |      2.484 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[13] | OSERDESE2 (IO) | -     |      4.916 (r) | SLOW    |      2.481 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_n     | ODDR (IO)      | -     |      5.008 (r) | SLOW    |      2.496 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_n     | ODDR (IO)      | -     |      5.008 (f) | SLOW    |      2.496 (f) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_p     | ODDR (IO)      | -     |      5.009 (r) | SLOW    |      2.497 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_p     | ODDR (IO)      | -     |      5.009 (f) | SLOW    |      2.497 (f) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_cs_n     | OSERDESE2 (IO) | -     |      4.903 (r) | SLOW    |      2.468 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_odt      | OSERDESE2 (IO) | -     |      4.905 (r) | SLOW    |      2.472 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[0]  | OSERDESE2 (IO) | -     |      4.865 (r) | SLOW    |      2.447 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[1]  | OSERDESE2 (IO) | -     |      4.870 (r) | SLOW    |      2.449 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[2]  | OSERDESE2 (IO) | -     |      4.855 (r) | SLOW    |      2.437 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[3]  | OSERDESE2 (IO) | -     |      4.871 (r) | SLOW    |      2.450 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[4]  | OSERDESE2 (IO) | -     |      4.868 (r) | SLOW    |      2.447 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ba[0]    | OSERDESE2 (IO) | -     |      4.867 (r) | SLOW    |      2.449 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ba[1]    | OSERDESE2 (IO) | -     |      4.868 (r) | SLOW    |      2.449 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ba[2]    | OSERDESE2 (IO) | -     |      4.870 (r) | SLOW    |      2.452 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_cas_n    | OSERDESE2 (IO) | -     |      4.844 (r) | SLOW    |      2.426 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_cke      | OSERDESE2 (IO) | -     |      4.873 (r) | SLOW    |      2.452 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ras_n    | OSERDESE2 (IO) | -     |      4.865 (r) | SLOW    |      2.446 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_we_n     | OSERDESE2 (IO) | -     |      4.872 (r) | SLOW    |      2.453 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_dm[1]    | PHASER_OUT_PHY | -     |      5.782 (r) | SLOW    |      2.175 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[8]    | OSERDESE2 (IO) | -     |      5.757 (r) | SLOW    |      2.187 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[9]    | OSERDESE2 (IO) | -     |      5.760 (r) | SLOW    |      2.167 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[10]   | PHASER_OUT_PHY | -     |      5.763 (r) | SLOW    |      2.188 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[11]   | OSERDESE2 (IO) | -     |      5.757 (r) | SLOW    |      2.175 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[12]   | PHASER_OUT_PHY | -     |      5.782 (r) | SLOW    |      2.181 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[13]   | OSERDESE2 (IO) | -     |      5.758 (r) | SLOW    |      2.163 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[14]   | PHASER_OUT_PHY | -     |      5.763 (r) | SLOW    |      2.183 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[15]   | OSERDESE2 (IO) | -     |      5.758 (r) | SLOW    |      2.162 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_n[1] | ODDR (IO)      | -     |      6.553 (r) | SLOW    |      2.814 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_n[1] | ODDR (IO)      | -     |      6.553 (f) | SLOW    |      2.814 (f) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_p[1] | ODDR (IO)      | -     |      6.554 (r) | SLOW    |      2.814 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_p[1] | ODDR (IO)      | -     |      6.554 (f) | SLOW    |      2.814 (f) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dm[0]    | PHASER_OUT_PHY | -     |      5.779 (r) | SLOW    |      2.151 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[0]    | OSERDESE2 (IO) | -     |      5.765 (r) | SLOW    |      2.121 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[1]    | OSERDESE2 (IO) | -     |      5.767 (r) | SLOW    |      2.132 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[2]    | OSERDESE2 (IO) | -     |      5.768 (r) | SLOW    |      2.134 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[3]    | OSERDESE2 (IO) | -     |      5.767 (r) | SLOW    |      2.132 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[4]    | OSERDESE2 (IO) | -     |      5.764 (r) | SLOW    |      2.135 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[5]    | PHASER_OUT_PHY | -     |      5.779 (r) | SLOW    |      2.143 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[6]    | OSERDESE2 (IO) | -     |      5.765 (r) | SLOW    |      2.133 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[7]    | OSERDESE2 (IO) | -     |      5.764 (r) | SLOW    |      2.140 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_n[0] | ODDR (IO)      | -     |      6.559 (r) | SLOW    |      2.776 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_n[0] | ODDR (IO)      | -     |      6.559 (f) | SLOW    |      2.776 (f) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_p[0] | ODDR (IO)      | -     |      6.560 (r) | SLOW    |      2.788 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_p[0] | ODDR (IO)      | -     |      6.560 (f) | SLOW    |      2.788 (f) | FAST    | oserdes_clk_3              |
----------+-------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
JTCK      | JTCK        |        10.560 | SLOW    |         3.735 | SLOW    |         8.296 | SLOW    |         3.433 | SLOW    |
sys_clock | JTCK        |         3.467 | SLOW    |               |         |               |         |               |         |
JTCK      | sys_clock   |        12.174 | SLOW    |               |         |               |         |               |         |
sys_clock | sys_clock   |        19.130 | SLOW    |         7.699 | SLOW    |         0.454 | SLOW    |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: sys_clock
Worst Case Data Window: 1.369 ns
Ideal Clock Offset to Actual Clock: -0.153 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ddr_ddr3_dq[0]     |  0.566 (r) | SLOW    |  0.532 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[0]     |  0.765 (f) | SLOW    |  0.532 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[1]     |  0.575 (r) | SLOW    |  0.524 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[1]     |  0.774 (f) | SLOW    |  0.524 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[2]     |  0.573 (r) | SLOW    |  0.525 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[2]     |  0.772 (f) | SLOW    |  0.525 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[3]     |  0.576 (r) | SLOW    |  0.522 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[3]     |  0.775 (f) | SLOW    |  0.522 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[4]     |  0.581 (r) | SLOW    |  0.517 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[4]     |  0.780 (f) | SLOW    |  0.517 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[5]     |  0.583 (r) | SLOW    |  0.516 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[5]     |  0.782 (f) | SLOW    |  0.516 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[6]     |  0.578 (r) | SLOW    |  0.520 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[6]     |  0.777 (f) | SLOW    |  0.520 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[7]     |  0.586 (r) | SLOW    |  0.512 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[7]     |  0.785 (f) | SLOW    |  0.512 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[8]     |  0.638 (r) | SLOW    |  0.459 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[8]     |  0.837 (f) | SLOW    |  0.459 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[9]     |  0.617 (r) | SLOW    |  0.481 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[9]     |  0.816 (f) | SLOW    |  0.481 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[10]    |  0.633 (r) | SLOW    |  0.465 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[10]    |  0.832 (f) | SLOW    |  0.465 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[11]    |  0.627 (r) | SLOW    |  0.471 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[11]    |  0.826 (f) | SLOW    |  0.471 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[12]    |  0.626 (r) | SLOW    |  0.472 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[12]    |  0.825 (f) | SLOW    |  0.472 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[13]    |  0.613 (r) | SLOW    |  0.484 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[13]    |  0.812 (f) | SLOW    |  0.484 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[14]    |  0.630 (r) | SLOW    |  0.467 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[14]    |  0.829 (f) | SLOW    |  0.467 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[15]    |  0.612 (r) | SLOW    |  0.485 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[15]    |  0.811 (f) | SLOW    |  0.485 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.837 (f) | SLOW    |  0.532 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.075 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_addr[0]   |   4.865 (r) | SLOW    |   2.447 (r) | FAST    |    0.011 |
ddr_ddr3_addr[1]   |   4.870 (r) | SLOW    |   2.449 (r) | FAST    |    0.015 |
ddr_ddr3_addr[2]   |   4.855 (r) | SLOW    |   2.437 (r) | FAST    |    0.000 |
ddr_ddr3_addr[3]   |   4.871 (r) | SLOW    |   2.450 (r) | FAST    |    0.016 |
ddr_ddr3_addr[4]   |   4.868 (r) | SLOW    |   2.447 (r) | FAST    |    0.013 |
ddr_ddr3_addr[5]   |   4.920 (r) | SLOW    |   2.488 (r) | FAST    |    0.066 |
ddr_ddr3_addr[6]   |   4.923 (r) | SLOW    |   2.489 (r) | FAST    |    0.068 |
ddr_ddr3_addr[7]   |   4.919 (r) | SLOW    |   2.487 (r) | FAST    |    0.065 |
ddr_ddr3_addr[8]   |   4.907 (r) | SLOW    |   2.473 (r) | FAST    |    0.052 |
ddr_ddr3_addr[9]   |   4.930 (r) | SLOW    |   2.496 (r) | FAST    |    0.075 |
ddr_ddr3_addr[10]  |   4.917 (r) | SLOW    |   2.481 (r) | FAST    |    0.062 |
ddr_ddr3_addr[11]  |   4.923 (r) | SLOW    |   2.490 (r) | FAST    |    0.068 |
ddr_ddr3_addr[12]  |   4.917 (r) | SLOW    |   2.484 (r) | FAST    |    0.062 |
ddr_ddr3_addr[13]  |   4.916 (r) | SLOW    |   2.481 (r) | FAST    |    0.061 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   4.930 (r) | SLOW    |   2.437 (r) | FAST    |    0.075 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.003 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_ba[0]     |   4.867 (r) | SLOW    |   2.449 (r) | FAST    |    0.000 |
ddr_ddr3_ba[1]     |   4.868 (r) | SLOW    |   2.449 (r) | FAST    |    0.001 |
ddr_ddr3_ba[2]     |   4.870 (r) | SLOW    |   2.452 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   4.870 (r) | SLOW    |   2.449 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.024 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_dm[0]     |   5.779 (r) | SLOW    |   2.151 (r) | FAST    |    0.000 |
ddr_ddr3_dm[1]     |   5.782 (r) | SLOW    |   2.175 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.782 (r) | SLOW    |   2.151 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.067 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_dq[0]     |   5.765 (r) | SLOW    |   2.121 (r) | FAST    |    0.008 |
ddr_ddr3_dq[1]     |   5.767 (r) | SLOW    |   2.132 (r) | FAST    |    0.011 |
ddr_ddr3_dq[2]     |   5.768 (r) | SLOW    |   2.134 (r) | FAST    |    0.013 |
ddr_ddr3_dq[3]     |   5.767 (r) | SLOW    |   2.132 (r) | FAST    |    0.011 |
ddr_ddr3_dq[4]     |   5.764 (r) | SLOW    |   2.135 (r) | FAST    |    0.014 |
ddr_ddr3_dq[5]     |   5.779 (r) | SLOW    |   2.143 (r) | FAST    |    0.022 |
ddr_ddr3_dq[6]     |   5.765 (r) | SLOW    |   2.133 (r) | FAST    |    0.012 |
ddr_ddr3_dq[7]     |   5.764 (r) | SLOW    |   2.140 (r) | FAST    |    0.019 |
ddr_ddr3_dq[8]     |   5.757 (r) | SLOW    |   2.187 (r) | FAST    |    0.066 |
ddr_ddr3_dq[9]     |   5.760 (r) | SLOW    |   2.167 (r) | FAST    |    0.046 |
ddr_ddr3_dq[10]    |   5.763 (r) | SLOW    |   2.188 (r) | FAST    |    0.067 |
ddr_ddr3_dq[11]    |   5.757 (r) | SLOW    |   2.175 (r) | FAST    |    0.054 |
ddr_ddr3_dq[12]    |   5.782 (r) | SLOW    |   2.181 (r) | FAST    |    0.060 |
ddr_ddr3_dq[13]    |   5.758 (r) | SLOW    |   2.163 (r) | FAST    |    0.042 |
ddr_ddr3_dq[14]    |   5.763 (r) | SLOW    |   2.183 (r) | FAST    |    0.062 |
ddr_ddr3_dq[15]    |   5.758 (r) | SLOW    |   2.162 (r) | FAST    |    0.041 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.782 (r) | SLOW    |   2.121 (r) | FAST    |    0.067 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.038 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_dqs_n[0]  |   6.559 (r) | SLOW    |   2.776 (r) | FAST    |    0.006 |
ddr_ddr3_dqs_n[0]  |   6.559 (f) | SLOW    |   2.776 (f) | FAST    |    0.006 |
ddr_ddr3_dqs_n[1]  |   6.553 (r) | SLOW    |   2.814 (r) | FAST    |    0.038 |
ddr_ddr3_dqs_n[1]  |   6.553 (f) | SLOW    |   2.814 (f) | FAST    |    0.038 |
ddr_ddr3_dqs_p[0]  |   6.560 (r) | SLOW    |   2.788 (r) | FAST    |    0.012 |
ddr_ddr3_dqs_p[0]  |   6.560 (f) | SLOW    |   2.788 (f) | FAST    |    0.012 |
ddr_ddr3_dqs_p[1]  |   6.554 (r) | SLOW    |   2.814 (r) | FAST    |    0.038 |
ddr_ddr3_dqs_p[1]  |   6.554 (f) | SLOW    |   2.814 (f) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.560 (r) | SLOW    |   2.776 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+



