<stg><name>COMPUTE_ENGINE</name>


<trans_list>

<trans id="1219" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="2" to="3">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="3" to="4">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="4" to="5">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="5" to="6">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="6" to="7">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:16  %b15_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b15_V)

]]></Node>
<StgValue><ssdm name="b15_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17  %w15_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w15_V)

]]></Node>
<StgValue><ssdm name="w15_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:18  %b14_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b14_V)

]]></Node>
<StgValue><ssdm name="b14_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:19  %w14_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w14_V)

]]></Node>
<StgValue><ssdm name="w14_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %b13_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b13_V)

]]></Node>
<StgValue><ssdm name="b13_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:21  %w13_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w13_V)

]]></Node>
<StgValue><ssdm name="w13_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:22  %b12_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b12_V)

]]></Node>
<StgValue><ssdm name="b12_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %w12_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w12_V)

]]></Node>
<StgValue><ssdm name="w12_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24  %b11_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b11_V)

]]></Node>
<StgValue><ssdm name="b11_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25  %w11_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w11_V)

]]></Node>
<StgValue><ssdm name="w11_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:26  %b10_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b10_V)

]]></Node>
<StgValue><ssdm name="b10_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:27  %w10_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w10_V)

]]></Node>
<StgValue><ssdm name="w10_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:28  %b9_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b9_V)

]]></Node>
<StgValue><ssdm name="b9_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:29  %w9_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w9_V)

]]></Node>
<StgValue><ssdm name="w9_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %b8_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b8_V)

]]></Node>
<StgValue><ssdm name="b8_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:31  %w8_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w8_V)

]]></Node>
<StgValue><ssdm name="w8_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:32  %b7_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b7_V)

]]></Node>
<StgValue><ssdm name="b7_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:33  %w7_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w7_V)

]]></Node>
<StgValue><ssdm name="w7_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:34  %b6_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b6_V)

]]></Node>
<StgValue><ssdm name="b6_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:35  %w6_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w6_V)

]]></Node>
<StgValue><ssdm name="w6_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:36  %b5_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b5_V)

]]></Node>
<StgValue><ssdm name="b5_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:37  %w5_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w5_V)

]]></Node>
<StgValue><ssdm name="w5_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:38  %b4_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b4_V)

]]></Node>
<StgValue><ssdm name="b4_V_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:39  %w4_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w4_V)

]]></Node>
<StgValue><ssdm name="w4_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:40  %b3_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b3_V)

]]></Node>
<StgValue><ssdm name="b3_V_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41  %w3_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w3_V)

]]></Node>
<StgValue><ssdm name="w3_V_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42  %b2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b2_V)

]]></Node>
<StgValue><ssdm name="b2_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %w2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w2_V)

]]></Node>
<StgValue><ssdm name="w2_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:44  %b1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b1_V)

]]></Node>
<StgValue><ssdm name="b1_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:45  %w1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1_V)

]]></Node>
<StgValue><ssdm name="w1_V_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:46  %b0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b0_V)

]]></Node>
<StgValue><ssdm name="b0_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:47  %w0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0_V)

]]></Node>
<StgValue><ssdm name="w0_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:48  %OP1_V = sext i8 %w0_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:49  %OP2_V = sext i8 %b0_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:50  %p_Val2_s = mul i16 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:51  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %p_Val2_101 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_101"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:53  %tmp_2051 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2051"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:54  %tmp_s = zext i1 %tmp_2051 to i8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:56  %p_Val2_102 = add i8 %p_Val2_101, %tmp_s

]]></Node>
<StgValue><ssdm name="p_Val2_102"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:57  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_102, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_s, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:83  %OP1_V_1 = sext i8 %w1_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:84  %OP2_V_1 = sext i8 %b1_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:85  %p_Val2_1 = mul i16 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:86  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:87  %p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:88  %tmp_2056 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2056"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:89  %tmp_1088 = zext i1 %tmp_2056 to i8

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:91  %p_Val2_3 = add i8 %p_Val2_2, %tmp_1088

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:92  %newsignbit_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:96  %p_Result_1 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_1, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:118  %OP1_V_2 = sext i8 %w2_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:119  %OP2_V_2 = sext i8 %b2_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:120  %p_Val2_5 = mul i16 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:121  %signbit_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:122  %p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:123  %tmp_2061 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2061"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:124  %tmp_1092 = zext i1 %tmp_2061 to i8

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:126  %p_Val2_7 = add i8 %p_Val2_6, %tmp_1092

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:127  %newsignbit_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_12"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:131  %p_Result_2 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_5, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:153  %OP1_V_3 = sext i8 %w3_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:154  %OP2_V_3 = sext i8 %b3_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:155  %p_Val2_9 = mul i16 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:156  %signbit_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:157  %p_Val2_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:158  %tmp_2066 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2066"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:159  %tmp_1096 = zext i1 %tmp_2066 to i8

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:161  %p_Val2_11 = add i8 %p_Val2_10, %tmp_1096

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:162  %newsignbit_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_11, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:166  %p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_9, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:188  %OP1_V_4 = sext i8 %w4_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:189  %OP2_V_4 = sext i8 %b4_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:190  %p_Val2_13 = mul i16 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:191  %signbit_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:192  %p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_13, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:193  %tmp_2071 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2071"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:194  %tmp_1100 = zext i1 %tmp_2071 to i8

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:196  %p_Val2_15 = add i8 %p_Val2_14, %tmp_1100

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:197  %newsignbit_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_14"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:201  %p_Result_4 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_13, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:223  %OP1_V_5 = sext i8 %w5_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:224  %OP2_V_5 = sext i8 %b5_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:225  %p_Val2_17 = mul i16 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:226  %signbit_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_17, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:227  %p_Val2_18 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_17, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:228  %tmp_2076 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2076"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:229  %tmp_1104 = zext i1 %tmp_2076 to i8

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:231  %p_Val2_19 = add i8 %p_Val2_18, %tmp_1104

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:232  %newsignbit_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_19, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:236  %p_Result_5 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_17, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:258  %OP1_V_6 = sext i8 %w6_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:259  %OP2_V_6 = sext i8 %b6_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:260  %p_Val2_21 = mul i16 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:261  %signbit_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_21, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:262  %p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_21, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:263  %tmp_2081 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_21, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2081"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:264  %tmp_1108 = zext i1 %tmp_2081 to i8

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:266  %p_Val2_23 = add i8 %p_Val2_22, %tmp_1108

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:267  %newsignbit_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_23, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_16"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:271  %p_Result_6 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_21, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:293  %OP1_V_7 = sext i8 %w7_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:294  %OP2_V_7 = sext i8 %b7_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:295  %p_Val2_25 = mul i16 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:296  %signbit_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_25, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_7"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:297  %p_Val2_26 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_25, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:298  %tmp_2086 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_25, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2086"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:299  %tmp_1112 = zext i1 %tmp_2086 to i8

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:301  %p_Val2_27 = add i8 %p_Val2_26, %tmp_1112

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:302  %newsignbit_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_27, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_17"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:306  %p_Result_7 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_25, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:328  %OP1_V_8 = sext i8 %w8_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:329  %OP2_V_8 = sext i8 %b8_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:330  %p_Val2_29 = mul i16 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:331  %signbit_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_8"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:332  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:333  %tmp_2091 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2091"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:334  %tmp_1116 = zext i1 %tmp_2091 to i8

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:336  %p_Val2_31 = add i8 %p_Val2_30, %tmp_1116

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:337  %newsignbit_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_18"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:341  %p_Result_8 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:363  %OP1_V_9 = sext i8 %w9_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_9"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:364  %OP2_V_9 = sext i8 %b9_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_9"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:365  %p_Val2_33 = mul i16 %OP1_V_9, %OP2_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:366  %signbit_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_33, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_9"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:367  %p_Val2_34 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_33, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:368  %tmp_2096 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_33, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2096"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:369  %tmp_1120 = zext i1 %tmp_2096 to i8

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:371  %p_Val2_35 = add i8 %p_Val2_34, %tmp_1120

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:372  %newsignbit_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_35, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_19"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:376  %p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_33, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:398  %OP1_V_10 = sext i8 %w10_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_10"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:399  %OP2_V_10 = sext i8 %b10_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_10"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:400  %p_Val2_37 = mul i16 %OP1_V_10, %OP2_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:401  %signbit_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_37, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_10"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:402  %p_Val2_38 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_37, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:403  %tmp_2101 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2101"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:404  %tmp_1124 = zext i1 %tmp_2101 to i8

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:406  %p_Val2_39 = add i8 %p_Val2_38, %tmp_1124

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:407  %newsignbit_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_39, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_20"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:411  %p_Result_10 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_37, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:433  %OP1_V_11 = sext i8 %w11_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_11"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:434  %OP2_V_11 = sext i8 %b11_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_11"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:435  %p_Val2_41 = mul i16 %OP1_V_11, %OP2_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:436  %signbit_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_11"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:437  %p_Val2_42 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_41, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:438  %tmp_2106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2106"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:439  %tmp_1128 = zext i1 %tmp_2106 to i8

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:441  %p_Val2_43 = add i8 %p_Val2_42, %tmp_1128

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:442  %newsignbit_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_43, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_21"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:446  %p_Result_11 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_41, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:468  %OP1_V_12 = sext i8 %w12_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_12"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:469  %OP2_V_12 = sext i8 %b12_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_12"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:470  %p_Val2_45 = mul i16 %OP1_V_12, %OP2_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:471  %signbit_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_45, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:472  %p_Val2_46 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_45, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:473  %tmp_2111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2111"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:474  %tmp_1132 = zext i1 %tmp_2111 to i8

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:476  %p_Val2_47 = add i8 %p_Val2_46, %tmp_1132

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:477  %newsignbit_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_47, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_22"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:481  %p_Result_12 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_45, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:503  %OP1_V_13 = sext i8 %w13_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_13"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:504  %OP2_V_13 = sext i8 %b13_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_13"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:505  %p_Val2_49 = mul i16 %OP1_V_13, %OP2_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:506  %signbit_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_13"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:507  %p_Val2_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_49, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:508  %tmp_2116 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2116"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:509  %tmp_1136 = zext i1 %tmp_2116 to i8

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:511  %p_Val2_51 = add i8 %p_Val2_50, %tmp_1136

]]></Node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:512  %newsignbit_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_51, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_23"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:516  %p_Result_13 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_49, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:538  %OP1_V_14 = sext i8 %w14_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_14"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:539  %OP2_V_14 = sext i8 %b14_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_14"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:540  %p_Val2_53 = mul i16 %OP1_V_14, %OP2_V_14

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:541  %signbit_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_53, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_14"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:542  %p_Val2_54 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_53, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_54"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:543  %tmp_2121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_53, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2121"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:544  %tmp_1140 = zext i1 %tmp_2121 to i8

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:546  %p_Val2_55 = add i8 %p_Val2_54, %tmp_1140

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:547  %newsignbit_24 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_55, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_24"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:551  %p_Result_14 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_53, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:573  %OP1_V_15 = sext i8 %w15_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_15"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:574  %OP2_V_15 = sext i8 %b15_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_15"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:575  %p_Val2_57 = mul i16 %OP1_V_15, %OP2_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:576  %signbit_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_15"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:577  %p_Val2_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_57, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:578  %tmp_2126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2126"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:579  %tmp_1144 = zext i1 %tmp_2126 to i8

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:581  %p_Val2_59 = add i8 %p_Val2_58, %tmp_1144

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:582  %newsignbit_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_59, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_25"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:586  %p_Result_15 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_57, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:0  %b23_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b23_V)

]]></Node>
<StgValue><ssdm name="b23_V_read"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %w23_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w23_V)

]]></Node>
<StgValue><ssdm name="w23_V_read"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2  %b22_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b22_V)

]]></Node>
<StgValue><ssdm name="b22_V_read"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:3  %w22_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w22_V)

]]></Node>
<StgValue><ssdm name="w22_V_read"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %b21_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b21_V)

]]></Node>
<StgValue><ssdm name="b21_V_read"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %w21_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w21_V)

]]></Node>
<StgValue><ssdm name="w21_V_read"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %b20_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b20_V)

]]></Node>
<StgValue><ssdm name="b20_V_read"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %w20_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w20_V)

]]></Node>
<StgValue><ssdm name="w20_V_read"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %b19_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b19_V)

]]></Node>
<StgValue><ssdm name="b19_V_read"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %w19_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w19_V)

]]></Node>
<StgValue><ssdm name="w19_V_read"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %b18_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b18_V)

]]></Node>
<StgValue><ssdm name="b18_V_read"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11  %w18_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w18_V)

]]></Node>
<StgValue><ssdm name="w18_V_read"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12  %b17_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b17_V)

]]></Node>
<StgValue><ssdm name="b17_V_read"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %w17_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w17_V)

]]></Node>
<StgValue><ssdm name="w17_V_read"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %b16_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b16_V)

]]></Node>
<StgValue><ssdm name="b16_V_read"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %w16_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w16_V)

]]></Node>
<StgValue><ssdm name="w16_V_read"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:55  %tmp_2052 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2052"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %tmp_1085 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %carry = and i1 %tmp_2052, %tmp_1085

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:60  %tmp_2054 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2054"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:62  %Range1_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:63  %Range1_all_zeros = icmp eq i2 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:64  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %tmp_1086 = xor i1 %tmp_2054, true

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %p_41_i1 = and i1 %signbit, %tmp_1086

]]></Node>
<StgValue><ssdm name="p_41_i1"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:67  %deleted_ones = select i1 %carry, i1 %p_41_i1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %p_38_i1 = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i1"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %p_not_i1 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i1"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %brmerge_i1 = or i1 %newsignbit, %p_not_i1

]]></Node>
<StgValue><ssdm name="brmerge_i1"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %tmp_1087 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %overflow = and i1 %brmerge_i1, %tmp_1087

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %brmerge40_demorgan_i_57 = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_57"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %tmp_demorgan = or i1 %p_38_i1, %brmerge40_demorgan_i_57

]]></Node>
<StgValue><ssdm name="tmp_demorgan"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %tmp = xor i1 %tmp_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %underflow = and i1 %signbit, %tmp

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %brmerge_i_i2 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:90  %tmp_2057 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2057"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %tmp_1089 = xor i1 %newsignbit_11, true

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %carry_1 = and i1 %tmp_2057, %tmp_1089

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:95  %tmp_2059 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2059"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:97  %Range1_all_ones_1 = icmp eq i2 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:98  %Range1_all_zeros_1 = icmp eq i2 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:99  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %tmp_1090 = xor i1 %tmp_2059, true

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %p_41_i2 = and i1 %signbit_1, %tmp_1090

]]></Node>
<StgValue><ssdm name="p_41_i2"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:102  %deleted_ones_1 = select i1 %carry_1, i1 %p_41_i2, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %p_38_i2 = and i1 %carry_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i2"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %p_not_i2 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i2"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %brmerge_i2 = or i1 %newsignbit_11, %p_not_i2

]]></Node>
<StgValue><ssdm name="brmerge_i2"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %tmp_1091 = xor i1 %signbit_1, true

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %overflow_1 = and i1 %brmerge_i2, %tmp_1091

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108  %brmerge40_demorgan_i_35 = and i1 %newsignbit_11, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_35"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %tmp2_demorgan = or i1 %p_38_i2, %brmerge40_demorgan_i_35

]]></Node>
<StgValue><ssdm name="tmp2_demorgan"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %tmp2 = xor i1 %tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %underflow_13 = and i1 %signbit_1, %tmp2

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %brmerge_i_i3 = or i1 %underflow_13, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:125  %tmp_2062 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2062"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %tmp_1093 = xor i1 %newsignbit_12, true

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %carry_2 = and i1 %tmp_2062, %tmp_1093

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:130  %tmp_2064 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2064"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:132  %Range1_all_ones_2 = icmp eq i2 %p_Result_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:133  %Range1_all_zeros_2 = icmp eq i2 %p_Result_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:134  %deleted_zeros_2 = select i1 %carry_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %tmp_1094 = xor i1 %tmp_2064, true

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %p_41_i3 = and i1 %signbit_2, %tmp_1094

]]></Node>
<StgValue><ssdm name="p_41_i3"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:137  %deleted_ones_2 = select i1 %carry_2, i1 %p_41_i3, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %p_38_i3 = and i1 %carry_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i3"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %p_not_i3 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i3"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %brmerge_i3 = or i1 %newsignbit_12, %p_not_i3

]]></Node>
<StgValue><ssdm name="brmerge_i3"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %tmp_1095 = xor i1 %signbit_2, true

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %overflow_2 = and i1 %brmerge_i3, %tmp_1095

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:143  %brmerge40_demorgan_i_36 = and i1 %newsignbit_12, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_36"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:144  %tmp4_demorgan = or i1 %p_38_i3, %brmerge40_demorgan_i_36

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:145  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %underflow_14 = and i1 %signbit_2, %tmp4

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:147  %brmerge_i_i4 = or i1 %underflow_14, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i4"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:160  %tmp_2067 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2067"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %tmp_1097 = xor i1 %newsignbit_13, true

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:164  %carry_3 = and i1 %tmp_2067, %tmp_1097

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:165  %tmp_2069 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2069"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:167  %Range1_all_ones_3 = icmp eq i2 %p_Result_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:168  %Range1_all_zeros_3 = icmp eq i2 %p_Result_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:169  %deleted_zeros_3 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:170  %tmp_1098 = xor i1 %tmp_2069, true

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:171  %p_41_i4 = and i1 %signbit_3, %tmp_1098

]]></Node>
<StgValue><ssdm name="p_41_i4"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:172  %deleted_ones_3 = select i1 %carry_3, i1 %p_41_i4, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:173  %p_38_i4 = and i1 %carry_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i4"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:174  %p_not_i4 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i4"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %brmerge_i4 = or i1 %newsignbit_13, %p_not_i4

]]></Node>
<StgValue><ssdm name="brmerge_i4"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %tmp_1099 = xor i1 %signbit_3, true

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:177  %overflow_3 = and i1 %brmerge_i4, %tmp_1099

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:178  %brmerge40_demorgan_i_37 = and i1 %newsignbit_13, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_37"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:179  %tmp6_demorgan = or i1 %p_38_i4, %brmerge40_demorgan_i_37

]]></Node>
<StgValue><ssdm name="tmp6_demorgan"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:180  %tmp6 = xor i1 %tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:181  %underflow_15 = and i1 %signbit_3, %tmp6

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:182  %brmerge_i_i5 = or i1 %underflow_15, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i5"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:195  %tmp_2072 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2072"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %tmp_1101 = xor i1 %newsignbit_14, true

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %carry_4 = and i1 %tmp_2072, %tmp_1101

]]></Node>
<StgValue><ssdm name="carry_4"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:200  %tmp_2074 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2074"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:202  %Range1_all_ones_4 = icmp eq i2 %p_Result_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:203  %Range1_all_zeros_4 = icmp eq i2 %p_Result_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:204  %deleted_zeros_4 = select i1 %carry_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %tmp_1102 = xor i1 %tmp_2074, true

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:206  %p_41_i5 = and i1 %signbit_4, %tmp_1102

]]></Node>
<StgValue><ssdm name="p_41_i5"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:207  %deleted_ones_4 = select i1 %carry_4, i1 %p_41_i5, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:208  %p_38_i5 = and i1 %carry_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i5"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:209  %p_not_i5 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i5"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:210  %brmerge_i5 = or i1 %newsignbit_14, %p_not_i5

]]></Node>
<StgValue><ssdm name="brmerge_i5"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:211  %tmp_1103 = xor i1 %signbit_4, true

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:212  %overflow_4 = and i1 %brmerge_i5, %tmp_1103

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:213  %brmerge40_demorgan_i_38 = and i1 %newsignbit_14, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_38"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:214  %tmp8_demorgan = or i1 %p_38_i5, %brmerge40_demorgan_i_38

]]></Node>
<StgValue><ssdm name="tmp8_demorgan"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:215  %tmp8 = xor i1 %tmp8_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:216  %underflow_16 = and i1 %signbit_4, %tmp8

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:217  %brmerge_i_i6 = or i1 %underflow_16, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i6"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:230  %tmp_2077 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2077"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:233  %tmp_1105 = xor i1 %newsignbit_15, true

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:234  %carry_5 = and i1 %tmp_2077, %tmp_1105

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:235  %tmp_2079 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2079"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:237  %Range1_all_ones_5 = icmp eq i2 %p_Result_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:238  %Range1_all_zeros_5 = icmp eq i2 %p_Result_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:239  %deleted_zeros_5 = select i1 %carry_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:240  %tmp_1106 = xor i1 %tmp_2079, true

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:241  %p_41_i6 = and i1 %signbit_5, %tmp_1106

]]></Node>
<StgValue><ssdm name="p_41_i6"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:242  %deleted_ones_5 = select i1 %carry_5, i1 %p_41_i6, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:243  %p_38_i6 = and i1 %carry_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i6"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:244  %p_not_i6 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i6"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:245  %brmerge_i6 = or i1 %newsignbit_15, %p_not_i6

]]></Node>
<StgValue><ssdm name="brmerge_i6"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:246  %tmp_1107 = xor i1 %signbit_5, true

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:247  %overflow_5 = and i1 %brmerge_i6, %tmp_1107

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:248  %brmerge40_demorgan_i_39 = and i1 %newsignbit_15, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_39"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:249  %tmp10_demorgan = or i1 %p_38_i6, %brmerge40_demorgan_i_39

]]></Node>
<StgValue><ssdm name="tmp10_demorgan"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:250  %tmp10 = xor i1 %tmp10_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:251  %underflow_17 = and i1 %signbit_5, %tmp10

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %brmerge_i_i7 = or i1 %underflow_17, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:265  %tmp_2082 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2082"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:268  %tmp_1109 = xor i1 %newsignbit_16, true

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:269  %carry_6 = and i1 %tmp_2082, %tmp_1109

]]></Node>
<StgValue><ssdm name="carry_6"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:270  %tmp_2084 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2084"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:272  %Range1_all_ones_6 = icmp eq i2 %p_Result_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:273  %Range1_all_zeros_6 = icmp eq i2 %p_Result_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:274  %deleted_zeros_6 = select i1 %carry_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:275  %tmp_1110 = xor i1 %tmp_2084, true

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %p_41_i7 = and i1 %signbit_6, %tmp_1110

]]></Node>
<StgValue><ssdm name="p_41_i7"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:277  %deleted_ones_6 = select i1 %carry_6, i1 %p_41_i7, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %p_38_i7 = and i1 %carry_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i7"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %p_not_i7 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i7"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:280  %brmerge_i7 = or i1 %newsignbit_16, %p_not_i7

]]></Node>
<StgValue><ssdm name="brmerge_i7"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:281  %tmp_1111 = xor i1 %signbit_6, true

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:282  %overflow_6 = and i1 %brmerge_i7, %tmp_1111

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:283  %brmerge40_demorgan_i_40 = and i1 %newsignbit_16, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_40"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:284  %tmp12_demorgan = or i1 %p_38_i7, %brmerge40_demorgan_i_40

]]></Node>
<StgValue><ssdm name="tmp12_demorgan"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:285  %tmp12 = xor i1 %tmp12_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:286  %underflow_18 = and i1 %signbit_6, %tmp12

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:287  %brmerge_i_i8 = or i1 %underflow_18, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i8"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:300  %tmp_2087 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_25, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2087"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:303  %tmp_1113 = xor i1 %newsignbit_17, true

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:304  %carry_7 = and i1 %tmp_2087, %tmp_1113

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:305  %tmp_2089 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_25, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2089"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:307  %Range1_all_ones_7 = icmp eq i2 %p_Result_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:308  %Range1_all_zeros_7 = icmp eq i2 %p_Result_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:309  %deleted_zeros_7 = select i1 %carry_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:310  %tmp_1114 = xor i1 %tmp_2089, true

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:311  %p_41_i8 = and i1 %signbit_7, %tmp_1114

]]></Node>
<StgValue><ssdm name="p_41_i8"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:312  %deleted_ones_7 = select i1 %carry_7, i1 %p_41_i8, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:313  %p_38_i8 = and i1 %carry_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i8"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:314  %p_not_i8 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i8"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:315  %brmerge_i8 = or i1 %newsignbit_17, %p_not_i8

]]></Node>
<StgValue><ssdm name="brmerge_i8"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:316  %tmp_1115 = xor i1 %signbit_7, true

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:317  %overflow_7 = and i1 %brmerge_i8, %tmp_1115

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:318  %brmerge40_demorgan_i_41 = and i1 %newsignbit_17, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_41"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:319  %tmp14_demorgan = or i1 %p_38_i8, %brmerge40_demorgan_i_41

]]></Node>
<StgValue><ssdm name="tmp14_demorgan"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:320  %tmp14 = xor i1 %tmp14_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:321  %underflow_19 = and i1 %signbit_7, %tmp14

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:322  %brmerge_i_i9 = or i1 %underflow_19, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i9"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:335  %tmp_2092 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2092"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:338  %tmp_1117 = xor i1 %newsignbit_18, true

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:339  %carry_8 = and i1 %tmp_2092, %tmp_1117

]]></Node>
<StgValue><ssdm name="carry_8"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:340  %tmp_2094 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2094"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:342  %Range1_all_ones_8 = icmp eq i2 %p_Result_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:343  %Range1_all_zeros_8 = icmp eq i2 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:344  %deleted_zeros_8 = select i1 %carry_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:345  %tmp_1118 = xor i1 %tmp_2094, true

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:346  %p_41_i9 = and i1 %signbit_8, %tmp_1118

]]></Node>
<StgValue><ssdm name="p_41_i9"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:347  %deleted_ones_8 = select i1 %carry_8, i1 %p_41_i9, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:348  %p_38_i9 = and i1 %carry_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i9"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:349  %p_not_i9 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i9"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:350  %brmerge_i9 = or i1 %newsignbit_18, %p_not_i9

]]></Node>
<StgValue><ssdm name="brmerge_i9"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:351  %tmp_1119 = xor i1 %signbit_8, true

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:352  %overflow_8 = and i1 %brmerge_i9, %tmp_1119

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:353  %brmerge40_demorgan_i_42 = and i1 %newsignbit_18, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_42"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:354  %tmp16_demorgan = or i1 %p_38_i9, %brmerge40_demorgan_i_42

]]></Node>
<StgValue><ssdm name="tmp16_demorgan"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:355  %tmp16 = xor i1 %tmp16_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:356  %underflow_20 = and i1 %signbit_8, %tmp16

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:357  %brmerge_i_i1 = or i1 %underflow_20, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:370  %tmp_2097 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_33, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2097"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:373  %tmp_1121 = xor i1 %newsignbit_19, true

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:374  %carry_9 = and i1 %tmp_2097, %tmp_1121

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:375  %tmp_2099 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_33, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2099"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:377  %Range1_all_ones_9 = icmp eq i2 %p_Result_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:378  %Range1_all_zeros_9 = icmp eq i2 %p_Result_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:379  %deleted_zeros_9 = select i1 %carry_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:380  %tmp_1122 = xor i1 %tmp_2099, true

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:381  %p_41_i10 = and i1 %signbit_9, %tmp_1122

]]></Node>
<StgValue><ssdm name="p_41_i10"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:382  %deleted_ones_9 = select i1 %carry_9, i1 %p_41_i10, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:383  %p_38_i10 = and i1 %carry_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i10"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:384  %p_not_i10 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i10"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:385  %brmerge_i = or i1 %newsignbit_19, %p_not_i10

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:386  %tmp_1123 = xor i1 %signbit_9, true

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:387  %overflow_9 = and i1 %brmerge_i, %tmp_1123

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:388  %brmerge40_demorgan_i_43 = and i1 %newsignbit_19, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_43"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:389  %tmp18_demorgan = or i1 %p_38_i10, %brmerge40_demorgan_i_43

]]></Node>
<StgValue><ssdm name="tmp18_demorgan"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:390  %tmp18 = xor i1 %tmp18_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:391  %underflow_21 = and i1 %signbit_9, %tmp18

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:392  %brmerge_i_i10 = or i1 %underflow_21, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i10"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:405  %tmp_2102 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2102"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:408  %tmp_1125 = xor i1 %newsignbit_20, true

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:409  %carry_10 = and i1 %tmp_2102, %tmp_1125

]]></Node>
<StgValue><ssdm name="carry_10"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:410  %tmp_2104 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_37, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2104"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:412  %Range1_all_ones_13 = icmp eq i2 %p_Result_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:413  %Range1_all_zeros_10 = icmp eq i2 %p_Result_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:414  %deleted_zeros_10 = select i1 %carry_10, i1 %Range1_all_ones_13, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:415  %tmp_1126 = xor i1 %tmp_2104, true

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:416  %p_41_i11 = and i1 %signbit_10, %tmp_1126

]]></Node>
<StgValue><ssdm name="p_41_i11"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:417  %deleted_ones_13 = select i1 %carry_10, i1 %p_41_i11, i1 %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="deleted_ones_13"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:418  %p_38_i11 = and i1 %carry_10, %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="p_38_i11"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:419  %p_not_i11 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i11"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:420  %brmerge_i10 = or i1 %newsignbit_20, %p_not_i11

]]></Node>
<StgValue><ssdm name="brmerge_i10"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:421  %tmp_1127 = xor i1 %signbit_10, true

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:422  %overflow_10 = and i1 %brmerge_i10, %tmp_1127

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:423  %brmerge40_demorgan_i_44 = and i1 %newsignbit_20, %deleted_ones_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_44"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:424  %tmp20_demorgan = or i1 %p_38_i11, %brmerge40_demorgan_i_44

]]></Node>
<StgValue><ssdm name="tmp20_demorgan"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:425  %tmp20 = xor i1 %tmp20_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:426  %underflow_22 = and i1 %signbit_10, %tmp20

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:427  %brmerge_i_i11 = or i1 %underflow_22, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i11"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:440  %tmp_2107 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2107"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:443  %tmp_1129 = xor i1 %newsignbit_21, true

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:444  %carry_11 = and i1 %tmp_2107, %tmp_1129

]]></Node>
<StgValue><ssdm name="carry_11"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:445  %tmp_2109 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2109"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:447  %Range1_all_ones_14 = icmp eq i2 %p_Result_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:448  %Range1_all_zeros_11 = icmp eq i2 %p_Result_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:449  %deleted_zeros_11 = select i1 %carry_11, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:450  %tmp_1130 = xor i1 %tmp_2109, true

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:451  %p_41_i12 = and i1 %signbit_11, %tmp_1130

]]></Node>
<StgValue><ssdm name="p_41_i12"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:452  %deleted_ones_14 = select i1 %carry_11, i1 %p_41_i12, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:453  %p_38_i12 = and i1 %carry_11, %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="p_38_i12"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:454  %p_not_i12 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i12"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:455  %brmerge_i11 = or i1 %newsignbit_21, %p_not_i12

]]></Node>
<StgValue><ssdm name="brmerge_i11"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:456  %tmp_1131 = xor i1 %signbit_11, true

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:457  %overflow_11 = and i1 %brmerge_i11, %tmp_1131

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:458  %brmerge40_demorgan_i_45 = and i1 %newsignbit_21, %deleted_ones_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_45"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:459  %tmp22_demorgan = or i1 %p_38_i12, %brmerge40_demorgan_i_45

]]></Node>
<StgValue><ssdm name="tmp22_demorgan"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:460  %tmp22 = xor i1 %tmp22_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:461  %underflow_23 = and i1 %signbit_11, %tmp22

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:462  %brmerge_i_i12 = or i1 %underflow_23, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i12"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:475  %tmp_2112 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_45, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2112"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:478  %tmp_1133 = xor i1 %newsignbit_22, true

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:479  %carry_12 = and i1 %tmp_2112, %tmp_1133

]]></Node>
<StgValue><ssdm name="carry_12"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:480  %tmp_2114 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_45, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2114"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:482  %Range1_all_ones_15 = icmp eq i2 %p_Result_12, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:483  %Range1_all_zeros_12 = icmp eq i2 %p_Result_12, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:484  %deleted_zeros_12 = select i1 %carry_12, i1 %Range1_all_ones_15, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:485  %tmp_1134 = xor i1 %tmp_2114, true

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:486  %p_41_i13 = and i1 %signbit_12, %tmp_1134

]]></Node>
<StgValue><ssdm name="p_41_i13"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:487  %deleted_ones_15 = select i1 %carry_12, i1 %p_41_i13, i1 %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="deleted_ones_15"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:488  %p_38_i13 = and i1 %carry_12, %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="p_38_i13"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:489  %p_not_i13 = xor i1 %deleted_zeros_12, true

]]></Node>
<StgValue><ssdm name="p_not_i13"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:490  %brmerge_i12 = or i1 %newsignbit_22, %p_not_i13

]]></Node>
<StgValue><ssdm name="brmerge_i12"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:491  %tmp_1135 = xor i1 %signbit_12, true

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:492  %overflow_12 = and i1 %brmerge_i12, %tmp_1135

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:493  %brmerge40_demorgan_i_46 = and i1 %newsignbit_22, %deleted_ones_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_46"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:494  %tmp24_demorgan = or i1 %p_38_i13, %brmerge40_demorgan_i_46

]]></Node>
<StgValue><ssdm name="tmp24_demorgan"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:495  %tmp24 = xor i1 %tmp24_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:496  %underflow_24 = and i1 %signbit_12, %tmp24

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:497  %brmerge_i_i13 = or i1 %underflow_24, %overflow_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i13"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:510  %tmp_2117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2117"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:513  %tmp_1137 = xor i1 %newsignbit_23, true

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:514  %carry_13 = and i1 %tmp_2117, %tmp_1137

]]></Node>
<StgValue><ssdm name="carry_13"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:515  %tmp_2119 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_49, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2119"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:517  %Range1_all_ones_16 = icmp eq i2 %p_Result_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:518  %Range1_all_zeros_13 = icmp eq i2 %p_Result_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:519  %deleted_zeros_13 = select i1 %carry_13, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:520  %tmp_1138 = xor i1 %tmp_2119, true

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:521  %p_41_i14 = and i1 %signbit_13, %tmp_1138

]]></Node>
<StgValue><ssdm name="p_41_i14"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:522  %deleted_ones_16 = select i1 %carry_13, i1 %p_41_i14, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:523  %p_38_i14 = and i1 %carry_13, %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="p_38_i14"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:524  %p_not_i14 = xor i1 %deleted_zeros_13, true

]]></Node>
<StgValue><ssdm name="p_not_i14"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:525  %brmerge_i13 = or i1 %newsignbit_23, %p_not_i14

]]></Node>
<StgValue><ssdm name="brmerge_i13"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:526  %tmp_1139 = xor i1 %signbit_13, true

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:527  %overflow_13 = and i1 %brmerge_i13, %tmp_1139

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:528  %brmerge40_demorgan_i_47 = and i1 %newsignbit_23, %deleted_ones_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_47"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:529  %tmp26_demorgan = or i1 %p_38_i14, %brmerge40_demorgan_i_47

]]></Node>
<StgValue><ssdm name="tmp26_demorgan"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:530  %tmp26 = xor i1 %tmp26_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:531  %underflow_25 = and i1 %signbit_13, %tmp26

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:532  %brmerge_i_i14 = or i1 %underflow_25, %overflow_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i14"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:545  %tmp_2122 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_53, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2122"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:548  %tmp_1141 = xor i1 %newsignbit_24, true

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:549  %carry_14 = and i1 %tmp_2122, %tmp_1141

]]></Node>
<StgValue><ssdm name="carry_14"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:550  %tmp_2124 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_53, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2124"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:552  %Range1_all_ones_17 = icmp eq i2 %p_Result_14, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:553  %Range1_all_zeros_14 = icmp eq i2 %p_Result_14, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:554  %deleted_zeros_14 = select i1 %carry_14, i1 %Range1_all_ones_17, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:555  %tmp_1142 = xor i1 %tmp_2124, true

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:556  %p_41_i15 = and i1 %signbit_14, %tmp_1142

]]></Node>
<StgValue><ssdm name="p_41_i15"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:557  %deleted_ones_17 = select i1 %carry_14, i1 %p_41_i15, i1 %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="deleted_ones_17"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:558  %p_38_i15 = and i1 %carry_14, %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="p_38_i15"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:559  %p_not_i15 = xor i1 %deleted_zeros_14, true

]]></Node>
<StgValue><ssdm name="p_not_i15"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:560  %brmerge_i14 = or i1 %newsignbit_24, %p_not_i15

]]></Node>
<StgValue><ssdm name="brmerge_i14"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:561  %tmp_1143 = xor i1 %signbit_14, true

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:562  %overflow_14 = and i1 %brmerge_i14, %tmp_1143

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:563  %brmerge40_demorgan_i_48 = and i1 %newsignbit_24, %deleted_ones_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_48"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:564  %tmp28_demorgan = or i1 %p_38_i15, %brmerge40_demorgan_i_48

]]></Node>
<StgValue><ssdm name="tmp28_demorgan"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:565  %tmp28 = xor i1 %tmp28_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:566  %underflow_26 = and i1 %signbit_14, %tmp28

]]></Node>
<StgValue><ssdm name="underflow_26"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:567  %brmerge_i_i15 = or i1 %underflow_26, %overflow_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i15"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:580  %tmp_2127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2127"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:583  %tmp_1145 = xor i1 %newsignbit_25, true

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:584  %carry_15 = and i1 %tmp_2127, %tmp_1145

]]></Node>
<StgValue><ssdm name="carry_15"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:585  %tmp_2129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2129"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:587  %Range1_all_ones_18 = icmp eq i2 %p_Result_15, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:588  %Range1_all_zeros_15 = icmp eq i2 %p_Result_15, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:589  %deleted_zeros_15 = select i1 %carry_15, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:590  %tmp_1146 = xor i1 %tmp_2129, true

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:591  %p_41_i = and i1 %signbit_15, %tmp_1146

]]></Node>
<StgValue><ssdm name="p_41_i"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:592  %deleted_ones_18 = select i1 %carry_15, i1 %p_41_i, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:593  %p_38_i = and i1 %carry_15, %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="p_38_i"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:594  %p_not_i = xor i1 %deleted_zeros_15, true

]]></Node>
<StgValue><ssdm name="p_not_i"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:595  %brmerge_i15 = or i1 %newsignbit_25, %p_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i15"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:596  %tmp_1147 = xor i1 %signbit_15, true

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:597  %overflow_15 = and i1 %brmerge_i15, %tmp_1147

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:598  %brmerge40_demorgan_i = and i1 %newsignbit_25, %deleted_ones_18

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:599  %tmp30_demorgan = or i1 %p_38_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp30_demorgan"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:600  %tmp30 = xor i1 %tmp30_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:601  %underflow_27 = and i1 %signbit_15, %tmp30

]]></Node>
<StgValue><ssdm name="underflow_27"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:602  %brmerge_i_i16 = or i1 %underflow_27, %overflow_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i16"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:608  %OP1_V_16 = sext i8 %w16_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_16"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:609  %OP2_V_16 = sext i8 %b16_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_16"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:610  %p_Val2_61 = mul i16 %OP1_V_16, %OP2_V_16

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:611  %signbit_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_61, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_16"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:612  %p_Val2_62 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_61, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:613  %tmp_2131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_61, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2131"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:614  %tmp_1148 = zext i1 %tmp_2131 to i8

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:616  %p_Val2_63 = add i8 %p_Val2_62, %tmp_1148

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:617  %newsignbit_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_63, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_26"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:621  %p_Result_16 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_61, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:643  %OP1_V_17 = sext i8 %w17_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_17"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:644  %OP2_V_17 = sext i8 %b17_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_17"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:645  %p_Val2_65 = mul i16 %OP1_V_17, %OP2_V_17

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:646  %signbit_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_17"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:647  %p_Val2_66 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_65, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:648  %tmp_2136 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2136"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:649  %tmp_1152 = zext i1 %tmp_2136 to i8

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:651  %p_Val2_67 = add i8 %p_Val2_66, %tmp_1152

]]></Node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:652  %newsignbit_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_27"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:656  %p_Result_17 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_65, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:678  %OP1_V_18 = sext i8 %w18_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_18"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:679  %OP2_V_18 = sext i8 %b18_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_18"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:680  %p_Val2_69 = mul i16 %OP1_V_18, %OP2_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_69"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:681  %signbit_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_18"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:682  %p_Val2_70 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_69, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:683  %tmp_2141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2141"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:684  %tmp_1156 = zext i1 %tmp_2141 to i8

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:686  %p_Val2_71 = add i8 %p_Val2_70, %tmp_1156

]]></Node>
<StgValue><ssdm name="p_Val2_71"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:687  %newsignbit_28 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_71, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_28"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:691  %p_Result_18 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_69, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:713  %OP1_V_19 = sext i8 %w19_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_19"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:714  %OP2_V_19 = sext i8 %b19_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_19"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:715  %p_Val2_73 = mul i16 %OP1_V_19, %OP2_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_73"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:716  %signbit_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_19"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:717  %p_Val2_74 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_73, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:718  %tmp_2146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2146"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:719  %tmp_1160 = zext i1 %tmp_2146 to i8

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:721  %p_Val2_75 = add i8 %p_Val2_74, %tmp_1160

]]></Node>
<StgValue><ssdm name="p_Val2_75"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:722  %newsignbit_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_29"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:726  %p_Result_19 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_73, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:748  %OP1_V_20 = sext i8 %w20_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_20"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:749  %OP2_V_20 = sext i8 %b20_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_20"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:750  %p_Val2_77 = mul i16 %OP1_V_20, %OP2_V_20

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:751  %signbit_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_77, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_20"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:752  %p_Val2_78 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_77, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_78"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:753  %tmp_2151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_77, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2151"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:754  %tmp_1164 = zext i1 %tmp_2151 to i8

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:756  %p_Val2_79 = add i8 %p_Val2_78, %tmp_1164

]]></Node>
<StgValue><ssdm name="p_Val2_79"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:757  %newsignbit_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_79, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_30"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:761  %p_Result_20 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_77, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:783  %OP1_V_21 = sext i8 %w21_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_21"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:784  %OP2_V_21 = sext i8 %b21_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_21"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:785  %p_Val2_81 = mul i16 %OP1_V_21, %OP2_V_21

]]></Node>
<StgValue><ssdm name="p_Val2_81"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:786  %signbit_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_81, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_21"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:787  %p_Val2_82 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_81, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_82"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:788  %tmp_2156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_81, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2156"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:789  %tmp_1168 = zext i1 %tmp_2156 to i8

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:791  %p_Val2_83 = add i8 %p_Val2_82, %tmp_1168

]]></Node>
<StgValue><ssdm name="p_Val2_83"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:792  %newsignbit_31 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_83, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_31"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:796  %p_Result_21 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_81, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:818  %OP1_V_22 = sext i8 %w22_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_22"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:819  %OP2_V_22 = sext i8 %b22_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_22"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:820  %p_Val2_85 = mul i16 %OP1_V_22, %OP2_V_22

]]></Node>
<StgValue><ssdm name="p_Val2_85"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:821  %signbit_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_22"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:822  %p_Val2_86 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_85, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:823  %tmp_2161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2161"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:824  %tmp_1172 = zext i1 %tmp_2161 to i8

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:826  %p_Val2_87 = add i8 %p_Val2_86, %tmp_1172

]]></Node>
<StgValue><ssdm name="p_Val2_87"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:827  %newsignbit_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_32"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:831  %p_Result_22 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_85, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:853  %OP1_V_23 = sext i8 %w23_V_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V_23"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:854  %OP2_V_23 = sext i8 %b23_V_read to i16

]]></Node>
<StgValue><ssdm name="OP2_V_23"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:855  %p_Val2_89 = mul i16 %OP1_V_23, %OP2_V_23

]]></Node>
<StgValue><ssdm name="p_Val2_89"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:856  %signbit_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_89, i32 15)

]]></Node>
<StgValue><ssdm name="signbit_23"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:857  %p_Val2_90 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_89, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_90"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:858  %tmp_2166 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_89, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2166"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:859  %tmp_1176 = zext i1 %tmp_2166 to i8

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:861  %p_Val2_91 = add i8 %p_Val2_90, %tmp_1176

]]></Node>
<StgValue><ssdm name="p_Val2_91"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:862  %newsignbit_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_91, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_33"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:866  %p_Result_23 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_89, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="616" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %tmp1 = or i1 %brmerge40_demorgan_i_57, %tmp_1087

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %underflow_not = or i1 %tmp1, %p_38_i1

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:80  %p_Val2_102_mux = select i1 %brmerge_i_i2, i8 127, i8 %p_Val2_102

]]></Node>
<StgValue><ssdm name="p_Val2_102_mux"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:81  %p_Val2_s_848 = select i1 %underflow, i8 -128, i8 %p_Val2_102

]]></Node>
<StgValue><ssdm name="p_Val2_s_848"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:82  %p_Val2_103 = select i1 %underflow_not, i8 %p_Val2_102_mux, i8 %p_Val2_s_848

]]></Node>
<StgValue><ssdm name="p_Val2_103"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %tmp3 = or i1 %brmerge40_demorgan_i_35, %tmp_1091

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %underflow_13_not = or i1 %tmp3, %p_38_i2

]]></Node>
<StgValue><ssdm name="underflow_13_not"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:115  %p_Val2_3_mux = select i1 %brmerge_i_i3, i8 127, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_3_mux"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:116  %p_Val2_3_849 = select i1 %underflow_13, i8 -128, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_3_849"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:117  %p_Val2_4 = select i1 %underflow_13_not, i8 %p_Val2_3_mux, i8 %p_Val2_3_849

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148  %tmp5 = or i1 %brmerge40_demorgan_i_36, %tmp_1095

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:149  %underflow_14_not = or i1 %tmp5, %p_38_i3

]]></Node>
<StgValue><ssdm name="underflow_14_not"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:150  %p_Val2_7_mux = select i1 %brmerge_i_i4, i8 127, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_7_mux"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:151  %p_Val2_7_850 = select i1 %underflow_14, i8 -128, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_7_850"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:152  %p_Val2_8 = select i1 %underflow_14_not, i8 %p_Val2_7_mux, i8 %p_Val2_7_850

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:183  %tmp7 = or i1 %brmerge40_demorgan_i_37, %tmp_1099

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:184  %underflow_15_not = or i1 %tmp7, %p_38_i4

]]></Node>
<StgValue><ssdm name="underflow_15_not"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:185  %p_Val2_11_mux = select i1 %brmerge_i_i5, i8 127, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_11_mux"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:186  %p_Val2_2_851 = select i1 %underflow_15, i8 -128, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_2_851"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:187  %p_Val2_12 = select i1 %underflow_15_not, i8 %p_Val2_11_mux, i8 %p_Val2_2_851

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:218  %tmp9 = or i1 %brmerge40_demorgan_i_38, %tmp_1103

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:219  %underflow_16_not = or i1 %tmp9, %p_38_i5

]]></Node>
<StgValue><ssdm name="underflow_16_not"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:220  %p_Val2_15_mux = select i1 %brmerge_i_i6, i8 127, i8 %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_15_mux"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:221  %p_Val2_4_852 = select i1 %underflow_16, i8 -128, i8 %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_4_852"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:222  %p_Val2_16 = select i1 %underflow_16_not, i8 %p_Val2_15_mux, i8 %p_Val2_4_852

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %tmp11 = or i1 %brmerge40_demorgan_i_39, %tmp_1107

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:254  %underflow_17_not = or i1 %tmp11, %p_38_i6

]]></Node>
<StgValue><ssdm name="underflow_17_not"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:255  %p_Val2_19_mux = select i1 %brmerge_i_i7, i8 127, i8 %p_Val2_19

]]></Node>
<StgValue><ssdm name="p_Val2_19_mux"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:256  %p_Val2_5_853 = select i1 %underflow_17, i8 -128, i8 %p_Val2_19

]]></Node>
<StgValue><ssdm name="p_Val2_5_853"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:257  %p_Val2_20 = select i1 %underflow_17_not, i8 %p_Val2_19_mux, i8 %p_Val2_5_853

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:288  %tmp13 = or i1 %brmerge40_demorgan_i_40, %tmp_1111

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:289  %underflow_18_not = or i1 %tmp13, %p_38_i7

]]></Node>
<StgValue><ssdm name="underflow_18_not"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:290  %p_Val2_23_mux = select i1 %brmerge_i_i8, i8 127, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_23_mux"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:291  %p_Val2_6_854 = select i1 %underflow_18, i8 -128, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_6_854"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:292  %p_Val2_24 = select i1 %underflow_18_not, i8 %p_Val2_23_mux, i8 %p_Val2_6_854

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:323  %tmp15 = or i1 %brmerge40_demorgan_i_41, %tmp_1115

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:324  %underflow_19_not = or i1 %tmp15, %p_38_i8

]]></Node>
<StgValue><ssdm name="underflow_19_not"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:325  %p_Val2_27_mux = select i1 %brmerge_i_i9, i8 127, i8 %p_Val2_27

]]></Node>
<StgValue><ssdm name="p_Val2_27_mux"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:326  %p_Val2_8_855 = select i1 %underflow_19, i8 -128, i8 %p_Val2_27

]]></Node>
<StgValue><ssdm name="p_Val2_8_855"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:327  %p_Val2_28 = select i1 %underflow_19_not, i8 %p_Val2_27_mux, i8 %p_Val2_8_855

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:358  %tmp17 = or i1 %brmerge40_demorgan_i_42, %tmp_1119

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:359  %underflow_20_not = or i1 %tmp17, %p_38_i9

]]></Node>
<StgValue><ssdm name="underflow_20_not"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:360  %p_Val2_31_mux = select i1 %brmerge_i_i1, i8 127, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_31_mux"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:361  %p_Val2_9_856 = select i1 %underflow_20, i8 -128, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_9_856"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:362  %p_Val2_32 = select i1 %underflow_20_not, i8 %p_Val2_31_mux, i8 %p_Val2_9_856

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:393  %tmp19 = or i1 %brmerge40_demorgan_i_43, %tmp_1123

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:394  %underflow_21_not = or i1 %tmp19, %p_38_i10

]]></Node>
<StgValue><ssdm name="underflow_21_not"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:395  %p_Val2_35_mux = select i1 %brmerge_i_i10, i8 127, i8 %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_35_mux"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:396  %p_Val2_1_857 = select i1 %underflow_21, i8 -128, i8 %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_1_857"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:397  %p_Val2_36 = select i1 %underflow_21_not, i8 %p_Val2_35_mux, i8 %p_Val2_1_857

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:428  %tmp21 = or i1 %brmerge40_demorgan_i_44, %tmp_1127

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:429  %underflow_22_not = or i1 %tmp21, %p_38_i11

]]></Node>
<StgValue><ssdm name="underflow_22_not"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:430  %p_Val2_39_mux = select i1 %brmerge_i_i11, i8 127, i8 %p_Val2_39

]]></Node>
<StgValue><ssdm name="p_Val2_39_mux"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:431  %p_Val2_10_858 = select i1 %underflow_22, i8 -128, i8 %p_Val2_39

]]></Node>
<StgValue><ssdm name="p_Val2_10_858"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:432  %p_Val2_40 = select i1 %underflow_22_not, i8 %p_Val2_39_mux, i8 %p_Val2_10_858

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:463  %tmp23 = or i1 %brmerge40_demorgan_i_45, %tmp_1131

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:464  %underflow_23_not = or i1 %tmp23, %p_38_i12

]]></Node>
<StgValue><ssdm name="underflow_23_not"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:465  %p_Val2_43_mux = select i1 %brmerge_i_i12, i8 127, i8 %p_Val2_43

]]></Node>
<StgValue><ssdm name="p_Val2_43_mux"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:466  %p_Val2_11_859 = select i1 %underflow_23, i8 -128, i8 %p_Val2_43

]]></Node>
<StgValue><ssdm name="p_Val2_11_859"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:467  %p_Val2_44 = select i1 %underflow_23_not, i8 %p_Val2_43_mux, i8 %p_Val2_11_859

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:498  %tmp25 = or i1 %brmerge40_demorgan_i_46, %tmp_1135

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:499  %underflow_24_not = or i1 %tmp25, %p_38_i13

]]></Node>
<StgValue><ssdm name="underflow_24_not"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:500  %p_Val2_47_mux = select i1 %brmerge_i_i13, i8 127, i8 %p_Val2_47

]]></Node>
<StgValue><ssdm name="p_Val2_47_mux"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:501  %p_Val2_12_860 = select i1 %underflow_24, i8 -128, i8 %p_Val2_47

]]></Node>
<StgValue><ssdm name="p_Val2_12_860"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:502  %p_Val2_48 = select i1 %underflow_24_not, i8 %p_Val2_47_mux, i8 %p_Val2_12_860

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:533  %tmp27 = or i1 %brmerge40_demorgan_i_47, %tmp_1139

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:534  %underflow_25_not = or i1 %tmp27, %p_38_i14

]]></Node>
<StgValue><ssdm name="underflow_25_not"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:535  %p_Val2_51_mux = select i1 %brmerge_i_i14, i8 127, i8 %p_Val2_51

]]></Node>
<StgValue><ssdm name="p_Val2_51_mux"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:536  %p_Val2_13_861 = select i1 %underflow_25, i8 -128, i8 %p_Val2_51

]]></Node>
<StgValue><ssdm name="p_Val2_13_861"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:537  %p_Val2_52 = select i1 %underflow_25_not, i8 %p_Val2_51_mux, i8 %p_Val2_13_861

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:568  %tmp29 = or i1 %brmerge40_demorgan_i_48, %tmp_1143

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:569  %underflow_26_not = or i1 %tmp29, %p_38_i15

]]></Node>
<StgValue><ssdm name="underflow_26_not"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:570  %p_Val2_55_mux = select i1 %brmerge_i_i15, i8 127, i8 %p_Val2_55

]]></Node>
<StgValue><ssdm name="p_Val2_55_mux"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:571  %p_Val2_14_862 = select i1 %underflow_26, i8 -128, i8 %p_Val2_55

]]></Node>
<StgValue><ssdm name="p_Val2_14_862"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:572  %p_Val2_56 = select i1 %underflow_26_not, i8 %p_Val2_55_mux, i8 %p_Val2_14_862

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:603  %tmp31 = or i1 %brmerge40_demorgan_i, %tmp_1147

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:604  %underflow_27_not = or i1 %tmp31, %p_38_i

]]></Node>
<StgValue><ssdm name="underflow_27_not"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:605  %p_Val2_59_mux = select i1 %brmerge_i_i16, i8 127, i8 %p_Val2_59

]]></Node>
<StgValue><ssdm name="p_Val2_59_mux"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:606  %p_Val2_15_863 = select i1 %underflow_27, i8 -128, i8 %p_Val2_59

]]></Node>
<StgValue><ssdm name="p_Val2_15_863"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:607  %p_Val2_60 = select i1 %underflow_27_not, i8 %p_Val2_59_mux, i8 %p_Val2_15_863

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:615  %tmp_2132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_61, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2132"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:618  %tmp_1149 = xor i1 %newsignbit_26, true

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:619  %carry_16 = and i1 %tmp_2132, %tmp_1149

]]></Node>
<StgValue><ssdm name="carry_16"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:620  %tmp_2134 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_61, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2134"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:622  %Range1_all_ones_19 = icmp eq i2 %p_Result_16, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:623  %Range1_all_zeros_16 = icmp eq i2 %p_Result_16, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:624  %deleted_zeros_16 = select i1 %carry_16, i1 %Range1_all_ones_19, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:625  %tmp_1150 = xor i1 %tmp_2134, true

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:626  %p_41_i16 = and i1 %signbit_16, %tmp_1150

]]></Node>
<StgValue><ssdm name="p_41_i16"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:627  %deleted_ones_19 = select i1 %carry_16, i1 %p_41_i16, i1 %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="deleted_ones_19"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:628  %p_38_i16 = and i1 %carry_16, %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="p_38_i16"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:629  %p_not_i16 = xor i1 %deleted_zeros_16, true

]]></Node>
<StgValue><ssdm name="p_not_i16"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:630  %brmerge_i16 = or i1 %newsignbit_26, %p_not_i16

]]></Node>
<StgValue><ssdm name="brmerge_i16"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:631  %tmp_1151 = xor i1 %signbit_16, true

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:632  %overflow_16 = and i1 %brmerge_i16, %tmp_1151

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:633  %brmerge40_demorgan_i_49 = and i1 %newsignbit_26, %deleted_ones_19

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_49"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:634  %tmp32_demorgan = or i1 %p_38_i16, %brmerge40_demorgan_i_49

]]></Node>
<StgValue><ssdm name="tmp32_demorgan"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:635  %tmp32 = xor i1 %tmp32_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:636  %underflow_28 = and i1 %signbit_16, %tmp32

]]></Node>
<StgValue><ssdm name="underflow_28"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:637  %brmerge_i_i17 = or i1 %underflow_28, %overflow_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i17"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:650  %tmp_2137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2137"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:653  %tmp_1153 = xor i1 %newsignbit_27, true

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:654  %carry_17 = and i1 %tmp_2137, %tmp_1153

]]></Node>
<StgValue><ssdm name="carry_17"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:655  %tmp_2139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2139"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:657  %Range1_all_ones_20 = icmp eq i2 %p_Result_17, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_20"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:658  %Range1_all_zeros_17 = icmp eq i2 %p_Result_17, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:659  %deleted_zeros_17 = select i1 %carry_17, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:660  %tmp_1154 = xor i1 %tmp_2139, true

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:661  %p_41_i17 = and i1 %signbit_17, %tmp_1154

]]></Node>
<StgValue><ssdm name="p_41_i17"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:662  %deleted_ones_20 = select i1 %carry_17, i1 %p_41_i17, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:663  %p_38_i17 = and i1 %carry_17, %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="p_38_i17"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:664  %p_not_i17 = xor i1 %deleted_zeros_17, true

]]></Node>
<StgValue><ssdm name="p_not_i17"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:665  %brmerge_i17 = or i1 %newsignbit_27, %p_not_i17

]]></Node>
<StgValue><ssdm name="brmerge_i17"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:666  %tmp_1155 = xor i1 %signbit_17, true

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:667  %overflow_17 = and i1 %brmerge_i17, %tmp_1155

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:668  %brmerge40_demorgan_i_50 = and i1 %newsignbit_27, %deleted_ones_20

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_50"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:669  %tmp34_demorgan = or i1 %p_38_i17, %brmerge40_demorgan_i_50

]]></Node>
<StgValue><ssdm name="tmp34_demorgan"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:670  %tmp34 = xor i1 %tmp34_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:671  %underflow_29 = and i1 %signbit_17, %tmp34

]]></Node>
<StgValue><ssdm name="underflow_29"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:672  %brmerge_i_i18 = or i1 %underflow_29, %overflow_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i18"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:685  %tmp_2142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2142"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:688  %tmp_1157 = xor i1 %newsignbit_28, true

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:689  %carry_18 = and i1 %tmp_2142, %tmp_1157

]]></Node>
<StgValue><ssdm name="carry_18"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:690  %tmp_2144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2144"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:692  %Range1_all_ones_21 = icmp eq i2 %p_Result_18, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_21"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:693  %Range1_all_zeros_18 = icmp eq i2 %p_Result_18, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:694  %deleted_zeros_18 = select i1 %carry_18, i1 %Range1_all_ones_21, i1 %Range1_all_zeros_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_18"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:695  %tmp_1158 = xor i1 %tmp_2144, true

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:696  %p_41_i18 = and i1 %signbit_18, %tmp_1158

]]></Node>
<StgValue><ssdm name="p_41_i18"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:697  %deleted_ones_21 = select i1 %carry_18, i1 %p_41_i18, i1 %Range1_all_ones_21

]]></Node>
<StgValue><ssdm name="deleted_ones_21"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:698  %p_38_i18 = and i1 %carry_18, %Range1_all_ones_21

]]></Node>
<StgValue><ssdm name="p_38_i18"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:699  %p_not_i18 = xor i1 %deleted_zeros_18, true

]]></Node>
<StgValue><ssdm name="p_not_i18"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:700  %brmerge_i18 = or i1 %newsignbit_28, %p_not_i18

]]></Node>
<StgValue><ssdm name="brmerge_i18"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:701  %tmp_1159 = xor i1 %signbit_18, true

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:702  %overflow_18 = and i1 %brmerge_i18, %tmp_1159

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:703  %brmerge40_demorgan_i_51 = and i1 %newsignbit_28, %deleted_ones_21

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_51"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:704  %tmp36_demorgan = or i1 %p_38_i18, %brmerge40_demorgan_i_51

]]></Node>
<StgValue><ssdm name="tmp36_demorgan"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:705  %tmp36 = xor i1 %tmp36_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:706  %underflow_30 = and i1 %signbit_18, %tmp36

]]></Node>
<StgValue><ssdm name="underflow_30"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:707  %brmerge_i_i19 = or i1 %underflow_30, %overflow_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i19"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:720  %tmp_2147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2147"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:723  %tmp_1161 = xor i1 %newsignbit_29, true

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:724  %carry_19 = and i1 %tmp_2147, %tmp_1161

]]></Node>
<StgValue><ssdm name="carry_19"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:725  %tmp_2149 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_73, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2149"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:727  %Range1_all_ones_22 = icmp eq i2 %p_Result_19, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:728  %Range1_all_zeros_19 = icmp eq i2 %p_Result_19, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:729  %deleted_zeros_19 = select i1 %carry_19, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_19"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:730  %tmp_1162 = xor i1 %tmp_2149, true

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:731  %p_41_i19 = and i1 %signbit_19, %tmp_1162

]]></Node>
<StgValue><ssdm name="p_41_i19"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:732  %deleted_ones_22 = select i1 %carry_19, i1 %p_41_i19, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:733  %p_38_i19 = and i1 %carry_19, %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="p_38_i19"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:734  %p_not_i19 = xor i1 %deleted_zeros_19, true

]]></Node>
<StgValue><ssdm name="p_not_i19"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:735  %brmerge_i19 = or i1 %newsignbit_29, %p_not_i19

]]></Node>
<StgValue><ssdm name="brmerge_i19"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:736  %tmp_1163 = xor i1 %signbit_19, true

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:737  %overflow_19 = and i1 %brmerge_i19, %tmp_1163

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:738  %brmerge40_demorgan_i_52 = and i1 %newsignbit_29, %deleted_ones_22

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_52"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:739  %tmp38_demorgan = or i1 %p_38_i19, %brmerge40_demorgan_i_52

]]></Node>
<StgValue><ssdm name="tmp38_demorgan"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:740  %tmp38 = xor i1 %tmp38_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:741  %underflow_31 = and i1 %signbit_19, %tmp38

]]></Node>
<StgValue><ssdm name="underflow_31"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:742  %brmerge_i_i20 = or i1 %underflow_31, %overflow_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i20"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:755  %tmp_2152 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_77, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2152"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:758  %tmp_1165 = xor i1 %newsignbit_30, true

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:759  %carry_20 = and i1 %tmp_2152, %tmp_1165

]]></Node>
<StgValue><ssdm name="carry_20"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:760  %tmp_2154 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_77, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2154"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:762  %Range1_all_ones_23 = icmp eq i2 %p_Result_20, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_23"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:763  %Range1_all_zeros_20 = icmp eq i2 %p_Result_20, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_20"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:764  %deleted_zeros_20 = select i1 %carry_20, i1 %Range1_all_ones_23, i1 %Range1_all_zeros_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_20"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:765  %tmp_1166 = xor i1 %tmp_2154, true

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:766  %p_41_i20 = and i1 %signbit_20, %tmp_1166

]]></Node>
<StgValue><ssdm name="p_41_i20"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:767  %deleted_ones_23 = select i1 %carry_20, i1 %p_41_i20, i1 %Range1_all_ones_23

]]></Node>
<StgValue><ssdm name="deleted_ones_23"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:768  %p_38_i20 = and i1 %carry_20, %Range1_all_ones_23

]]></Node>
<StgValue><ssdm name="p_38_i20"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:769  %p_not_i20 = xor i1 %deleted_zeros_20, true

]]></Node>
<StgValue><ssdm name="p_not_i20"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:770  %brmerge_i20 = or i1 %newsignbit_30, %p_not_i20

]]></Node>
<StgValue><ssdm name="brmerge_i20"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:771  %tmp_1167 = xor i1 %signbit_20, true

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:772  %overflow_20 = and i1 %brmerge_i20, %tmp_1167

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:773  %brmerge40_demorgan_i_53 = and i1 %newsignbit_30, %deleted_ones_23

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_53"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:774  %tmp40_demorgan = or i1 %p_38_i20, %brmerge40_demorgan_i_53

]]></Node>
<StgValue><ssdm name="tmp40_demorgan"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:775  %tmp40 = xor i1 %tmp40_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:776  %underflow_32 = and i1 %signbit_20, %tmp40

]]></Node>
<StgValue><ssdm name="underflow_32"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:777  %brmerge_i_i21 = or i1 %underflow_32, %overflow_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i21"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:790  %tmp_2157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_81, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2157"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:793  %tmp_1169 = xor i1 %newsignbit_31, true

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:794  %carry_21 = and i1 %tmp_2157, %tmp_1169

]]></Node>
<StgValue><ssdm name="carry_21"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:795  %tmp_2159 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_81, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2159"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:797  %Range1_all_ones_24 = icmp eq i2 %p_Result_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:798  %Range1_all_zeros_21 = icmp eq i2 %p_Result_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:799  %deleted_zeros_21 = select i1 %carry_21, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_21"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:800  %tmp_1170 = xor i1 %tmp_2159, true

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:801  %p_41_i21 = and i1 %signbit_21, %tmp_1170

]]></Node>
<StgValue><ssdm name="p_41_i21"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:802  %deleted_ones_24 = select i1 %carry_21, i1 %p_41_i21, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:803  %p_38_i21 = and i1 %carry_21, %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="p_38_i21"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:804  %p_not_i21 = xor i1 %deleted_zeros_21, true

]]></Node>
<StgValue><ssdm name="p_not_i21"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:805  %brmerge_i21 = or i1 %newsignbit_31, %p_not_i21

]]></Node>
<StgValue><ssdm name="brmerge_i21"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:806  %tmp_1171 = xor i1 %signbit_21, true

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:807  %overflow_21 = and i1 %brmerge_i21, %tmp_1171

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:808  %brmerge40_demorgan_i_54 = and i1 %newsignbit_31, %deleted_ones_24

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_54"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:809  %tmp42_demorgan = or i1 %p_38_i21, %brmerge40_demorgan_i_54

]]></Node>
<StgValue><ssdm name="tmp42_demorgan"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:810  %tmp42 = xor i1 %tmp42_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:811  %underflow_33 = and i1 %signbit_21, %tmp42

]]></Node>
<StgValue><ssdm name="underflow_33"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:812  %brmerge_i_i22 = or i1 %underflow_33, %overflow_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i22"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:825  %tmp_2162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2162"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:828  %tmp_1173 = xor i1 %newsignbit_32, true

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:829  %carry_22 = and i1 %tmp_2162, %tmp_1173

]]></Node>
<StgValue><ssdm name="carry_22"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:830  %tmp_2164 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2164"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:832  %Range1_all_ones_25 = icmp eq i2 %p_Result_22, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_25"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:833  %Range1_all_zeros_22 = icmp eq i2 %p_Result_22, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_22"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:834  %deleted_zeros_22 = select i1 %carry_22, i1 %Range1_all_ones_25, i1 %Range1_all_zeros_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_22"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:835  %tmp_1174 = xor i1 %tmp_2164, true

]]></Node>
<StgValue><ssdm name="tmp_1174"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:836  %p_41_i22 = and i1 %signbit_22, %tmp_1174

]]></Node>
<StgValue><ssdm name="p_41_i22"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:837  %deleted_ones_25 = select i1 %carry_22, i1 %p_41_i22, i1 %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="deleted_ones_25"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:838  %p_38_i22 = and i1 %carry_22, %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="p_38_i22"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:839  %p_not_i22 = xor i1 %deleted_zeros_22, true

]]></Node>
<StgValue><ssdm name="p_not_i22"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:840  %brmerge_i22 = or i1 %newsignbit_32, %p_not_i22

]]></Node>
<StgValue><ssdm name="brmerge_i22"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:841  %tmp_1175 = xor i1 %signbit_22, true

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:842  %overflow_22 = and i1 %brmerge_i22, %tmp_1175

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:843  %brmerge40_demorgan_i_55 = and i1 %newsignbit_32, %deleted_ones_25

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_55"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:844  %tmp44_demorgan = or i1 %p_38_i22, %brmerge40_demorgan_i_55

]]></Node>
<StgValue><ssdm name="tmp44_demorgan"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:845  %tmp44 = xor i1 %tmp44_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:846  %underflow_34 = and i1 %signbit_22, %tmp44

]]></Node>
<StgValue><ssdm name="underflow_34"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:847  %brmerge_i_i23 = or i1 %underflow_34, %overflow_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i23"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:860  %tmp_2167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_89, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2167"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:863  %tmp_1177 = xor i1 %newsignbit_33, true

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:864  %carry_23 = and i1 %tmp_2167, %tmp_1177

]]></Node>
<StgValue><ssdm name="carry_23"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:865  %tmp_2169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_89, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2169"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:867  %Range1_all_ones_26 = icmp eq i2 %p_Result_23, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_26"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:868  %Range1_all_zeros_23 = icmp eq i2 %p_Result_23, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_23"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:869  %deleted_zeros_23 = select i1 %carry_23, i1 %Range1_all_ones_26, i1 %Range1_all_zeros_23

]]></Node>
<StgValue><ssdm name="deleted_zeros_23"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:870  %tmp_1178 = xor i1 %tmp_2169, true

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:871  %p_41_i23 = and i1 %signbit_23, %tmp_1178

]]></Node>
<StgValue><ssdm name="p_41_i23"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:872  %deleted_ones_26 = select i1 %carry_23, i1 %p_41_i23, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="deleted_ones_26"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:873  %p_38_i23 = and i1 %carry_23, %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="p_38_i23"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:874  %p_not_i23 = xor i1 %deleted_zeros_23, true

]]></Node>
<StgValue><ssdm name="p_not_i23"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:875  %brmerge_i23 = or i1 %newsignbit_33, %p_not_i23

]]></Node>
<StgValue><ssdm name="brmerge_i23"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:876  %tmp_1179 = xor i1 %signbit_23, true

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:877  %overflow_23 = and i1 %brmerge_i23, %tmp_1179

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:878  %brmerge40_demorgan_i_56 = and i1 %newsignbit_33, %deleted_ones_26

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_56"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:879  %tmp46_demorgan = or i1 %p_38_i23, %brmerge40_demorgan_i_56

]]></Node>
<StgValue><ssdm name="tmp46_demorgan"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:880  %tmp46 = xor i1 %tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:881  %underflow_35 = and i1 %signbit_23, %tmp46

]]></Node>
<StgValue><ssdm name="underflow_35"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:882  %brmerge_i_i24 = or i1 %underflow_35, %overflow_23

]]></Node>
<StgValue><ssdm name="brmerge_i_i24"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:888  %tmp_1180 = sext i8 %p_Val2_103 to i9

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:889  %tmp_1181 = sext i8 %p_Val2_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:890  %p_Val2_104 = add i9 %tmp_1181, %tmp_1180

]]></Node>
<StgValue><ssdm name="p_Val2_104"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:891  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_104, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:892  %p_Val2_105 = add i8 %p_Val2_103, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_105"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:893  %newsignbit_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_34"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:902  %tmp_1183 = sext i8 %p_Val2_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:903  %tmp_1184 = sext i8 %p_Val2_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_1184"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:904  %p_Val2_93 = add i9 %tmp_1184, %tmp_1183

]]></Node>
<StgValue><ssdm name="p_Val2_93"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:905  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_93, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:906  %p_Val2_94 = add i8 %p_Val2_8, %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_94"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:907  %newsignbit_35 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_35"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:916  %tmp_1186 = sext i8 %p_Val2_16 to i9

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:917  %tmp_1187 = sext i8 %p_Val2_20 to i9

]]></Node>
<StgValue><ssdm name="tmp_1187"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:918  %p_Val2_96 = add i9 %tmp_1187, %tmp_1186

]]></Node>
<StgValue><ssdm name="p_Val2_96"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:919  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_96, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:920  %p_Val2_97 = add i8 %p_Val2_16, %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_97"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:921  %newsignbit_36 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_97, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_36"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:930  %tmp_1189 = sext i8 %p_Val2_24 to i9

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:931  %tmp_1190 = sext i8 %p_Val2_28 to i9

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:932  %p_Val2_99 = add i9 %tmp_1190, %tmp_1189

]]></Node>
<StgValue><ssdm name="p_Val2_99"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:933  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_99, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_3"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:934  %p_Val2_100 = add i8 %p_Val2_24, %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_100"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:935  %newsignbit_37 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_37"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:944  %tmp_1192 = sext i8 %p_Val2_32 to i9

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:945  %tmp_1193 = sext i8 %p_Val2_36 to i9

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:946  %p_Val2_107 = add i9 %tmp_1193, %tmp_1192

]]></Node>
<StgValue><ssdm name="p_Val2_107"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:947  %isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_107, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_4"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:948  %p_Val2_108 = add i8 %p_Val2_32, %p_Val2_36

]]></Node>
<StgValue><ssdm name="p_Val2_108"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:949  %newsignbit_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_108, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_38"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:958  %tmp_1195 = sext i8 %p_Val2_40 to i9

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:959  %tmp_1196 = sext i8 %p_Val2_44 to i9

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:960  %p_Val2_110 = add i9 %tmp_1196, %tmp_1195

]]></Node>
<StgValue><ssdm name="p_Val2_110"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:961  %isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_110, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_5"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:962  %p_Val2_111 = add i8 %p_Val2_40, %p_Val2_44

]]></Node>
<StgValue><ssdm name="p_Val2_111"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:963  %newsignbit_39 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_111, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_39"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:972  %tmp_1198 = sext i8 %p_Val2_48 to i9

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:973  %tmp_1199 = sext i8 %p_Val2_52 to i9

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:974  %p_Val2_113 = add i9 %tmp_1199, %tmp_1198

]]></Node>
<StgValue><ssdm name="p_Val2_113"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:975  %isneg_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_113, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_6"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:976  %p_Val2_114 = add i8 %p_Val2_48, %p_Val2_52

]]></Node>
<StgValue><ssdm name="p_Val2_114"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:977  %newsignbit_40 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_114, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_40"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:986  %tmp_1201 = sext i8 %p_Val2_56 to i9

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:987  %tmp_1202 = sext i8 %p_Val2_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:988  %p_Val2_116 = add i9 %tmp_1202, %tmp_1201

]]></Node>
<StgValue><ssdm name="p_Val2_116"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:989  %isneg_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_116, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_7"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:990  %p_Val2_117 = add i8 %p_Val2_56, %p_Val2_60

]]></Node>
<StgValue><ssdm name="p_Val2_117"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:991  %newsignbit_41 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_117, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="904" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:638  %tmp33 = or i1 %brmerge40_demorgan_i_49, %tmp_1151

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:639  %underflow_28_not = or i1 %tmp33, %p_38_i16

]]></Node>
<StgValue><ssdm name="underflow_28_not"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:640  %p_Val2_63_mux = select i1 %brmerge_i_i17, i8 127, i8 %p_Val2_63

]]></Node>
<StgValue><ssdm name="p_Val2_63_mux"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:641  %p_Val2_16_864 = select i1 %underflow_28, i8 -128, i8 %p_Val2_63

]]></Node>
<StgValue><ssdm name="p_Val2_16_864"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:642  %p_Val2_64 = select i1 %underflow_28_not, i8 %p_Val2_63_mux, i8 %p_Val2_16_864

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:673  %tmp35 = or i1 %brmerge40_demorgan_i_50, %tmp_1155

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:674  %underflow_29_not = or i1 %tmp35, %p_38_i17

]]></Node>
<StgValue><ssdm name="underflow_29_not"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:675  %p_Val2_67_mux = select i1 %brmerge_i_i18, i8 127, i8 %p_Val2_67

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:676  %p_Val2_17_865 = select i1 %underflow_29, i8 -128, i8 %p_Val2_67

]]></Node>
<StgValue><ssdm name="p_Val2_17_865"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:677  %p_Val2_68 = select i1 %underflow_29_not, i8 %p_Val2_67_mux, i8 %p_Val2_17_865

]]></Node>
<StgValue><ssdm name="p_Val2_68"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:708  %tmp37 = or i1 %brmerge40_demorgan_i_51, %tmp_1159

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:709  %underflow_30_not = or i1 %tmp37, %p_38_i18

]]></Node>
<StgValue><ssdm name="underflow_30_not"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:710  %p_Val2_71_mux = select i1 %brmerge_i_i19, i8 127, i8 %p_Val2_71

]]></Node>
<StgValue><ssdm name="p_Val2_71_mux"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:711  %p_Val2_18_866 = select i1 %underflow_30, i8 -128, i8 %p_Val2_71

]]></Node>
<StgValue><ssdm name="p_Val2_18_866"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:712  %p_Val2_72 = select i1 %underflow_30_not, i8 %p_Val2_71_mux, i8 %p_Val2_18_866

]]></Node>
<StgValue><ssdm name="p_Val2_72"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:743  %tmp39 = or i1 %brmerge40_demorgan_i_52, %tmp_1163

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:744  %underflow_31_not = or i1 %tmp39, %p_38_i19

]]></Node>
<StgValue><ssdm name="underflow_31_not"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:745  %p_Val2_75_mux = select i1 %brmerge_i_i20, i8 127, i8 %p_Val2_75

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:746  %p_Val2_19_867 = select i1 %underflow_31, i8 -128, i8 %p_Val2_75

]]></Node>
<StgValue><ssdm name="p_Val2_19_867"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:747  %p_Val2_76 = select i1 %underflow_31_not, i8 %p_Val2_75_mux, i8 %p_Val2_19_867

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:778  %tmp41 = or i1 %brmerge40_demorgan_i_53, %tmp_1167

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:779  %underflow_32_not = or i1 %tmp41, %p_38_i20

]]></Node>
<StgValue><ssdm name="underflow_32_not"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:780  %p_Val2_79_mux = select i1 %brmerge_i_i21, i8 127, i8 %p_Val2_79

]]></Node>
<StgValue><ssdm name="p_Val2_79_mux"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:781  %p_Val2_20_868 = select i1 %underflow_32, i8 -128, i8 %p_Val2_79

]]></Node>
<StgValue><ssdm name="p_Val2_20_868"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:782  %p_Val2_80 = select i1 %underflow_32_not, i8 %p_Val2_79_mux, i8 %p_Val2_20_868

]]></Node>
<StgValue><ssdm name="p_Val2_80"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:813  %tmp43 = or i1 %brmerge40_demorgan_i_54, %tmp_1171

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:814  %underflow_33_not = or i1 %tmp43, %p_38_i21

]]></Node>
<StgValue><ssdm name="underflow_33_not"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:815  %p_Val2_83_mux = select i1 %brmerge_i_i22, i8 127, i8 %p_Val2_83

]]></Node>
<StgValue><ssdm name="p_Val2_83_mux"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:816  %p_Val2_21_869 = select i1 %underflow_33, i8 -128, i8 %p_Val2_83

]]></Node>
<StgValue><ssdm name="p_Val2_21_869"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:817  %p_Val2_84 = select i1 %underflow_33_not, i8 %p_Val2_83_mux, i8 %p_Val2_21_869

]]></Node>
<StgValue><ssdm name="p_Val2_84"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:848  %tmp45 = or i1 %brmerge40_demorgan_i_55, %tmp_1175

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:849  %underflow_34_not = or i1 %tmp45, %p_38_i22

]]></Node>
<StgValue><ssdm name="underflow_34_not"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:850  %p_Val2_87_mux = select i1 %brmerge_i_i23, i8 127, i8 %p_Val2_87

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:851  %p_Val2_22_870 = select i1 %underflow_34, i8 -128, i8 %p_Val2_87

]]></Node>
<StgValue><ssdm name="p_Val2_22_870"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:852  %p_Val2_88 = select i1 %underflow_34_not, i8 %p_Val2_87_mux, i8 %p_Val2_22_870

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:883  %tmp47 = or i1 %brmerge40_demorgan_i_56, %tmp_1179

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:884  %underflow_35_not = or i1 %tmp47, %p_38_i23

]]></Node>
<StgValue><ssdm name="underflow_35_not"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:885  %p_Val2_91_mux = select i1 %brmerge_i_i24, i8 127, i8 %p_Val2_91

]]></Node>
<StgValue><ssdm name="p_Val2_91_mux"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:886  %p_Val2_23_871 = select i1 %underflow_35, i8 -128, i8 %p_Val2_91

]]></Node>
<StgValue><ssdm name="p_Val2_23_871"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:887  %p_Val2_92 = select i1 %underflow_35_not, i8 %p_Val2_91_mux, i8 %p_Val2_23_871

]]></Node>
<StgValue><ssdm name="p_Val2_92"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:894  %tmp_1182 = xor i1 %newsignbit_34, true

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:895  %underflow_36 = and i1 %isneg, %tmp_1182

]]></Node>
<StgValue><ssdm name="underflow_36"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:896  %brmerge_i_i = xor i1 %isneg, %newsignbit_34

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:897  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:898  %brmerge = or i1 %newsignbit_34, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:899  %p_Val2_105_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_105

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:900  %p_Val2_24_872 = select i1 %underflow_36, i8 -128, i8 %p_Val2_105

]]></Node>
<StgValue><ssdm name="p_Val2_24_872"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:901  %p_Val2_131 = select i1 %brmerge, i8 %p_Val2_105_mux, i8 %p_Val2_24_872

]]></Node>
<StgValue><ssdm name="p_Val2_131"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:908  %tmp_1185 = xor i1 %newsignbit_35, true

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:909  %underflow_37 = and i1 %isneg_1, %tmp_1185

]]></Node>
<StgValue><ssdm name="underflow_37"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:910  %brmerge_i_i25 = xor i1 %isneg_1, %newsignbit_35

]]></Node>
<StgValue><ssdm name="brmerge_i_i25"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:911  %isneg_48_not = xor i1 %isneg_1, true

]]></Node>
<StgValue><ssdm name="isneg_48_not"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:912  %brmerge1 = or i1 %newsignbit_35, %isneg_48_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:913  %p_Val2_94_mux = select i1 %brmerge_i_i25, i8 127, i8 %p_Val2_94

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:914  %p_Val2_25_873 = select i1 %underflow_37, i8 -128, i8 %p_Val2_94

]]></Node>
<StgValue><ssdm name="p_Val2_25_873"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:915  %p_Val2_95 = select i1 %brmerge1, i8 %p_Val2_94_mux, i8 %p_Val2_25_873

]]></Node>
<StgValue><ssdm name="p_Val2_95"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:922  %tmp_1188 = xor i1 %newsignbit_36, true

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:923  %underflow_38 = and i1 %isneg_2, %tmp_1188

]]></Node>
<StgValue><ssdm name="underflow_38"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:924  %brmerge_i_i26 = xor i1 %isneg_2, %newsignbit_36

]]></Node>
<StgValue><ssdm name="brmerge_i_i26"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:925  %isneg_49_not = xor i1 %isneg_2, true

]]></Node>
<StgValue><ssdm name="isneg_49_not"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:926  %brmerge2 = or i1 %newsignbit_36, %isneg_49_not

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:927  %p_Val2_97_mux = select i1 %brmerge_i_i26, i8 127, i8 %p_Val2_97

]]></Node>
<StgValue><ssdm name="p_Val2_97_mux"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:928  %p_Val2_26_874 = select i1 %underflow_38, i8 -128, i8 %p_Val2_97

]]></Node>
<StgValue><ssdm name="p_Val2_26_874"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:929  %p_Val2_98 = select i1 %brmerge2, i8 %p_Val2_97_mux, i8 %p_Val2_26_874

]]></Node>
<StgValue><ssdm name="p_Val2_98"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:936  %tmp_1191 = xor i1 %newsignbit_37, true

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:937  %underflow_39 = and i1 %isneg_3, %tmp_1191

]]></Node>
<StgValue><ssdm name="underflow_39"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:938  %brmerge_i_i27 = xor i1 %isneg_3, %newsignbit_37

]]></Node>
<StgValue><ssdm name="brmerge_i_i27"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:939  %isneg_50_not = xor i1 %isneg_3, true

]]></Node>
<StgValue><ssdm name="isneg_50_not"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:940  %brmerge3 = or i1 %newsignbit_37, %isneg_50_not

]]></Node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:941  %p_Val2_100_mux = select i1 %brmerge_i_i27, i8 127, i8 %p_Val2_100

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:942  %p_Val2_27_875 = select i1 %underflow_39, i8 -128, i8 %p_Val2_100

]]></Node>
<StgValue><ssdm name="p_Val2_27_875"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:943  %p_Val2_106 = select i1 %brmerge3, i8 %p_Val2_100_mux, i8 %p_Val2_27_875

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:950  %tmp_1194 = xor i1 %newsignbit_38, true

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:951  %underflow_40 = and i1 %isneg_4, %tmp_1194

]]></Node>
<StgValue><ssdm name="underflow_40"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:952  %brmerge_i_i28 = xor i1 %isneg_4, %newsignbit_38

]]></Node>
<StgValue><ssdm name="brmerge_i_i28"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:953  %isneg_51_not = xor i1 %isneg_4, true

]]></Node>
<StgValue><ssdm name="isneg_51_not"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:954  %brmerge4 = or i1 %newsignbit_38, %isneg_51_not

]]></Node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:955  %p_Val2_108_mux = select i1 %brmerge_i_i28, i8 127, i8 %p_Val2_108

]]></Node>
<StgValue><ssdm name="p_Val2_108_mux"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:956  %p_Val2_28_876 = select i1 %underflow_40, i8 -128, i8 %p_Val2_108

]]></Node>
<StgValue><ssdm name="p_Val2_28_876"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:957  %p_Val2_109 = select i1 %brmerge4, i8 %p_Val2_108_mux, i8 %p_Val2_28_876

]]></Node>
<StgValue><ssdm name="p_Val2_109"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:964  %tmp_1197 = xor i1 %newsignbit_39, true

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:965  %underflow_41 = and i1 %isneg_5, %tmp_1197

]]></Node>
<StgValue><ssdm name="underflow_41"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:966  %brmerge_i_i29 = xor i1 %isneg_5, %newsignbit_39

]]></Node>
<StgValue><ssdm name="brmerge_i_i29"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:967  %isneg_52_not = xor i1 %isneg_5, true

]]></Node>
<StgValue><ssdm name="isneg_52_not"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:968  %brmerge5 = or i1 %newsignbit_39, %isneg_52_not

]]></Node>
<StgValue><ssdm name="brmerge5"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:969  %p_Val2_111_mux = select i1 %brmerge_i_i29, i8 127, i8 %p_Val2_111

]]></Node>
<StgValue><ssdm name="p_Val2_111_mux"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:970  %p_Val2_29_877 = select i1 %underflow_41, i8 -128, i8 %p_Val2_111

]]></Node>
<StgValue><ssdm name="p_Val2_29_877"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:971  %p_Val2_112 = select i1 %brmerge5, i8 %p_Val2_111_mux, i8 %p_Val2_29_877

]]></Node>
<StgValue><ssdm name="p_Val2_112"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:978  %tmp_1200 = xor i1 %newsignbit_40, true

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:979  %underflow_42 = and i1 %isneg_6, %tmp_1200

]]></Node>
<StgValue><ssdm name="underflow_42"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:980  %brmerge_i_i30 = xor i1 %isneg_6, %newsignbit_40

]]></Node>
<StgValue><ssdm name="brmerge_i_i30"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:981  %isneg_53_not = xor i1 %isneg_6, true

]]></Node>
<StgValue><ssdm name="isneg_53_not"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:982  %brmerge6 = or i1 %newsignbit_40, %isneg_53_not

]]></Node>
<StgValue><ssdm name="brmerge6"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:983  %p_Val2_114_mux = select i1 %brmerge_i_i30, i8 127, i8 %p_Val2_114

]]></Node>
<StgValue><ssdm name="p_Val2_114_mux"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:984  %p_Val2_30_878 = select i1 %underflow_42, i8 -128, i8 %p_Val2_114

]]></Node>
<StgValue><ssdm name="p_Val2_30_878"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:985  %p_Val2_115 = select i1 %brmerge6, i8 %p_Val2_114_mux, i8 %p_Val2_30_878

]]></Node>
<StgValue><ssdm name="p_Val2_115"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:992  %tmp_1203 = xor i1 %newsignbit_41, true

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:993  %underflow_43 = and i1 %isneg_7, %tmp_1203

]]></Node>
<StgValue><ssdm name="underflow_43"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:994  %brmerge_i_i31 = xor i1 %isneg_7, %newsignbit_41

]]></Node>
<StgValue><ssdm name="brmerge_i_i31"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:995  %isneg_54_not = xor i1 %isneg_7, true

]]></Node>
<StgValue><ssdm name="isneg_54_not"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:996  %brmerge7 = or i1 %newsignbit_41, %isneg_54_not

]]></Node>
<StgValue><ssdm name="brmerge7"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:997  %p_Val2_117_mux = select i1 %brmerge_i_i31, i8 127, i8 %p_Val2_117

]]></Node>
<StgValue><ssdm name="p_Val2_117_mux"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:998  %p_Val2_31_879 = select i1 %underflow_43, i8 -128, i8 %p_Val2_117

]]></Node>
<StgValue><ssdm name="p_Val2_31_879"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:999  %p_Val2_118 = select i1 %brmerge7, i8 %p_Val2_117_mux, i8 %p_Val2_31_879

]]></Node>
<StgValue><ssdm name="p_Val2_118"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1000  %tmp_1204 = sext i8 %p_Val2_64 to i9

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1001  %tmp_1205 = sext i8 %p_Val2_68 to i9

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1002  %p_Val2_119 = add i9 %tmp_1205, %tmp_1204

]]></Node>
<StgValue><ssdm name="p_Val2_119"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1003  %isneg_8 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_119, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_8"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1004  %p_Val2_120 = add i8 %p_Val2_64, %p_Val2_68

]]></Node>
<StgValue><ssdm name="p_Val2_120"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1005  %newsignbit_42 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_120, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_42"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1014  %tmp_1207 = sext i8 %p_Val2_72 to i9

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1015  %tmp_1208 = sext i8 %p_Val2_76 to i9

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1016  %p_Val2_122 = add i9 %tmp_1208, %tmp_1207

]]></Node>
<StgValue><ssdm name="p_Val2_122"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1017  %isneg_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_122, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_9"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1018  %p_Val2_123 = add i8 %p_Val2_72, %p_Val2_76

]]></Node>
<StgValue><ssdm name="p_Val2_123"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1019  %newsignbit_43 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_123, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_43"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1028  %tmp_1210 = sext i8 %p_Val2_80 to i9

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1029  %tmp_1211 = sext i8 %p_Val2_84 to i9

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1030  %p_Val2_125 = add i9 %tmp_1211, %tmp_1210

]]></Node>
<StgValue><ssdm name="p_Val2_125"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1031  %isneg_10 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_125, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_10"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1032  %p_Val2_126 = add i8 %p_Val2_80, %p_Val2_84

]]></Node>
<StgValue><ssdm name="p_Val2_126"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1033  %newsignbit_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_126, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_44"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1042  %tmp_1213 = sext i8 %p_Val2_88 to i9

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1043  %tmp_1214 = sext i8 %p_Val2_92 to i9

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1044  %p_Val2_128 = add i9 %tmp_1214, %tmp_1213

]]></Node>
<StgValue><ssdm name="p_Val2_128"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1045  %isneg_11 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_128, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_11"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1046  %p_Val2_129 = add i8 %p_Val2_88, %p_Val2_92

]]></Node>
<StgValue><ssdm name="p_Val2_129"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1047  %newsignbit_45 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_129, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_45"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1056  %tmp_1216 = sext i8 %p_Val2_131 to i9

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1057  %tmp_1217 = sext i8 %p_Val2_95 to i9

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1058  %p_Val2_132 = add i9 %tmp_1217, %tmp_1216

]]></Node>
<StgValue><ssdm name="p_Val2_132"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1059  %isneg_12 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_132, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_12"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1060  %p_Val2_133 = add i8 %p_Val2_131, %p_Val2_95

]]></Node>
<StgValue><ssdm name="p_Val2_133"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1061  %newsignbit_46 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_46"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1070  %tmp_1219 = sext i8 %p_Val2_98 to i9

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1071  %tmp_1220 = sext i8 %p_Val2_106 to i9

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1072  %p_Val2_134 = add i9 %tmp_1220, %tmp_1219

]]></Node>
<StgValue><ssdm name="p_Val2_134"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1073  %isneg_13 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_134, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_13"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1074  %p_Val2_135 = add i8 %p_Val2_98, %p_Val2_106

]]></Node>
<StgValue><ssdm name="p_Val2_135"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1075  %newsignbit_47 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_135, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_47"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1084  %tmp_1222 = sext i8 %p_Val2_109 to i9

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1085  %tmp_1223 = sext i8 %p_Val2_112 to i9

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1086  %p_Val2_137 = add i9 %tmp_1223, %tmp_1222

]]></Node>
<StgValue><ssdm name="p_Val2_137"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1087  %isneg_14 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_137, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_14"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1088  %p_Val2_138 = add i8 %p_Val2_109, %p_Val2_112

]]></Node>
<StgValue><ssdm name="p_Val2_138"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1089  %newsignbit_48 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_48"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1098  %tmp_1225 = sext i8 %p_Val2_115 to i9

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1099  %tmp_1226 = sext i8 %p_Val2_118 to i9

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1100  %p_Val2_140 = add i9 %tmp_1226, %tmp_1225

]]></Node>
<StgValue><ssdm name="p_Val2_140"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1101  %isneg_15 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_140, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_15"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1102  %p_Val2_141 = add i8 %p_Val2_115, %p_Val2_118

]]></Node>
<StgValue><ssdm name="p_Val2_141"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1103  %newsignbit_49 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_141, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_49"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1006  %tmp_1206 = xor i1 %newsignbit_42, true

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1007  %underflow_44 = and i1 %isneg_8, %tmp_1206

]]></Node>
<StgValue><ssdm name="underflow_44"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1008  %brmerge_i_i32 = xor i1 %isneg_8, %newsignbit_42

]]></Node>
<StgValue><ssdm name="brmerge_i_i32"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1009  %isneg_55_not = xor i1 %isneg_8, true

]]></Node>
<StgValue><ssdm name="isneg_55_not"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1010  %brmerge8 = or i1 %newsignbit_42, %isneg_55_not

]]></Node>
<StgValue><ssdm name="brmerge8"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1011  %p_Val2_120_mux = select i1 %brmerge_i_i32, i8 127, i8 %p_Val2_120

]]></Node>
<StgValue><ssdm name="p_Val2_120_mux"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1012  %p_Val2_32_880 = select i1 %underflow_44, i8 -128, i8 %p_Val2_120

]]></Node>
<StgValue><ssdm name="p_Val2_32_880"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1013  %p_Val2_121 = select i1 %brmerge8, i8 %p_Val2_120_mux, i8 %p_Val2_32_880

]]></Node>
<StgValue><ssdm name="p_Val2_121"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1020  %tmp_1209 = xor i1 %newsignbit_43, true

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1021  %underflow_45 = and i1 %isneg_9, %tmp_1209

]]></Node>
<StgValue><ssdm name="underflow_45"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1022  %brmerge_i_i33 = xor i1 %isneg_9, %newsignbit_43

]]></Node>
<StgValue><ssdm name="brmerge_i_i33"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1023  %isneg_56_not = xor i1 %isneg_9, true

]]></Node>
<StgValue><ssdm name="isneg_56_not"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1024  %brmerge9 = or i1 %newsignbit_43, %isneg_56_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1025  %p_Val2_123_mux = select i1 %brmerge_i_i33, i8 127, i8 %p_Val2_123

]]></Node>
<StgValue><ssdm name="p_Val2_123_mux"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1026  %p_Val2_33_881 = select i1 %underflow_45, i8 -128, i8 %p_Val2_123

]]></Node>
<StgValue><ssdm name="p_Val2_33_881"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1027  %p_Val2_124 = select i1 %brmerge9, i8 %p_Val2_123_mux, i8 %p_Val2_33_881

]]></Node>
<StgValue><ssdm name="p_Val2_124"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1034  %tmp_1212 = xor i1 %newsignbit_44, true

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1035  %underflow_46 = and i1 %isneg_10, %tmp_1212

]]></Node>
<StgValue><ssdm name="underflow_46"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1036  %brmerge_i_i34 = xor i1 %isneg_10, %newsignbit_44

]]></Node>
<StgValue><ssdm name="brmerge_i_i34"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1037  %isneg_57_not = xor i1 %isneg_10, true

]]></Node>
<StgValue><ssdm name="isneg_57_not"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1038  %brmerge10 = or i1 %newsignbit_44, %isneg_57_not

]]></Node>
<StgValue><ssdm name="brmerge10"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1039  %p_Val2_126_mux = select i1 %brmerge_i_i34, i8 127, i8 %p_Val2_126

]]></Node>
<StgValue><ssdm name="p_Val2_126_mux"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1040  %p_Val2_34_882 = select i1 %underflow_46, i8 -128, i8 %p_Val2_126

]]></Node>
<StgValue><ssdm name="p_Val2_34_882"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1041  %p_Val2_127 = select i1 %brmerge10, i8 %p_Val2_126_mux, i8 %p_Val2_34_882

]]></Node>
<StgValue><ssdm name="p_Val2_127"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1048  %tmp_1215 = xor i1 %newsignbit_45, true

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1049  %underflow_47 = and i1 %isneg_11, %tmp_1215

]]></Node>
<StgValue><ssdm name="underflow_47"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1050  %brmerge_i_i35 = xor i1 %isneg_11, %newsignbit_45

]]></Node>
<StgValue><ssdm name="brmerge_i_i35"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1051  %isneg_58_not = xor i1 %isneg_11, true

]]></Node>
<StgValue><ssdm name="isneg_58_not"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1052  %brmerge11 = or i1 %newsignbit_45, %isneg_58_not

]]></Node>
<StgValue><ssdm name="brmerge11"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1053  %p_Val2_129_mux = select i1 %brmerge_i_i35, i8 127, i8 %p_Val2_129

]]></Node>
<StgValue><ssdm name="p_Val2_129_mux"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1054  %p_Val2_35_883 = select i1 %underflow_47, i8 -128, i8 %p_Val2_129

]]></Node>
<StgValue><ssdm name="p_Val2_35_883"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1055  %p_Val2_130 = select i1 %brmerge11, i8 %p_Val2_129_mux, i8 %p_Val2_35_883

]]></Node>
<StgValue><ssdm name="p_Val2_130"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1062  %tmp_1218 = xor i1 %newsignbit_46, true

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1063  %underflow_48 = and i1 %isneg_12, %tmp_1218

]]></Node>
<StgValue><ssdm name="underflow_48"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1064  %brmerge_i_i36 = xor i1 %isneg_12, %newsignbit_46

]]></Node>
<StgValue><ssdm name="brmerge_i_i36"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1065  %isneg_59_not = xor i1 %isneg_12, true

]]></Node>
<StgValue><ssdm name="isneg_59_not"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1066  %brmerge12 = or i1 %newsignbit_46, %isneg_59_not

]]></Node>
<StgValue><ssdm name="brmerge12"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1067  %p_Val2_133_mux = select i1 %brmerge_i_i36, i8 127, i8 %p_Val2_133

]]></Node>
<StgValue><ssdm name="p_Val2_133_mux"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1068  %p_Val2_36_884 = select i1 %underflow_48, i8 -128, i8 %p_Val2_133

]]></Node>
<StgValue><ssdm name="p_Val2_36_884"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1069  %p_Val2_149 = select i1 %brmerge12, i8 %p_Val2_133_mux, i8 %p_Val2_36_884

]]></Node>
<StgValue><ssdm name="p_Val2_149"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1076  %tmp_1221 = xor i1 %newsignbit_47, true

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1077  %underflow_49 = and i1 %isneg_13, %tmp_1221

]]></Node>
<StgValue><ssdm name="underflow_49"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1078  %brmerge_i_i37 = xor i1 %isneg_13, %newsignbit_47

]]></Node>
<StgValue><ssdm name="brmerge_i_i37"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1079  %isneg_60_not = xor i1 %isneg_13, true

]]></Node>
<StgValue><ssdm name="isneg_60_not"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1080  %brmerge13 = or i1 %newsignbit_47, %isneg_60_not

]]></Node>
<StgValue><ssdm name="brmerge13"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1081  %p_Val2_135_mux = select i1 %brmerge_i_i37, i8 127, i8 %p_Val2_135

]]></Node>
<StgValue><ssdm name="p_Val2_135_mux"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1082  %p_Val2_37_885 = select i1 %underflow_49, i8 -128, i8 %p_Val2_135

]]></Node>
<StgValue><ssdm name="p_Val2_37_885"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1083  %p_Val2_136 = select i1 %brmerge13, i8 %p_Val2_135_mux, i8 %p_Val2_37_885

]]></Node>
<StgValue><ssdm name="p_Val2_136"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1090  %tmp_1224 = xor i1 %newsignbit_48, true

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1091  %underflow_50 = and i1 %isneg_14, %tmp_1224

]]></Node>
<StgValue><ssdm name="underflow_50"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1092  %brmerge_i_i38 = xor i1 %isneg_14, %newsignbit_48

]]></Node>
<StgValue><ssdm name="brmerge_i_i38"/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1093  %isneg_61_not = xor i1 %isneg_14, true

]]></Node>
<StgValue><ssdm name="isneg_61_not"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1094  %brmerge14 = or i1 %newsignbit_48, %isneg_61_not

]]></Node>
<StgValue><ssdm name="brmerge14"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1095  %p_Val2_138_mux = select i1 %brmerge_i_i38, i8 127, i8 %p_Val2_138

]]></Node>
<StgValue><ssdm name="p_Val2_138_mux"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1096  %p_Val2_38_886 = select i1 %underflow_50, i8 -128, i8 %p_Val2_138

]]></Node>
<StgValue><ssdm name="p_Val2_38_886"/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1097  %p_Val2_139 = select i1 %brmerge14, i8 %p_Val2_138_mux, i8 %p_Val2_38_886

]]></Node>
<StgValue><ssdm name="p_Val2_139"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1104  %tmp_1227 = xor i1 %newsignbit_49, true

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1105  %underflow_51 = and i1 %isneg_15, %tmp_1227

]]></Node>
<StgValue><ssdm name="underflow_51"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1106  %brmerge_i_i39 = xor i1 %isneg_15, %newsignbit_49

]]></Node>
<StgValue><ssdm name="brmerge_i_i39"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1107  %isneg_62_not = xor i1 %isneg_15, true

]]></Node>
<StgValue><ssdm name="isneg_62_not"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1108  %brmerge15 = or i1 %newsignbit_49, %isneg_62_not

]]></Node>
<StgValue><ssdm name="brmerge15"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1109  %p_Val2_141_mux = select i1 %brmerge_i_i39, i8 127, i8 %p_Val2_141

]]></Node>
<StgValue><ssdm name="p_Val2_141_mux"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1110  %p_Val2_39_887 = select i1 %underflow_51, i8 -128, i8 %p_Val2_141

]]></Node>
<StgValue><ssdm name="p_Val2_39_887"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1111  %p_Val2_142 = select i1 %brmerge15, i8 %p_Val2_141_mux, i8 %p_Val2_39_887

]]></Node>
<StgValue><ssdm name="p_Val2_142"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1112  %tmp_1228 = sext i8 %p_Val2_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1113  %tmp_1229 = sext i8 %p_Val2_124 to i9

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1114  %p_Val2_143 = add i9 %tmp_1229, %tmp_1228

]]></Node>
<StgValue><ssdm name="p_Val2_143"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1115  %isneg_16 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_143, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_16"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1116  %p_Val2_144 = add i8 %p_Val2_121, %p_Val2_124

]]></Node>
<StgValue><ssdm name="p_Val2_144"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1117  %newsignbit_50 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_144, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_50"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1126  %tmp_1231 = sext i8 %p_Val2_127 to i9

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1127  %tmp_1232 = sext i8 %p_Val2_130 to i9

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1128  %p_Val2_146 = add i9 %tmp_1232, %tmp_1231

]]></Node>
<StgValue><ssdm name="p_Val2_146"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1129  %isneg_17 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_146, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_17"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1130  %p_Val2_147 = add i8 %p_Val2_127, %p_Val2_130

]]></Node>
<StgValue><ssdm name="p_Val2_147"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1131  %newsignbit_51 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_147, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_51"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1140  %tmp_1234 = sext i8 %p_Val2_149 to i9

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1141  %tmp_1235 = sext i8 %p_Val2_136 to i9

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1142  %p_Val2_150 = add i9 %tmp_1235, %tmp_1234

]]></Node>
<StgValue><ssdm name="p_Val2_150"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1143  %isneg_18 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_150, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_18"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1144  %p_Val2_151 = add i8 %p_Val2_149, %p_Val2_136

]]></Node>
<StgValue><ssdm name="p_Val2_151"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1145  %newsignbit_52 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_151, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_52"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1154  %tmp_1237 = sext i8 %p_Val2_139 to i9

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1155  %tmp_1238 = sext i8 %p_Val2_142 to i9

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1156  %p_Val2_152 = add i9 %tmp_1238, %tmp_1237

]]></Node>
<StgValue><ssdm name="p_Val2_152"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1157  %isneg_19 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_152, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_19"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1158  %p_Val2_153 = add i8 %p_Val2_139, %p_Val2_142

]]></Node>
<StgValue><ssdm name="p_Val2_153"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1159  %newsignbit_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_53"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1118  %tmp_1230 = xor i1 %newsignbit_50, true

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="1145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1119  %underflow_52 = and i1 %isneg_16, %tmp_1230

]]></Node>
<StgValue><ssdm name="underflow_52"/></StgValue>
</operation>

<operation id="1146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1120  %brmerge_i_i40 = xor i1 %isneg_16, %newsignbit_50

]]></Node>
<StgValue><ssdm name="brmerge_i_i40"/></StgValue>
</operation>

<operation id="1147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1121  %isneg_63_not = xor i1 %isneg_16, true

]]></Node>
<StgValue><ssdm name="isneg_63_not"/></StgValue>
</operation>

<operation id="1148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1122  %brmerge16 = or i1 %newsignbit_50, %isneg_63_not

]]></Node>
<StgValue><ssdm name="brmerge16"/></StgValue>
</operation>

<operation id="1149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1123  %p_Val2_144_mux = select i1 %brmerge_i_i40, i8 127, i8 %p_Val2_144

]]></Node>
<StgValue><ssdm name="p_Val2_144_mux"/></StgValue>
</operation>

<operation id="1150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1124  %p_Val2_40_888 = select i1 %underflow_52, i8 -128, i8 %p_Val2_144

]]></Node>
<StgValue><ssdm name="p_Val2_40_888"/></StgValue>
</operation>

<operation id="1151" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1125  %p_Val2_145 = select i1 %brmerge16, i8 %p_Val2_144_mux, i8 %p_Val2_40_888

]]></Node>
<StgValue><ssdm name="p_Val2_145"/></StgValue>
</operation>

<operation id="1152" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1132  %tmp_1233 = xor i1 %newsignbit_51, true

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="1153" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1133  %underflow_53 = and i1 %isneg_17, %tmp_1233

]]></Node>
<StgValue><ssdm name="underflow_53"/></StgValue>
</operation>

<operation id="1154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1134  %brmerge_i_i41 = xor i1 %isneg_17, %newsignbit_51

]]></Node>
<StgValue><ssdm name="brmerge_i_i41"/></StgValue>
</operation>

<operation id="1155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1135  %isneg_64_not = xor i1 %isneg_17, true

]]></Node>
<StgValue><ssdm name="isneg_64_not"/></StgValue>
</operation>

<operation id="1156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1136  %brmerge17 = or i1 %newsignbit_51, %isneg_64_not

]]></Node>
<StgValue><ssdm name="brmerge17"/></StgValue>
</operation>

<operation id="1157" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1137  %p_Val2_147_mux = select i1 %brmerge_i_i41, i8 127, i8 %p_Val2_147

]]></Node>
<StgValue><ssdm name="p_Val2_147_mux"/></StgValue>
</operation>

<operation id="1158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1138  %p_Val2_41_889 = select i1 %underflow_53, i8 -128, i8 %p_Val2_147

]]></Node>
<StgValue><ssdm name="p_Val2_41_889"/></StgValue>
</operation>

<operation id="1159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1139  %p_Val2_148 = select i1 %brmerge17, i8 %p_Val2_147_mux, i8 %p_Val2_41_889

]]></Node>
<StgValue><ssdm name="p_Val2_148"/></StgValue>
</operation>

<operation id="1160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1146  %tmp_1236 = xor i1 %newsignbit_52, true

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="1161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1147  %underflow_54 = and i1 %isneg_18, %tmp_1236

]]></Node>
<StgValue><ssdm name="underflow_54"/></StgValue>
</operation>

<operation id="1162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1148  %brmerge_i_i42 = xor i1 %isneg_18, %newsignbit_52

]]></Node>
<StgValue><ssdm name="brmerge_i_i42"/></StgValue>
</operation>

<operation id="1163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1149  %isneg_65_not = xor i1 %isneg_18, true

]]></Node>
<StgValue><ssdm name="isneg_65_not"/></StgValue>
</operation>

<operation id="1164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1150  %brmerge18 = or i1 %newsignbit_52, %isneg_65_not

]]></Node>
<StgValue><ssdm name="brmerge18"/></StgValue>
</operation>

<operation id="1165" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1151  %p_Val2_151_mux = select i1 %brmerge_i_i42, i8 127, i8 %p_Val2_151

]]></Node>
<StgValue><ssdm name="p_Val2_151_mux"/></StgValue>
</operation>

<operation id="1166" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1152  %p_Val2_42_890 = select i1 %underflow_54, i8 -128, i8 %p_Val2_151

]]></Node>
<StgValue><ssdm name="p_Val2_42_890"/></StgValue>
</operation>

<operation id="1167" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1153  %p_Val2_158 = select i1 %brmerge18, i8 %p_Val2_151_mux, i8 %p_Val2_42_890

]]></Node>
<StgValue><ssdm name="p_Val2_158"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1160  %tmp_1239 = xor i1 %newsignbit_53, true

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1161  %underflow_55 = and i1 %isneg_19, %tmp_1239

]]></Node>
<StgValue><ssdm name="underflow_55"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1162  %brmerge_i_i43 = xor i1 %isneg_19, %newsignbit_53

]]></Node>
<StgValue><ssdm name="brmerge_i_i43"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1163  %isneg_66_not = xor i1 %isneg_19, true

]]></Node>
<StgValue><ssdm name="isneg_66_not"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1164  %brmerge19 = or i1 %newsignbit_53, %isneg_66_not

]]></Node>
<StgValue><ssdm name="brmerge19"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1165  %p_Val2_153_mux = select i1 %brmerge_i_i43, i8 127, i8 %p_Val2_153

]]></Node>
<StgValue><ssdm name="p_Val2_153_mux"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1166  %p_Val2_43_891 = select i1 %underflow_55, i8 -128, i8 %p_Val2_153

]]></Node>
<StgValue><ssdm name="p_Val2_43_891"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1167  %p_Val2_154 = select i1 %brmerge19, i8 %p_Val2_153_mux, i8 %p_Val2_43_891

]]></Node>
<StgValue><ssdm name="p_Val2_154"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1168  %tmp_1240 = sext i8 %p_Val2_145 to i9

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1169  %tmp_1241 = sext i8 %p_Val2_148 to i9

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1170  %p_Val2_155 = add i9 %tmp_1241, %tmp_1240

]]></Node>
<StgValue><ssdm name="p_Val2_155"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1171  %isneg_20 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_155, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_20"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1172  %p_Val2_156 = add i8 %p_Val2_145, %p_Val2_148

]]></Node>
<StgValue><ssdm name="p_Val2_156"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1173  %newsignbit_54 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_156, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_54"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1174  %tmp_1242 = xor i1 %newsignbit_54, true

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1175  %underflow_56 = and i1 %isneg_20, %tmp_1242

]]></Node>
<StgValue><ssdm name="underflow_56"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1180  %p_Val2_44_892 = select i1 %underflow_56, i8 -128, i8 %p_Val2_156

]]></Node>
<StgValue><ssdm name="p_Val2_44_892"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1182  %tmp_1243 = sext i8 %p_Val2_158 to i9

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1183  %tmp_1244 = sext i8 %p_Val2_154 to i9

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1184  %p_Val2_159 = add i9 %tmp_1244, %tmp_1243

]]></Node>
<StgValue><ssdm name="p_Val2_159"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1185  %isneg_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_159, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_21"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1186  %p_Val2_160 = add i8 %p_Val2_158, %p_Val2_154

]]></Node>
<StgValue><ssdm name="p_Val2_160"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1187  %newsignbit_55 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_160, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_55"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1188  %tmp_1245 = xor i1 %newsignbit_55, true

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1189  %underflow_57 = and i1 %isneg_21, %tmp_1245

]]></Node>
<StgValue><ssdm name="underflow_57"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1194  %p_Val2_45_893 = select i1 %underflow_57, i8 -128, i8 %p_Val2_160

]]></Node>
<StgValue><ssdm name="p_Val2_45_893"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1194" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1176  %brmerge_i_i44 = xor i1 %isneg_20, %newsignbit_54

]]></Node>
<StgValue><ssdm name="brmerge_i_i44"/></StgValue>
</operation>

<operation id="1195" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1177  %isneg_67_not = xor i1 %isneg_20, true

]]></Node>
<StgValue><ssdm name="isneg_67_not"/></StgValue>
</operation>

<operation id="1196" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1178  %brmerge20 = or i1 %newsignbit_54, %isneg_67_not

]]></Node>
<StgValue><ssdm name="brmerge20"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1179  %p_Val2_156_mux = select i1 %brmerge_i_i44, i8 127, i8 %p_Val2_156

]]></Node>
<StgValue><ssdm name="p_Val2_156_mux"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1181  %p_Val2_157 = select i1 %brmerge20, i8 %p_Val2_156_mux, i8 %p_Val2_44_892

]]></Node>
<StgValue><ssdm name="p_Val2_157"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1190  %brmerge_i_i45 = xor i1 %isneg_21, %newsignbit_55

]]></Node>
<StgValue><ssdm name="brmerge_i_i45"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1191  %isneg_68_not = xor i1 %isneg_21, true

]]></Node>
<StgValue><ssdm name="isneg_68_not"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1192  %brmerge21 = or i1 %newsignbit_55, %isneg_68_not

]]></Node>
<StgValue><ssdm name="brmerge21"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1193  %p_Val2_160_mux = select i1 %brmerge_i_i45, i8 127, i8 %p_Val2_160

]]></Node>
<StgValue><ssdm name="p_Val2_160_mux"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1195  %p_Val2_161 = select i1 %brmerge21, i8 %p_Val2_160_mux, i8 %p_Val2_45_893

]]></Node>
<StgValue><ssdm name="p_Val2_161"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1196  %tmp_1246 = sext i8 %p_Val2_157 to i9

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:1197  %tmp_1247 = sext i8 %p_Val2_161 to i9

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1198  %p_Val2_162 = add i9 %tmp_1247, %tmp_1246

]]></Node>
<StgValue><ssdm name="p_Val2_162"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:1199  %isneg_22 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_162, i32 8)

]]></Node>
<StgValue><ssdm name="isneg_22"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1200  %p_Val2_163 = add i8 %p_Val2_157, %p_Val2_161

]]></Node>
<StgValue><ssdm name="p_Val2_163"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1201  %newsignbit_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_56"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1202  %tmp_1248 = xor i1 %newsignbit_56, true

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1203  %underflow_58 = and i1 %isneg_22, %tmp_1248

]]></Node>
<StgValue><ssdm name="underflow_58"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1204  %brmerge_i_i46 = xor i1 %isneg_22, %newsignbit_56

]]></Node>
<StgValue><ssdm name="brmerge_i_i46"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1205  %isneg_69_not = xor i1 %isneg_22, true

]]></Node>
<StgValue><ssdm name="isneg_69_not"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1206  %brmerge22 = or i1 %newsignbit_56, %isneg_69_not

]]></Node>
<StgValue><ssdm name="brmerge22"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1207  %add22_V = select i1 %brmerge_i_i46, i8 127, i8 %p_Val2_163

]]></Node>
<StgValue><ssdm name="add22_V"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1208  %p_Val2_46_894 = select i1 %underflow_58, i8 -128, i8 %p_Val2_163

]]></Node>
<StgValue><ssdm name="p_Val2_46_894"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1209  %UnifiedRetVal = select i1 %brmerge22, i8 %add22_V, i8 %p_Val2_46_894

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="8">
<![CDATA[
_ifconv:1210  ret i8 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
