
G431_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .startup      00000084  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000698  08000800  08000800  00001800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         0000c098  08001000  08001000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000d78  0800d098  0800d098  0000e098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0800de10  0800de10  0000f1e0  2**0
                  CONTENTS
  6 .ARM          00000008  0800de10  0800de10  0000ee10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0800de18  0800de18  0000f1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0800de18  0800de18  0000ee18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0800de1c  0800de1c  0000ee1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001e0  20000000  0800de20  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000008f4  200001e0  0800e000  0000f1e0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000ad4  0800e000  0000fad4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000f1e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002b89d  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000503e  00000000  00000000  0003aaad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000136d4  00000000  00000000  0003faeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001a40  00000000  00000000  000531c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000157a  00000000  00000000  00054c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00026378  00000000  00000000  0005617a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002e425  00000000  00000000  0007c4f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000ee236  00000000  00000000  000aa917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00198b4d  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005dac  00000000  00000000  00198b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000009d  00000000  00000000  0019e93c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .startup:

080001d8 <Delay_us>:
 80001d8:	f04f 0138 	mov.w	r1, #56	@ 0x38
 80001dc:	fb00 f201 	mul.w	r2, r0, r1

080001e0 <delay_us_loop>:
 80001e0:	3a01      	subs	r2, #1
 80001e2:	d1fd      	bne.n	80001e0 <delay_us_loop>
 80001e4:	4770      	bx	lr
	...

080001e8 <Reset_Handler>:
 80001e8:	4814      	ldr	r0, [pc, #80]	@ (800023c <LoopForever+0x4>)
 80001ea:	4685      	mov	sp, r0
 80001ec:	f04f 0000 	mov.w	r0, #0
 80001f0:	f000 fb06 	bl	8000800 <bootloader>
 80001f4:	f002 f874 	bl	80022e0 <SystemInit>
 80001f8:	4811      	ldr	r0, [pc, #68]	@ (8000240 <LoopForever+0x8>)
 80001fa:	4912      	ldr	r1, [pc, #72]	@ (8000244 <LoopForever+0xc>)
 80001fc:	4a12      	ldr	r2, [pc, #72]	@ (8000248 <LoopForever+0x10>)
 80001fe:	2300      	movs	r3, #0
 8000200:	e002      	b.n	8000208 <LoopCopyDataInit>

08000202 <CopyDataInit>:
 8000202:	58d4      	ldr	r4, [r2, r3]
 8000204:	50c4      	str	r4, [r0, r3]
 8000206:	3304      	adds	r3, #4

08000208 <LoopCopyDataInit>:
 8000208:	18c4      	adds	r4, r0, r3
 800020a:	428c      	cmp	r4, r1
 800020c:	d3f9      	bcc.n	8000202 <CopyDataInit>
 800020e:	4a0f      	ldr	r2, [pc, #60]	@ (800024c <LoopForever+0x14>)
 8000210:	4c0f      	ldr	r4, [pc, #60]	@ (8000250 <LoopForever+0x18>)
 8000212:	2300      	movs	r3, #0
 8000214:	e001      	b.n	800021a <LoopFillZerobss>

08000216 <FillZerobss>:
 8000216:	6013      	str	r3, [r2, #0]
 8000218:	3204      	adds	r2, #4

0800021a <LoopFillZerobss>:
 800021a:	42a2      	cmp	r2, r4
 800021c:	d3fb      	bcc.n	8000216 <FillZerobss>
 800021e:	f009 fbf9 	bl	8009a14 <__libc_init_array>
 8000222:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
 8000226:	f1ad 0c04 	sub.w	ip, sp, #4
 800022a:	4a0a      	ldr	r2, [pc, #40]	@ (8000254 <LoopForever+0x1c>)

0800022c <LoopPaintStack>:
 800022c:	f84c 3904 	str.w	r3, [ip], #-4
 8000230:	4594      	cmp	ip, r2
 8000232:	d1fb      	bne.n	800022c <LoopPaintStack>
 8000234:	f001 ff82 	bl	800213c <main>

08000238 <LoopForever>:
 8000238:	e7fe      	b.n	8000238 <LoopForever>
 800023a:	0000      	.short	0x0000
 800023c:	20008000 	.word	0x20008000
 8000240:	20000000 	.word	0x20000000
 8000244:	200001e0 	.word	0x200001e0
 8000248:	0800de20 	.word	0x0800de20
 800024c:	200001e0 	.word	0x200001e0
 8000250:	20000ad4 	.word	0x20000ad4
 8000254:	20007c00 	.word	0x20007c00

08000258 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.startup.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000258:	e7fe      	b.n	8000258 <COMP1_2_3_IRQHandler>
	...

Disassembly of section .bootloader:

08000800 <bootloader>:
bl_func void TOASTER_ask_for_packet(uint8_t packet_number);
bl_func void msgToUART(msg_t * msg);

//seule fonction publique de ce fichier !
__attribute__((section(".bootloader.begin"))) void bootloader(uint32_t version_of_toaster)
{
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	f5ad 4d80 	sub.w	sp, sp, #16384	@ 0x4000
 8000806:	b088      	sub	sp, #32
 8000808:	4604      	mov	r4, r0
	//return;
	RCC->AHB1ENR |= RCC_AHB1ENR_FLASHEN;
 800080a:	4b8f      	ldr	r3, [pc, #572]	@ (8000a48 <bootloader+0x248>)
 800080c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800080e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000812:	649a      	str	r2, [r3, #72]	@ 0x48
	RCC->APB2ENR = 1;
 8000814:	2201      	movs	r2, #1
 8000816:	661a      	str	r2, [r3, #96]	@ 0x60
	RCC->APB1ENR1 |= 1<<28;
 8000818:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800081a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800081e:	659a      	str	r2, [r3, #88]	@ 0x58
	RCC->ICSCR = 0x40950000;
 8000820:	4a8a      	ldr	r2, [pc, #552]	@ (8000a4c <bootloader+0x24c>)
 8000822:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = 0x10005532;
 8000824:	4a8a      	ldr	r2, [pc, #552]	@ (8000a50 <bootloader+0x250>)
 8000826:	60da      	str	r2, [r3, #12]
    RCC->CR = 0x03000500;
 8000828:	4a8a      	ldr	r2, [pc, #552]	@ (8000a54 <bootloader+0x254>)
 800082a:	601a      	str	r2, [r3, #0]
    RCC->PLLCFGR = 0x11005532;
 800082c:	4a8a      	ldr	r2, [pc, #552]	@ (8000a58 <bootloader+0x258>)
 800082e:	60da      	str	r2, [r3, #12]
    while ((RCC->CR & RCC_CR_PLLRDY) == 0U);
 8000830:	4b85      	ldr	r3, [pc, #532]	@ (8000a48 <bootloader+0x248>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000838:	d0fa      	beq.n	8000830 <bootloader+0x30>
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_LATENCY_4);
 800083a:	4a88      	ldr	r2, [pc, #544]	@ (8000a5c <bootloader+0x25c>)
 800083c:	6813      	ldr	r3, [r2, #0]
 800083e:	f023 030f 	bic.w	r3, r3, #15
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6013      	str	r3, [r2, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000848:	f5a2 5280 	sub.w	r2, r2, #4096	@ 0x1000
 800084c:	6893      	ldr	r3, [r2, #8]
 800084e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000856:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, 0x03);
 8000858:	6893      	ldr	r3, [r2, #8]
 800085a:	f043 0303 	orr.w	r3, r3, #3
 800085e:	6093      	str	r3, [r2, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (0x03 << RCC_CFGR_SWS_Pos));
 8000860:	4b79      	ldr	r3, [pc, #484]	@ (8000a48 <bootloader+0x248>)
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	f003 030c 	and.w	r3, r3, #12
 8000868:	2b0c      	cmp	r3, #12
 800086a:	d1f9      	bne.n	8000860 <bootloader+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800086c:	4b76      	ldr	r3, [pc, #472]	@ (8000a48 <bootloader+0x248>)
 800086e:	689a      	ldr	r2, [r3, #8]
 8000870:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8000874:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8000876:	689a      	ldr	r2, [r3, #8]
 8000878:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 800087c:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8000880:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, 0x00);
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8000888:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, 0x00);
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000890:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((0x00) << 3U));
 8000892:	689a      	ldr	r2, [r3, #8]
 8000894:	f422 5260 	bic.w	r2, r2, #14336	@ 0x3800
 8000898:	609a      	str	r2, [r3, #8]

    SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK ON
 800089a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800089c:	f042 0201 	orr.w	r2, r2, #1
 80008a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USART1_CONFIG(0);
 80008a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80008a6:	f022 0203 	bic.w	r2, r2, #3
 80008aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    GPIOA->AFR[1]=0x0770;
 80008ae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008b2:	f44f 61ee 	mov.w	r1, #1904	@ 0x770
 80008b6:	6251      	str	r1, [r2, #36]	@ 0x24
    GPIOA->MODER=0xABEBFFFF;
 80008b8:	4969      	ldr	r1, [pc, #420]	@ (8000a60 <bootloader+0x260>)
 80008ba:	6011      	str	r1, [r2, #0]
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); //USART1 CLK ON
 80008bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80008be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80008c2:	661a      	str	r2, [r3, #96]	@ 0x60
    USART1->CR1 &= ~USART_CR1_UE;		//USART1 OFF
 80008c4:	f5a3 4358 	sub.w	r3, r3, #55296	@ 0xd800
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	f022 0201 	bic.w	r2, r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
    USART1->CR1 = 0x0000000C;
 80008d0:	220c      	movs	r2, #12
 80008d2:	601a      	str	r2, [r3, #0]
    USART1->CR2 = 0x00000000;
 80008d4:	2200      	movs	r2, #0
 80008d6:	605a      	str	r2, [r3, #4]
    USART1->CR3 = 0x00000000;
 80008d8:	609a      	str	r2, [r3, #8]
    USART1->BRR = 0x00000171;
 80008da:	f240 1171 	movw	r1, #369	@ 0x171
 80008de:	60d9      	str	r1, [r3, #12]
    USART1->PRESC = 0x00000000;
 80008e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    CLEAR_BIT(USART1->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80008e8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(USART1->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80008f0:	609a      	str	r2, [r3, #8]
    USART1->CR1 |= USART_CR1_UE;		//USART1 ON
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	f042 0201 	orr.w	r2, r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
	msg_t msg;
	uint32_t nb_packets;
	uint32_t program_size;
	uint32_t toaster_version_available;

	if(TOASTER_receive_B0(400000) == 0)
 80008fa:	485a      	ldr	r0, [pc, #360]	@ (8000a64 <bootloader+0x264>)
 80008fc:	f000 fa71 	bl	8000de2 <TOASTER_receive_B0>
 8000900:	b9a8      	cbnz	r0, 800092e <bootloader+0x12e>
	{
		USART1->CR1 = 0;
 8000902:	2200      	movs	r2, #0
 8000904:	4b58      	ldr	r3, [pc, #352]	@ (8000a68 <bootloader+0x268>)
 8000906:	601a      	str	r2, [r3, #0]
		RCC->APB2ENR = 0;
 8000908:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 800090c:	661a      	str	r2, [r3, #96]	@ 0x60
		RCC->APB1ENR1 &= ~(1<<28);
 800090e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000910:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8000914:	659a      	str	r2, [r3, #88]	@ 0x58
		CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000916:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000918:	f022 0201 	bic.w	r2, r2, #1
 800091c:	64da      	str	r2, [r3, #76]	@ 0x4c
		CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 800091e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000920:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000924:	661a      	str	r2, [r3, #96]	@ 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
	__asm volatile ("dsb");
	return;
	//test_flash();
}
 8000926:	f50d 4d80 	add.w	sp, sp, #16384	@ 0x4000
 800092a:	b008      	add	sp, #32
 800092c:	bd70      	pop	{r4, r5, r6, pc}
	TOASTER_send_request_for_program();
 800092e:	f000 fa8a 	bl	8000e46 <TOASTER_send_request_for_program>
	res = TOASTER_receive(&msg, NULL, 40000000);//40000);	//fonction blocante avec timeout.
 8000932:	4a4e      	ldr	r2, [pc, #312]	@ (8000a6c <bootloader+0x26c>)
 8000934:	2100      	movs	r1, #0
 8000936:	f50d 4080 	add.w	r0, sp, #16384	@ 0x4000
 800093a:	3014      	adds	r0, #20
 800093c:	f000 f996 	bl	8000c6c <TOASTER_receive>
	if(res == 1 && msg.sid == SID_BOOTLOADER_PROGRAM_AVAILABLE && msg.size >= 8)
 8000940:	2801      	cmp	r0, #1
 8000942:	d1f0      	bne.n	8000926 <bootloader+0x126>
 8000944:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000948:	3314      	adds	r3, #20
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b71      	cmp	r3, #113	@ 0x71
 800094e:	d1ea      	bne.n	8000926 <bootloader+0x126>
 8000950:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000954:	3315      	adds	r3, #21
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b07      	cmp	r3, #7
 800095a:	d9e4      	bls.n	8000926 <bootloader+0x126>
		toaster_version_available = msg.data[0];
 800095c:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000960:	3316      	adds	r3, #22
 8000962:	781a      	ldrb	r2, [r3, #0]
		nb_packets = U32FROMU8(0x00, msg.data[1], msg.data[2], msg.data[3]);
 8000964:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000968:	3317      	adds	r3, #23
 800096a:	7819      	ldrb	r1, [r3, #0]
 800096c:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 8000970:	3318      	adds	r3, #24
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800097a:	f50d 4180 	add.w	r1, sp, #16384	@ 0x4000
 800097e:	3119      	adds	r1, #25
 8000980:	7809      	ldrb	r1, [r1, #0]
 8000982:	ea43 0601 	orr.w	r6, r3, r1
		program_size = U32FROMU8(msg.data[4], msg.data[5], msg.data[6], msg.data[7]);
 8000986:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 800098a:	331a      	adds	r3, #26
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	f50d 4180 	add.w	r1, sp, #16384	@ 0x4000
 8000992:	311b      	adds	r1, #27
 8000994:	780d      	ldrb	r5, [r1, #0]
 8000996:	042d      	lsls	r5, r5, #16
 8000998:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
 800099c:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 80009a0:	331c      	adds	r3, #28
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 80009a8:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 80009ac:	331d      	adds	r3, #29
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	431d      	orrs	r5, r3
	if(version_of_toaster == toaster_version_available)
 80009b2:	42a2      	cmp	r2, r4
 80009b4:	d0b7      	beq.n	8000926 <bootloader+0x126>
	if (program_size > 120*1024)
 80009b6:	f5b5 3ff0 	cmp.w	r5, #122880	@ 0x1e000
 80009ba:	d8b4      	bhi.n	8000926 <bootloader+0x126>
	Unlock();
 80009bc:	f000 f85e 	bl	8000a7c <Unlock>
	BL_FLASH_Erase(program_size);
 80009c0:	4628      	mov	r0, r5
 80009c2:	f000 f88d 	bl	8000ae0 <BL_FLASH_Erase>
	for(int p = nb_packets-1; p>=0; )	//pas de p-- ici, on d�cr�mente qu'apr�s v�rification de validit� du packet.
 80009c6:	3e01      	subs	r6, #1
 80009c8:	2e00      	cmp	r6, #0
 80009ca:	db1b      	blt.n	8000a04 <bootloader+0x204>
		TOASTER_ask_for_packet(p);
 80009cc:	b2f0      	uxtb	r0, r6
 80009ce:	f000 fa52 	bl	8000e76 <TOASTER_ask_for_packet>
		if(TOASTER_receive(&msg, &packet, 400000000) && msg.sid == SID_TOASTER_PACKET)
 80009d2:	4a27      	ldr	r2, [pc, #156]	@ (8000a70 <bootloader+0x270>)
 80009d4:	a901      	add	r1, sp, #4
 80009d6:	f50d 4080 	add.w	r0, sp, #16384	@ 0x4000
 80009da:	3014      	adds	r0, #20
 80009dc:	f000 f946 	bl	8000c6c <TOASTER_receive>
 80009e0:	2800      	cmp	r0, #0
 80009e2:	d0f1      	beq.n	80009c8 <bootloader+0x1c8>
 80009e4:	f50d 4380 	add.w	r3, sp, #16384	@ 0x4000
 80009e8:	3314      	adds	r3, #20
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b74      	cmp	r3, #116	@ 0x74
 80009ee:	d1eb      	bne.n	80009c8 <bootloader+0x1c8>
			address = (uint32_t *)(0x08000000 + p * PACKET_DATA_SIZE);
 80009f0:	f506 5000 	add.w	r0, r6, #8192	@ 0x2000
			status = FLASH_write_packet(address, &packet);
 80009f4:	a901      	add	r1, sp, #4
 80009f6:	0380      	lsls	r0, r0, #14
 80009f8:	f000 f8a8 	bl	8000b4c <FLASH_write_packet>
			if (status == BL_FLASH_COMPLETE)
 80009fc:	2809      	cmp	r0, #9
 80009fe:	d1e3      	bne.n	80009c8 <bootloader+0x1c8>
				p--;
 8000a00:	3e01      	subs	r6, #1
 8000a02:	e7e1      	b.n	80009c8 <bootloader+0x1c8>
	Lock();
 8000a04:	f000 f84a 	bl	8000a9c <Lock>
	while((USART1->ISR & USART_ISR_TC) == 0);	//attendre que la transmission soit termin�e !
 8000a08:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <bootloader+0x268>)
 8000a0a:	69db      	ldr	r3, [r3, #28]
 8000a0c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000a10:	d0fa      	beq.n	8000a08 <bootloader+0x208>
	RCC->APB2ENR = 0;
 8000a12:	4b0d      	ldr	r3, [pc, #52]	@ (8000a48 <bootloader+0x248>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	661a      	str	r2, [r3, #96]	@ 0x60
	RCC->APB1ENR1 &= ~(1<<28);
 8000a18:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a1a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8000a1e:	659a      	str	r2, [r3, #88]	@ 0x58
	CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000a20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a22:	f022 0201 	bic.w	r2, r2, #1
 8000a26:	64da      	str	r2, [r3, #76]	@ 0x4c
	CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 8000a28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000a2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000a2e:	661a      	str	r2, [r3, #96]	@ 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
 8000a30:	f3bf 8f4f 	dsb	sy
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
 8000a34:	490f      	ldr	r1, [pc, #60]	@ (8000a74 <bootloader+0x274>)
 8000a36:	68ca      	ldr	r2, [r1, #12]
 8000a38:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <bootloader+0x278>)
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	60cb      	str	r3, [r1, #12]
	__asm volatile ("dsb");
 8000a42:	f3bf 8f4f 	dsb	sy
	return;
 8000a46:	e76e      	b.n	8000926 <bootloader+0x126>
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40950000 	.word	0x40950000
 8000a50:	10005532 	.word	0x10005532
 8000a54:	03000500 	.word	0x03000500
 8000a58:	11005532 	.word	0x11005532
 8000a5c:	40022000 	.word	0x40022000
 8000a60:	abebffff 	.word	0xabebffff
 8000a64:	00061a80 	.word	0x00061a80
 8000a68:	40013800 	.word	0x40013800
 8000a6c:	02625a00 	.word	0x02625a00
 8000a70:	17d78400 	.word	0x17d78400
 8000a74:	e000ed00 	.word	0xe000ed00
 8000a78:	05fa0004 	.word	0x05fa0004

08000a7c <Unlock>:
	return status;
}

static void Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != 0)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <Unlock+0x18>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	db00      	blt.n	8000a86 <Unlock+0xa>
  {
    FLASH->KEYR = FLASH_KEY1;
    FLASH->KEYR = FLASH_KEY2;
  }
}
 8000a84:	4770      	bx	lr
    FLASH->KEYR = FLASH_KEY1;
 8000a86:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <Unlock+0x18>)
 8000a88:	4a03      	ldr	r2, [pc, #12]	@ (8000a98 <Unlock+0x1c>)
 8000a8a:	609a      	str	r2, [r3, #8]
    FLASH->KEYR = FLASH_KEY2;
 8000a8c:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8000a90:	609a      	str	r2, [r3, #8]
}
 8000a92:	e7f7      	b.n	8000a84 <Unlock+0x8>
 8000a94:	40022000 	.word	0x40022000
 8000a98:	45670123 	.word	0x45670123

08000a9c <Lock>:

static void Lock(void)
{
  FLASH->CR |= FLASH_CR_LOCK;
 8000a9c:	4a02      	ldr	r2, [pc, #8]	@ (8000aa8 <Lock+0xc>)
 8000a9e:	6953      	ldr	r3, [r2, #20]
 8000aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa4:	6153      	str	r3, [r2, #20]
}
 8000aa6:	4770      	bx	lr
 8000aa8:	40022000 	.word	0x40022000

08000aac <GetStatus>:


static FLASH_Status GetStatus(void)
{
	uint32_t sr;
	sr = FLASH->SR;
 8000aac:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <GetStatus+0x30>)
 8000aae:	691b      	ldr	r3, [r3, #16]
	if(sr & FLASH_FLAG_BSY)
 8000ab0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000ab4:	d10a      	bne.n	8000acc <GetStatus+0x20>
		return BL_FLASH_BUSY;
	if(sr & FLASH_FLAG_WRPERR)
 8000ab6:	f013 0f10 	tst.w	r3, #16
 8000aba:	d109      	bne.n	8000ad0 <GetStatus+0x24>
		return BL_FLASH_ERROR_WRP;
	if(sr & (uint32_t)0xEF)
 8000abc:	f013 0fef 	tst.w	r3, #239	@ 0xef
 8000ac0:	d108      	bne.n	8000ad4 <GetStatus+0x28>
		return BL_FLASH_ERROR_PROGRAM;
	if(sr & FLASH_FLAG_OPERR)
 8000ac2:	f013 0f02 	tst.w	r3, #2
 8000ac6:	d107      	bne.n	8000ad8 <GetStatus+0x2c>
		return BL_FLASH_ERROR_OPERATION;
	return BL_FLASH_COMPLETE;
 8000ac8:	2009      	movs	r0, #9
 8000aca:	4770      	bx	lr
		return BL_FLASH_BUSY;
 8000acc:	2001      	movs	r0, #1
 8000ace:	4770      	bx	lr
		return BL_FLASH_ERROR_WRP;
 8000ad0:	2005      	movs	r0, #5
 8000ad2:	4770      	bx	lr
		return BL_FLASH_ERROR_PROGRAM;
 8000ad4:	2006      	movs	r0, #6
 8000ad6:	4770      	bx	lr
		return BL_FLASH_ERROR_OPERATION;
 8000ad8:	2007      	movs	r0, #7
}
 8000ada:	4770      	bx	lr
 8000adc:	40022000 	.word	0x40022000

08000ae0 <BL_FLASH_Erase>:
{
 8000ae0:	b538      	push	{r3, r4, r5, lr}
	last_used_sector = ((program_size/PACKET_DATA_SIZE+1)*PACKET_DATA_SIZE / 0x800) + 1;
 8000ae2:	0b85      	lsrs	r5, r0, #14
 8000ae4:	3501      	adds	r5, #1
 8000ae6:	03ad      	lsls	r5, r5, #14
 8000ae8:	0aed      	lsrs	r5, r5, #11
 8000aea:	3501      	adds	r5, #1
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000aec:	2402      	movs	r4, #2
 8000aee:	e018      	b.n	8000b22 <BL_FLASH_Erase+0x42>
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (s << FLASH_CR_PNB_Pos));
 8000af0:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <BL_FLASH_Erase+0x48>)
 8000af2:	695a      	ldr	r2, [r3, #20]
 8000af4:	f422 72fc 	bic.w	r2, r2, #504	@ 0x1f8
 8000af8:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
 8000afc:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000afe:	695a      	ldr	r2, [r3, #20]
 8000b00:	f042 0202 	orr.w	r2, r2, #2
 8000b04:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;
 8000b06:	695a      	ldr	r2, [r3, #20]
 8000b08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b0c:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b0e:	f7ff ffcd 	bl	8000aac <GetStatus>
 8000b12:	2801      	cmp	r0, #1
 8000b14:	d0fb      	beq.n	8000b0e <BL_FLASH_Erase+0x2e>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b16:	4a04      	ldr	r2, [pc, #16]	@ (8000b28 <BL_FLASH_Erase+0x48>)
 8000b18:	6953      	ldr	r3, [r2, #20]
 8000b1a:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8000b1e:	6153      	str	r3, [r2, #20]
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000b20:	3401      	adds	r4, #1
 8000b22:	42ac      	cmp	r4, r5
 8000b24:	d9e4      	bls.n	8000af0 <BL_FLASH_Erase+0x10>
}
 8000b26:	bd38      	pop	{r3, r4, r5, pc}
 8000b28:	40022000 	.word	0x40022000

08000b2c <WaitForLastOperation>:
{
 8000b2c:	b500      	push	{lr}
 8000b2e:	b083      	sub	sp, #12
	  status = GetStatus();
 8000b30:	f7ff ffbc 	bl	8000aac <GetStatus>
 8000b34:	f88d 0007 	strb.w	r0, [sp, #7]
  }while(status == BL_FLASH_BUSY);
 8000b38:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d0f6      	beq.n	8000b30 <WaitForLastOperation+0x4>
  return status;
 8000b42:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000b46:	b003      	add	sp, #12
 8000b48:	f85d fb04 	ldr.w	pc, [sp], #4

08000b4c <FLASH_write_packet>:
{
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	4607      	mov	r7, r0
 8000b52:	4688      	mov	r8, r1
	status = WaitForLastOperation();
 8000b54:	f7ff ffea 	bl	8000b2c <WaitForLastOperation>
 8000b58:	4605      	mov	r5, r0
	if(address == (uint32_t *)(0x08000000))
 8000b5a:	f1b7 6f00 	cmp.w	r7, #134217728	@ 0x8000000
 8000b5e:	d004      	beq.n	8000b6a <FLASH_write_packet+0x1e>
	if(status == BL_FLASH_COMPLETE)
 8000b60:	2d09      	cmp	r5, #9
 8000b62:	d019      	beq.n	8000b98 <FLASH_write_packet+0x4c>
}
 8000b64:	4628      	mov	r0, r5
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (0 << FLASH_CR_PNB_Pos));
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000b6c:	695a      	ldr	r2, [r3, #20]
 8000b6e:	f422 72fc 	bic.w	r2, r2, #504	@ 0x1f8
 8000b72:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	f042 0202 	orr.w	r2, r2, #2
 8000b7a:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;		//on efface le secteur 0
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b82:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b84:	f7ff ff92 	bl	8000aac <GetStatus>
 8000b88:	2801      	cmp	r0, #1
 8000b8a:	d0fb      	beq.n	8000b84 <FLASH_write_packet+0x38>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b8c:	4a25      	ldr	r2, [pc, #148]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000b8e:	6953      	ldr	r3, [r2, #20]
 8000b90:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8000b94:	6153      	str	r3, [r2, #20]
 8000b96:	e7e3      	b.n	8000b60 <FLASH_write_packet+0x14>
		    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8000b98:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8000ba0:	d004      	beq.n	8000bac <FLASH_write_packet+0x60>
		      __HAL_FLASH_DATA_CACHE_DISABLE();
 8000ba2:	4a20      	ldr	r2, [pc, #128]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000ba4:	6813      	ldr	r3, [r2, #0]
 8000ba6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000baa:	6013      	str	r3, [r2, #0]
		FLASH->CR |= FLASH_CR_PG;
 8000bac:	4a1d      	ldr	r2, [pc, #116]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000bae:	6953      	ldr	r3, [r2, #20]
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6153      	str	r3, [r2, #20]
		data = (uint32_t *)packet->data;
 8000bb6:	f108 090d 	add.w	r9, r8, #13
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bba:	2400      	movs	r4, #0
 8000bbc:	e002      	b.n	8000bc4 <FLASH_write_packet+0x78>
			if (status != BL_FLASH_COMPLETE)
 8000bbe:	2d09      	cmp	r5, #9
 8000bc0:	d129      	bne.n	8000c16 <FLASH_write_packet+0xca>
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bc2:	3401      	adds	r4, #1
 8000bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8000bc8:	ebb4 0fd3 	cmp.w	r4, r3, lsr #3
 8000bcc:	d223      	bcs.n	8000c16 <FLASH_write_packet+0xca>
			a = (uint32_t*)(address+2*i);
 8000bce:	00e2      	lsls	r2, r4, #3
 8000bd0:	eb07 06c4 	add.w	r6, r7, r4, lsl #3
			if (a < (uint32_t *)0x08000800 || a >= (uint32_t *)0x08001000)	//on �crase pas le secteur 1 (bootloader)!
 8000bd4:	f1a6 2308 	sub.w	r3, r6, #134219776	@ 0x8000800
 8000bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000bdc:	d3ef      	bcc.n	8000bbe <FLASH_write_packet+0x72>
				*a = data[2*i];
 8000bde:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000be2:	f847 3034 	str.w	r3, [r7, r4, lsl #3]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000be6:	f3bf 8f6f 	isb	sy
				*(a+1) = data[2*i+1];
 8000bea:	f102 0a04 	add.w	sl, r2, #4
 8000bee:	f859 300a 	ldr.w	r3, [r9, sl]
 8000bf2:	6073      	str	r3, [r6, #4]
				status = WaitForLastOperation();
 8000bf4:	f7ff ff9a 	bl	8000b2c <WaitForLastOperation>
 8000bf8:	4605      	mov	r5, r0
				if(*a != data[2*i] || *(a+1) != data[2*i+1])
 8000bfa:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
 8000bfe:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d106      	bne.n	8000c14 <FLASH_write_packet+0xc8>
 8000c06:	6872      	ldr	r2, [r6, #4]
 8000c08:	f859 300a 	ldr.w	r3, [r9, sl]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d0d6      	beq.n	8000bbe <FLASH_write_packet+0x72>
					status = BL_FLASH_ERROR_PROGRAM;
 8000c10:	2506      	movs	r5, #6
 8000c12:	e000      	b.n	8000c16 <FLASH_write_packet+0xca>
 8000c14:	2506      	movs	r5, #6
		FLASH->CR &= (~FLASH_CR_PG);
 8000c16:	4a03      	ldr	r2, [pc, #12]	@ (8000c24 <FLASH_write_packet+0xd8>)
 8000c18:	6953      	ldr	r3, [r2, #20]
 8000c1a:	f023 0301 	bic.w	r3, r3, #1
 8000c1e:	6153      	str	r3, [r2, #20]
 8000c20:	e7a0      	b.n	8000b64 <FLASH_write_packet+0x18>
 8000c22:	bf00      	nop
 8000c24:	40022000 	.word	0x40022000

08000c28 <UART_write>:
	while((USART1->ISR & USART_ISR_TXE) == 0);
 8000c28:	4b03      	ldr	r3, [pc, #12]	@ (8000c38 <UART_write+0x10>)
 8000c2a:	69db      	ldr	r3, [r3, #28]
 8000c2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000c30:	d0fa      	beq.n	8000c28 <UART_write>
	USART1->TDR = (uint16_t)(c);
 8000c32:	4b01      	ldr	r3, [pc, #4]	@ (8000c38 <UART_write+0x10>)
 8000c34:	6298      	str	r0, [r3, #40]	@ 0x28
}
 8000c36:	4770      	bx	lr
 8000c38:	40013800 	.word	0x40013800

08000c3c <UART_read>:
{
 8000c3c:	4684      	mov	ip, r0
	uint8_t ret = 0;
 8000c3e:	2000      	movs	r0, #0
 8000c40:	e003      	b.n	8000c4a <UART_read+0xe>
			USART1->ICR = USART_FLAG_ERRORS;
 8000c42:	4a09      	ldr	r2, [pc, #36]	@ (8000c68 <UART_read+0x2c>)
 8000c44:	210f      	movs	r1, #15
 8000c46:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8000c48:	b16b      	cbz	r3, 8000c66 <UART_read+0x2a>
		status = USART1->ISR;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	@ (8000c68 <UART_read+0x2c>)
 8000c4c:	69db      	ldr	r3, [r3, #28]
		if (status & USART_ISR_RXNE)
 8000c4e:	f013 0f20 	tst.w	r3, #32
 8000c52:	d004      	beq.n	8000c5e <UART_read+0x22>
			*c = (uint8_t) (USART1->RDR);
 8000c54:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <UART_read+0x2c>)
 8000c56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000c58:	f88c 2000 	strb.w	r2, [ip]
			ret = 1;
 8000c5c:	2001      	movs	r0, #1
		if (status & USART_FLAG_ERRORS)
 8000c5e:	f013 030f 	ands.w	r3, r3, #15
 8000c62:	d0f1      	beq.n	8000c48 <UART_read+0xc>
 8000c64:	e7ed      	b.n	8000c42 <UART_read+0x6>
}
 8000c66:	4770      	bx	lr
 8000c68:	40013800 	.word	0x40013800

08000c6c <TOASTER_receive>:
{
 8000c6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c70:	b083      	sub	sp, #12
 8000c72:	4680      	mov	r8, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	4614      	mov	r4, r2
 8000c78:	2600      	movs	r6, #0
	state = WAIT_SOH;
 8000c7a:	4635      	mov	r5, r6
 8000c7c:	e00f      	b.n	8000c9e <TOASTER_receive+0x32>
					if(c == SOH)
 8000c7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d106      	bne.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_SID;
 8000c86:	461d      	mov	r5, r3
 8000c88:	e004      	b.n	8000c94 <TOASTER_receive+0x28>
					msg->sid = c;
 8000c8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c8e:	f888 3000 	strb.w	r3, [r8]
					state = WAIT_SIZE;
 8000c92:	2502      	movs	r5, #2
	}while(timeout_nb_loops--);
 8000c94:	1e63      	subs	r3, r4, #1
 8000c96:	2c00      	cmp	r4, #0
 8000c98:	f000 809d 	beq.w	8000dd6 <TOASTER_receive+0x16a>
 8000c9c:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000c9e:	f10d 0007 	add.w	r0, sp, #7
 8000ca2:	f7ff ffcb 	bl	8000c3c <UART_read>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d0f4      	beq.n	8000c94 <TOASTER_receive+0x28>
			switch(state)
 8000caa:	2d05      	cmp	r5, #5
 8000cac:	f200 808b 	bhi.w	8000dc6 <TOASTER_receive+0x15a>
 8000cb0:	a301      	add	r3, pc, #4	@ (adr r3, 8000cb8 <TOASTER_receive+0x4c>)
 8000cb2:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
 8000cb6:	bf00      	nop
 8000cb8:	08000c7f 	.word	0x08000c7f
 8000cbc:	08000c8b 	.word	0x08000c8b
 8000cc0:	08000cd1 	.word	0x08000cd1
 8000cc4:	08000ce5 	.word	0x08000ce5
 8000cc8:	08000d57 	.word	0x08000d57
 8000ccc:	08000db5 	.word	0x08000db5
					msg->size = c;
 8000cd0:	f89d 6007 	ldrb.w	r6, [sp, #7]
 8000cd4:	f888 6001 	strb.w	r6, [r8, #1]
					if(msg->size == 0)
 8000cd8:	2e00      	cmp	r6, #0
 8000cda:	d076      	beq.n	8000dca <TOASTER_receive+0x15e>
					else if(msg->size <= 8)
 8000cdc:	2e08      	cmp	r6, #8
 8000cde:	d876      	bhi.n	8000dce <TOASTER_receive+0x162>
						state = RECEIVE_DATA;
 8000ce0:	2503      	movs	r5, #3
 8000ce2:	e7d7      	b.n	8000c94 <TOASTER_receive+0x28>
					msg->data[msg->size - remaining_data] = c;
 8000ce4:	f898 2001 	ldrb.w	r2, [r8, #1]
 8000ce8:	1b93      	subs	r3, r2, r6
 8000cea:	4443      	add	r3, r8
 8000cec:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000cf0:	7099      	strb	r1, [r3, #2]
					remaining_data--;
 8000cf2:	3e01      	subs	r6, #1
					if(remaining_data == 0)
 8000cf4:	f016 06ff 	ands.w	r6, r6, #255	@ 0xff
 8000cf8:	d1cc      	bne.n	8000c94 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000cfa:	f898 3000 	ldrb.w	r3, [r8]
 8000cfe:	2b74      	cmp	r3, #116	@ 0x74
 8000d00:	d001      	beq.n	8000d06 <TOASTER_receive+0x9a>
						state = WAIT_EOT;
 8000d02:	2505      	movs	r5, #5
 8000d04:	e7c6      	b.n	8000c94 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000d06:	2a08      	cmp	r2, #8
 8000d08:	d001      	beq.n	8000d0e <TOASTER_receive+0xa2>
						state = WAIT_EOT;
 8000d0a:	2505      	movs	r5, #5
 8000d0c:	e7c2      	b.n	8000c94 <TOASTER_receive+0x28>
							if(packet != NULL)
 8000d0e:	2f00      	cmp	r7, #0
 8000d10:	d05f      	beq.n	8000dd2 <TOASTER_receive+0x166>
								packet->packet_nb = msg->data[0];
 8000d12:	f898 3002 	ldrb.w	r3, [r8, #2]
 8000d16:	733b      	strb	r3, [r7, #12]
								packet->size = U32FROMU8(0x00, msg->data[1], msg->data[2], msg->data[3]);
 8000d18:	f898 2003 	ldrb.w	r2, [r8, #3]
 8000d1c:	f898 3004 	ldrb.w	r3, [r8, #4]
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d26:	f898 2005 	ldrb.w	r2, [r8, #5]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	603b      	str	r3, [r7, #0]
								packet->crc = U32FROMU8(msg->data[4], msg->data[5], msg->data[6], msg->data[7]);
 8000d2e:	f898 2006 	ldrb.w	r2, [r8, #6]
 8000d32:	f898 3007 	ldrb.w	r3, [r8, #7]
 8000d36:	041b      	lsls	r3, r3, #16
 8000d38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d3c:	f898 2008 	ldrb.w	r2, [r8, #8]
 8000d40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d44:	f898 2009 	ldrb.w	r2, [r8, #9]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	607b      	str	r3, [r7, #4]
								packet->crc_calculated = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60bb      	str	r3, [r7, #8]
								packet_index = 0;
 8000d50:	4699      	mov	r9, r3
								state = RECEIVE_PACKET;
 8000d52:	2504      	movs	r5, #4
 8000d54:	e79e      	b.n	8000c94 <TOASTER_receive+0x28>
					packet->data[packet_index] = c;
 8000d56:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000d5a:	eb07 0309 	add.w	r3, r7, r9
 8000d5e:	7358      	strb	r0, [r3, #13]
					packet_index++;
 8000d60:	f109 0101 	add.w	r1, r9, #1
					if(packet_index % 4 == 0)
 8000d64:	f011 0f03 	tst.w	r1, #3
 8000d68:	d115      	bne.n	8000d96 <TOASTER_receive+0x12a>
						packet->crc_calculated ^= U32FROMU8(packet->data[packet_index-1], packet->data[packet_index-2], packet->data[packet_index-3], packet->data[packet_index-4]);
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	f109 33ff 	add.w	r3, r9, #4294967295
 8000d70:	443b      	add	r3, r7
 8000d72:	7b5b      	ldrb	r3, [r3, #13]
 8000d74:	041b      	lsls	r3, r3, #16
 8000d76:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8000d7a:	f1a9 0002 	sub.w	r0, r9, #2
 8000d7e:	4438      	add	r0, r7
 8000d80:	7b40      	ldrb	r0, [r0, #13]
 8000d82:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8000d86:	f1a9 0903 	sub.w	r9, r9, #3
 8000d8a:	44b9      	add	r9, r7
 8000d8c:	f899 000d 	ldrb.w	r0, [r9, #13]
 8000d90:	4303      	orrs	r3, r0
 8000d92:	405a      	eors	r2, r3
 8000d94:	60ba      	str	r2, [r7, #8]
					if (packet_index == packet->size)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d001      	beq.n	8000da0 <TOASTER_receive+0x134>
					packet_index++;
 8000d9c:	4689      	mov	r9, r1
 8000d9e:	e779      	b.n	8000c94 <TOASTER_receive+0x28>
						if(packet->crc == packet->crc_calculated)
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d002      	beq.n	8000dae <TOASTER_receive+0x142>
					packet_index++;
 8000da8:	4689      	mov	r9, r1
							state = WAIT_SOH;
 8000daa:	2500      	movs	r5, #0
 8000dac:	e772      	b.n	8000c94 <TOASTER_receive+0x28>
					packet_index++;
 8000dae:	4689      	mov	r9, r1
							state = WAIT_EOT;
 8000db0:	2505      	movs	r5, #5
 8000db2:	e76f      	b.n	8000c94 <TOASTER_receive+0x28>
					if(c == EOT)
 8000db4:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8000db8:	2d04      	cmp	r5, #4
 8000dba:	d010      	beq.n	8000dde <TOASTER_receive+0x172>
					else if(c == SOH)
 8000dbc:	2d01      	cmp	r5, #1
 8000dbe:	f43f af69 	beq.w	8000c94 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dc2:	2500      	movs	r5, #0
 8000dc4:	e766      	b.n	8000c94 <TOASTER_receive+0x28>
			switch(state)
 8000dc6:	2500      	movs	r5, #0
 8000dc8:	e764      	b.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dca:	2505      	movs	r5, #5
 8000dcc:	e762      	b.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dce:	2500      	movs	r5, #0
 8000dd0:	e760      	b.n	8000c94 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dd2:	2505      	movs	r5, #5
 8000dd4:	e75e      	b.n	8000c94 <TOASTER_receive+0x28>
	return 0;
 8000dd6:	2000      	movs	r0, #0
}
 8000dd8:	b003      	add	sp, #12
 8000dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						return 1;
 8000dde:	2001      	movs	r0, #1
 8000de0:	e7fa      	b.n	8000dd8 <TOASTER_receive+0x16c>

08000de2 <TOASTER_receive_B0>:
{
 8000de2:	b510      	push	{r4, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	4604      	mov	r4, r0
 8000de8:	e002      	b.n	8000df0 <TOASTER_receive_B0+0xe>
	}while(timeout_nb_loops--);
 8000dea:	1e63      	subs	r3, r4, #1
 8000dec:	b164      	cbz	r4, 8000e08 <TOASTER_receive_B0+0x26>
 8000dee:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000df0:	f10d 0007 	add.w	r0, sp, #7
 8000df4:	f7ff ff22 	bl	8000c3c <UART_read>
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d0f6      	beq.n	8000dea <TOASTER_receive_B0+0x8>
			if(c == 0xB0)
 8000dfc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000e00:	2bb0      	cmp	r3, #176	@ 0xb0
 8000e02:	d1f2      	bne.n	8000dea <TOASTER_receive_B0+0x8>
				return 1;
 8000e04:	2001      	movs	r0, #1
 8000e06:	e000      	b.n	8000e0a <TOASTER_receive_B0+0x28>
	return 0;
 8000e08:	2000      	movs	r0, #0
}
 8000e0a:	b002      	add	sp, #8
 8000e0c:	bd10      	pop	{r4, pc}

08000e0e <msgToUART>:
{
 8000e0e:	b538      	push	{r3, r4, r5, lr}
 8000e10:	4605      	mov	r5, r0
	UART_write(SOH);
 8000e12:	2001      	movs	r0, #1
 8000e14:	f7ff ff08 	bl	8000c28 <UART_write>
	UART_write(msg->sid);
 8000e18:	7828      	ldrb	r0, [r5, #0]
 8000e1a:	f7ff ff05 	bl	8000c28 <UART_write>
	UART_write(msg->size);
 8000e1e:	7868      	ldrb	r0, [r5, #1]
 8000e20:	f7ff ff02 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e24:	2400      	movs	r4, #0
 8000e26:	e005      	b.n	8000e34 <msgToUART+0x26>
		UART_write(msg->data[j]);
 8000e28:	192b      	adds	r3, r5, r4
 8000e2a:	7898      	ldrb	r0, [r3, #2]
 8000e2c:	f7ff fefc 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e30:	3401      	adds	r4, #1
 8000e32:	b2e4      	uxtb	r4, r4
 8000e34:	786b      	ldrb	r3, [r5, #1]
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d901      	bls.n	8000e3e <msgToUART+0x30>
 8000e3a:	2c07      	cmp	r4, #7
 8000e3c:	d9f4      	bls.n	8000e28 <msgToUART+0x1a>
	UART_write(EOT);
 8000e3e:	2004      	movs	r0, #4
 8000e40:	f7ff fef2 	bl	8000c28 <UART_write>
}
 8000e44:	bd38      	pop	{r3, r4, r5, pc}

08000e46 <TOASTER_send_request_for_program>:
{
 8000e46:	b500      	push	{lr}
 8000e48:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_REQUEST_FOR_PROGRAM;
 8000e4a:	2370      	movs	r3, #112	@ 0x70
 8000e4c:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 4;
 8000e50:	2304      	movs	r3, #4
 8000e52:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = PACKET_DATA_SIZE>>24 & 0xFF;
 8000e56:	2300      	movs	r3, #0
 8000e58:	f88d 3006 	strb.w	r3, [sp, #6]
	msg.data[1] = PACKET_DATA_SIZE>>16 & 0xFF;
 8000e5c:	f88d 3007 	strb.w	r3, [sp, #7]
	msg.data[2] = PACKET_DATA_SIZE>>8 & 0xFF;
 8000e60:	2240      	movs	r2, #64	@ 0x40
 8000e62:	f88d 2008 	strb.w	r2, [sp, #8]
	msg.data[3] = PACKET_DATA_SIZE & 0xFF;
 8000e66:	f88d 3009 	strb.w	r3, [sp, #9]
	msgToUART(&msg);
 8000e6a:	a801      	add	r0, sp, #4
 8000e6c:	f7ff ffcf 	bl	8000e0e <msgToUART>
}
 8000e70:	b005      	add	sp, #20
 8000e72:	f85d fb04 	ldr.w	pc, [sp], #4

08000e76 <TOASTER_ask_for_packet>:
{
 8000e76:	b500      	push	{lr}
 8000e78:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_ASK_FOR_PACKET;
 8000e7a:	2373      	movs	r3, #115	@ 0x73
 8000e7c:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 1;
 8000e80:	2301      	movs	r3, #1
 8000e82:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = packet_number;
 8000e86:	f88d 0006 	strb.w	r0, [sp, #6]
	msgToUART(&msg);
 8000e8a:	a801      	add	r0, sp, #4
 8000e8c:	f7ff ffbf 	bl	8000e0e <msgToUART>
}
 8000e90:	b005      	add	sp, #20
 8000e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e96:	bf00      	nop

Disassembly of section .text:

08001000 <__do_global_dtors_aux>:
 8001000:	b510      	push	{r4, lr}
 8001002:	4c05      	ldr	r4, [pc, #20]	@ (8001018 <__do_global_dtors_aux+0x18>)
 8001004:	7823      	ldrb	r3, [r4, #0]
 8001006:	b933      	cbnz	r3, 8001016 <__do_global_dtors_aux+0x16>
 8001008:	4b04      	ldr	r3, [pc, #16]	@ (800101c <__do_global_dtors_aux+0x1c>)
 800100a:	b113      	cbz	r3, 8001012 <__do_global_dtors_aux+0x12>
 800100c:	4804      	ldr	r0, [pc, #16]	@ (8001020 <__do_global_dtors_aux+0x20>)
 800100e:	f3af 8000 	nop.w
 8001012:	2301      	movs	r3, #1
 8001014:	7023      	strb	r3, [r4, #0]
 8001016:	bd10      	pop	{r4, pc}
 8001018:	200001e0 	.word	0x200001e0
 800101c:	00000000 	.word	0x00000000
 8001020:	0800d080 	.word	0x0800d080

08001024 <frame_dummy>:
 8001024:	b508      	push	{r3, lr}
 8001026:	4b03      	ldr	r3, [pc, #12]	@ (8001034 <frame_dummy+0x10>)
 8001028:	b11b      	cbz	r3, 8001032 <frame_dummy+0xe>
 800102a:	4903      	ldr	r1, [pc, #12]	@ (8001038 <frame_dummy+0x14>)
 800102c:	4803      	ldr	r0, [pc, #12]	@ (800103c <frame_dummy+0x18>)
 800102e:	f3af 8000 	nop.w
 8001032:	bd08      	pop	{r3, pc}
 8001034:	00000000 	.word	0x00000000
 8001038:	200001e4 	.word	0x200001e4
 800103c:	0800d080 	.word	0x0800d080

08001040 <memchr>:
 8001040:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8001044:	2a10      	cmp	r2, #16
 8001046:	db2b      	blt.n	80010a0 <memchr+0x60>
 8001048:	f010 0f07 	tst.w	r0, #7
 800104c:	d008      	beq.n	8001060 <memchr+0x20>
 800104e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001052:	3a01      	subs	r2, #1
 8001054:	428b      	cmp	r3, r1
 8001056:	d02d      	beq.n	80010b4 <memchr+0x74>
 8001058:	f010 0f07 	tst.w	r0, #7
 800105c:	b342      	cbz	r2, 80010b0 <memchr+0x70>
 800105e:	d1f6      	bne.n	800104e <memchr+0xe>
 8001060:	b4f0      	push	{r4, r5, r6, r7}
 8001062:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001066:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800106a:	f022 0407 	bic.w	r4, r2, #7
 800106e:	f07f 0700 	mvns.w	r7, #0
 8001072:	2300      	movs	r3, #0
 8001074:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001078:	3c08      	subs	r4, #8
 800107a:	ea85 0501 	eor.w	r5, r5, r1
 800107e:	ea86 0601 	eor.w	r6, r6, r1
 8001082:	fa85 f547 	uadd8	r5, r5, r7
 8001086:	faa3 f587 	sel	r5, r3, r7
 800108a:	fa86 f647 	uadd8	r6, r6, r7
 800108e:	faa5 f687 	sel	r6, r5, r7
 8001092:	b98e      	cbnz	r6, 80010b8 <memchr+0x78>
 8001094:	d1ee      	bne.n	8001074 <memchr+0x34>
 8001096:	bcf0      	pop	{r4, r5, r6, r7}
 8001098:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800109c:	f002 0207 	and.w	r2, r2, #7
 80010a0:	b132      	cbz	r2, 80010b0 <memchr+0x70>
 80010a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80010a6:	3a01      	subs	r2, #1
 80010a8:	ea83 0301 	eor.w	r3, r3, r1
 80010ac:	b113      	cbz	r3, 80010b4 <memchr+0x74>
 80010ae:	d1f8      	bne.n	80010a2 <memchr+0x62>
 80010b0:	2000      	movs	r0, #0
 80010b2:	4770      	bx	lr
 80010b4:	3801      	subs	r0, #1
 80010b6:	4770      	bx	lr
 80010b8:	2d00      	cmp	r5, #0
 80010ba:	bf06      	itte	eq
 80010bc:	4635      	moveq	r5, r6
 80010be:	3803      	subeq	r0, #3
 80010c0:	3807      	subne	r0, #7
 80010c2:	f015 0f01 	tst.w	r5, #1
 80010c6:	d107      	bne.n	80010d8 <memchr+0x98>
 80010c8:	3001      	adds	r0, #1
 80010ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80010ce:	bf02      	ittt	eq
 80010d0:	3001      	addeq	r0, #1
 80010d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80010d6:	3001      	addeq	r0, #1
 80010d8:	bcf0      	pop	{r4, r5, r6, r7}
 80010da:	3801      	subs	r0, #1
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <strlen>:
 80010e0:	4603      	mov	r3, r0
 80010e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80010e6:	2a00      	cmp	r2, #0
 80010e8:	d1fb      	bne.n	80010e2 <strlen+0x2>
 80010ea:	1a18      	subs	r0, r3, r0
 80010ec:	3801      	subs	r0, #1
 80010ee:	4770      	bx	lr

080010f0 <__aeabi_drsub>:
 80010f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80010f4:	e002      	b.n	80010fc <__adddf3>
 80010f6:	bf00      	nop

080010f8 <__aeabi_dsub>:
 80010f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080010fc <__adddf3>:
 80010fc:	b530      	push	{r4, r5, lr}
 80010fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8001106:	ea94 0f05 	teq	r4, r5
 800110a:	bf08      	it	eq
 800110c:	ea90 0f02 	teqeq	r0, r2
 8001110:	bf1f      	itttt	ne
 8001112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8001116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800111a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800111e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001122:	f000 80e2 	beq.w	80012ea <__adddf3+0x1ee>
 8001126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800112a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800112e:	bfb8      	it	lt
 8001130:	426d      	neglt	r5, r5
 8001132:	dd0c      	ble.n	800114e <__adddf3+0x52>
 8001134:	442c      	add	r4, r5
 8001136:	ea80 0202 	eor.w	r2, r0, r2
 800113a:	ea81 0303 	eor.w	r3, r1, r3
 800113e:	ea82 0000 	eor.w	r0, r2, r0
 8001142:	ea83 0101 	eor.w	r1, r3, r1
 8001146:	ea80 0202 	eor.w	r2, r0, r2
 800114a:	ea81 0303 	eor.w	r3, r1, r3
 800114e:	2d36      	cmp	r5, #54	@ 0x36
 8001150:	bf88      	it	hi
 8001152:	bd30      	pophi	{r4, r5, pc}
 8001154:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8001158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800115c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8001160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8001164:	d002      	beq.n	800116c <__adddf3+0x70>
 8001166:	4240      	negs	r0, r0
 8001168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800116c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8001170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8001178:	d002      	beq.n	8001180 <__adddf3+0x84>
 800117a:	4252      	negs	r2, r2
 800117c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001180:	ea94 0f05 	teq	r4, r5
 8001184:	f000 80a7 	beq.w	80012d6 <__adddf3+0x1da>
 8001188:	f1a4 0401 	sub.w	r4, r4, #1
 800118c:	f1d5 0e20 	rsbs	lr, r5, #32
 8001190:	db0d      	blt.n	80011ae <__adddf3+0xb2>
 8001192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8001196:	fa22 f205 	lsr.w	r2, r2, r5
 800119a:	1880      	adds	r0, r0, r2
 800119c:	f141 0100 	adc.w	r1, r1, #0
 80011a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80011a4:	1880      	adds	r0, r0, r2
 80011a6:	fa43 f305 	asr.w	r3, r3, r5
 80011aa:	4159      	adcs	r1, r3
 80011ac:	e00e      	b.n	80011cc <__adddf3+0xd0>
 80011ae:	f1a5 0520 	sub.w	r5, r5, #32
 80011b2:	f10e 0e20 	add.w	lr, lr, #32
 80011b6:	2a01      	cmp	r2, #1
 80011b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80011bc:	bf28      	it	cs
 80011be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80011c2:	fa43 f305 	asr.w	r3, r3, r5
 80011c6:	18c0      	adds	r0, r0, r3
 80011c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80011cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80011d0:	d507      	bpl.n	80011e2 <__adddf3+0xe6>
 80011d2:	f04f 0e00 	mov.w	lr, #0
 80011d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80011da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80011de:	eb6e 0101 	sbc.w	r1, lr, r1
 80011e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80011e6:	d31b      	bcc.n	8001220 <__adddf3+0x124>
 80011e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80011ec:	d30c      	bcc.n	8001208 <__adddf3+0x10c>
 80011ee:	0849      	lsrs	r1, r1, #1
 80011f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80011f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80011f8:	f104 0401 	add.w	r4, r4, #1
 80011fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001200:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8001204:	f080 809a 	bcs.w	800133c <__adddf3+0x240>
 8001208:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800120c:	bf08      	it	eq
 800120e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001212:	f150 0000 	adcs.w	r0, r0, #0
 8001216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800121a:	ea41 0105 	orr.w	r1, r1, r5
 800121e:	bd30      	pop	{r4, r5, pc}
 8001220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001224:	4140      	adcs	r0, r0
 8001226:	eb41 0101 	adc.w	r1, r1, r1
 800122a:	3c01      	subs	r4, #1
 800122c:	bf28      	it	cs
 800122e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8001232:	d2e9      	bcs.n	8001208 <__adddf3+0x10c>
 8001234:	f091 0f00 	teq	r1, #0
 8001238:	bf04      	itt	eq
 800123a:	4601      	moveq	r1, r0
 800123c:	2000      	moveq	r0, #0
 800123e:	fab1 f381 	clz	r3, r1
 8001242:	bf08      	it	eq
 8001244:	3320      	addeq	r3, #32
 8001246:	f1a3 030b 	sub.w	r3, r3, #11
 800124a:	f1b3 0220 	subs.w	r2, r3, #32
 800124e:	da0c      	bge.n	800126a <__adddf3+0x16e>
 8001250:	320c      	adds	r2, #12
 8001252:	dd08      	ble.n	8001266 <__adddf3+0x16a>
 8001254:	f102 0c14 	add.w	ip, r2, #20
 8001258:	f1c2 020c 	rsb	r2, r2, #12
 800125c:	fa01 f00c 	lsl.w	r0, r1, ip
 8001260:	fa21 f102 	lsr.w	r1, r1, r2
 8001264:	e00c      	b.n	8001280 <__adddf3+0x184>
 8001266:	f102 0214 	add.w	r2, r2, #20
 800126a:	bfd8      	it	le
 800126c:	f1c2 0c20 	rsble	ip, r2, #32
 8001270:	fa01 f102 	lsl.w	r1, r1, r2
 8001274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001278:	bfdc      	itt	le
 800127a:	ea41 010c 	orrle.w	r1, r1, ip
 800127e:	4090      	lslle	r0, r2
 8001280:	1ae4      	subs	r4, r4, r3
 8001282:	bfa2      	ittt	ge
 8001284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001288:	4329      	orrge	r1, r5
 800128a:	bd30      	popge	{r4, r5, pc}
 800128c:	ea6f 0404 	mvn.w	r4, r4
 8001290:	3c1f      	subs	r4, #31
 8001292:	da1c      	bge.n	80012ce <__adddf3+0x1d2>
 8001294:	340c      	adds	r4, #12
 8001296:	dc0e      	bgt.n	80012b6 <__adddf3+0x1ba>
 8001298:	f104 0414 	add.w	r4, r4, #20
 800129c:	f1c4 0220 	rsb	r2, r4, #32
 80012a0:	fa20 f004 	lsr.w	r0, r0, r4
 80012a4:	fa01 f302 	lsl.w	r3, r1, r2
 80012a8:	ea40 0003 	orr.w	r0, r0, r3
 80012ac:	fa21 f304 	lsr.w	r3, r1, r4
 80012b0:	ea45 0103 	orr.w	r1, r5, r3
 80012b4:	bd30      	pop	{r4, r5, pc}
 80012b6:	f1c4 040c 	rsb	r4, r4, #12
 80012ba:	f1c4 0220 	rsb	r2, r4, #32
 80012be:	fa20 f002 	lsr.w	r0, r0, r2
 80012c2:	fa01 f304 	lsl.w	r3, r1, r4
 80012c6:	ea40 0003 	orr.w	r0, r0, r3
 80012ca:	4629      	mov	r1, r5
 80012cc:	bd30      	pop	{r4, r5, pc}
 80012ce:	fa21 f004 	lsr.w	r0, r1, r4
 80012d2:	4629      	mov	r1, r5
 80012d4:	bd30      	pop	{r4, r5, pc}
 80012d6:	f094 0f00 	teq	r4, #0
 80012da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80012de:	bf06      	itte	eq
 80012e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80012e4:	3401      	addeq	r4, #1
 80012e6:	3d01      	subne	r5, #1
 80012e8:	e74e      	b.n	8001188 <__adddf3+0x8c>
 80012ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80012ee:	bf18      	it	ne
 80012f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80012f4:	d029      	beq.n	800134a <__adddf3+0x24e>
 80012f6:	ea94 0f05 	teq	r4, r5
 80012fa:	bf08      	it	eq
 80012fc:	ea90 0f02 	teqeq	r0, r2
 8001300:	d005      	beq.n	800130e <__adddf3+0x212>
 8001302:	ea54 0c00 	orrs.w	ip, r4, r0
 8001306:	bf04      	itt	eq
 8001308:	4619      	moveq	r1, r3
 800130a:	4610      	moveq	r0, r2
 800130c:	bd30      	pop	{r4, r5, pc}
 800130e:	ea91 0f03 	teq	r1, r3
 8001312:	bf1e      	ittt	ne
 8001314:	2100      	movne	r1, #0
 8001316:	2000      	movne	r0, #0
 8001318:	bd30      	popne	{r4, r5, pc}
 800131a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800131e:	d105      	bne.n	800132c <__adddf3+0x230>
 8001320:	0040      	lsls	r0, r0, #1
 8001322:	4149      	adcs	r1, r1
 8001324:	bf28      	it	cs
 8001326:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800132a:	bd30      	pop	{r4, r5, pc}
 800132c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8001330:	bf3c      	itt	cc
 8001332:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8001336:	bd30      	popcc	{r4, r5, pc}
 8001338:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800133c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8001340:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001344:	f04f 0000 	mov.w	r0, #0
 8001348:	bd30      	pop	{r4, r5, pc}
 800134a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800134e:	bf1a      	itte	ne
 8001350:	4619      	movne	r1, r3
 8001352:	4610      	movne	r0, r2
 8001354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8001358:	bf1c      	itt	ne
 800135a:	460b      	movne	r3, r1
 800135c:	4602      	movne	r2, r0
 800135e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001362:	bf06      	itte	eq
 8001364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8001368:	ea91 0f03 	teqeq	r1, r3
 800136c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8001370:	bd30      	pop	{r4, r5, pc}
 8001372:	bf00      	nop

08001374 <__aeabi_ui2d>:
 8001374:	f090 0f00 	teq	r0, #0
 8001378:	bf04      	itt	eq
 800137a:	2100      	moveq	r1, #0
 800137c:	4770      	bxeq	lr
 800137e:	b530      	push	{r4, r5, lr}
 8001380:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001384:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001388:	f04f 0500 	mov.w	r5, #0
 800138c:	f04f 0100 	mov.w	r1, #0
 8001390:	e750      	b.n	8001234 <__adddf3+0x138>
 8001392:	bf00      	nop

08001394 <__aeabi_i2d>:
 8001394:	f090 0f00 	teq	r0, #0
 8001398:	bf04      	itt	eq
 800139a:	2100      	moveq	r1, #0
 800139c:	4770      	bxeq	lr
 800139e:	b530      	push	{r4, r5, lr}
 80013a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80013a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80013a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80013ac:	bf48      	it	mi
 80013ae:	4240      	negmi	r0, r0
 80013b0:	f04f 0100 	mov.w	r1, #0
 80013b4:	e73e      	b.n	8001234 <__adddf3+0x138>
 80013b6:	bf00      	nop

080013b8 <__aeabi_f2d>:
 80013b8:	0042      	lsls	r2, r0, #1
 80013ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80013be:	ea4f 0131 	mov.w	r1, r1, rrx
 80013c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80013c6:	bf1f      	itttt	ne
 80013c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80013cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80013d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80013d4:	4770      	bxne	lr
 80013d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80013da:	bf08      	it	eq
 80013dc:	4770      	bxeq	lr
 80013de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80013e2:	bf04      	itt	eq
 80013e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80013e8:	4770      	bxeq	lr
 80013ea:	b530      	push	{r4, r5, lr}
 80013ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80013f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80013f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80013f8:	e71c      	b.n	8001234 <__adddf3+0x138>
 80013fa:	bf00      	nop

080013fc <__aeabi_ul2d>:
 80013fc:	ea50 0201 	orrs.w	r2, r0, r1
 8001400:	bf08      	it	eq
 8001402:	4770      	bxeq	lr
 8001404:	b530      	push	{r4, r5, lr}
 8001406:	f04f 0500 	mov.w	r5, #0
 800140a:	e00a      	b.n	8001422 <__aeabi_l2d+0x16>

0800140c <__aeabi_l2d>:
 800140c:	ea50 0201 	orrs.w	r2, r0, r1
 8001410:	bf08      	it	eq
 8001412:	4770      	bxeq	lr
 8001414:	b530      	push	{r4, r5, lr}
 8001416:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800141a:	d502      	bpl.n	8001422 <__aeabi_l2d+0x16>
 800141c:	4240      	negs	r0, r0
 800141e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001422:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001426:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800142a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800142e:	f43f aed8 	beq.w	80011e2 <__adddf3+0xe6>
 8001432:	f04f 0203 	mov.w	r2, #3
 8001436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800143a:	bf18      	it	ne
 800143c:	3203      	addne	r2, #3
 800143e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001442:	bf18      	it	ne
 8001444:	3203      	addne	r2, #3
 8001446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800144a:	f1c2 0320 	rsb	r3, r2, #32
 800144e:	fa00 fc03 	lsl.w	ip, r0, r3
 8001452:	fa20 f002 	lsr.w	r0, r0, r2
 8001456:	fa01 fe03 	lsl.w	lr, r1, r3
 800145a:	ea40 000e 	orr.w	r0, r0, lr
 800145e:	fa21 f102 	lsr.w	r1, r1, r2
 8001462:	4414      	add	r4, r2
 8001464:	e6bd      	b.n	80011e2 <__adddf3+0xe6>
 8001466:	bf00      	nop

08001468 <__aeabi_dmul>:
 8001468:	b570      	push	{r4, r5, r6, lr}
 800146a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800146e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8001472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001476:	bf1d      	ittte	ne
 8001478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800147c:	ea94 0f0c 	teqne	r4, ip
 8001480:	ea95 0f0c 	teqne	r5, ip
 8001484:	f000 f8de 	bleq	8001644 <__aeabi_dmul+0x1dc>
 8001488:	442c      	add	r4, r5
 800148a:	ea81 0603 	eor.w	r6, r1, r3
 800148e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800149a:	bf18      	it	ne
 800149c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80014a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80014a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80014a8:	d038      	beq.n	800151c <__aeabi_dmul+0xb4>
 80014aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80014ae:	f04f 0500 	mov.w	r5, #0
 80014b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80014b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80014ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80014be:	f04f 0600 	mov.w	r6, #0
 80014c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80014c6:	f09c 0f00 	teq	ip, #0
 80014ca:	bf18      	it	ne
 80014cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80014d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80014d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80014d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80014dc:	d204      	bcs.n	80014e8 <__aeabi_dmul+0x80>
 80014de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80014e2:	416d      	adcs	r5, r5
 80014e4:	eb46 0606 	adc.w	r6, r6, r6
 80014e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80014ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80014f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80014f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80014f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80014fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8001500:	bf88      	it	hi
 8001502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8001506:	d81e      	bhi.n	8001546 <__aeabi_dmul+0xde>
 8001508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800150c:	bf08      	it	eq
 800150e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001512:	f150 0000 	adcs.w	r0, r0, #0
 8001516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8001520:	ea46 0101 	orr.w	r1, r6, r1
 8001524:	ea40 0002 	orr.w	r0, r0, r2
 8001528:	ea81 0103 	eor.w	r1, r1, r3
 800152c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001530:	bfc2      	ittt	gt
 8001532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800153a:	bd70      	popgt	{r4, r5, r6, pc}
 800153c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001540:	f04f 0e00 	mov.w	lr, #0
 8001544:	3c01      	subs	r4, #1
 8001546:	f300 80ab 	bgt.w	80016a0 <__aeabi_dmul+0x238>
 800154a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800154e:	bfde      	ittt	le
 8001550:	2000      	movle	r0, #0
 8001552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8001556:	bd70      	pople	{r4, r5, r6, pc}
 8001558:	f1c4 0400 	rsb	r4, r4, #0
 800155c:	3c20      	subs	r4, #32
 800155e:	da35      	bge.n	80015cc <__aeabi_dmul+0x164>
 8001560:	340c      	adds	r4, #12
 8001562:	dc1b      	bgt.n	800159c <__aeabi_dmul+0x134>
 8001564:	f104 0414 	add.w	r4, r4, #20
 8001568:	f1c4 0520 	rsb	r5, r4, #32
 800156c:	fa00 f305 	lsl.w	r3, r0, r5
 8001570:	fa20 f004 	lsr.w	r0, r0, r4
 8001574:	fa01 f205 	lsl.w	r2, r1, r5
 8001578:	ea40 0002 	orr.w	r0, r0, r2
 800157c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8001580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8001584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001588:	fa21 f604 	lsr.w	r6, r1, r4
 800158c:	eb42 0106 	adc.w	r1, r2, r6
 8001590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001594:	bf08      	it	eq
 8001596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800159a:	bd70      	pop	{r4, r5, r6, pc}
 800159c:	f1c4 040c 	rsb	r4, r4, #12
 80015a0:	f1c4 0520 	rsb	r5, r4, #32
 80015a4:	fa00 f304 	lsl.w	r3, r0, r4
 80015a8:	fa20 f005 	lsr.w	r0, r0, r5
 80015ac:	fa01 f204 	lsl.w	r2, r1, r4
 80015b0:	ea40 0002 	orr.w	r0, r0, r2
 80015b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80015b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80015bc:	f141 0100 	adc.w	r1, r1, #0
 80015c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015c4:	bf08      	it	eq
 80015c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80015ca:	bd70      	pop	{r4, r5, r6, pc}
 80015cc:	f1c4 0520 	rsb	r5, r4, #32
 80015d0:	fa00 f205 	lsl.w	r2, r0, r5
 80015d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80015d8:	fa20 f304 	lsr.w	r3, r0, r4
 80015dc:	fa01 f205 	lsl.w	r2, r1, r5
 80015e0:	ea43 0302 	orr.w	r3, r3, r2
 80015e4:	fa21 f004 	lsr.w	r0, r1, r4
 80015e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80015ec:	fa21 f204 	lsr.w	r2, r1, r4
 80015f0:	ea20 0002 	bic.w	r0, r0, r2
 80015f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80015f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015fc:	bf08      	it	eq
 80015fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001602:	bd70      	pop	{r4, r5, r6, pc}
 8001604:	f094 0f00 	teq	r4, #0
 8001608:	d10f      	bne.n	800162a <__aeabi_dmul+0x1c2>
 800160a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800160e:	0040      	lsls	r0, r0, #1
 8001610:	eb41 0101 	adc.w	r1, r1, r1
 8001614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001618:	bf08      	it	eq
 800161a:	3c01      	subeq	r4, #1
 800161c:	d0f7      	beq.n	800160e <__aeabi_dmul+0x1a6>
 800161e:	ea41 0106 	orr.w	r1, r1, r6
 8001622:	f095 0f00 	teq	r5, #0
 8001626:	bf18      	it	ne
 8001628:	4770      	bxne	lr
 800162a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800162e:	0052      	lsls	r2, r2, #1
 8001630:	eb43 0303 	adc.w	r3, r3, r3
 8001634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001638:	bf08      	it	eq
 800163a:	3d01      	subeq	r5, #1
 800163c:	d0f7      	beq.n	800162e <__aeabi_dmul+0x1c6>
 800163e:	ea43 0306 	orr.w	r3, r3, r6
 8001642:	4770      	bx	lr
 8001644:	ea94 0f0c 	teq	r4, ip
 8001648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800164c:	bf18      	it	ne
 800164e:	ea95 0f0c 	teqne	r5, ip
 8001652:	d00c      	beq.n	800166e <__aeabi_dmul+0x206>
 8001654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001658:	bf18      	it	ne
 800165a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800165e:	d1d1      	bne.n	8001604 <__aeabi_dmul+0x19c>
 8001660:	ea81 0103 	eor.w	r1, r1, r3
 8001664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	bd70      	pop	{r4, r5, r6, pc}
 800166e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001672:	bf06      	itte	eq
 8001674:	4610      	moveq	r0, r2
 8001676:	4619      	moveq	r1, r3
 8001678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800167c:	d019      	beq.n	80016b2 <__aeabi_dmul+0x24a>
 800167e:	ea94 0f0c 	teq	r4, ip
 8001682:	d102      	bne.n	800168a <__aeabi_dmul+0x222>
 8001684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001688:	d113      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800168a:	ea95 0f0c 	teq	r5, ip
 800168e:	d105      	bne.n	800169c <__aeabi_dmul+0x234>
 8001690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001694:	bf1c      	itt	ne
 8001696:	4610      	movne	r0, r2
 8001698:	4619      	movne	r1, r3
 800169a:	d10a      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800169c:	ea81 0103 	eor.w	r1, r1, r3
 80016a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80016a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80016a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80016ac:	f04f 0000 	mov.w	r0, #0
 80016b0:	bd70      	pop	{r4, r5, r6, pc}
 80016b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80016b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80016ba:	bd70      	pop	{r4, r5, r6, pc}

080016bc <__aeabi_ddiv>:
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80016c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80016c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80016ca:	bf1d      	ittte	ne
 80016cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80016d0:	ea94 0f0c 	teqne	r4, ip
 80016d4:	ea95 0f0c 	teqne	r5, ip
 80016d8:	f000 f8a7 	bleq	800182a <__aeabi_ddiv+0x16e>
 80016dc:	eba4 0405 	sub.w	r4, r4, r5
 80016e0:	ea81 0e03 	eor.w	lr, r1, r3
 80016e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80016e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80016ec:	f000 8088 	beq.w	8001800 <__aeabi_ddiv+0x144>
 80016f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80016f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80016f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80016fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800170c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001710:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8001714:	429d      	cmp	r5, r3
 8001716:	bf08      	it	eq
 8001718:	4296      	cmpeq	r6, r2
 800171a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800171e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8001722:	d202      	bcs.n	800172a <__aeabi_ddiv+0x6e>
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	ea4f 0232 	mov.w	r2, r2, rrx
 800172a:	1ab6      	subs	r6, r6, r2
 800172c:	eb65 0503 	sbc.w	r5, r5, r3
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	ea4f 0232 	mov.w	r2, r2, rrx
 8001736:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800173a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800173e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001746:	bf22      	ittt	cs
 8001748:	1ab6      	subcs	r6, r6, r2
 800174a:	4675      	movcs	r5, lr
 800174c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	ea4f 0232 	mov.w	r2, r2, rrx
 8001756:	ebb6 0e02 	subs.w	lr, r6, r2
 800175a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800175e:	bf22      	ittt	cs
 8001760:	1ab6      	subcs	r6, r6, r2
 8001762:	4675      	movcs	r5, lr
 8001764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	ea4f 0232 	mov.w	r2, r2, rrx
 800176e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001776:	bf22      	ittt	cs
 8001778:	1ab6      	subcs	r6, r6, r2
 800177a:	4675      	movcs	r5, lr
 800177c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001780:	085b      	lsrs	r3, r3, #1
 8001782:	ea4f 0232 	mov.w	r2, r2, rrx
 8001786:	ebb6 0e02 	subs.w	lr, r6, r2
 800178a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800178e:	bf22      	ittt	cs
 8001790:	1ab6      	subcs	r6, r6, r2
 8001792:	4675      	movcs	r5, lr
 8001794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001798:	ea55 0e06 	orrs.w	lr, r5, r6
 800179c:	d018      	beq.n	80017d0 <__aeabi_ddiv+0x114>
 800179e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80017a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80017a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80017aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80017ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80017b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80017b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80017ba:	d1c0      	bne.n	800173e <__aeabi_ddiv+0x82>
 80017bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80017c0:	d10b      	bne.n	80017da <__aeabi_ddiv+0x11e>
 80017c2:	ea41 0100 	orr.w	r1, r1, r0
 80017c6:	f04f 0000 	mov.w	r0, #0
 80017ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80017ce:	e7b6      	b.n	800173e <__aeabi_ddiv+0x82>
 80017d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80017d4:	bf04      	itt	eq
 80017d6:	4301      	orreq	r1, r0
 80017d8:	2000      	moveq	r0, #0
 80017da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80017de:	bf88      	it	hi
 80017e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80017e4:	f63f aeaf 	bhi.w	8001546 <__aeabi_dmul+0xde>
 80017e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80017ec:	bf04      	itt	eq
 80017ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80017f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80017f6:	f150 0000 	adcs.w	r0, r0, #0
 80017fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
 8001800:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8001804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800180c:	bfc2      	ittt	gt
 800180e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001816:	bd70      	popgt	{r4, r5, r6, pc}
 8001818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800181c:	f04f 0e00 	mov.w	lr, #0
 8001820:	3c01      	subs	r4, #1
 8001822:	e690      	b.n	8001546 <__aeabi_dmul+0xde>
 8001824:	ea45 0e06 	orr.w	lr, r5, r6
 8001828:	e68d      	b.n	8001546 <__aeabi_dmul+0xde>
 800182a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800182e:	ea94 0f0c 	teq	r4, ip
 8001832:	bf08      	it	eq
 8001834:	ea95 0f0c 	teqeq	r5, ip
 8001838:	f43f af3b 	beq.w	80016b2 <__aeabi_dmul+0x24a>
 800183c:	ea94 0f0c 	teq	r4, ip
 8001840:	d10a      	bne.n	8001858 <__aeabi_ddiv+0x19c>
 8001842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001846:	f47f af34 	bne.w	80016b2 <__aeabi_dmul+0x24a>
 800184a:	ea95 0f0c 	teq	r5, ip
 800184e:	f47f af25 	bne.w	800169c <__aeabi_dmul+0x234>
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	e72c      	b.n	80016b2 <__aeabi_dmul+0x24a>
 8001858:	ea95 0f0c 	teq	r5, ip
 800185c:	d106      	bne.n	800186c <__aeabi_ddiv+0x1b0>
 800185e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001862:	f43f aefd 	beq.w	8001660 <__aeabi_dmul+0x1f8>
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	e722      	b.n	80016b2 <__aeabi_dmul+0x24a>
 800186c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001870:	bf18      	it	ne
 8001872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001876:	f47f aec5 	bne.w	8001604 <__aeabi_dmul+0x19c>
 800187a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800187e:	f47f af0d 	bne.w	800169c <__aeabi_dmul+0x234>
 8001882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8001886:	f47f aeeb 	bne.w	8001660 <__aeabi_dmul+0x1f8>
 800188a:	e712      	b.n	80016b2 <__aeabi_dmul+0x24a>

0800188c <__gedf2>:
 800188c:	f04f 3cff 	mov.w	ip, #4294967295
 8001890:	e006      	b.n	80018a0 <__cmpdf2+0x4>
 8001892:	bf00      	nop

08001894 <__ledf2>:
 8001894:	f04f 0c01 	mov.w	ip, #1
 8001898:	e002      	b.n	80018a0 <__cmpdf2+0x4>
 800189a:	bf00      	nop

0800189c <__cmpdf2>:
 800189c:	f04f 0c01 	mov.w	ip, #1
 80018a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80018a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80018b0:	bf18      	it	ne
 80018b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80018b6:	d01b      	beq.n	80018f0 <__cmpdf2+0x54>
 80018b8:	b001      	add	sp, #4
 80018ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80018be:	bf0c      	ite	eq
 80018c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80018c4:	ea91 0f03 	teqne	r1, r3
 80018c8:	bf02      	ittt	eq
 80018ca:	ea90 0f02 	teqeq	r0, r2
 80018ce:	2000      	moveq	r0, #0
 80018d0:	4770      	bxeq	lr
 80018d2:	f110 0f00 	cmn.w	r0, #0
 80018d6:	ea91 0f03 	teq	r1, r3
 80018da:	bf58      	it	pl
 80018dc:	4299      	cmppl	r1, r3
 80018de:	bf08      	it	eq
 80018e0:	4290      	cmpeq	r0, r2
 80018e2:	bf2c      	ite	cs
 80018e4:	17d8      	asrcs	r0, r3, #31
 80018e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80018ea:	f040 0001 	orr.w	r0, r0, #1
 80018ee:	4770      	bx	lr
 80018f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018f8:	d102      	bne.n	8001900 <__cmpdf2+0x64>
 80018fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80018fe:	d107      	bne.n	8001910 <__cmpdf2+0x74>
 8001900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001908:	d1d6      	bne.n	80018b8 <__cmpdf2+0x1c>
 800190a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800190e:	d0d3      	beq.n	80018b8 <__cmpdf2+0x1c>
 8001910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <__aeabi_cdrcmple>:
 8001918:	4684      	mov	ip, r0
 800191a:	4610      	mov	r0, r2
 800191c:	4662      	mov	r2, ip
 800191e:	468c      	mov	ip, r1
 8001920:	4619      	mov	r1, r3
 8001922:	4663      	mov	r3, ip
 8001924:	e000      	b.n	8001928 <__aeabi_cdcmpeq>
 8001926:	bf00      	nop

08001928 <__aeabi_cdcmpeq>:
 8001928:	b501      	push	{r0, lr}
 800192a:	f7ff ffb7 	bl	800189c <__cmpdf2>
 800192e:	2800      	cmp	r0, #0
 8001930:	bf48      	it	mi
 8001932:	f110 0f00 	cmnmi.w	r0, #0
 8001936:	bd01      	pop	{r0, pc}

08001938 <__aeabi_dcmpeq>:
 8001938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800193c:	f7ff fff4 	bl	8001928 <__aeabi_cdcmpeq>
 8001940:	bf0c      	ite	eq
 8001942:	2001      	moveq	r0, #1
 8001944:	2000      	movne	r0, #0
 8001946:	f85d fb08 	ldr.w	pc, [sp], #8
 800194a:	bf00      	nop

0800194c <__aeabi_dcmplt>:
 800194c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001950:	f7ff ffea 	bl	8001928 <__aeabi_cdcmpeq>
 8001954:	bf34      	ite	cc
 8001956:	2001      	movcc	r0, #1
 8001958:	2000      	movcs	r0, #0
 800195a:	f85d fb08 	ldr.w	pc, [sp], #8
 800195e:	bf00      	nop

08001960 <__aeabi_dcmple>:
 8001960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001964:	f7ff ffe0 	bl	8001928 <__aeabi_cdcmpeq>
 8001968:	bf94      	ite	ls
 800196a:	2001      	movls	r0, #1
 800196c:	2000      	movhi	r0, #0
 800196e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001972:	bf00      	nop

08001974 <__aeabi_dcmpge>:
 8001974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001978:	f7ff ffce 	bl	8001918 <__aeabi_cdrcmple>
 800197c:	bf94      	ite	ls
 800197e:	2001      	movls	r0, #1
 8001980:	2000      	movhi	r0, #0
 8001982:	f85d fb08 	ldr.w	pc, [sp], #8
 8001986:	bf00      	nop

08001988 <__aeabi_dcmpgt>:
 8001988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800198c:	f7ff ffc4 	bl	8001918 <__aeabi_cdrcmple>
 8001990:	bf34      	ite	cc
 8001992:	2001      	movcc	r0, #1
 8001994:	2000      	movcs	r0, #0
 8001996:	f85d fb08 	ldr.w	pc, [sp], #8
 800199a:	bf00      	nop

0800199c <__aeabi_dcmpun>:
 800199c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80019a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019a4:	d102      	bne.n	80019ac <__aeabi_dcmpun+0x10>
 80019a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80019aa:	d10a      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80019b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019b4:	d102      	bne.n	80019bc <__aeabi_dcmpun+0x20>
 80019b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80019ba:	d102      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	4770      	bx	lr
 80019c2:	f04f 0001 	mov.w	r0, #1
 80019c6:	4770      	bx	lr

080019c8 <__aeabi_d2iz>:
 80019c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80019cc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80019d0:	d215      	bcs.n	80019fe <__aeabi_d2iz+0x36>
 80019d2:	d511      	bpl.n	80019f8 <__aeabi_d2iz+0x30>
 80019d4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80019d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80019dc:	d912      	bls.n	8001a04 <__aeabi_d2iz+0x3c>
 80019de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80019e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80019e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80019ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80019ee:	fa23 f002 	lsr.w	r0, r3, r2
 80019f2:	bf18      	it	ne
 80019f4:	4240      	negne	r0, r0
 80019f6:	4770      	bx	lr
 80019f8:	f04f 0000 	mov.w	r0, #0
 80019fc:	4770      	bx	lr
 80019fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001a02:	d105      	bne.n	8001a10 <__aeabi_d2iz+0x48>
 8001a04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8001a08:	bf08      	it	eq
 8001a0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001a0e:	4770      	bx	lr
 8001a10:	f04f 0000 	mov.w	r0, #0
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop

08001a18 <__aeabi_d2f>:
 8001a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8001a20:	bf24      	itt	cs
 8001a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8001a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8001a2a:	d90d      	bls.n	8001a48 <__aeabi_d2f+0x30>
 8001a2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8001a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001a38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001a40:	bf08      	it	eq
 8001a42:	f020 0001 	biceq.w	r0, r0, #1
 8001a46:	4770      	bx	lr
 8001a48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8001a4c:	d121      	bne.n	8001a92 <__aeabi_d2f+0x7a>
 8001a4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8001a52:	bfbc      	itt	lt
 8001a54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8001a58:	4770      	bxlt	lr
 8001a5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8001a62:	f1c2 0218 	rsb	r2, r2, #24
 8001a66:	f1c2 0c20 	rsb	ip, r2, #32
 8001a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8001a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8001a72:	bf18      	it	ne
 8001a74:	f040 0001 	orrne.w	r0, r0, #1
 8001a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8001a84:	ea40 000c 	orr.w	r0, r0, ip
 8001a88:	fa23 f302 	lsr.w	r3, r3, r2
 8001a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a90:	e7cc      	b.n	8001a2c <__aeabi_d2f+0x14>
 8001a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8001a96:	d107      	bne.n	8001aa8 <__aeabi_d2f+0x90>
 8001a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001a9c:	bf1e      	ittt	ne
 8001a9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8001aa2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8001aa6:	4770      	bxne	lr
 8001aa8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8001aac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001ab0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop

08001ab8 <__aeabi_ldivmod>:
 8001ab8:	b97b      	cbnz	r3, 8001ada <__aeabi_ldivmod+0x22>
 8001aba:	b972      	cbnz	r2, 8001ada <__aeabi_ldivmod+0x22>
 8001abc:	2900      	cmp	r1, #0
 8001abe:	bfbe      	ittt	lt
 8001ac0:	2000      	movlt	r0, #0
 8001ac2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001ac6:	e006      	blt.n	8001ad6 <__aeabi_ldivmod+0x1e>
 8001ac8:	bf08      	it	eq
 8001aca:	2800      	cmpeq	r0, #0
 8001acc:	bf1c      	itt	ne
 8001ace:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001ad2:	f04f 30ff 	movne.w	r0, #4294967295
 8001ad6:	f000 b9b5 	b.w	8001e44 <__aeabi_idiv0>
 8001ada:	f1ad 0c08 	sub.w	ip, sp, #8
 8001ade:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001ae2:	2900      	cmp	r1, #0
 8001ae4:	db09      	blt.n	8001afa <__aeabi_ldivmod+0x42>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db1a      	blt.n	8001b20 <__aeabi_ldivmod+0x68>
 8001aea:	f000 f84d 	bl	8001b88 <__udivmoddi4>
 8001aee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001af2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001af6:	b004      	add	sp, #16
 8001af8:	4770      	bx	lr
 8001afa:	4240      	negs	r0, r0
 8001afc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db1b      	blt.n	8001b3c <__aeabi_ldivmod+0x84>
 8001b04:	f000 f840 	bl	8001b88 <__udivmoddi4>
 8001b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b10:	b004      	add	sp, #16
 8001b12:	4240      	negs	r0, r0
 8001b14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b18:	4252      	negs	r2, r2
 8001b1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b1e:	4770      	bx	lr
 8001b20:	4252      	negs	r2, r2
 8001b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b26:	f000 f82f 	bl	8001b88 <__udivmoddi4>
 8001b2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b32:	b004      	add	sp, #16
 8001b34:	4240      	negs	r0, r0
 8001b36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b3a:	4770      	bx	lr
 8001b3c:	4252      	negs	r2, r2
 8001b3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b42:	f000 f821 	bl	8001b88 <__udivmoddi4>
 8001b46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b4e:	b004      	add	sp, #16
 8001b50:	4252      	negs	r2, r2
 8001b52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b56:	4770      	bx	lr

08001b58 <__aeabi_uldivmod>:
 8001b58:	b953      	cbnz	r3, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5a:	b94a      	cbnz	r2, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5c:	2900      	cmp	r1, #0
 8001b5e:	bf08      	it	eq
 8001b60:	2800      	cmpeq	r0, #0
 8001b62:	bf1c      	itt	ne
 8001b64:	f04f 31ff 	movne.w	r1, #4294967295
 8001b68:	f04f 30ff 	movne.w	r0, #4294967295
 8001b6c:	f000 b96a 	b.w	8001e44 <__aeabi_idiv0>
 8001b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8001b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001b78:	f000 f806 	bl	8001b88 <__udivmoddi4>
 8001b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b84:	b004      	add	sp, #16
 8001b86:	4770      	bx	lr

08001b88 <__udivmoddi4>:
 8001b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b8c:	9d08      	ldr	r5, [sp, #32]
 8001b8e:	460c      	mov	r4, r1
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d14e      	bne.n	8001c32 <__udivmoddi4+0xaa>
 8001b94:	4694      	mov	ip, r2
 8001b96:	458c      	cmp	ip, r1
 8001b98:	4686      	mov	lr, r0
 8001b9a:	fab2 f282 	clz	r2, r2
 8001b9e:	d962      	bls.n	8001c66 <__udivmoddi4+0xde>
 8001ba0:	b14a      	cbz	r2, 8001bb6 <__udivmoddi4+0x2e>
 8001ba2:	f1c2 0320 	rsb	r3, r2, #32
 8001ba6:	4091      	lsls	r1, r2
 8001ba8:	fa20 f303 	lsr.w	r3, r0, r3
 8001bac:	fa0c fc02 	lsl.w	ip, ip, r2
 8001bb0:	4319      	orrs	r1, r3
 8001bb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8001bb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001bba:	fa1f f68c 	uxth.w	r6, ip
 8001bbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8001bc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001bc6:	fb07 1114 	mls	r1, r7, r4, r1
 8001bca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001bce:	fb04 f106 	mul.w	r1, r4, r6
 8001bd2:	4299      	cmp	r1, r3
 8001bd4:	d90a      	bls.n	8001bec <__udivmoddi4+0x64>
 8001bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8001bda:	f104 30ff 	add.w	r0, r4, #4294967295
 8001bde:	f080 8112 	bcs.w	8001e06 <__udivmoddi4+0x27e>
 8001be2:	4299      	cmp	r1, r3
 8001be4:	f240 810f 	bls.w	8001e06 <__udivmoddi4+0x27e>
 8001be8:	3c02      	subs	r4, #2
 8001bea:	4463      	add	r3, ip
 8001bec:	1a59      	subs	r1, r3, r1
 8001bee:	fa1f f38e 	uxth.w	r3, lr
 8001bf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8001bf6:	fb07 1110 	mls	r1, r7, r0, r1
 8001bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001bfe:	fb00 f606 	mul.w	r6, r0, r6
 8001c02:	429e      	cmp	r6, r3
 8001c04:	d90a      	bls.n	8001c1c <__udivmoddi4+0x94>
 8001c06:	eb1c 0303 	adds.w	r3, ip, r3
 8001c0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8001c0e:	f080 80fc 	bcs.w	8001e0a <__udivmoddi4+0x282>
 8001c12:	429e      	cmp	r6, r3
 8001c14:	f240 80f9 	bls.w	8001e0a <__udivmoddi4+0x282>
 8001c18:	4463      	add	r3, ip
 8001c1a:	3802      	subs	r0, #2
 8001c1c:	1b9b      	subs	r3, r3, r6
 8001c1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001c22:	2100      	movs	r1, #0
 8001c24:	b11d      	cbz	r5, 8001c2e <__udivmoddi4+0xa6>
 8001c26:	40d3      	lsrs	r3, r2
 8001c28:	2200      	movs	r2, #0
 8001c2a:	e9c5 3200 	strd	r3, r2, [r5]
 8001c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c32:	428b      	cmp	r3, r1
 8001c34:	d905      	bls.n	8001c42 <__udivmoddi4+0xba>
 8001c36:	b10d      	cbz	r5, 8001c3c <__udivmoddi4+0xb4>
 8001c38:	e9c5 0100 	strd	r0, r1, [r5]
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4608      	mov	r0, r1
 8001c40:	e7f5      	b.n	8001c2e <__udivmoddi4+0xa6>
 8001c42:	fab3 f183 	clz	r1, r3
 8001c46:	2900      	cmp	r1, #0
 8001c48:	d146      	bne.n	8001cd8 <__udivmoddi4+0x150>
 8001c4a:	42a3      	cmp	r3, r4
 8001c4c:	d302      	bcc.n	8001c54 <__udivmoddi4+0xcc>
 8001c4e:	4290      	cmp	r0, r2
 8001c50:	f0c0 80f0 	bcc.w	8001e34 <__udivmoddi4+0x2ac>
 8001c54:	1a86      	subs	r6, r0, r2
 8001c56:	eb64 0303 	sbc.w	r3, r4, r3
 8001c5a:	2001      	movs	r0, #1
 8001c5c:	2d00      	cmp	r5, #0
 8001c5e:	d0e6      	beq.n	8001c2e <__udivmoddi4+0xa6>
 8001c60:	e9c5 6300 	strd	r6, r3, [r5]
 8001c64:	e7e3      	b.n	8001c2e <__udivmoddi4+0xa6>
 8001c66:	2a00      	cmp	r2, #0
 8001c68:	f040 8090 	bne.w	8001d8c <__udivmoddi4+0x204>
 8001c6c:	eba1 040c 	sub.w	r4, r1, ip
 8001c70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001c74:	fa1f f78c 	uxth.w	r7, ip
 8001c78:	2101      	movs	r1, #1
 8001c7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8001c7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001c82:	fb08 4416 	mls	r4, r8, r6, r4
 8001c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001c8a:	fb07 f006 	mul.w	r0, r7, r6
 8001c8e:	4298      	cmp	r0, r3
 8001c90:	d908      	bls.n	8001ca4 <__udivmoddi4+0x11c>
 8001c92:	eb1c 0303 	adds.w	r3, ip, r3
 8001c96:	f106 34ff 	add.w	r4, r6, #4294967295
 8001c9a:	d202      	bcs.n	8001ca2 <__udivmoddi4+0x11a>
 8001c9c:	4298      	cmp	r0, r3
 8001c9e:	f200 80cd 	bhi.w	8001e3c <__udivmoddi4+0x2b4>
 8001ca2:	4626      	mov	r6, r4
 8001ca4:	1a1c      	subs	r4, r3, r0
 8001ca6:	fa1f f38e 	uxth.w	r3, lr
 8001caa:	fbb4 f0f8 	udiv	r0, r4, r8
 8001cae:	fb08 4410 	mls	r4, r8, r0, r4
 8001cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001cb6:	fb00 f707 	mul.w	r7, r0, r7
 8001cba:	429f      	cmp	r7, r3
 8001cbc:	d908      	bls.n	8001cd0 <__udivmoddi4+0x148>
 8001cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8001cc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8001cc6:	d202      	bcs.n	8001cce <__udivmoddi4+0x146>
 8001cc8:	429f      	cmp	r7, r3
 8001cca:	f200 80b0 	bhi.w	8001e2e <__udivmoddi4+0x2a6>
 8001cce:	4620      	mov	r0, r4
 8001cd0:	1bdb      	subs	r3, r3, r7
 8001cd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001cd6:	e7a5      	b.n	8001c24 <__udivmoddi4+0x9c>
 8001cd8:	f1c1 0620 	rsb	r6, r1, #32
 8001cdc:	408b      	lsls	r3, r1
 8001cde:	fa22 f706 	lsr.w	r7, r2, r6
 8001ce2:	431f      	orrs	r7, r3
 8001ce4:	fa20 fc06 	lsr.w	ip, r0, r6
 8001ce8:	fa04 f301 	lsl.w	r3, r4, r1
 8001cec:	ea43 030c 	orr.w	r3, r3, ip
 8001cf0:	40f4      	lsrs	r4, r6
 8001cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8001cf6:	0c38      	lsrs	r0, r7, #16
 8001cf8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001cfc:	fbb4 fef0 	udiv	lr, r4, r0
 8001d00:	fa1f fc87 	uxth.w	ip, r7
 8001d04:	fb00 441e 	mls	r4, r0, lr, r4
 8001d08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001d0c:	fb0e f90c 	mul.w	r9, lr, ip
 8001d10:	45a1      	cmp	r9, r4
 8001d12:	fa02 f201 	lsl.w	r2, r2, r1
 8001d16:	d90a      	bls.n	8001d2e <__udivmoddi4+0x1a6>
 8001d18:	193c      	adds	r4, r7, r4
 8001d1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8001d1e:	f080 8084 	bcs.w	8001e2a <__udivmoddi4+0x2a2>
 8001d22:	45a1      	cmp	r9, r4
 8001d24:	f240 8081 	bls.w	8001e2a <__udivmoddi4+0x2a2>
 8001d28:	f1ae 0e02 	sub.w	lr, lr, #2
 8001d2c:	443c      	add	r4, r7
 8001d2e:	eba4 0409 	sub.w	r4, r4, r9
 8001d32:	fa1f f983 	uxth.w	r9, r3
 8001d36:	fbb4 f3f0 	udiv	r3, r4, r0
 8001d3a:	fb00 4413 	mls	r4, r0, r3, r4
 8001d3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001d42:	fb03 fc0c 	mul.w	ip, r3, ip
 8001d46:	45a4      	cmp	ip, r4
 8001d48:	d907      	bls.n	8001d5a <__udivmoddi4+0x1d2>
 8001d4a:	193c      	adds	r4, r7, r4
 8001d4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8001d50:	d267      	bcs.n	8001e22 <__udivmoddi4+0x29a>
 8001d52:	45a4      	cmp	ip, r4
 8001d54:	d965      	bls.n	8001e22 <__udivmoddi4+0x29a>
 8001d56:	3b02      	subs	r3, #2
 8001d58:	443c      	add	r4, r7
 8001d5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001d5e:	fba0 9302 	umull	r9, r3, r0, r2
 8001d62:	eba4 040c 	sub.w	r4, r4, ip
 8001d66:	429c      	cmp	r4, r3
 8001d68:	46ce      	mov	lr, r9
 8001d6a:	469c      	mov	ip, r3
 8001d6c:	d351      	bcc.n	8001e12 <__udivmoddi4+0x28a>
 8001d6e:	d04e      	beq.n	8001e0e <__udivmoddi4+0x286>
 8001d70:	b155      	cbz	r5, 8001d88 <__udivmoddi4+0x200>
 8001d72:	ebb8 030e 	subs.w	r3, r8, lr
 8001d76:	eb64 040c 	sbc.w	r4, r4, ip
 8001d7a:	fa04 f606 	lsl.w	r6, r4, r6
 8001d7e:	40cb      	lsrs	r3, r1
 8001d80:	431e      	orrs	r6, r3
 8001d82:	40cc      	lsrs	r4, r1
 8001d84:	e9c5 6400 	strd	r6, r4, [r5]
 8001d88:	2100      	movs	r1, #0
 8001d8a:	e750      	b.n	8001c2e <__udivmoddi4+0xa6>
 8001d8c:	f1c2 0320 	rsb	r3, r2, #32
 8001d90:	fa20 f103 	lsr.w	r1, r0, r3
 8001d94:	fa0c fc02 	lsl.w	ip, ip, r2
 8001d98:	fa24 f303 	lsr.w	r3, r4, r3
 8001d9c:	4094      	lsls	r4, r2
 8001d9e:	430c      	orrs	r4, r1
 8001da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001da4:	fa00 fe02 	lsl.w	lr, r0, r2
 8001da8:	fa1f f78c 	uxth.w	r7, ip
 8001dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8001db0:	fb08 3110 	mls	r1, r8, r0, r3
 8001db4:	0c23      	lsrs	r3, r4, #16
 8001db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001dba:	fb00 f107 	mul.w	r1, r0, r7
 8001dbe:	4299      	cmp	r1, r3
 8001dc0:	d908      	bls.n	8001dd4 <__udivmoddi4+0x24c>
 8001dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8001dc6:	f100 36ff 	add.w	r6, r0, #4294967295
 8001dca:	d22c      	bcs.n	8001e26 <__udivmoddi4+0x29e>
 8001dcc:	4299      	cmp	r1, r3
 8001dce:	d92a      	bls.n	8001e26 <__udivmoddi4+0x29e>
 8001dd0:	3802      	subs	r0, #2
 8001dd2:	4463      	add	r3, ip
 8001dd4:	1a5b      	subs	r3, r3, r1
 8001dd6:	b2a4      	uxth	r4, r4
 8001dd8:	fbb3 f1f8 	udiv	r1, r3, r8
 8001ddc:	fb08 3311 	mls	r3, r8, r1, r3
 8001de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001de4:	fb01 f307 	mul.w	r3, r1, r7
 8001de8:	42a3      	cmp	r3, r4
 8001dea:	d908      	bls.n	8001dfe <__udivmoddi4+0x276>
 8001dec:	eb1c 0404 	adds.w	r4, ip, r4
 8001df0:	f101 36ff 	add.w	r6, r1, #4294967295
 8001df4:	d213      	bcs.n	8001e1e <__udivmoddi4+0x296>
 8001df6:	42a3      	cmp	r3, r4
 8001df8:	d911      	bls.n	8001e1e <__udivmoddi4+0x296>
 8001dfa:	3902      	subs	r1, #2
 8001dfc:	4464      	add	r4, ip
 8001dfe:	1ae4      	subs	r4, r4, r3
 8001e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001e04:	e739      	b.n	8001c7a <__udivmoddi4+0xf2>
 8001e06:	4604      	mov	r4, r0
 8001e08:	e6f0      	b.n	8001bec <__udivmoddi4+0x64>
 8001e0a:	4608      	mov	r0, r1
 8001e0c:	e706      	b.n	8001c1c <__udivmoddi4+0x94>
 8001e0e:	45c8      	cmp	r8, r9
 8001e10:	d2ae      	bcs.n	8001d70 <__udivmoddi4+0x1e8>
 8001e12:	ebb9 0e02 	subs.w	lr, r9, r2
 8001e16:	eb63 0c07 	sbc.w	ip, r3, r7
 8001e1a:	3801      	subs	r0, #1
 8001e1c:	e7a8      	b.n	8001d70 <__udivmoddi4+0x1e8>
 8001e1e:	4631      	mov	r1, r6
 8001e20:	e7ed      	b.n	8001dfe <__udivmoddi4+0x276>
 8001e22:	4603      	mov	r3, r0
 8001e24:	e799      	b.n	8001d5a <__udivmoddi4+0x1d2>
 8001e26:	4630      	mov	r0, r6
 8001e28:	e7d4      	b.n	8001dd4 <__udivmoddi4+0x24c>
 8001e2a:	46d6      	mov	lr, sl
 8001e2c:	e77f      	b.n	8001d2e <__udivmoddi4+0x1a6>
 8001e2e:	4463      	add	r3, ip
 8001e30:	3802      	subs	r0, #2
 8001e32:	e74d      	b.n	8001cd0 <__udivmoddi4+0x148>
 8001e34:	4606      	mov	r6, r0
 8001e36:	4623      	mov	r3, r4
 8001e38:	4608      	mov	r0, r1
 8001e3a:	e70f      	b.n	8001c5c <__udivmoddi4+0xd4>
 8001e3c:	3e02      	subs	r6, #2
 8001e3e:	4463      	add	r3, ip
 8001e40:	e730      	b.n	8001ca4 <__udivmoddi4+0x11c>
 8001e42:	bf00      	nop

08001e44 <__aeabi_idiv0>:
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop

08001e48 <Dessine_compteur_vitesse>:

#define VITESSE_MAX 200
extern ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc1;

void Dessine_compteur_vitesse(){
 8001e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e4c:	ed2d 8b02 	vpush	{d8}
 8001e50:	b085      	sub	sp, #20
    ILI9341_Fill(ILI9341_COLOR_BLACK); // Efface l'cran
 8001e52:	2000      	movs	r0, #0
 8001e54:	f002 f9f4 	bl	8004240 <ILI9341_Fill>

    // Dcale le cercle vers le haut en rduisant la valeur de y (ex: 120 au lieu de 160)
    ILI9341_DrawCircle(120, 120, 100, ILI9341_COLOR_WHITE);
 8001e58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e5c:	2264      	movs	r2, #100	@ 0x64
 8001e5e:	2178      	movs	r1, #120	@ 0x78
 8001e60:	4608      	mov	r0, r1
 8001e62:	f002 fbae 	bl	80045c2 <ILI9341_DrawCircle>

    for (int i = 0; i <= VITESSE_MAX; i += 10) {
 8001e66:	2500      	movs	r5, #0
 8001e68:	e093      	b.n	8001f92 <Dessine_compteur_vitesse+0x14a>
        float angle = ((i * 270) / VITESSE_MAX - 135) * (M_PI / 180);
 8001e6a:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 8001e6e:	fb05 f000 	mul.w	r0, r5, r0
 8001e72:	4b4f      	ldr	r3, [pc, #316]	@ (8001fb0 <Dessine_compteur_vitesse+0x168>)
 8001e74:	fb83 2300 	smull	r2, r3, r3, r0
 8001e78:	17c0      	asrs	r0, r0, #31
 8001e7a:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
 8001e7e:	3887      	subs	r0, #135	@ 0x87
 8001e80:	f7ff fa88 	bl	8001394 <__aeabi_i2d>
 8001e84:	a348      	add	r3, pc, #288	@ (adr r3, 8001fa8 <Dessine_compteur_vitesse+0x160>)
 8001e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8a:	f7ff faed 	bl	8001468 <__aeabi_dmul>
 8001e8e:	f7ff fdc3 	bl	8001a18 <__aeabi_d2f>

        int x1 = 120 + 80 * cos(angle);
 8001e92:	f7ff fa91 	bl	80013b8 <__aeabi_f2d>
 8001e96:	ec41 0b18 	vmov	d8, r0, r1
 8001e9a:	eeb0 0a48 	vmov.f32	s0, s16
 8001e9e:	eef0 0a68 	vmov.f32	s1, s17
 8001ea2:	f009 fc9d 	bl	800b7e0 <cos>
 8001ea6:	ec59 8b10 	vmov	r8, r9, d0
 8001eaa:	2200      	movs	r2, #0
 8001eac:	4b41      	ldr	r3, [pc, #260]	@ (8001fb4 <Dessine_compteur_vitesse+0x16c>)
 8001eae:	4640      	mov	r0, r8
 8001eb0:	4649      	mov	r1, r9
 8001eb2:	f7ff fad9 	bl	8001468 <__aeabi_dmul>
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001eba:	f7ff f91f 	bl	80010fc <__adddf3>
 8001ebe:	f7ff fd83 	bl	80019c8 <__aeabi_d2iz>
 8001ec2:	4604      	mov	r4, r0
        int y1 = 120 + 80 * sin(angle);
 8001ec4:	eeb0 0a48 	vmov.f32	s0, s16
 8001ec8:	eef0 0a68 	vmov.f32	s1, s17
 8001ecc:	f009 fce4 	bl	800b898 <sin>
 8001ed0:	ec57 6b10 	vmov	r6, r7, d0
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	4b37      	ldr	r3, [pc, #220]	@ (8001fb4 <Dessine_compteur_vitesse+0x16c>)
 8001ed8:	4630      	mov	r0, r6
 8001eda:	4639      	mov	r1, r7
 8001edc:	f7ff fac4 	bl	8001468 <__aeabi_dmul>
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	4b35      	ldr	r3, [pc, #212]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001ee4:	f7ff f90a 	bl	80010fc <__adddf3>
 8001ee8:	f7ff fd6e 	bl	80019c8 <__aeabi_d2iz>
 8001eec:	4682      	mov	sl, r0
        int x2 = 120 + 90 * cos(angle);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	4b32      	ldr	r3, [pc, #200]	@ (8001fbc <Dessine_compteur_vitesse+0x174>)
 8001ef2:	4640      	mov	r0, r8
 8001ef4:	4649      	mov	r1, r9
 8001ef6:	f7ff fab7 	bl	8001468 <__aeabi_dmul>
 8001efa:	2200      	movs	r2, #0
 8001efc:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001efe:	f7ff f8fd 	bl	80010fc <__adddf3>
 8001f02:	f7ff fd61 	bl	80019c8 <__aeabi_d2iz>
 8001f06:	4683      	mov	fp, r0
        int y2 = 120 + 90 * sin(angle);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fbc <Dessine_compteur_vitesse+0x174>)
 8001f0c:	4630      	mov	r0, r6
 8001f0e:	4639      	mov	r1, r7
 8001f10:	f7ff faaa 	bl	8001468 <__aeabi_dmul>
 8001f14:	2200      	movs	r2, #0
 8001f16:	4b28      	ldr	r3, [pc, #160]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001f18:	f7ff f8f0 	bl	80010fc <__adddf3>
 8001f1c:	f7ff fd54 	bl	80019c8 <__aeabi_d2iz>

        ILI9341_DrawLine(x1, y1, x2, y2, ILI9341_COLOR_WHITE);
 8001f20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	b283      	uxth	r3, r0
 8001f28:	fa1f f28b 	uxth.w	r2, fp
 8001f2c:	fa1f f18a 	uxth.w	r1, sl
 8001f30:	b2a0      	uxth	r0, r4
 8001f32:	f002 fac1 	bl	80044b8 <ILI9341_DrawLine>

        char text[4];
        sprintf(text, "%d", i);
 8001f36:	462a      	mov	r2, r5
 8001f38:	4921      	ldr	r1, [pc, #132]	@ (8001fc0 <Dessine_compteur_vitesse+0x178>)
 8001f3a:	a803      	add	r0, sp, #12
 8001f3c:	f007 fc0a 	bl	8009754 <siprintf>
        int xText = 120 + 110 * cos(angle);
 8001f40:	2200      	movs	r2, #0
 8001f42:	4b20      	ldr	r3, [pc, #128]	@ (8001fc4 <Dessine_compteur_vitesse+0x17c>)
 8001f44:	4640      	mov	r0, r8
 8001f46:	4649      	mov	r1, r9
 8001f48:	f7ff fa8e 	bl	8001468 <__aeabi_dmul>
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001f50:	f7ff f8d4 	bl	80010fc <__adddf3>
 8001f54:	f7ff fd38 	bl	80019c8 <__aeabi_d2iz>
 8001f58:	4604      	mov	r4, r0
        int yText = 120 + 110 * sin(angle);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4b19      	ldr	r3, [pc, #100]	@ (8001fc4 <Dessine_compteur_vitesse+0x17c>)
 8001f5e:	4630      	mov	r0, r6
 8001f60:	4639      	mov	r1, r7
 8001f62:	f7ff fa81 	bl	8001468 <__aeabi_dmul>
 8001f66:	2200      	movs	r2, #0
 8001f68:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <Dessine_compteur_vitesse+0x170>)
 8001f6a:	f7ff f8c7 	bl	80010fc <__adddf3>
 8001f6e:	f7ff fd2b 	bl	80019c8 <__aeabi_d2iz>
        ILI9341_Puts(xText - 8, yText - 8, text, &Font_7x10, ILI9341_COLOR_YELLOW, ILI9341_COLOR_BLACK);
 8001f72:	f1a0 0108 	sub.w	r1, r0, #8
 8001f76:	f1a4 0008 	sub.w	r0, r4, #8
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <Dessine_compteur_vitesse+0x180>)
 8001f86:	aa03      	add	r2, sp, #12
 8001f88:	b289      	uxth	r1, r1
 8001f8a:	b280      	uxth	r0, r0
 8001f8c:	f002 fa44 	bl	8004418 <ILI9341_Puts>
    for (int i = 0; i <= VITESSE_MAX; i += 10) {
 8001f90:	350a      	adds	r5, #10
 8001f92:	2dc8      	cmp	r5, #200	@ 0xc8
 8001f94:	f77f af69 	ble.w	8001e6a <Dessine_compteur_vitesse+0x22>
    }
}
 8001f98:	b005      	add	sp, #20
 8001f9a:	ecbd 8b02 	vpop	{d8}
 8001f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fa2:	bf00      	nop
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	a2529d39 	.word	0xa2529d39
 8001fac:	3f91df46 	.word	0x3f91df46
 8001fb0:	51eb851f 	.word	0x51eb851f
 8001fb4:	40540000 	.word	0x40540000
 8001fb8:	405e0000 	.word	0x405e0000
 8001fbc:	40568000 	.word	0x40568000
 8001fc0:	0800d098 	.word	0x0800d098
 8001fc4:	405b8000 	.word	0x405b8000
 8001fc8:	20000004 	.word	0x20000004
 8001fcc:	00000000 	.word	0x00000000

08001fd0 <Dessine_Aiguille>:

void Dessine_Aiguille(int vitesse) {
 8001fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fd4:	ed2d 8b02 	vpush	{d8}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	4605      	mov	r5, r0
    static int ancienneVitesse = 0;

    float ancienAngle = ((ancienneVitesse * 270) / VITESSE_MAX - 135) * (M_PI / 180);
 8001fdc:	4e4c      	ldr	r6, [pc, #304]	@ (8002110 <Dessine_Aiguille+0x140>)
 8001fde:	6833      	ldr	r3, [r6, #0]
 8001fe0:	f44f 7487 	mov.w	r4, #270	@ 0x10e
 8001fe4:	fb04 f303 	mul.w	r3, r4, r3
 8001fe8:	4f4a      	ldr	r7, [pc, #296]	@ (8002114 <Dessine_Aiguille+0x144>)
 8001fea:	fb87 1203 	smull	r1, r2, r7, r3
 8001fee:	17d8      	asrs	r0, r3, #31
 8001ff0:	ebc0 10a2 	rsb	r0, r0, r2, asr #6
 8001ff4:	3887      	subs	r0, #135	@ 0x87
 8001ff6:	f7ff f9cd 	bl	8001394 <__aeabi_i2d>
 8001ffa:	a343      	add	r3, pc, #268	@ (adr r3, 8002108 <Dessine_Aiguille+0x138>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	f7ff fa32 	bl	8001468 <__aeabi_dmul>
 8002004:	f7ff fd08 	bl	8001a18 <__aeabi_d2f>
 8002008:	4680      	mov	r8, r0
    float nouvelAngle = ((vitesse * 270) / VITESSE_MAX - 135) * (M_PI / 180);
 800200a:	fb05 f404 	mul.w	r4, r5, r4
 800200e:	fb87 3704 	smull	r3, r7, r7, r4
 8002012:	17e4      	asrs	r4, r4, #31
 8002014:	ebc4 14a7 	rsb	r4, r4, r7, asr #6
 8002018:	f1a4 0087 	sub.w	r0, r4, #135	@ 0x87
 800201c:	f7ff f9ba 	bl	8001394 <__aeabi_i2d>
 8002020:	a339      	add	r3, pc, #228	@ (adr r3, 8002108 <Dessine_Aiguille+0x138>)
 8002022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002026:	f7ff fa1f 	bl	8001468 <__aeabi_dmul>
 800202a:	f7ff fcf5 	bl	8001a18 <__aeabi_d2f>
 800202e:	4604      	mov	r4, r0

    int x1 = 120, y1 = 120; // Dcale l'origine de l'aiguille

    // Efface l'ancienne aiguille
    int xAncien = 120 + 65 * cos(ancienAngle);
 8002030:	4640      	mov	r0, r8
 8002032:	f7ff f9c1 	bl	80013b8 <__aeabi_f2d>
 8002036:	ec41 0b18 	vmov	d8, r0, r1
 800203a:	eeb0 0a48 	vmov.f32	s0, s16
 800203e:	eef0 0a68 	vmov.f32	s1, s17
 8002042:	f009 fbcd 	bl	800b7e0 <cos>
 8002046:	ec51 0b10 	vmov	r0, r1, d0
 800204a:	2200      	movs	r2, #0
 800204c:	4b32      	ldr	r3, [pc, #200]	@ (8002118 <Dessine_Aiguille+0x148>)
 800204e:	f7ff fa0b 	bl	8001468 <__aeabi_dmul>
 8002052:	2200      	movs	r2, #0
 8002054:	4b31      	ldr	r3, [pc, #196]	@ (800211c <Dessine_Aiguille+0x14c>)
 8002056:	f7ff f851 	bl	80010fc <__adddf3>
 800205a:	f7ff fcb5 	bl	80019c8 <__aeabi_d2iz>
 800205e:	4607      	mov	r7, r0
    int yAncien = 120 + 65 * sin(ancienAngle);
 8002060:	eeb0 0a48 	vmov.f32	s0, s16
 8002064:	eef0 0a68 	vmov.f32	s1, s17
 8002068:	f009 fc16 	bl	800b898 <sin>
 800206c:	ec51 0b10 	vmov	r0, r1, d0
 8002070:	2200      	movs	r2, #0
 8002072:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <Dessine_Aiguille+0x148>)
 8002074:	f7ff f9f8 	bl	8001468 <__aeabi_dmul>
 8002078:	2200      	movs	r2, #0
 800207a:	4b28      	ldr	r3, [pc, #160]	@ (800211c <Dessine_Aiguille+0x14c>)
 800207c:	f7ff f83e 	bl	80010fc <__adddf3>
 8002080:	f7ff fca2 	bl	80019c8 <__aeabi_d2iz>
    ILI9341_DrawLine(x1, y1, xAncien, yAncien, ILI9341_COLOR_BLACK);
 8002084:	2300      	movs	r3, #0
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	b283      	uxth	r3, r0
 800208a:	b2ba      	uxth	r2, r7
 800208c:	2178      	movs	r1, #120	@ 0x78
 800208e:	4608      	mov	r0, r1
 8002090:	f002 fa12 	bl	80044b8 <ILI9341_DrawLine>

    // Dessine la nouvelle aiguille
    int xNouveau = 120 + 65 * cos(nouvelAngle);
 8002094:	4620      	mov	r0, r4
 8002096:	f7ff f98f 	bl	80013b8 <__aeabi_f2d>
 800209a:	ec41 0b18 	vmov	d8, r0, r1
 800209e:	eeb0 0a48 	vmov.f32	s0, s16
 80020a2:	eef0 0a68 	vmov.f32	s1, s17
 80020a6:	f009 fb9b 	bl	800b7e0 <cos>
 80020aa:	ec51 0b10 	vmov	r0, r1, d0
 80020ae:	2200      	movs	r2, #0
 80020b0:	4b19      	ldr	r3, [pc, #100]	@ (8002118 <Dessine_Aiguille+0x148>)
 80020b2:	f7ff f9d9 	bl	8001468 <__aeabi_dmul>
 80020b6:	2200      	movs	r2, #0
 80020b8:	4b18      	ldr	r3, [pc, #96]	@ (800211c <Dessine_Aiguille+0x14c>)
 80020ba:	f7ff f81f 	bl	80010fc <__adddf3>
 80020be:	f7ff fc83 	bl	80019c8 <__aeabi_d2iz>
 80020c2:	4604      	mov	r4, r0
    int yNouveau = 120 + 65 * sin(nouvelAngle);
 80020c4:	eeb0 0a48 	vmov.f32	s0, s16
 80020c8:	eef0 0a68 	vmov.f32	s1, s17
 80020cc:	f009 fbe4 	bl	800b898 <sin>
 80020d0:	ec51 0b10 	vmov	r0, r1, d0
 80020d4:	2200      	movs	r2, #0
 80020d6:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <Dessine_Aiguille+0x148>)
 80020d8:	f7ff f9c6 	bl	8001468 <__aeabi_dmul>
 80020dc:	2200      	movs	r2, #0
 80020de:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <Dessine_Aiguille+0x14c>)
 80020e0:	f7ff f80c 	bl	80010fc <__adddf3>
 80020e4:	f7ff fc70 	bl	80019c8 <__aeabi_d2iz>
    ILI9341_DrawLine(x1, y1, xNouveau, yNouveau, ILI9341_COLOR_RED);
 80020e8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	b283      	uxth	r3, r0
 80020f0:	b2a2      	uxth	r2, r4
 80020f2:	2178      	movs	r1, #120	@ 0x78
 80020f4:	4608      	mov	r0, r1
 80020f6:	f002 f9df 	bl	80044b8 <ILI9341_DrawLine>

    ancienneVitesse = vitesse;
 80020fa:	6035      	str	r5, [r6, #0]
}
 80020fc:	b002      	add	sp, #8
 80020fe:	ecbd 8b02 	vpop	{d8}
 8002102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002106:	bf00      	nop
 8002108:	a2529d39 	.word	0xa2529d39
 800210c:	3f91df46 	.word	0x3f91df46
 8002110:	20000200 	.word	0x20000200
 8002114:	51eb851f 	.word	0x51eb851f
 8002118:	40504000 	.word	0x40504000
 800211c:	405e0000 	.word	0x405e0000

08002120 <MetAJourCompteur>:



void MetAJourCompteur(int nouvelleVitesse) {
 8002120:	b538      	push	{r3, r4, r5, lr}
 8002122:	4604      	mov	r4, r0
    static int ancienneVitesse = 0;

    // Efface l'ancienne aiguille
    Dessine_Aiguille(ancienneVitesse);
 8002124:	4d04      	ldr	r5, [pc, #16]	@ (8002138 <MetAJourCompteur+0x18>)
 8002126:	6828      	ldr	r0, [r5, #0]
 8002128:	f7ff ff52 	bl	8001fd0 <Dessine_Aiguille>

    // Dessine la nouvelle aiguille
    Dessine_Aiguille(nouvelleVitesse);
 800212c:	4620      	mov	r0, r4
 800212e:	f7ff ff4f 	bl	8001fd0 <Dessine_Aiguille>

    ancienneVitesse = nouvelleVitesse;
 8002132:	602c      	str	r4, [r5, #0]
}
 8002134:	bd38      	pop	{r3, r4, r5, pc}
 8002136:	bf00      	nop
 8002138:	200001fc 	.word	0x200001fc

0800213c <main>:

/**
  * @brief  Point d'entre de votre application
  */
int main(void)
{
 800213c:	b530      	push	{r4, r5, lr}
 800213e:	b085      	sub	sp, #20
	// Initialisation HAL
	HAL_Init();
 8002140:	f002 fb06 	bl	8004750 <HAL_Init>

	// Init GPIO + UART2
	BSP_GPIO_enable();
 8002144:	f000 fc9a 	bl	8002a7c <BSP_GPIO_enable>
	BSP_UART_init(UART2_ID, 115200);
 8002148:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800214c:	2001      	movs	r0, #1
 800214e:	f001 fd2d 	bl	8003bac <BSP_UART_init>

	// Redirection des printf vers UART2
	BSP_SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8002152:	2201      	movs	r2, #1
 8002154:	4611      	mov	r1, r2
 8002156:	4610      	mov	r0, r2
 8002158:	f001 f834 	bl	80031c4 <BSP_SYS_set_std_usart>

	// Init LED verte
	BSP_GPIO_pin_config(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_NO_AF);
 800215c:	4d32      	ldr	r5, [pc, #200]	@ (8002228 <main+0xec>)
 800215e:	2300      	movs	r3, #0
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	2402      	movs	r4, #2
 8002164:	9400      	str	r4, [sp, #0]
 8002166:	2201      	movs	r2, #1
 8002168:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800216c:	4628      	mov	r0, r5
 800216e:	f000 fcb9 	bl	8002ae4 <BSP_GPIO_pin_config>

	// Init cran TFT
	ILI9341_Init();
 8002172:	f002 f8a7 	bl	80042c4 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8002176:	2003      	movs	r0, #3
 8002178:	f002 f874 	bl	8004264 <ILI9341_Rotate>

	// Dessiner compteur de vitesse au dmarrage
	Dessine_compteur_vitesse();
 800217c:	f7ff fe64 	bl	8001e48 <Dessine_compteur_vitesse>

	// Initialisation ADC (potentiomtre)
	BSP_ADC_init();
 8002180:	f000 fb2c 	bl	80027dc <BSP_ADC_init>

	// Initialisation moteur DC
	static motor_id_e moteur1;
	moteur1 = BSP_MOTOR_add(GPIOA, GPIO_PIN_1, GPIOB, GPIO_PIN_0);
 8002184:	2301      	movs	r3, #1
 8002186:	462a      	mov	r2, r5
 8002188:	4621      	mov	r1, r4
 800218a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800218e:	f000 f9dd 	bl	800254c <BSP_MOTOR_add>
 8002192:	4b26      	ldr	r3, [pc, #152]	@ (800222c <main+0xf0>)
 8002194:	7018      	strb	r0, [r3, #0]
 8002196:	e02a      	b.n	80021ee <main+0xb2>
		MetAJourCompteur(vitesse);

		// Calcul du PWM avec une rponse progressive
		float duty_f = 0.0f;
		if (vitesse > 0) {
			float ratio = (float)vitesse / VITESSE_MAX;     // 0.0  1.0
 8002198:	ee07 4a90 	vmov	s15, r4
 800219c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			duty_f = 0.6f + powf(ratio, 1.5f) * 0.4f;          // entre 60% et 100%
 80021a0:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 80021a4:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8002230 <main+0xf4>
 80021a8:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80021ac:	f009 fbc8 	bl	800b940 <powf>
 80021b0:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8002234 <main+0xf8>
 80021b4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80021b8:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8002238 <main+0xfc>
 80021bc:	ee30 0a27 	vadd.f32	s0, s0, s15
		}
		uint8_t duty = (uint8_t)(duty_f * 100.0f);
 80021c0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800223c <main+0x100>
 80021c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80021c8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80021cc:	edcd 7a03 	vstr	s15, [sp, #12]
 80021d0:	f89d 400c 	ldrb.w	r4, [sp, #12]

		// Afficher le PWM dans le terminal UART
		printf(" | PWM: %3d %%\r\n", duty);
 80021d4:	4621      	mov	r1, r4
 80021d6:	481a      	ldr	r0, [pc, #104]	@ (8002240 <main+0x104>)
 80021d8:	f007 f998 	bl	800950c <iprintf>

		// Appliquer le PWM au moteur
		BSP_MOTOR_set_duty(moteur1, duty);
 80021dc:	4621      	mov	r1, r4
 80021de:	4b13      	ldr	r3, [pc, #76]	@ (800222c <main+0xf0>)
 80021e0:	f993 0000 	ldrsb.w	r0, [r3]
 80021e4:	f000 fa64 	bl	80026b0 <BSP_MOTOR_set_duty>

		// Pause
		HAL_Delay(200);
 80021e8:	20c8      	movs	r0, #200	@ 0xc8
 80021ea:	f002 fad3 	bl	8004794 <HAL_Delay>
		uint16_t raw_value = BSP_ADC_getValue(ADC_1);
 80021ee:	2000      	movs	r0, #0
 80021f0:	f000 fbb2 	bl	8002958 <BSP_ADC_getValue>
 80021f4:	4602      	mov	r2, r0
		int vitesse = (raw_value * VITESSE_MAX) / 4095;
 80021f6:	25c8      	movs	r5, #200	@ 0xc8
 80021f8:	fb00 f505 	mul.w	r5, r0, r5
 80021fc:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <main+0x108>)
 80021fe:	fb83 1305 	smull	r1, r3, r3, r5
 8002202:	442b      	add	r3, r5
 8002204:	17ec      	asrs	r4, r5, #31
 8002206:	ebc4 24e3 	rsb	r4, r4, r3, asr #11
		printf("Vitesse: %3d km/h | raw ADC: %4d", vitesse, raw_value);
 800220a:	4621      	mov	r1, r4
 800220c:	480e      	ldr	r0, [pc, #56]	@ (8002248 <main+0x10c>)
 800220e:	f007 f97d 	bl	800950c <iprintf>
		MetAJourCompteur(vitesse);
 8002212:	4620      	mov	r0, r4
 8002214:	f7ff ff84 	bl	8002120 <MetAJourCompteur>
		if (vitesse > 0) {
 8002218:	f640 73fe 	movw	r3, #4094	@ 0xffe
 800221c:	429d      	cmp	r5, r3
 800221e:	dcbb      	bgt.n	8002198 <main+0x5c>
		float duty_f = 0.0f;
 8002220:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800224c <main+0x110>
 8002224:	e7cc      	b.n	80021c0 <main+0x84>
 8002226:	bf00      	nop
 8002228:	48000400 	.word	0x48000400
 800222c:	20000204 	.word	0x20000204
 8002230:	43480000 	.word	0x43480000
 8002234:	3ecccccd 	.word	0x3ecccccd
 8002238:	3f19999a 	.word	0x3f19999a
 800223c:	42c80000 	.word	0x42c80000
 8002240:	0800d0c0 	.word	0x0800d0c0
 8002244:	80080081 	.word	0x80080081
 8002248:	0800d09c 	.word	0x0800d09c
 800224c:	00000000 	.word	0x00000000

08002250 <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{

  while (1)
 8002250:	e7fe      	b.n	8002250 <NMI_Handler>

08002252 <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{

  while (1)
 8002252:	e7fe      	b.n	8002252 <HardFault_Handler>

08002254 <MemManage_Handler>:
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{

  while (1)
 8002254:	e7fe      	b.n	8002254 <MemManage_Handler>

08002256 <BusFault_Handler>:
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{

  while (1)
 8002256:	e7fe      	b.n	8002256 <BusFault_Handler>

08002258 <UsageFault_Handler>:
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{

  while (1)
 8002258:	e7fe      	b.n	8002258 <UsageFault_Handler>

0800225a <SVC_Handler>:
  */
void SVC_Handler(void)
{


}
 800225a:	4770      	bx	lr

0800225c <DebugMon_Handler>:
  */
void DebugMon_Handler(void)
{


}
 800225c:	4770      	bx	lr

0800225e <PendSV_Handler>:
  */
void PendSV_Handler(void)
{


}
 800225e:	4770      	bx	lr

08002260 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002260:	2001      	movs	r0, #1
 8002262:	4770      	bx	lr

08002264 <_kill>:

int _kill(int pid, int sig)
{
 8002264:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002266:	f007 fbcf 	bl	8009a08 <__errno>
 800226a:	2316      	movs	r3, #22
 800226c:	6003      	str	r3, [r0, #0]
  return -1;
}
 800226e:	f04f 30ff 	mov.w	r0, #4294967295
 8002272:	bd08      	pop	{r3, pc}

08002274 <_exit>:

void _exit (int status)
{
 8002274:	b508      	push	{r3, lr}
  _kill(status, -1);
 8002276:	f04f 31ff 	mov.w	r1, #4294967295
 800227a:	f7ff fff3 	bl	8002264 <_kill>
  while (1) {}    /* Make sure we hang here */
 800227e:	e7fe      	b.n	800227e <_exit+0xa>

08002280 <_close>:

__attribute__((weak))  int _close(int file)
{
  (void)file;
  return -1;
}
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	4770      	bx	lr

08002286 <_fstat>:


__attribute__((weak))  int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002286:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800228a:	604b      	str	r3, [r1, #4]
  return 0;
}
 800228c:	2000      	movs	r0, #0
 800228e:	4770      	bx	lr

08002290 <_isatty>:

__attribute__((weak))  int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002290:	2001      	movs	r0, #1
 8002292:	4770      	bx	lr

08002294 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002294:	2000      	movs	r0, #0
 8002296:	4770      	bx	lr

08002298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002298:	b510      	push	{r4, lr}
 800229a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800229c:	4a0c      	ldr	r2, [pc, #48]	@ (80022d0 <_sbrk+0x38>)
 800229e:	490d      	ldr	r1, [pc, #52]	@ (80022d4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022a0:	480d      	ldr	r0, [pc, #52]	@ (80022d8 <_sbrk+0x40>)
 80022a2:	6800      	ldr	r0, [r0, #0]
 80022a4:	b140      	cbz	r0, 80022b8 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022a6:	480c      	ldr	r0, [pc, #48]	@ (80022d8 <_sbrk+0x40>)
 80022a8:	6800      	ldr	r0, [r0, #0]
 80022aa:	4403      	add	r3, r0
 80022ac:	1a52      	subs	r2, r2, r1
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d806      	bhi.n	80022c0 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80022b2:	4a09      	ldr	r2, [pc, #36]	@ (80022d8 <_sbrk+0x40>)
 80022b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80022b6:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80022b8:	4807      	ldr	r0, [pc, #28]	@ (80022d8 <_sbrk+0x40>)
 80022ba:	4c08      	ldr	r4, [pc, #32]	@ (80022dc <_sbrk+0x44>)
 80022bc:	6004      	str	r4, [r0, #0]
 80022be:	e7f2      	b.n	80022a6 <_sbrk+0xe>
    errno = ENOMEM;
 80022c0:	f007 fba2 	bl	8009a08 <__errno>
 80022c4:	230c      	movs	r3, #12
 80022c6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80022c8:	f04f 30ff 	mov.w	r0, #4294967295
 80022cc:	e7f3      	b.n	80022b6 <_sbrk+0x1e>
 80022ce:	bf00      	nop
 80022d0:	20008000 	.word	0x20008000
 80022d4:	00000400 	.word	0x00000400
 80022d8:	20000208 	.word	0x20000208
 80022dc:	20000ad8 	.word	0x20000ad8

080022e0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80022e0:	4a03      	ldr	r2, [pc, #12]	@ (80022f0 <SystemInit+0x10>)
 80022e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80022e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022ea:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022ee:	4770      	bx	lr
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <MOTOR_gpio_and_pin_to_pwm_channel>:
	return ret;
}


static running_t MOTOR_gpio_and_pin_to_pwm_channel(GPIO_TypeDef * gpio, uint16_t pin, pwm_channel_t * pwm_channel)
{
 80022f4:	b510      	push	{r4, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	4614      	mov	r4, r2
	running_t ret;
	ret = END_ERROR;

	pwm_channel_t local_pwm_channel;
	local_pwm_channel.timer_id = TIMER_ID_NB;
 80022fa:	2305      	movs	r3, #5
 80022fc:	f88d 301c 	strb.w	r3, [sp, #28]
	local_pwm_channel.gpio = gpio;
 8002300:	9000      	str	r0, [sp, #0]
	local_pwm_channel.pin = pin;
 8002302:	f8ad 1004 	strh.w	r1, [sp, #4]
	local_pwm_channel.negative = false;
 8002306:	2300      	movs	r3, #0
 8002308:	f88d 300c 	strb.w	r3, [sp, #12]
	local_pwm_channel.remap = false;
 800230c:	f88d 300d 	strb.w	r3, [sp, #13]

	if(gpio == GPIOA)
 8002310:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8002314:	d021      	beq.n	800235a <MOTOR_gpio_and_pin_to_pwm_channel+0x66>
			//case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER8_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
			default:
				break;
		}
	}
	else if(gpio == GPIOB)
 8002316:	4b87      	ldr	r3, [pc, #540]	@ (8002534 <MOTOR_gpio_and_pin_to_pwm_channel+0x240>)
 8002318:	4298      	cmp	r0, r3
 800231a:	f000 80d5 	beq.w	80024c8 <MOTOR_gpio_and_pin_to_pwm_channel+0x1d4>
			default:
				break;
		}
	}

	if(local_pwm_channel.timer_id != TIMER_ID_NB)	//on a trouv !
 800231e:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8002322:	2805      	cmp	r0, #5
 8002324:	f000 8100 	beq.w	8002528 <MOTOR_gpio_and_pin_to_pwm_channel+0x234>
	{
		local_pwm_channel.handler = BSP_TIMER_get_handler(local_pwm_channel.timer_id);
 8002328:	f001 f976 	bl	8003618 <BSP_TIMER_get_handler>
 800232c:	9006      	str	r0, [sp, #24]
		if(local_pwm_channel.negative)
 800232e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 80f3 	beq.w	800251e <MOTOR_gpio_and_pin_to_pwm_channel+0x22a>
		{
			local_pwm_channel.func_start = &HAL_TIMEx_PWMN_Start;
 8002338:	4b7f      	ldr	r3, [pc, #508]	@ (8002538 <MOTOR_gpio_and_pin_to_pwm_channel+0x244>)
 800233a:	9304      	str	r3, [sp, #16]
			local_pwm_channel.func_stop = &HAL_TIMEx_PWMN_Stop;
 800233c:	4b7f      	ldr	r3, [pc, #508]	@ (800253c <MOTOR_gpio_and_pin_to_pwm_channel+0x248>)
 800233e:	9305      	str	r3, [sp, #20]
		{
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
		}

		*pwm_channel = local_pwm_channel;
 8002340:	46a4      	mov	ip, r4
 8002342:	46ee      	mov	lr, sp
 8002344:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8002348:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800234c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8002350:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ret = END_OK;
 8002354:	2001      	movs	r0, #1
	{
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
	}

	return ret;
}
 8002356:	b008      	add	sp, #32
 8002358:	bd10      	pop	{r4, pc}
		switch(pin)
 800235a:	2940      	cmp	r1, #64	@ 0x40
 800235c:	f000 809d 	beq.w	800249a <MOTOR_gpio_and_pin_to_pwm_channel+0x1a6>
 8002360:	d914      	bls.n	800238c <MOTOR_gpio_and_pin_to_pwm_channel+0x98>
 8002362:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8002366:	f000 80a3 	beq.w	80024b0 <MOTOR_gpio_and_pin_to_pwm_channel+0x1bc>
 800236a:	d95b      	bls.n	8002424 <MOTOR_gpio_and_pin_to_pwm_channel+0x130>
 800236c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8002370:	f000 80a4 	beq.w	80024bc <MOTOR_gpio_and_pin_to_pwm_channel+0x1c8>
 8002374:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8002378:	d1d1      	bne.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_12:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = true;	break;
 800237a:	2300      	movs	r3, #0
 800237c:	f88d 301c 	strb.w	r3, [sp, #28]
 8002380:	2304      	movs	r3, #4
 8002382:	9302      	str	r3, [sp, #8]
 8002384:	2301      	movs	r3, #1
 8002386:	f88d 300c 	strb.w	r3, [sp, #12]
 800238a:	e7c8      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 800238c:	2920      	cmp	r1, #32
 800238e:	d8c6      	bhi.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
 8002390:	b20b      	sxth	r3, r1
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0c3      	beq.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
 8002396:	3901      	subs	r1, #1
 8002398:	291f      	cmp	r1, #31
 800239a:	d8c0      	bhi.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
 800239c:	a301      	add	r3, pc, #4	@ (adr r3, 80023a4 <MOTOR_gpio_and_pin_to_pwm_channel+0xb0>)
 800239e:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 80023a2:	bf00      	nop
 80023a4:	08002453 	.word	0x08002453
 80023a8:	0800245f 	.word	0x0800245f
 80023ac:	0800231f 	.word	0x0800231f
 80023b0:	0800246b 	.word	0x0800246b
 80023b4:	0800231f 	.word	0x0800231f
 80023b8:	0800231f 	.word	0x0800231f
 80023bc:	0800231f 	.word	0x0800231f
 80023c0:	08002477 	.word	0x08002477
 80023c4:	0800231f 	.word	0x0800231f
 80023c8:	0800231f 	.word	0x0800231f
 80023cc:	0800231f 	.word	0x0800231f
 80023d0:	0800231f 	.word	0x0800231f
 80023d4:	0800231f 	.word	0x0800231f
 80023d8:	0800231f 	.word	0x0800231f
 80023dc:	0800231f 	.word	0x0800231f
 80023e0:	08002483 	.word	0x08002483
 80023e4:	0800231f 	.word	0x0800231f
 80023e8:	0800231f 	.word	0x0800231f
 80023ec:	0800231f 	.word	0x0800231f
 80023f0:	0800231f 	.word	0x0800231f
 80023f4:	0800231f 	.word	0x0800231f
 80023f8:	0800231f 	.word	0x0800231f
 80023fc:	0800231f 	.word	0x0800231f
 8002400:	0800231f 	.word	0x0800231f
 8002404:	0800231f 	.word	0x0800231f
 8002408:	0800231f 	.word	0x0800231f
 800240c:	0800231f 	.word	0x0800231f
 8002410:	0800231f 	.word	0x0800231f
 8002414:	0800231f 	.word	0x0800231f
 8002418:	0800231f 	.word	0x0800231f
 800241c:	0800231f 	.word	0x0800231f
 8002420:	0800248f 	.word	0x0800248f
 8002424:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8002428:	d03d      	beq.n	80024a6 <MOTOR_gpio_and_pin_to_pwm_channel+0x1b2>
 800242a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800242e:	d105      	bne.n	800243c <MOTOR_gpio_and_pin_to_pwm_channel+0x148>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 8002430:	2300      	movs	r3, #0
 8002432:	f88d 301c 	strb.w	r3, [sp, #28]
 8002436:	2304      	movs	r3, #4
 8002438:	9302      	str	r3, [sp, #8]
 800243a:	e770      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 800243c:	2980      	cmp	r1, #128	@ 0x80
 800243e:	f47f af6e 	bne.w	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = true;	break;
 8002442:	2300      	movs	r3, #0
 8002444:	f88d 301c 	strb.w	r3, [sp, #28]
 8002448:	9302      	str	r3, [sp, #8]
 800244a:	2301      	movs	r3, #1
 800244c:	f88d 300c 	strb.w	r3, [sp, #12]
 8002450:	e765      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 8002452:	2301      	movs	r3, #1
 8002454:	f88d 301c 	strb.w	r3, [sp, #28]
 8002458:	2300      	movs	r3, #0
 800245a:	9302      	str	r3, [sp, #8]
 800245c:	e75f      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 800245e:	2301      	movs	r3, #1
 8002460:	f88d 301c 	strb.w	r3, [sp, #28]
 8002464:	2304      	movs	r3, #4
 8002466:	9302      	str	r3, [sp, #8]
 8002468:	e759      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_2:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 800246a:	2301      	movs	r3, #1
 800246c:	f88d 301c 	strb.w	r3, [sp, #28]
 8002470:	2308      	movs	r3, #8
 8002472:	9302      	str	r3, [sp, #8]
 8002474:	e753      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8002476:	2301      	movs	r3, #1
 8002478:	f88d 301c 	strb.w	r3, [sp, #28]
 800247c:	230c      	movs	r3, #12
 800247e:	9302      	str	r3, [sp, #8]
 8002480:	e74d      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 8002482:	2302      	movs	r3, #2
 8002484:	f88d 301c 	strb.w	r3, [sp, #28]
 8002488:	2304      	movs	r3, #4
 800248a:	9302      	str	r3, [sp, #8]
 800248c:	e747      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 800248e:	2301      	movs	r3, #1
 8002490:	f88d 301c 	strb.w	r3, [sp, #28]
 8002494:	2300      	movs	r3, #0
 8002496:	9302      	str	r3, [sp, #8]
 8002498:	e741      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 800249a:	2302      	movs	r3, #2
 800249c:	f88d 301c 	strb.w	r3, [sp, #28]
 80024a0:	2300      	movs	r3, #0
 80024a2:	9302      	str	r3, [sp, #8]
 80024a4:	e73b      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f88d 301c 	strb.w	r3, [sp, #28]
 80024ac:	9302      	str	r3, [sp, #8]
 80024ae:	e736      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 80024b0:	2300      	movs	r3, #0
 80024b2:	f88d 301c 	strb.w	r3, [sp, #28]
 80024b6:	2308      	movs	r3, #8
 80024b8:	9302      	str	r3, [sp, #8]
 80024ba:	e730      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 80024bc:	2300      	movs	r3, #0
 80024be:	f88d 301c 	strb.w	r3, [sp, #28]
 80024c2:	230c      	movs	r3, #12
 80024c4:	9302      	str	r3, [sp, #8]
 80024c6:	e72a      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 80024c8:	2920      	cmp	r1, #32
 80024ca:	d01c      	beq.n	8002506 <MOTOR_gpio_and_pin_to_pwm_channel+0x212>
 80024cc:	d90a      	bls.n	80024e4 <MOTOR_gpio_and_pin_to_pwm_channel+0x1f0>
 80024ce:	2940      	cmp	r1, #64	@ 0x40
 80024d0:	d01f      	beq.n	8002512 <MOTOR_gpio_and_pin_to_pwm_channel+0x21e>
 80024d2:	2980      	cmp	r1, #128	@ 0x80
 80024d4:	f47f af23 	bne.w	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 80024d8:	2303      	movs	r3, #3
 80024da:	f88d 301c 	strb.w	r3, [sp, #28]
 80024de:	2304      	movs	r3, #4
 80024e0:	9302      	str	r3, [sp, #8]
 80024e2:	e71c      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
		switch(pin)
 80024e4:	2901      	cmp	r1, #1
 80024e6:	d008      	beq.n	80024fa <MOTOR_gpio_and_pin_to_pwm_channel+0x206>
 80024e8:	2910      	cmp	r1, #16
 80024ea:	f47f af18 	bne.w	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 80024ee:	2302      	movs	r3, #2
 80024f0:	f88d 301c 	strb.w	r3, [sp, #28]
 80024f4:	2300      	movs	r3, #0
 80024f6:	9302      	str	r3, [sp, #8]
 80024f8:	e711      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 80024fa:	2302      	movs	r3, #2
 80024fc:	f88d 301c 	strb.w	r3, [sp, #28]
 8002500:	2308      	movs	r3, #8
 8002502:	9302      	str	r3, [sp, #8]
 8002504:	e70b      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 8002506:	2302      	movs	r3, #2
 8002508:	f88d 301c 	strb.w	r3, [sp, #28]
 800250c:	2304      	movs	r3, #4
 800250e:	9302      	str	r3, [sp, #8]
 8002510:	e705      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 8002512:	2303      	movs	r3, #3
 8002514:	f88d 301c 	strb.w	r3, [sp, #28]
 8002518:	2300      	movs	r3, #0
 800251a:	9302      	str	r3, [sp, #8]
 800251c:	e6ff      	b.n	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2a>
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
 800251e:	4b08      	ldr	r3, [pc, #32]	@ (8002540 <MOTOR_gpio_and_pin_to_pwm_channel+0x24c>)
 8002520:	9304      	str	r3, [sp, #16]
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
 8002522:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <MOTOR_gpio_and_pin_to_pwm_channel+0x250>)
 8002524:	9305      	str	r3, [sp, #20]
 8002526:	e70b      	b.n	8002340 <MOTOR_gpio_and_pin_to_pwm_channel+0x4c>
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
 8002528:	4807      	ldr	r0, [pc, #28]	@ (8002548 <MOTOR_gpio_and_pin_to_pwm_channel+0x254>)
 800252a:	f007 f857 	bl	80095dc <puts>
	ret = END_ERROR;
 800252e:	2002      	movs	r0, #2
 8002530:	e711      	b.n	8002356 <MOTOR_gpio_and_pin_to_pwm_channel+0x62>
 8002532:	bf00      	nop
 8002534:	48000400 	.word	0x48000400
 8002538:	08007491 	.word	0x08007491
 800253c:	08007585 	.word	0x08007585
 8002540:	08007251 	.word	0x08007251
 8002544:	080073b1 	.word	0x080073b1
 8002548:	0800d0ec 	.word	0x0800d0ec

0800254c <BSP_MOTOR_add>:
{
 800254c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002550:	b082      	sub	sp, #8
 8002552:	4607      	mov	r7, r0
 8002554:	4688      	mov	r8, r1
 8002556:	4691      	mov	r9, r2
 8002558:	469a      	mov	sl, r3
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 800255a:	2400      	movs	r4, #0
 800255c:	2c03      	cmp	r4, #3
 800255e:	f300 8091 	bgt.w	8002684 <BSP_MOTOR_add+0x138>
		if(motors[id].enable == false)	//si on a trouv une case vide dans le tableau des motors... on la choisit !
 8002562:	4626      	mov	r6, r4
 8002564:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 8002568:	4d49      	ldr	r5, [pc, #292]	@ (8002690 <BSP_MOTOR_add+0x144>)
 800256a:	eb05 0c83 	add.w	ip, r5, r3, lsl #2
 800256e:	f89c 3040 	ldrb.w	r3, [ip, #64]	@ 0x40
 8002572:	b113      	cbz	r3, 800257a <BSP_MOTOR_add+0x2e>
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8002574:	3401      	adds	r4, #1
 8002576:	b264      	sxtb	r4, r4
 8002578:	e7f0      	b.n	800255c <BSP_MOTOR_add+0x10>
			debug_printf("Ajout du moteur %d\n", id);
 800257a:	4621      	mov	r1, r4
 800257c:	4845      	ldr	r0, [pc, #276]	@ (8002694 <BSP_MOTOR_add+0x148>)
 800257e:	f006 ffc5 	bl	800950c <iprintf>
			if(	MOTOR_gpio_and_pin_to_pwm_channel(gpio_forward, pin_forward, &motors[id].forward) == END_OK
 8002582:	eb04 1204 	add.w	r2, r4, r4, lsl #4
 8002586:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800258a:	4641      	mov	r1, r8
 800258c:	4638      	mov	r0, r7
 800258e:	f7ff feb1 	bl	80022f4 <MOTOR_gpio_and_pin_to_pwm_channel>
 8002592:	2801      	cmp	r0, #1
 8002594:	d003      	beq.n	800259e <BSP_MOTOR_add+0x52>
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
 8002596:	4840      	ldr	r0, [pc, #256]	@ (8002698 <BSP_MOTOR_add+0x14c>)
 8002598:	f007 f820 	bl	80095dc <puts>
 800259c:	e074      	b.n	8002688 <BSP_MOTOR_add+0x13c>
				MOTOR_gpio_and_pin_to_pwm_channel(gpio_reverse, pin_reverse, &motors[id].reverse) == END_OK)
 800259e:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	3320      	adds	r3, #32
 80025a6:	462a      	mov	r2, r5
 80025a8:	441a      	add	r2, r3
 80025aa:	4651      	mov	r1, sl
 80025ac:	4648      	mov	r0, r9
 80025ae:	f7ff fea1 	bl	80022f4 <MOTOR_gpio_and_pin_to_pwm_channel>
					&&
 80025b2:	2801      	cmp	r0, #1
 80025b4:	d1ef      	bne.n	8002596 <BSP_MOTOR_add+0x4a>
				motors[id].enable = true;
 80025b6:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 80025ba:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 80025be:	2301      	movs	r3, #1
 80025c0:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
				BSP_TIMER_run_us(motors[id].forward.timer_id, PWM_PERIOD, false);
 80025c4:	2200      	movs	r2, #0
 80025c6:	2132      	movs	r1, #50	@ 0x32
 80025c8:	7f28      	ldrb	r0, [r5, #28]
 80025ca:	f000 ff1d 	bl	8003408 <BSP_TIMER_run_us>
				if(motors[id].forward.timer_id != motors[id].reverse.timer_id)
 80025ce:	7f2b      	ldrb	r3, [r5, #28]
 80025d0:	f895 003c 	ldrb.w	r0, [r5, #60]	@ 0x3c
 80025d4:	4283      	cmp	r3, r0
 80025d6:	d148      	bne.n	800266a <BSP_MOTOR_add+0x11e>
				BSP_TIMER_enable_PWM(motors[id].forward.timer_id, motors[id].forward.tim_channel, 0, motors[id].forward.remap, motors[id].forward.negative);
 80025d8:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 80025dc:	4d2c      	ldr	r5, [pc, #176]	@ (8002690 <BSP_MOTOR_add+0x144>)
 80025de:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 80025e2:	7b2b      	ldrb	r3, [r5, #12]
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	7b6b      	ldrb	r3, [r5, #13]
 80025e8:	2200      	movs	r2, #0
 80025ea:	8929      	ldrh	r1, [r5, #8]
 80025ec:	7f28      	ldrb	r0, [r5, #28]
 80025ee:	f001 f86d 	bl	80036cc <BSP_TIMER_enable_PWM>
				BSP_TIMER_enable_PWM(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, 0, motors[id].reverse.remap, motors[id].reverse.negative);
 80025f2:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 80025fc:	2200      	movs	r2, #0
 80025fe:	8d29      	ldrh	r1, [r5, #40]	@ 0x28
 8002600:	f895 003c 	ldrb.w	r0, [r5, #60]	@ 0x3c
 8002604:	f001 f862 	bl	80036cc <BSP_TIMER_enable_PWM>
				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 8002608:	7f29      	ldrb	r1, [r5, #28]
 800260a:	3101      	adds	r1, #1
 800260c:	68ab      	ldr	r3, [r5, #8]
 800260e:	089b      	lsrs	r3, r3, #2
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	7b2b      	ldrb	r3, [r5, #12]
 8002614:	b373      	cbz	r3, 8002674 <BSP_MOTOR_add+0x128>
 8002616:	4b21      	ldr	r3, [pc, #132]	@ (800269c <BSP_MOTOR_add+0x150>)
 8002618:	eb06 1506 	add.w	r5, r6, r6, lsl #4
 800261c:	481c      	ldr	r0, [pc, #112]	@ (8002690 <BSP_MOTOR_add+0x144>)
 800261e:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 8002622:	7b40      	ldrb	r0, [r0, #13]
 8002624:	b340      	cbz	r0, 8002678 <BSP_MOTOR_add+0x12c>
 8002626:	481e      	ldr	r0, [pc, #120]	@ (80026a0 <BSP_MOTOR_add+0x154>)
 8002628:	9000      	str	r0, [sp, #0]
 800262a:	481e      	ldr	r0, [pc, #120]	@ (80026a4 <BSP_MOTOR_add+0x158>)
 800262c:	f006 ff6e 	bl	800950c <iprintf>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 8002630:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 8002634:	4816      	ldr	r0, [pc, #88]	@ (8002690 <BSP_MOTOR_add+0x144>)
 8002636:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800263a:	f890 103c 	ldrb.w	r1, [r0, #60]	@ 0x3c
 800263e:	3101      	adds	r1, #1
 8002640:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002642:	089b      	lsrs	r3, r3, #2
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800264a:	b1bb      	cbz	r3, 800267c <BSP_MOTOR_add+0x130>
 800264c:	4b13      	ldr	r3, [pc, #76]	@ (800269c <BSP_MOTOR_add+0x150>)
 800264e:	eb06 1606 	add.w	r6, r6, r6, lsl #4
 8002652:	480f      	ldr	r0, [pc, #60]	@ (8002690 <BSP_MOTOR_add+0x144>)
 8002654:	eb00 0086 	add.w	r0, r0, r6, lsl #2
 8002658:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 800265c:	b180      	cbz	r0, 8002680 <BSP_MOTOR_add+0x134>
 800265e:	4810      	ldr	r0, [pc, #64]	@ (80026a0 <BSP_MOTOR_add+0x154>)
 8002660:	9000      	str	r0, [sp, #0]
 8002662:	4811      	ldr	r0, [pc, #68]	@ (80026a8 <BSP_MOTOR_add+0x15c>)
 8002664:	f006 ff52 	bl	800950c <iprintf>
 8002668:	e00e      	b.n	8002688 <BSP_MOTOR_add+0x13c>
					BSP_TIMER_run_us(motors[id].reverse.timer_id, PWM_PERIOD, false);
 800266a:	2200      	movs	r2, #0
 800266c:	2132      	movs	r1, #50	@ 0x32
 800266e:	f000 fecb 	bl	8003408 <BSP_TIMER_run_us>
 8002672:	e7b1      	b.n	80025d8 <BSP_MOTOR_add+0x8c>
				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 8002674:	4b0d      	ldr	r3, [pc, #52]	@ (80026ac <BSP_MOTOR_add+0x160>)
 8002676:	e7cf      	b.n	8002618 <BSP_MOTOR_add+0xcc>
 8002678:	480c      	ldr	r0, [pc, #48]	@ (80026ac <BSP_MOTOR_add+0x160>)
 800267a:	e7d5      	b.n	8002628 <BSP_MOTOR_add+0xdc>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 800267c:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <BSP_MOTOR_add+0x160>)
 800267e:	e7e6      	b.n	800264e <BSP_MOTOR_add+0x102>
 8002680:	480a      	ldr	r0, [pc, #40]	@ (80026ac <BSP_MOTOR_add+0x160>)
 8002682:	e7ed      	b.n	8002660 <BSP_MOTOR_add+0x114>
	ret = MOTOR_ID_NONE;
 8002684:	f04f 34ff 	mov.w	r4, #4294967295
}
 8002688:	4620      	mov	r0, r4
 800268a:	b002      	add	sp, #8
 800268c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002690:	2000020c 	.word	0x2000020c
 8002694:	0800d154 	.word	0x0800d154
 8002698:	0800d1c8 	.word	0x0800d1c8
 800269c:	0800d13c 	.word	0x0800d13c
 80026a0:	0800d148 	.word	0x0800d148
 80026a4:	0800d168 	.word	0x0800d168
 80026a8:	0800d198 	.word	0x0800d198
 80026ac:	0800d0d0 	.word	0x0800d0d0

080026b0 <BSP_MOTOR_set_duty>:
 * @param duty : indiquer un rapport cyclique. Ce rapport peut tre ngatif pour un sens de rotation invers ! intervalle : [-1000 ; 1000]
 * @pre   le moteur indiqu doit avoir t ajout pralablement !
 * @post  la PWM sera mise  jour en consquence. Attention, l'autre broche de ce moteur (reverse si duty>0 ; forward si duty <0) sera mise  0 !
 */
void BSP_MOTOR_set_duty(motor_id_e id, int16_t duty)
{
 80026b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026b4:	4604      	mov	r4, r0
	//Ecretage... Le rapport cyclique est exprim dans la mme unit que la PWM_PERIOD, il ne peut donc pas tre plus grand !
	if(duty > 1000)
 80026b6:	f5b1 7f7a 	cmp.w	r1, #1000	@ 0x3e8
 80026ba:	dc05      	bgt.n	80026c8 <BSP_MOTOR_set_duty+0x18>
 80026bc:	460d      	mov	r5, r1
		duty = 1000;
	else if(duty < -1000)
 80026be:	f511 7f7a 	cmn.w	r1, #1000	@ 0x3e8
 80026c2:	da03      	bge.n	80026cc <BSP_MOTOR_set_duty+0x1c>
		duty = -1000;
 80026c4:	4d1d      	ldr	r5, [pc, #116]	@ (800273c <BSP_MOTOR_set_duty+0x8c>)
 80026c6:	e001      	b.n	80026cc <BSP_MOTOR_set_duty+0x1c>
		duty = 1000;
 80026c8:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8


	if(motors[id].enable == false)
 80026cc:	eb04 1204 	add.w	r2, r4, r4, lsl #4
 80026d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002740 <BSP_MOTOR_set_duty+0x90>)
 80026d2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80026d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026da:	b1ab      	cbz	r3, 8002708 <BSP_MOTOR_set_duty+0x58>

	/*
	 * Pour chaque moteur, on dispose de deux signaux PWM.
	 * Selon le sens demand, dmarre et on arrte les broches correspondantes.
	 */
	if(duty < 0)
 80026dc:	2d00      	cmp	r5, #0
 80026de:	db17      	blt.n	8002710 <BSP_MOTOR_set_duty+0x60>
		BSP_TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
	}
	else
	{
		motors[id].reverse.func_stop(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80026e0:	4f17      	ldr	r7, [pc, #92]	@ (8002740 <BSP_MOTOR_set_duty+0x90>)
 80026e2:	eb04 1604 	add.w	r6, r4, r4, lsl #4
 80026e6:	eb07 0686 	add.w	r6, r7, r6, lsl #2
 80026ea:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 80026ec:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 80026ee:	6bb0      	ldr	r0, [r6, #56]	@ 0x38
 80026f0:	4798      	blx	r3
		BSP_TIMER_set_duty(motors[id].forward.timer_id, motors[id].forward.tim_channel, (uint16_t)duty);
 80026f2:	b2aa      	uxth	r2, r5
 80026f4:	8931      	ldrh	r1, [r6, #8]
 80026f6:	7f30      	ldrb	r0, [r6, #28]
 80026f8:	f000 ff96 	bl	8003628 <BSP_TIMER_set_duty>
		motors[id].forward.func_start(motors[id].forward.handler, motors[id].forward.tim_channel);
 80026fc:	6933      	ldr	r3, [r6, #16]
 80026fe:	68b1      	ldr	r1, [r6, #8]
 8002700:	69b0      	ldr	r0, [r6, #24]
 8002702:	4798      	blx	r3
	}
}
 8002704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		debug_printf("Vous cherchez  piloter un moteur qui n'a pas t ajout !\n");
 8002708:	480e      	ldr	r0, [pc, #56]	@ (8002744 <BSP_MOTOR_set_duty+0x94>)
 800270a:	f006 ff67 	bl	80095dc <puts>
		return;
 800270e:	e7f9      	b.n	8002704 <BSP_MOTOR_set_duty+0x54>
		duty = (int16_t)(-duty);
 8002710:	426d      	negs	r5, r5
 8002712:	b2ad      	uxth	r5, r5
		motors[id].forward.func_stop(motors[id].forward.handler, motors[id].forward.tim_channel);
 8002714:	4f0a      	ldr	r7, [pc, #40]	@ (8002740 <BSP_MOTOR_set_duty+0x90>)
 8002716:	eb04 1604 	add.w	r6, r4, r4, lsl #4
 800271a:	eb07 0686 	add.w	r6, r7, r6, lsl #2
 800271e:	6973      	ldr	r3, [r6, #20]
 8002720:	68b1      	ldr	r1, [r6, #8]
 8002722:	69b0      	ldr	r0, [r6, #24]
 8002724:	4798      	blx	r3
		BSP_TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
 8002726:	462a      	mov	r2, r5
 8002728:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 800272a:	f896 003c 	ldrb.w	r0, [r6, #60]	@ 0x3c
 800272e:	f000 ff7b 	bl	8003628 <BSP_TIMER_set_duty>
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 8002732:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 8002734:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 8002736:	6bb0      	ldr	r0, [r6, #56]	@ 0x38
 8002738:	4798      	blx	r3
 800273a:	e7e3      	b.n	8002704 <BSP_MOTOR_set_duty+0x54>
 800273c:	fffffc18 	.word	0xfffffc18
 8002740:	2000020c 	.word	0x2000020c
 8002744:	0800d200 	.word	0x0800d200

08002748 <ADC_PORT_Init>:
PA4  --------------> ADC2_IN17
PA5  --------------> ADC2_IN13
PA6  --------------> ADC2_IN3
PA7  --------------> ADC2_IN4
*/
void ADC_PORT_Init(){
 8002748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800274a:	b08b      	sub	sp, #44	@ 0x2c
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig = {0};
 800274c:	2220      	movs	r2, #32
 800274e:	2100      	movs	r1, #0
 8002750:	a802      	add	r0, sp, #8
 8002752:	f007 f8f7 	bl	8009944 <memset>

	// Initialisation du tableau des id des convertisseurs analogique numérique. Chaque canal non utilisé verra sa case à -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002756:	2300      	movs	r3, #0
 8002758:	e004      	b.n	8002764 <ADC_PORT_Init+0x1c>
		adc_id[channel] = -1;
 800275a:	4a1c      	ldr	r2, [pc, #112]	@ (80027cc <ADC_PORT_Init+0x84>)
 800275c:	21ff      	movs	r1, #255	@ 0xff
 800275e:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002760:	3301      	adds	r3, #1
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b06      	cmp	r3, #6
 8002766:	d9f8      	bls.n	800275a <ADC_PORT_Init+0x12>

	int8_t index = 0;
	sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8002768:	2606      	movs	r6, #6
 800276a:	9604      	str	r6, [sp, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800276c:	237f      	movs	r3, #127	@ 0x7f
 800276e:	9305      	str	r3, [sp, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002770:	2304      	movs	r3, #4
 8002772:	9306      	str	r3, [sp, #24]
	sConfig.OffsetSaturation = DISABLE;
	sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8002774:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002778:	9308      	str	r3, [sp, #32]
	sConfig.Offset = 0;

	#if USE_IN1
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 800277a:	2400      	movs	r4, #0
 800277c:	9401      	str	r4, [sp, #4]
 800277e:	2501      	movs	r5, #1
 8002780:	9500      	str	r5, [sp, #0]
 8002782:	4623      	mov	r3, r4
 8002784:	2203      	movs	r2, #3
 8002786:	4629      	mov	r1, r5
 8002788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800278c:	f000 f9aa 	bl	8002ae4 <BSP_GPIO_pin_config>
		adc_id[ADC_1] = index;
 8002790:	4f0e      	ldr	r7, [pc, #56]	@ (80027cc <ADC_PORT_Init+0x84>)
 8002792:	703c      	strb	r4, [r7, #0]
		sConfig.Rank = ranks[index];
 8002794:	9603      	str	r6, [sp, #12]
		index++;
  		sConfig.Channel = ADC_CHANNEL_1;
 8002796:	4b0e      	ldr	r3, [pc, #56]	@ (80027d0 <ADC_PORT_Init+0x88>)
 8002798:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 800279a:	4e0e      	ldr	r6, [pc, #56]	@ (80027d4 <ADC_PORT_Init+0x8c>)
 800279c:	a902      	add	r1, sp, #8
 800279e:	4630      	mov	r0, r6
 80027a0:	f002 fafe 	bl	8004da0 <HAL_ADC_ConfigChannel>
	#endif

	#if USE_IN2
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 80027a4:	9401      	str	r4, [sp, #4]
 80027a6:	9500      	str	r5, [sp, #0]
 80027a8:	4623      	mov	r3, r4
 80027aa:	2203      	movs	r2, #3
 80027ac:	2102      	movs	r1, #2
 80027ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027b2:	f000 f997 	bl	8002ae4 <BSP_GPIO_pin_config>
  		adc_id[ADC_2] = index;
 80027b6:	707d      	strb	r5, [r7, #1]
  		sConfig.Rank = ranks[index];
 80027b8:	230c      	movs	r3, #12
 80027ba:	9303      	str	r3, [sp, #12]
  		index++;
  		sConfig.Channel = ADC_CHANNEL_2;
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <ADC_PORT_Init+0x90>)
 80027be:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80027c0:	a902      	add	r1, sp, #8
 80027c2:	4630      	mov	r0, r6
 80027c4:	f002 faec 	bl	8004da0 <HAL_ADC_ConfigChannel>
  		sConfig.Rank = ranks[index];
  		index++;
  		sConfig.Channel = ADC_CHANNEL_17;
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
	#endif
}
 80027c8:	b00b      	add	sp, #44	@ 0x2c
 80027ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027cc:	200003f0 	.word	0x200003f0
 80027d0:	04300002 	.word	0x04300002
 80027d4:	20000384 	.word	0x20000384
 80027d8:	08600004 	.word	0x08600004

080027dc <BSP_ADC_init>:


void BSP_ADC_init(void)
{
 80027dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027e0:	b097      	sub	sp, #92	@ 0x5c
	// ADC2 clock enable
	__HAL_RCC_ADC12_CLK_ENABLE();
 80027e2:	4e53      	ldr	r6, [pc, #332]	@ (8002930 <BSP_ADC_init+0x154>)
 80027e4:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80027e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027ea:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80027ec:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80027ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80027f6:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80027f8:	f043 0320 	orr.w	r3, r3, #32
 80027fc:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80027fe:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002800:	f003 0320 	and.w	r3, r3, #32
 8002804:	9301      	str	r3, [sp, #4]
 8002806:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002808:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 800280a:	f043 0301 	orr.w	r3, r3, #1
 800280e:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8002810:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	9302      	str	r3, [sp, #8]
 8002818:	9b02      	ldr	r3, [sp, #8]

	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800281a:	2244      	movs	r2, #68	@ 0x44
 800281c:	2100      	movs	r1, #0
 800281e:	a805      	add	r0, sp, #20
 8002820:	f007 f890 	bl	8009944 <memset>
	// Initializes the peripherals clocks
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002828:	9305      	str	r3, [sp, #20]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800282a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800282e:	9314      	str	r3, [sp, #80]	@ 0x50
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002830:	a805      	add	r0, sp, #20
 8002832:	f003 fdc5 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>

	// Initialisation de l'ADC2
	hadc.Instance = ADC2; 									//
 8002836:	4c3f      	ldr	r4, [pc, #252]	@ (8002934 <BSP_ADC_init+0x158>)
 8002838:	4b3f      	ldr	r3, [pc, #252]	@ (8002938 <BSP_ADC_init+0x15c>)
 800283a:	6023      	str	r3, [r4, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2; 	//
 800283c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002840:	6063      	str	r3, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B; 				//
 8002842:	2500      	movs	r5, #0
 8002844:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT; 				//
 8002846:	60e5      	str	r5, [r4, #12]
	hadc.Init.GainCompensation = 0;
 8002848:	6125      	str	r5, [r4, #16]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;				//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 800284a:	f04f 0901 	mov.w	r9, #1
 800284e:	f8c4 9014 	str.w	r9, [r4, #20]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;				//TODO a confirmer?
 8002852:	2308      	movs	r3, #8
 8002854:	61a3      	str	r3, [r4, #24]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8002856:	7725      	strb	r5, [r4, #28]
	hadc.Init.ContinuousConvMode = DISABLE; 				//
 8002858:	7765      	strb	r5, [r4, #29]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;
 800285a:	2702      	movs	r7, #2
 800285c:	6227      	str	r7, [r4, #32]
	hadc.Init.DiscontinuousConvMode = DISABLE; 				//
 800285e:	f884 5024 	strb.w	r5, [r4, #36]	@ 0x24
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8002862:	f44f 63b4 	mov.w	r3, #1440	@ 0x5a0
 8002866:	62e3      	str	r3, [r4, #44]	@ 0x2c
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;	//ADC_EXTERNALTRIGCONVEDGE_RISING
 8002868:	f44f 6880 	mov.w	r8, #1024	@ 0x400
 800286c:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
	hadc.Init.DMAContinuousRequests = ENABLE; 				//
 8002870:	f884 9038 	strb.w	r9, [r4, #56]	@ 0x38
	hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002874:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002878:	63e3      	str	r3, [r4, #60]	@ 0x3c
	hadc.Init.OversamplingMode = DISABLE;
 800287a:	f884 5040 	strb.w	r5, [r4, #64]	@ 0x40
	HAL_ADC_Init(&hadc);
 800287e:	4620      	mov	r0, r4
 8002880:	f001 ffcc 	bl	800481c <HAL_ADC_Init>

	//Déclenchements de l'ADC par le TIMER6 (TRGO)
	BSP_TIMER_run_us(TIMER6_ID, 1000, true);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette période de mesure !)
 8002884:	464a      	mov	r2, r9
 8002886:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800288a:	2004      	movs	r0, #4
 800288c:	f000 fdbc 	bl	8003408 <BSP_TIMER_run_us>
	BSP_TIMER_enable_output_trigger(TIMER6_ID);
 8002890:	2004      	movs	r0, #4
 8002892:	f000 fea9 	bl	80035e8 <BSP_TIMER_enable_output_trigger>

	//__NVIC_EnableIRQ(ADC1_2_IRQn);	//si on souhaite déclencher une IT après chaque conversion

	// Initialisation des ports
	ADC_PORT_Init();
 8002896:	f7ff ff57 	bl	8002748 <ADC_PORT_Init>

	// ADC2 DMA Init
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 800289a:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 800289c:	f043 0304 	orr.w	r3, r3, #4
 80028a0:	64b3      	str	r3, [r6, #72]	@ 0x48
 80028a2:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	9303      	str	r3, [sp, #12]
 80028aa:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_DMA1_CLK_ENABLE();
 80028ac:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 80028ae:	ea43 0309 	orr.w	r3, r3, r9
 80028b2:	64b3      	str	r3, [r6, #72]	@ 0x48
 80028b4:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 80028b6:	ea03 0309 	and.w	r3, r3, r9
 80028ba:	9304      	str	r3, [sp, #16]
 80028bc:	9b04      	ldr	r3, [sp, #16]
	hdma.Instance = DMA1_Channel1;
 80028be:	4e1f      	ldr	r6, [pc, #124]	@ (800293c <BSP_ADC_init+0x160>)
 80028c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002940 <BSP_ADC_init+0x164>)
 80028c2:	6033      	str	r3, [r6, #0]
	hdma.Init.Request = DMA_REQUEST_ADC2;
 80028c4:	2324      	movs	r3, #36	@ 0x24
 80028c6:	6073      	str	r3, [r6, #4]
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY; //On indique au périphérique DMA qu'il doit copier des données d'un périphérique vers la mémoire.
 80028c8:	60b5      	str	r5, [r6, #8]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;		//A chaque copie, l'adresse source des données n'est pas incrémentée (il se sert dans le même registre de l'ADC pour chaque nouvelle donnée)
 80028ca:	60f5      	str	r5, [r6, #12]
	hdma.Init.MemInc = DMA_MINC_ENABLE;			//A chaque copie, l'adresse destination des données est  incrémentée (il range les données en mémoire dans un tableau)
 80028cc:	2380      	movs	r3, #128	@ 0x80
 80028ce:	6133      	str	r3, [r6, #16]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028d4:	6173      	str	r3, [r6, #20]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80028d6:	f8c6 8018 	str.w	r8, [r6, #24]
	hdma.Init.Mode = DMA_CIRCULAR;
 80028da:	2320      	movs	r3, #32
 80028dc:	61f3      	str	r3, [r6, #28]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80028de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028e2:	6233      	str	r3, [r6, #32]
	HAL_DMA_Init(&hdma);
 80028e4:	4630      	mov	r0, r6
 80028e6:	f002 fe57 	bl	8005598 <HAL_DMA_Init>
	__HAL_LINKDMA(&hadc,DMA_Handle,hdma);
 80028ea:	6566      	str	r6, [r4, #84]	@ 0x54
 80028ec:	62b4      	str	r4, [r6, #40]	@ 0x28

	// DMA interrupt
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028ee:	462a      	mov	r2, r5
 80028f0:	4629      	mov	r1, r5
 80028f2:	200b      	movs	r0, #11
 80028f4:	f002 fdce 	bl	8005494 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028f8:	200b      	movs	r0, #11
 80028fa:	f002 fddb 	bl	80054b4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 80028fe:	462a      	mov	r2, r5
 8002900:	4629      	mov	r1, r5
 8002902:	205e      	movs	r0, #94	@ 0x5e
 8002904:	f002 fdc6 	bl	8005494 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8002908:	205e      	movs	r0, #94	@ 0x5e
 800290a:	f002 fdd3 	bl	80054b4 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800290e:	462a      	mov	r2, r5
 8002910:	4629      	mov	r1, r5
 8002912:	2012      	movs	r0, #18
 8002914:	f002 fdbe 	bl	8005494 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002918:	2012      	movs	r0, #18
 800291a:	f002 fdcb 	bl	80054b4 <HAL_NVIC_EnableIRQ>
	//HAL_ADC_Start_IT(&hadc);

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,(uint32_t*)adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 800291e:	463a      	mov	r2, r7
 8002920:	4908      	ldr	r1, [pc, #32]	@ (8002944 <BSP_ADC_init+0x168>)
 8002922:	4620      	mov	r0, r4
 8002924:	f002 fcda 	bl	80052dc <HAL_ADC_Start_DMA>

}
 8002928:	b017      	add	sp, #92	@ 0x5c
 800292a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000
 8002934:	20000384 	.word	0x20000384
 8002938:	50000100 	.word	0x50000100
 800293c:	20000324 	.word	0x20000324
 8002940:	40020008 	.word	0x40020008
 8002944:	200003f8 	.word	0x200003f8

08002948 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 8002948:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc);
 800294a:	4802      	ldr	r0, [pc, #8]	@ (8002954 <ADC1_2_IRQHandler+0xc>)
 800294c:	f002 f888 	bl	8004a60 <HAL_ADC_IRQHandler>
}
 8002950:	bd08      	pop	{r3, pc}
 8002952:	bf00      	nop
 8002954:	20000384 	.word	0x20000384

08002958 <BSP_ADC_getValue>:
* @param	channel : un canal de ADC_0 à ADC_15
* @retval 	un entier signé sur 16 bits, correspondant à la valeur demandée, pouvant aller de 0 à 4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas été initialisé (le define USE_ADCx correspondant est commenté)
*/
uint16_t BSP_ADC_getValue(adc_id_e channel)
{
 8002958:	b508      	push	{r3, lr}
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 800295a:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <BSP_ADC_getValue+0x28>)
 800295c:	561b      	ldrsb	r3, [r3, r0]
 800295e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002962:	d005      	beq.n	8002970 <BSP_ADC_getValue+0x18>
 8002964:	2806      	cmp	r0, #6
 8002966:	d803      	bhi.n	8002970 <BSP_ADC_getValue+0x18>
	{
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
		return -1;
	}
	return adc_converted_value[adc_id[channel]];
 8002968:	4a06      	ldr	r2, [pc, #24]	@ (8002984 <BSP_ADC_getValue+0x2c>)
 800296a:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
}
 800296e:	bd08      	pop	{r3, pc}
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
 8002970:	4601      	mov	r1, r0
 8002972:	4805      	ldr	r0, [pc, #20]	@ (8002988 <BSP_ADC_getValue+0x30>)
 8002974:	f006 fdca 	bl	800950c <iprintf>
		return -1;
 8002978:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800297c:	e7f7      	b.n	800296e <BSP_ADC_getValue+0x16>
 800297e:	bf00      	nop
 8002980:	200003f0 	.word	0x200003f0
 8002984:	200003f8 	.word	0x200003f8
 8002988:	0800d23c 	.word	0x0800d23c

0800298c <HAL_ADC_ConvCpltCallback>:
}



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800298c:	b508      	push	{r3, lr}
	UNUSED(hadc);
	flag_new_sample_available = true;
 800298e:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <HAL_ADC_ConvCpltCallback+0x14>)
 8002990:	2201      	movs	r2, #1
 8002992:	701a      	strb	r2, [r3, #0]
	if(callback_function)
 8002994:	4b03      	ldr	r3, [pc, #12]	@ (80029a4 <HAL_ADC_ConvCpltCallback+0x18>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	b103      	cbz	r3, 800299c <HAL_ADC_ConvCpltCallback+0x10>
		callback_function();
 800299a:	4798      	blx	r3
}
 800299c:	bd08      	pop	{r3, pc}
 800299e:	bf00      	nop
 80029a0:	2000031c 	.word	0x2000031c
 80029a4:	20000320 	.word	0x20000320

080029a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029a8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 80029aa:	2201      	movs	r2, #1
 80029ac:	2108      	movs	r1, #8
 80029ae:	4802      	ldr	r0, [pc, #8]	@ (80029b8 <HAL_ADC_ConvHalfCpltCallback+0x10>)
 80029b0:	f003 f86a 	bl	8005a88 <HAL_GPIO_WritePin>
	UNUSED(hadc);
}
 80029b4:	bd08      	pop	{r3, pc}
 80029b6:	bf00      	nop
 80029b8:	48000400 	.word	0x48000400

080029bc <DMA1_Channel1_IRQHandler>:
{
	callback_function = callback;
}


void DMA1_Channel1_IRQHandler(void) {
 80029bc:	b508      	push	{r3, lr}

	HAL_DMA_IRQHandler(&hdma);
 80029be:	4802      	ldr	r0, [pc, #8]	@ (80029c8 <DMA1_Channel1_IRQHandler+0xc>)
 80029c0:	f002 ff15 	bl	80057ee <HAL_DMA_IRQHandler>

	//See errata sheet
 //   hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CHTIF1 << (hdma.ChannelIndex & 0x1FU));
//    hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CTCIF1 << (hdma.ChannelIndex & 0x1FU));
   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
}
 80029c4:	bd08      	pop	{r3, pc}
 80029c6:	bf00      	nop
 80029c8:	20000324 	.word	0x20000324

080029cc <call_extit_user_callback>:
 *
 * Cette fonction est appelée par les fonctions d'interruption EXTIx_IRQHandler
 * @param pin_number : numéro de la broche pour laquelle appeler la fonction de callback (entier compris entre 0 et 15)
 */
static void call_extit_user_callback(uint8_t pin_number)
{
 80029cc:	b508      	push	{r3, lr}
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80029ce:	2301      	movs	r3, #1
 80029d0:	4083      	lsls	r3, r0
 80029d2:	b29b      	uxth	r3, r3
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80029d4:	4a07      	ldr	r2, [pc, #28]	@ (80029f4 <call_extit_user_callback+0x28>)
 80029d6:	6952      	ldr	r2, [r2, #20]
 80029d8:	421a      	tst	r2, r3
 80029da:	d00a      	beq.n	80029f2 <call_extit_user_callback+0x26>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80029dc:	4a05      	ldr	r2, [pc, #20]	@ (80029f4 <call_extit_user_callback+0x28>)
 80029de:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80029e0:	4a05      	ldr	r2, [pc, #20]	@ (80029f8 <call_extit_user_callback+0x2c>)
 80029e2:	8812      	ldrh	r2, [r2, #0]
 80029e4:	4213      	tst	r3, r2
 80029e6:	d004      	beq.n	80029f2 <call_extit_user_callback+0x26>
		{
			if(callbacks[pin_number])
 80029e8:	4b04      	ldr	r3, [pc, #16]	@ (80029fc <call_extit_user_callback+0x30>)
 80029ea:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80029ee:	b103      	cbz	r3, 80029f2 <call_extit_user_callback+0x26>
				(*callbacks[pin_number])(pin_number);
 80029f0:	4798      	blx	r3
		}
	}
}
 80029f2:	bd08      	pop	{r3, pc}
 80029f4:	40010400 	.word	0x40010400
 80029f8:	200003fc 	.word	0x200003fc
 80029fc:	20000400 	.word	0x20000400

08002a00 <EXTI0_IRQHandler>:
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de callback rensignée par l'utilisateur (si elle existe)
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void EXTI0_IRQHandler(void)
{
 8002a00:	b508      	push	{r3, lr}
	call_extit_user_callback(0);
 8002a02:	2000      	movs	r0, #0
 8002a04:	f7ff ffe2 	bl	80029cc <call_extit_user_callback>
}
 8002a08:	bd08      	pop	{r3, pc}

08002a0a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002a0a:	b508      	push	{r3, lr}
	call_extit_user_callback(1);
 8002a0c:	2001      	movs	r0, #1
 8002a0e:	f7ff ffdd 	bl	80029cc <call_extit_user_callback>
}
 8002a12:	bd08      	pop	{r3, pc}

08002a14 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002a14:	b508      	push	{r3, lr}
	call_extit_user_callback(2);
 8002a16:	2002      	movs	r0, #2
 8002a18:	f7ff ffd8 	bl	80029cc <call_extit_user_callback>
}
 8002a1c:	bd08      	pop	{r3, pc}

08002a1e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002a1e:	b508      	push	{r3, lr}
	call_extit_user_callback(3);
 8002a20:	2003      	movs	r0, #3
 8002a22:	f7ff ffd3 	bl	80029cc <call_extit_user_callback>
}
 8002a26:	bd08      	pop	{r3, pc}

08002a28 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002a28:	b508      	push	{r3, lr}
	call_extit_user_callback(4);
 8002a2a:	2004      	movs	r0, #4
 8002a2c:	f7ff ffce 	bl	80029cc <call_extit_user_callback>
}
 8002a30:	bd08      	pop	{r3, pc}

08002a32 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002a32:	b508      	push	{r3, lr}
	call_extit_user_callback(5);
 8002a34:	2005      	movs	r0, #5
 8002a36:	f7ff ffc9 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(6);
 8002a3a:	2006      	movs	r0, #6
 8002a3c:	f7ff ffc6 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(7);
 8002a40:	2007      	movs	r0, #7
 8002a42:	f7ff ffc3 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(8);
 8002a46:	2008      	movs	r0, #8
 8002a48:	f7ff ffc0 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(9);
 8002a4c:	2009      	movs	r0, #9
 8002a4e:	f7ff ffbd 	bl	80029cc <call_extit_user_callback>
}
 8002a52:	bd08      	pop	{r3, pc}

08002a54 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002a54:	b508      	push	{r3, lr}
	call_extit_user_callback(10);
 8002a56:	200a      	movs	r0, #10
 8002a58:	f7ff ffb8 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(11);
 8002a5c:	200b      	movs	r0, #11
 8002a5e:	f7ff ffb5 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(12);
 8002a62:	200c      	movs	r0, #12
 8002a64:	f7ff ffb2 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(13);
 8002a68:	200d      	movs	r0, #13
 8002a6a:	f7ff ffaf 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(14);
 8002a6e:	200e      	movs	r0, #14
 8002a70:	f7ff ffac 	bl	80029cc <call_extit_user_callback>
	call_extit_user_callback(15);
 8002a74:	200f      	movs	r0, #15
 8002a76:	f7ff ffa9 	bl	80029cc <call_extit_user_callback>
}
 8002a7a:	bd08      	pop	{r3, pc}

08002a7c <BSP_GPIO_enable>:
/**
 * @brief Activation des horloges des peripheriques GPIOx
 *
 */
void BSP_GPIO_enable(void)
{
 8002a7c:	b500      	push	{lr}
 8002a7e:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a80:	4b16      	ldr	r3, [pc, #88]	@ (8002adc <BSP_GPIO_enable+0x60>)
 8002a82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a84:	f042 0220 	orr.w	r2, r2, #32
 8002a88:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a8c:	f002 0220 	and.w	r2, r2, #32
 8002a90:	9200      	str	r2, [sp, #0]
 8002a92:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a94:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a9a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a9e:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8002aa2:	9201      	str	r2, [sp, #4]
 8002aa4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002aa8:	f042 0201 	orr.w	r2, r2, #1
 8002aac:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002aae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ab0:	f002 0201 	and.w	r2, r2, #1
 8002ab4:	9202      	str	r2, [sp, #8]
 8002ab6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002aba:	f042 0202 	orr.w	r2, r2, #2
 8002abe:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	9303      	str	r3, [sp, #12]
 8002ac8:	9b03      	ldr	r3, [sp, #12]
  HAL_PWREx_DisableUCPDDeadBattery();	//désactive les pull-down sur PB4 et PB6 lorsque PA9 et PA10 sont à 1.
 8002aca:	f003 f869 	bl	8005ba0 <HAL_PWREx_DisableUCPDDeadBattery>
  initialized = true;
 8002ace:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <BSP_GPIO_enable+0x64>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
}
 8002ad4:	b005      	add	sp, #20
 8002ad6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ada:	bf00      	nop
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	20000440 	.word	0x20000440

08002ae4 <BSP_GPIO_pin_config>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : GPIO_AF0 à GPIO_AF15 ou GPIO_NO_AF pour une broche GPIO pure sans fonction alternative
 */
void BSP_GPIO_pin_config(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate)
{
 8002ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	4605      	mov	r5, r0
 8002aec:	4688      	mov	r8, r1
 8002aee:	4617      	mov	r7, r2
 8002af0:	461e      	mov	r6, r3
	GPIO_InitTypeDef GPIO_InitStructure = { 0 };//Structure contenant les arguments de la fonction GPIO_Init
 8002af2:	2400      	movs	r4, #0
 8002af4:	9401      	str	r4, [sp, #4]
 8002af6:	9402      	str	r4, [sp, #8]
 8002af8:	9403      	str	r4, [sp, #12]
 8002afa:	9404      	str	r4, [sp, #16]
 8002afc:	9405      	str	r4, [sp, #20]

	if(!initialized)
 8002afe:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <BSP_GPIO_pin_config+0x44>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	b173      	cbz	r3, 8002b22 <BSP_GPIO_pin_config+0x3e>
		BSP_GPIO_enable();

	GPIO_InitStructure.Pin = GPIO_Pin;
 8002b04:	f8cd 8004 	str.w	r8, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002b08:	9702      	str	r7, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002b0a:	9603      	str	r6, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002b0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002b0e:	9304      	str	r3, [sp, #16]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8002b10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002b12:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002b14:	a901      	add	r1, sp, #4
 8002b16:	4628      	mov	r0, r5
 8002b18:	f002 fecc 	bl	80058b4 <HAL_GPIO_Init>
}
 8002b1c:	b006      	add	sp, #24
 8002b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		BSP_GPIO_enable();
 8002b22:	f7ff ffab 	bl	8002a7c <BSP_GPIO_enable>
 8002b26:	e7ed      	b.n	8002b04 <BSP_GPIO_pin_config+0x20>
 8002b28:	20000440 	.word	0x20000440

08002b2c <SPI_GPIO_FULLDUPLEX_config>:

/**
 * @brief Fonction qui initialise les GPIOs pour une communication SPI en Full Duplex
 * @param SPI_id: SPI1_ID, SPI2_ID ou SPI3_ID
 */
void SPI_GPIO_FULLDUPLEX_config(SPI_ID_e SPI_id){
 8002b2c:	b530      	push	{r4, r5, lr}
 8002b2e:	b08b      	sub	sp, #44	@ 0x2c
	switch (SPI_id) {
 8002b30:	2801      	cmp	r0, #1
 8002b32:	d023      	beq.n	8002b7c <SPI_GPIO_FULLDUPLEX_config+0x50>
 8002b34:	2802      	cmp	r0, #2
 8002b36:	d052      	beq.n	8002bde <SPI_GPIO_FULLDUPLEX_config+0xb2>
 8002b38:	b108      	cbz	r0, 8002b3e <SPI_GPIO_FULLDUPLEX_config+0x12>
			BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
			break;
		default:
			break;
	}
}
 8002b3a:	b00b      	add	sp, #44	@ 0x2c
 8002b3c:	bd30      	pop	{r4, r5, pc}
			__HAL_RCC_SPI1_CLK_ENABLE();
 8002b3e:	4b37      	ldr	r3, [pc, #220]	@ (8002c1c <SPI_GPIO_FULLDUPLEX_config+0xf0>)
 8002b40:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b42:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002b46:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b4a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002b4e:	9203      	str	r2, [sp, #12]
 8002b50:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002b52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b54:	f042 0201 	orr.w	r2, r2, #1
 8002b58:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	9304      	str	r3, [sp, #16]
 8002b62:	9b04      	ldr	r3, [sp, #16]
			BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002b64:	2305      	movs	r3, #5
 8002b66:	9301      	str	r3, [sp, #4]
 8002b68:	2303      	movs	r3, #3
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	2202      	movs	r2, #2
 8002b70:	21e0      	movs	r1, #224	@ 0xe0
 8002b72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b76:	f7ff ffb5 	bl	8002ae4 <BSP_GPIO_pin_config>
			break;
 8002b7a:	e7de      	b.n	8002b3a <SPI_GPIO_FULLDUPLEX_config+0xe>
		    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b7c:	4b27      	ldr	r3, [pc, #156]	@ (8002c1c <SPI_GPIO_FULLDUPLEX_config+0xf0>)
 8002b7e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b84:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b86:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b88:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002b8c:	9205      	str	r2, [sp, #20]
 8002b8e:	9a05      	ldr	r2, [sp, #20]
		    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b92:	f042 0220 	orr.w	r2, r2, #32
 8002b96:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b9a:	f002 0220 	and.w	r2, r2, #32
 8002b9e:	9206      	str	r2, [sp, #24]
 8002ba0:	9a06      	ldr	r2, [sp, #24]
		    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ba4:	f042 0201 	orr.w	r2, r2, #1
 8002ba8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	9307      	str	r3, [sp, #28]
 8002bb2:	9b07      	ldr	r3, [sp, #28]
		    BSP_GPIO_pin_config(GPIOF, GPIO_PIN_1, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002bb4:	2505      	movs	r5, #5
 8002bb6:	9501      	str	r5, [sp, #4]
 8002bb8:	2403      	movs	r4, #3
 8002bba:	9400      	str	r4, [sp, #0]
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	4611      	mov	r1, r2
 8002bc2:	4817      	ldr	r0, [pc, #92]	@ (8002c20 <SPI_GPIO_FULLDUPLEX_config+0xf4>)
 8002bc4:	f7ff ff8e 	bl	8002ae4 <BSP_GPIO_pin_config>
		    BSP_GPIO_pin_config(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002bc8:	9501      	str	r5, [sp, #4]
 8002bca:	9400      	str	r4, [sp, #0]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	2202      	movs	r2, #2
 8002bd0:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8002bd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bd8:	f7ff ff84 	bl	8002ae4 <BSP_GPIO_pin_config>
		    break;
 8002bdc:	e7ad      	b.n	8002b3a <SPI_GPIO_FULLDUPLEX_config+0xe>
			__HAL_RCC_SPI3_CLK_ENABLE();
 8002bde:	4b0f      	ldr	r3, [pc, #60]	@ (8002c1c <SPI_GPIO_FULLDUPLEX_config+0xf0>)
 8002be0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002be2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002be6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002be8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002bea:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8002bee:	9208      	str	r2, [sp, #32]
 8002bf0:	9a08      	ldr	r2, [sp, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002bf4:	f042 0202 	orr.w	r2, r2, #2
 8002bf8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002c04:	2306      	movs	r3, #6
 8002c06:	9301      	str	r3, [sp, #4]
 8002c08:	2303      	movs	r3, #3
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	2202      	movs	r2, #2
 8002c10:	2138      	movs	r1, #56	@ 0x38
 8002c12:	4804      	ldr	r0, [pc, #16]	@ (8002c24 <SPI_GPIO_FULLDUPLEX_config+0xf8>)
 8002c14:	f7ff ff66 	bl	8002ae4 <BSP_GPIO_pin_config>
}
 8002c18:	e78f      	b.n	8002b3a <SPI_GPIO_FULLDUPLEX_config+0xe>
 8002c1a:	bf00      	nop
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	48001400 	.word	0x48001400
 8002c24:	48000400 	.word	0x48000400

08002c28 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config>:

/**
 * @brief Fonction qui initialise les GPIOs pour une communication SPI en Half Duplex ou Transmit Only
 * @param SPI_id: SPI1_ID, SPI2_ID ou SPI3_ID
 */
void SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config(SPI_ID_e SPI_id){
 8002c28:	b510      	push	{r4, lr}
 8002c2a:	b08a      	sub	sp, #40	@ 0x28
 8002c2c:	4604      	mov	r4, r0
	switch (SPI_id) {
 8002c2e:	2801      	cmp	r0, #1
 8002c30:	d037      	beq.n	8002ca2 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x7a>
 8002c32:	2802      	cmp	r0, #2
 8002c34:	d07d      	beq.n	8002d32 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10a>
 8002c36:	b108      	cbz	r0, 8002c3c <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x14>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
			break;
		default:
			break;
	}
}
 8002c38:	b00a      	add	sp, #40	@ 0x28
 8002c3a:	bd10      	pop	{r4, pc}
			__HAL_RCC_SPI1_CLK_ENABLE();
 8002c3c:	4b55      	ldr	r3, [pc, #340]	@ (8002d94 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x16c>)
 8002c3e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002c44:	661a      	str	r2, [r3, #96]	@ 0x60
 8002c46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c48:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002c4c:	9203      	str	r2, [sp, #12]
 8002c4e:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c52:	f042 0201 	orr.w	r2, r2, #1
 8002c56:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	9304      	str	r3, [sp, #16]
 8002c60:	9b04      	ldr	r3, [sp, #16]
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002c62:	4b4d      	ldr	r3, [pc, #308]	@ (8002d98 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x170>)
 8002c64:	2264      	movs	r2, #100	@ 0x64
 8002c66:	fb02 3300 	mla	r3, r2, r0, r3
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c70:	d00b      	beq.n	8002c8a <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x62>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002c72:	2305      	movs	r3, #5
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	2303      	movs	r3, #3
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	2160      	movs	r1, #96	@ 0x60
 8002c80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c84:	f7ff ff2e 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002c88:	e7d6      	b.n	8002c38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002c8a:	2305      	movs	r3, #5
 8002c8c:	9301      	str	r3, [sp, #4]
 8002c8e:	2303      	movs	r3, #3
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	2300      	movs	r3, #0
 8002c94:	2202      	movs	r2, #2
 8002c96:	21a0      	movs	r1, #160	@ 0xa0
 8002c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c9c:	f7ff ff22 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002ca0:	e7ca      	b.n	8002c38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
			__HAL_RCC_SPI2_CLK_ENABLE();
 8002ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8002d94 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x16c>)
 8002ca4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ca6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002caa:	659a      	str	r2, [r3, #88]	@ 0x58
 8002cac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002cae:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002cb2:	9205      	str	r2, [sp, #20]
 8002cb4:	9a05      	ldr	r2, [sp, #20]
			__HAL_RCC_GPIOF_CLK_ENABLE();
 8002cb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cb8:	f042 0220 	orr.w	r2, r2, #32
 8002cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002cbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cc0:	f002 0220 	and.w	r2, r2, #32
 8002cc4:	9206      	str	r2, [sp, #24]
 8002cc6:	9a06      	ldr	r2, [sp, #24]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	9307      	str	r3, [sp, #28]
 8002cd8:	9b07      	ldr	r3, [sp, #28]
		    BSP_GPIO_pin_config(GPIOF, GPIO_PIN_1, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002cda:	2305      	movs	r3, #5
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	2303      	movs	r3, #3
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	482c      	ldr	r0, [pc, #176]	@ (8002d9c <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x174>)
 8002cea:	f7ff fefb 	bl	8002ae4 <BSP_GPIO_pin_config>
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002cee:	4b2a      	ldr	r3, [pc, #168]	@ (8002d98 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x170>)
 8002cf0:	2264      	movs	r2, #100	@ 0x64
 8002cf2:	fb02 3304 	mla	r3, r2, r4, r3
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cfc:	d00c      	beq.n	8002d18 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0xf0>
			    BSP_GPIO_pin_config(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002cfe:	2305      	movs	r3, #5
 8002d00:	9301      	str	r3, [sp, #4]
 8002d02:	2303      	movs	r3, #3
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	2300      	movs	r3, #0
 8002d08:	2202      	movs	r2, #2
 8002d0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d12:	f7ff fee7 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002d16:	e78f      	b.n	8002c38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
			    BSP_GPIO_pin_config(GPIOA, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002d18:	2305      	movs	r3, #5
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	2300      	movs	r3, #0
 8002d22:	2202      	movs	r2, #2
 8002d24:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d2c:	f7ff feda 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002d30:	e782      	b.n	8002c38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
			__HAL_RCC_SPI3_CLK_ENABLE();
 8002d32:	4b18      	ldr	r3, [pc, #96]	@ (8002d94 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x16c>)
 8002d34:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002d36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d3a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002d3e:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8002d42:	9208      	str	r2, [sp, #32]
 8002d44:	9a08      	ldr	r2, [sp, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8002d46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d48:	f042 0202 	orr.w	r2, r2, #2
 8002d4c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002d58:	4b0f      	ldr	r3, [pc, #60]	@ (8002d98 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x170>)
 8002d5a:	2264      	movs	r2, #100	@ 0x64
 8002d5c:	fb02 3300 	mla	r3, r2, r0, r3
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d66:	d00a      	beq.n	8002d7e <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x156>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002d68:	2306      	movs	r3, #6
 8002d6a:	9301      	str	r3, [sp, #4]
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	2300      	movs	r3, #0
 8002d72:	2202      	movs	r2, #2
 8002d74:	2118      	movs	r1, #24
 8002d76:	480a      	ldr	r0, [pc, #40]	@ (8002da0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x178>)
 8002d78:	f7ff feb4 	bl	8002ae4 <BSP_GPIO_pin_config>
}
 8002d7c:	e75c      	b.n	8002c38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002d7e:	2306      	movs	r3, #6
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	2303      	movs	r3, #3
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	2300      	movs	r3, #0
 8002d88:	2202      	movs	r2, #2
 8002d8a:	2128      	movs	r1, #40	@ 0x28
 8002d8c:	4804      	ldr	r0, [pc, #16]	@ (8002da0 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x178>)
 8002d8e:	f7ff fea9 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002d92:	e751      	b.n	8002c38 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config+0x10>
 8002d94:	40021000 	.word	0x40021000
 8002d98:	20000444 	.word	0x20000444
 8002d9c:	48001400 	.word	0x48001400
 8002da0:	48000400 	.word	0x48000400

08002da4 <SPI_GPIO_RECEIVEONLY_config>:

/**
 * @brief Fonction qui initialise les GPIOs pour une communication SPI en mode Receive Only (tout est dans le nom)
 * @param SPI_id: SPI1_ID, SPI2_ID ou SPI3_ID
 */
void SPI_GPIO_RECEIVEONLY_config(SPI_ID_e SPI_id){
 8002da4:	b510      	push	{r4, lr}
 8002da6:	b08a      	sub	sp, #40	@ 0x28
 8002da8:	4604      	mov	r4, r0
	switch (SPI_id) {
 8002daa:	2801      	cmp	r0, #1
 8002dac:	d037      	beq.n	8002e1e <SPI_GPIO_RECEIVEONLY_config+0x7a>
 8002dae:	2802      	cmp	r0, #2
 8002db0:	d07d      	beq.n	8002eae <SPI_GPIO_RECEIVEONLY_config+0x10a>
 8002db2:	b108      	cbz	r0, 8002db8 <SPI_GPIO_RECEIVEONLY_config+0x14>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
			break;
		default:
			break;
	}
}
 8002db4:	b00a      	add	sp, #40	@ 0x28
 8002db6:	bd10      	pop	{r4, pc}
			__HAL_RCC_SPI1_CLK_ENABLE();
 8002db8:	4b55      	ldr	r3, [pc, #340]	@ (8002f10 <SPI_GPIO_RECEIVEONLY_config+0x16c>)
 8002dba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002dbc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002dc0:	661a      	str	r2, [r3, #96]	@ 0x60
 8002dc2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002dc4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002dc8:	9203      	str	r2, [sp, #12]
 8002dca:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002dcc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dce:	f042 0201 	orr.w	r2, r2, #1
 8002dd2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	9304      	str	r3, [sp, #16]
 8002ddc:	9b04      	ldr	r3, [sp, #16]
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002dde:	4b4d      	ldr	r3, [pc, #308]	@ (8002f14 <SPI_GPIO_RECEIVEONLY_config+0x170>)
 8002de0:	2264      	movs	r2, #100	@ 0x64
 8002de2:	fb02 3300 	mla	r3, r2, r0, r3
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dec:	d00b      	beq.n	8002e06 <SPI_GPIO_RECEIVEONLY_config+0x62>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002dee:	2305      	movs	r3, #5
 8002df0:	9301      	str	r3, [sp, #4]
 8002df2:	2303      	movs	r3, #3
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	2300      	movs	r3, #0
 8002df8:	2202      	movs	r2, #2
 8002dfa:	21a0      	movs	r1, #160	@ 0xa0
 8002dfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e00:	f7ff fe70 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002e04:	e7d6      	b.n	8002db4 <SPI_GPIO_RECEIVEONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI1);
 8002e06:	2305      	movs	r3, #5
 8002e08:	9301      	str	r3, [sp, #4]
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	2202      	movs	r2, #2
 8002e12:	2160      	movs	r1, #96	@ 0x60
 8002e14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e18:	f7ff fe64 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002e1c:	e7ca      	b.n	8002db4 <SPI_GPIO_RECEIVEONLY_config+0x10>
			__HAL_RCC_SPI2_CLK_ENABLE();
 8002e1e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f10 <SPI_GPIO_RECEIVEONLY_config+0x16c>)
 8002e20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e26:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e2a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002e2e:	9205      	str	r2, [sp, #20]
 8002e30:	9a05      	ldr	r2, [sp, #20]
			__HAL_RCC_GPIOF_CLK_ENABLE();
 8002e32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e34:	f042 0220 	orr.w	r2, r2, #32
 8002e38:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e3c:	f002 0220 	and.w	r2, r2, #32
 8002e40:	9206      	str	r2, [sp, #24]
 8002e42:	9a06      	ldr	r2, [sp, #24]
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e46:	f042 0201 	orr.w	r2, r2, #1
 8002e4a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	9307      	str	r3, [sp, #28]
 8002e54:	9b07      	ldr	r3, [sp, #28]
			BSP_GPIO_pin_config(GPIOF, GPIO_PIN_1, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002e56:	2305      	movs	r3, #5
 8002e58:	9301      	str	r3, [sp, #4]
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	2300      	movs	r3, #0
 8002e60:	2202      	movs	r2, #2
 8002e62:	4611      	mov	r1, r2
 8002e64:	482c      	ldr	r0, [pc, #176]	@ (8002f18 <SPI_GPIO_RECEIVEONLY_config+0x174>)
 8002e66:	f7ff fe3d 	bl	8002ae4 <BSP_GPIO_pin_config>
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002f14 <SPI_GPIO_RECEIVEONLY_config+0x170>)
 8002e6c:	2264      	movs	r2, #100	@ 0x64
 8002e6e:	fb02 3304 	mla	r3, r2, r4, r3
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e78:	d00c      	beq.n	8002e94 <SPI_GPIO_RECEIVEONLY_config+0xf0>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002e7a:	2305      	movs	r3, #5
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	2303      	movs	r3, #3
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	2300      	movs	r3, #0
 8002e84:	2202      	movs	r2, #2
 8002e86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002e8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e8e:	f7ff fe29 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002e92:	e78f      	b.n	8002db4 <SPI_GPIO_RECEIVEONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF5_SPI2);
 8002e94:	2305      	movs	r3, #5
 8002e96:	9301      	str	r3, [sp, #4]
 8002e98:	2303      	movs	r3, #3
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ea8:	f7ff fe1c 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002eac:	e782      	b.n	8002db4 <SPI_GPIO_RECEIVEONLY_config+0x10>
			__HAL_RCC_SPI3_CLK_ENABLE();
 8002eae:	4b18      	ldr	r3, [pc, #96]	@ (8002f10 <SPI_GPIO_RECEIVEONLY_config+0x16c>)
 8002eb0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002eb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eb6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002eb8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002eba:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8002ebe:	9208      	str	r2, [sp, #32]
 8002ec0:	9a08      	ldr	r2, [sp, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ec4:	f042 0202 	orr.w	r2, r2, #2
 8002ec8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			if (hSPI[SPI_id].Init.Mode == SPI_MODE_MASTER)
 8002ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8002f14 <SPI_GPIO_RECEIVEONLY_config+0x170>)
 8002ed6:	2264      	movs	r2, #100	@ 0x64
 8002ed8:	fb02 3300 	mla	r3, r2, r0, r3
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ee2:	d00a      	beq.n	8002efa <SPI_GPIO_RECEIVEONLY_config+0x156>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002ee4:	2306      	movs	r3, #6
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	2303      	movs	r3, #3
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	2300      	movs	r3, #0
 8002eee:	2202      	movs	r2, #2
 8002ef0:	2128      	movs	r1, #40	@ 0x28
 8002ef2:	480a      	ldr	r0, [pc, #40]	@ (8002f1c <SPI_GPIO_RECEIVEONLY_config+0x178>)
 8002ef4:	f7ff fdf6 	bl	8002ae4 <BSP_GPIO_pin_config>
}
 8002ef8:	e75c      	b.n	8002db4 <SPI_GPIO_RECEIVEONLY_config+0x10>
				BSP_GPIO_pin_config(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF6_SPI3);
 8002efa:	2306      	movs	r3, #6
 8002efc:	9301      	str	r3, [sp, #4]
 8002efe:	2303      	movs	r3, #3
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	2300      	movs	r3, #0
 8002f04:	2202      	movs	r2, #2
 8002f06:	2118      	movs	r1, #24
 8002f08:	4804      	ldr	r0, [pc, #16]	@ (8002f1c <SPI_GPIO_RECEIVEONLY_config+0x178>)
 8002f0a:	f7ff fdeb 	bl	8002ae4 <BSP_GPIO_pin_config>
 8002f0e:	e751      	b.n	8002db4 <SPI_GPIO_RECEIVEONLY_config+0x10>
 8002f10:	40021000 	.word	0x40021000
 8002f14:	20000444 	.word	0x20000444
 8002f18:	48001400 	.word	0x48001400
 8002f1c:	48000400 	.word	0x48000400

08002f20 <BSP_SPI_Init>:
{
 8002f20:	b570      	push	{r4, r5, r6, lr}
 8002f22:	4604      	mov	r4, r0
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 8002f24:	4858      	ldr	r0, [pc, #352]	@ (8003088 <BSP_SPI_Init+0x168>)
 8002f26:	4284      	cmp	r4, r0
 8002f28:	d007      	beq.n	8002f3a <BSP_SPI_Init+0x1a>
 8002f2a:	f5a0 4078 	sub.w	r0, r0, #63488	@ 0xf800
 8002f2e:	4284      	cmp	r4, r0
 8002f30:	d003      	beq.n	8002f3a <BSP_SPI_Init+0x1a>
 8002f32:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002f36:	4284      	cmp	r4, r0
 8002f38:	d118      	bne.n	8002f6c <BSP_SPI_Init+0x4c>
	assert(SPI_Mode == FULL_DUPLEX || SPI_Mode == HALF_DUPLEX || SPI_Mode == RECEIVE_ONLY || SPI_Mode == TRANSMIT_ONLY);
 8002f3a:	2903      	cmp	r1, #3
 8002f3c:	d81c      	bhi.n	8002f78 <BSP_SPI_Init+0x58>
	assert(SPI_Rank == MASTER || SPI_Rank == SLAVE);
 8002f3e:	2a01      	cmp	r2, #1
 8002f40:	d820      	bhi.n	8002f84 <BSP_SPI_Init+0x64>
	assert(IS_SPI_BAUDRATE_PRESCALER(SPI_BAUDRATEPRESCALER_x));
 8002f42:	2b18      	cmp	r3, #24
 8002f44:	d924      	bls.n	8002f90 <BSP_SPI_Init+0x70>
 8002f46:	2b38      	cmp	r3, #56	@ 0x38
 8002f48:	d80a      	bhi.n	8002f60 <BSP_SPI_Init+0x40>
 8002f4a:	2b20      	cmp	r3, #32
 8002f4c:	d308      	bcc.n	8002f60 <BSP_SPI_Init+0x40>
 8002f4e:	f1a3 0520 	sub.w	r5, r3, #32
 8002f52:	b2ad      	uxth	r5, r5
 8002f54:	f04f 3001 	mov.w	r0, #16843009	@ 0x1010101
 8002f58:	40e8      	lsrs	r0, r5
 8002f5a:	f010 0f01 	tst.w	r0, #1
 8002f5e:	d11d      	bne.n	8002f9c <BSP_SPI_Init+0x7c>
 8002f60:	4b4a      	ldr	r3, [pc, #296]	@ (800308c <BSP_SPI_Init+0x16c>)
 8002f62:	4a4b      	ldr	r2, [pc, #300]	@ (8003090 <BSP_SPI_Init+0x170>)
 8002f64:	213e      	movs	r1, #62	@ 0x3e
 8002f66:	484b      	ldr	r0, [pc, #300]	@ (8003094 <BSP_SPI_Init+0x174>)
 8002f68:	f005 fcd0 	bl	800890c <__assert_func>
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 8002f6c:	4b4a      	ldr	r3, [pc, #296]	@ (8003098 <BSP_SPI_Init+0x178>)
 8002f6e:	4a48      	ldr	r2, [pc, #288]	@ (8003090 <BSP_SPI_Init+0x170>)
 8002f70:	213b      	movs	r1, #59	@ 0x3b
 8002f72:	4848      	ldr	r0, [pc, #288]	@ (8003094 <BSP_SPI_Init+0x174>)
 8002f74:	f005 fcca 	bl	800890c <__assert_func>
	assert(SPI_Mode == FULL_DUPLEX || SPI_Mode == HALF_DUPLEX || SPI_Mode == RECEIVE_ONLY || SPI_Mode == TRANSMIT_ONLY);
 8002f78:	4b48      	ldr	r3, [pc, #288]	@ (800309c <BSP_SPI_Init+0x17c>)
 8002f7a:	4a45      	ldr	r2, [pc, #276]	@ (8003090 <BSP_SPI_Init+0x170>)
 8002f7c:	213c      	movs	r1, #60	@ 0x3c
 8002f7e:	4845      	ldr	r0, [pc, #276]	@ (8003094 <BSP_SPI_Init+0x174>)
 8002f80:	f005 fcc4 	bl	800890c <__assert_func>
	assert(SPI_Rank == MASTER || SPI_Rank == SLAVE);
 8002f84:	4b46      	ldr	r3, [pc, #280]	@ (80030a0 <BSP_SPI_Init+0x180>)
 8002f86:	4a42      	ldr	r2, [pc, #264]	@ (8003090 <BSP_SPI_Init+0x170>)
 8002f88:	213d      	movs	r1, #61	@ 0x3d
 8002f8a:	4842      	ldr	r0, [pc, #264]	@ (8003094 <BSP_SPI_Init+0x174>)
 8002f8c:	f005 fcbe 	bl	800890c <__assert_func>
 8002f90:	f04f 3001 	mov.w	r0, #16843009	@ 0x1010101
 8002f94:	40d8      	lsrs	r0, r3
 8002f96:	f010 0f01 	tst.w	r0, #1
 8002f9a:	d0e1      	beq.n	8002f60 <BSP_SPI_Init+0x40>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 8002f9c:	483a      	ldr	r0, [pc, #232]	@ (8003088 <BSP_SPI_Init+0x168>)
 8002f9e:	4284      	cmp	r4, r0
 8002fa0:	d030      	beq.n	8003004 <BSP_SPI_Init+0xe4>
 8002fa2:	f5a0 4078 	sub.w	r0, r0, #63488	@ 0xf800
 8002fa6:	4284      	cmp	r4, r0
 8002fa8:	d02a      	beq.n	8003000 <BSP_SPI_Init+0xe0>
 8002faa:	2002      	movs	r0, #2
	hSPI[id].Instance = SPIx;
 8002fac:	4605      	mov	r5, r0
 8002fae:	4e3d      	ldr	r6, [pc, #244]	@ (80030a4 <BSP_SPI_Init+0x184>)
 8002fb0:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8002fb4:	fb0e fe00 	mul.w	lr, lr, r0
 8002fb8:	eb06 0c0e 	add.w	ip, r6, lr
 8002fbc:	f846 400e 	str.w	r4, [r6, lr]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002fc0:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
 8002fc4:	f8cc 400c 	str.w	r4, [ip, #12]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fc8:	2400      	movs	r4, #0
 8002fca:	f8cc 4010 	str.w	r4, [ip, #16]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8002fce:	f8cc 4014 	str.w	r4, [ip, #20]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software
 8002fd2:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8002fd6:	f8cc 6018 	str.w	r6, [ip, #24]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fda:	f8cc 4020 	str.w	r4, [ip, #32]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002fde:	f8cc 4024 	str.w	r4, [ip, #36]	@ 0x24
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fe2:	f8cc 4028 	str.w	r4, [ip, #40]	@ 0x28
	hSPI[id].Init.CRCPolynomial = 0;
 8002fe6:	f8cc 402c 	str.w	r4, [ip, #44]	@ 0x2c
	hSPI[id].Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fea:	f8cc 4030 	str.w	r4, [ip, #48]	@ 0x30
	switch (SPI_Rank) {
 8002fee:	b15a      	cbz	r2, 8003008 <BSP_SPI_Init+0xe8>
 8002ff0:	2a01      	cmp	r2, #1
 8002ff2:	d014      	beq.n	800301e <BSP_SPI_Init+0xfe>
	switch (SPI_Mode) {
 8002ff4:	2903      	cmp	r1, #3
 8002ff6:	d822      	bhi.n	800303e <BSP_SPI_Init+0x11e>
 8002ff8:	e8df f001 	tbb	[pc, r1]
 8002ffc:	3c322819 	.word	0x3c322819
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 8003000:	2001      	movs	r0, #1
 8003002:	e7d3      	b.n	8002fac <BSP_SPI_Init+0x8c>
 8003004:	2000      	movs	r0, #0
 8003006:	e7d1      	b.n	8002fac <BSP_SPI_Init+0x8c>
			hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8003008:	4a26      	ldr	r2, [pc, #152]	@ (80030a4 <BSP_SPI_Init+0x184>)
 800300a:	2464      	movs	r4, #100	@ 0x64
 800300c:	fb04 2200 	mla	r2, r4, r0, r2
 8003010:	f44f 7482 	mov.w	r4, #260	@ 0x104
 8003014:	6054      	str	r4, [r2, #4]
			hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_x;
 8003016:	61d3      	str	r3, [r2, #28]
			hSPI[id].Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003018:	2308      	movs	r3, #8
 800301a:	6353      	str	r3, [r2, #52]	@ 0x34
			break;
 800301c:	e7ea      	b.n	8002ff4 <BSP_SPI_Init+0xd4>
			hSPI[id].Init.Mode = SPI_MODE_SLAVE;
 800301e:	4b21      	ldr	r3, [pc, #132]	@ (80030a4 <BSP_SPI_Init+0x184>)
 8003020:	2264      	movs	r2, #100	@ 0x64
 8003022:	fb02 3300 	mla	r3, r2, r0, r3
 8003026:	2200      	movs	r2, #0
 8003028:	605a      	str	r2, [r3, #4]
			hSPI[id].Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800302a:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 800302c:	e7e2      	b.n	8002ff4 <BSP_SPI_Init+0xd4>
			hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 800302e:	4b1d      	ldr	r3, [pc, #116]	@ (80030a4 <BSP_SPI_Init+0x184>)
 8003030:	2264      	movs	r2, #100	@ 0x64
 8003032:	fb02 3305 	mla	r3, r2, r5, r3
 8003036:	2200      	movs	r2, #0
 8003038:	609a      	str	r2, [r3, #8]
			SPI_GPIO_FULLDUPLEX_config(id);
 800303a:	f7ff fd77 	bl	8002b2c <SPI_GPIO_FULLDUPLEX_config>
	HAL_SPI_Init(&hSPI[id]);
 800303e:	2064      	movs	r0, #100	@ 0x64
 8003040:	4b18      	ldr	r3, [pc, #96]	@ (80030a4 <BSP_SPI_Init+0x184>)
 8003042:	fb00 3005 	mla	r0, r0, r5, r3
 8003046:	f003 fc3b 	bl	80068c0 <HAL_SPI_Init>
}
 800304a:	bd70      	pop	{r4, r5, r6, pc}
			hSPI[id].Init.Direction = SPI_DIRECTION_1LINE;
 800304c:	4b15      	ldr	r3, [pc, #84]	@ (80030a4 <BSP_SPI_Init+0x184>)
 800304e:	2264      	movs	r2, #100	@ 0x64
 8003050:	fb02 3305 	mla	r3, r2, r5, r3
 8003054:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003058:	609a      	str	r2, [r3, #8]
			SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config(id);
 800305a:	f7ff fde5 	bl	8002c28 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config>
			break;
 800305e:	e7ee      	b.n	800303e <BSP_SPI_Init+0x11e>
			hSPI[id].Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8003060:	4b10      	ldr	r3, [pc, #64]	@ (80030a4 <BSP_SPI_Init+0x184>)
 8003062:	2264      	movs	r2, #100	@ 0x64
 8003064:	fb02 3305 	mla	r3, r2, r5, r3
 8003068:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800306c:	609a      	str	r2, [r3, #8]
			SPI_GPIO_RECEIVEONLY_config(id);
 800306e:	f7ff fe99 	bl	8002da4 <SPI_GPIO_RECEIVEONLY_config>
			break;
 8003072:	e7e4      	b.n	800303e <BSP_SPI_Init+0x11e>
			hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8003074:	4b0b      	ldr	r3, [pc, #44]	@ (80030a4 <BSP_SPI_Init+0x184>)
 8003076:	2264      	movs	r2, #100	@ 0x64
 8003078:	fb02 3305 	mla	r3, r2, r5, r3
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
			SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config(id);
 8003080:	f7ff fdd2 	bl	8002c28 <SPI_GPIO_HALFDUPLEX_or_TRANSMITONLY_config>
			break;
 8003084:	e7db      	b.n	800303e <BSP_SPI_Init+0x11e>
 8003086:	bf00      	nop
 8003088:	40013000 	.word	0x40013000
 800308c:	0800d390 	.word	0x0800d390
 8003090:	0800d3fc 	.word	0x0800d3fc
 8003094:	0800d2dc 	.word	0x0800d2dc
 8003098:	0800d2ac 	.word	0x0800d2ac
 800309c:	0800d2fc 	.word	0x0800d2fc
 80030a0:	0800d368 	.word	0x0800d368
 80030a4:	20000444 	.word	0x20000444

080030a8 <BSP_SPI_WriteNoRegister>:
 * @brief Cette fonction sert à envoyer une donnée sur l'un des bus SPI.
 * @param SPIx: le SPI sur lequel envoyer la donnée.
 * @param data: la donnée à envoyer.
 */
void BSP_SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80030a8:	b500      	push	{lr}
 80030aa:	b083      	sub	sp, #12
 80030ac:	f88d 1007 	strb.w	r1, [sp, #7]
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 80030b0:	4b14      	ldr	r3, [pc, #80]	@ (8003104 <BSP_SPI_WriteNoRegister+0x5c>)
 80030b2:	4298      	cmp	r0, r3
 80030b4:	d022      	beq.n	80030fc <BSP_SPI_WriteNoRegister+0x54>
 80030b6:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 80030ba:	4298      	cmp	r0, r3
 80030bc:	d003      	beq.n	80030c6 <BSP_SPI_WriteNoRegister+0x1e>
 80030be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030c2:	4298      	cmp	r0, r3
 80030c4:	d110      	bne.n	80030e8 <BSP_SPI_WriteNoRegister+0x40>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 80030c6:	4b10      	ldr	r3, [pc, #64]	@ (8003108 <BSP_SPI_WriteNoRegister+0x60>)
 80030c8:	4298      	cmp	r0, r3
 80030ca:	d014      	beq.n	80030f6 <BSP_SPI_WriteNoRegister+0x4e>
 80030cc:	f04f 0c02 	mov.w	ip, #2
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 80030d0:	2364      	movs	r3, #100	@ 0x64
 80030d2:	2201      	movs	r2, #1
 80030d4:	f10d 0107 	add.w	r1, sp, #7
 80030d8:	480c      	ldr	r0, [pc, #48]	@ (800310c <BSP_SPI_WriteNoRegister+0x64>)
 80030da:	fb03 000c 	mla	r0, r3, ip, r0
 80030de:	f003 fc63 	bl	80069a8 <HAL_SPI_Transmit>
}
 80030e2:	b003      	add	sp, #12
 80030e4:	f85d fb04 	ldr.w	pc, [sp], #4
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 80030e8:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <BSP_SPI_WriteNoRegister+0x68>)
 80030ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003114 <BSP_SPI_WriteNoRegister+0x6c>)
 80030ec:	f44f 719c 	mov.w	r1, #312	@ 0x138
 80030f0:	4809      	ldr	r0, [pc, #36]	@ (8003118 <BSP_SPI_WriteNoRegister+0x70>)
 80030f2:	f005 fc0b 	bl	800890c <__assert_func>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 80030f6:	f04f 0c01 	mov.w	ip, #1
 80030fa:	e7e9      	b.n	80030d0 <BSP_SPI_WriteNoRegister+0x28>
 80030fc:	f04f 0c00 	mov.w	ip, #0
 8003100:	e7e6      	b.n	80030d0 <BSP_SPI_WriteNoRegister+0x28>
 8003102:	bf00      	nop
 8003104:	40013000 	.word	0x40013000
 8003108:	40003800 	.word	0x40003800
 800310c:	20000444 	.word	0x20000444
 8003110:	0800d2ac 	.word	0x0800d2ac
 8003114:	0800d3e4 	.word	0x0800d3e4
 8003118:	0800d2dc 	.word	0x0800d2dc

0800311c <BSP_SPI_WriteMultiNoRegister>:
 * @param SPIx: le SPI sur lequel envoyer les données.
 * @param *data: la donnée à envoyer.
 * @param count: le nombre de données à envoyer.
 */
void BSP_SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 800311c:	b508      	push	{r3, lr}
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 800311e:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <BSP_SPI_WriteMultiNoRegister+0x4c>)
 8003120:	4298      	cmp	r0, r3
 8003122:	d01d      	beq.n	8003160 <BSP_SPI_WriteMultiNoRegister+0x44>
 8003124:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 8003128:	4298      	cmp	r0, r3
 800312a:	d003      	beq.n	8003134 <BSP_SPI_WriteMultiNoRegister+0x18>
 800312c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003130:	4298      	cmp	r0, r3
 8003132:	d10b      	bne.n	800314c <BSP_SPI_WriteMultiNoRegister+0x30>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 8003134:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <BSP_SPI_WriteMultiNoRegister+0x50>)
 8003136:	4298      	cmp	r0, r3
 8003138:	d00f      	beq.n	800315a <BSP_SPI_WriteMultiNoRegister+0x3e>
 800313a:	f04f 0c02 	mov.w	ip, #2
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 800313e:	2364      	movs	r3, #100	@ 0x64
 8003140:	480b      	ldr	r0, [pc, #44]	@ (8003170 <BSP_SPI_WriteMultiNoRegister+0x54>)
 8003142:	fb03 000c 	mla	r0, r3, ip, r0
 8003146:	f003 fc2f 	bl	80069a8 <HAL_SPI_Transmit>
}
 800314a:	bd08      	pop	{r3, pc}
	assert(SPIx == SPI1 || SPIx == SPI2 || SPIx == SPI3);
 800314c:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <BSP_SPI_WriteMultiNoRegister+0x58>)
 800314e:	4a0a      	ldr	r2, [pc, #40]	@ (8003178 <BSP_SPI_WriteMultiNoRegister+0x5c>)
 8003150:	f240 1145 	movw	r1, #325	@ 0x145
 8003154:	4809      	ldr	r0, [pc, #36]	@ (800317c <BSP_SPI_WriteMultiNoRegister+0x60>)
 8003156:	f005 fbd9 	bl	800890c <__assert_func>
	SPI_ID_e id = ((SPIx == SPI1)?SPI1_ID:(SPIx == SPI2)?SPI2_ID:SPI3_ID);
 800315a:	f04f 0c01 	mov.w	ip, #1
 800315e:	e7ee      	b.n	800313e <BSP_SPI_WriteMultiNoRegister+0x22>
 8003160:	f04f 0c00 	mov.w	ip, #0
 8003164:	e7eb      	b.n	800313e <BSP_SPI_WriteMultiNoRegister+0x22>
 8003166:	bf00      	nop
 8003168:	40013000 	.word	0x40013000
 800316c:	40003800 	.word	0x40003800
 8003170:	20000444 	.word	0x20000444
 8003174:	0800d2ac 	.word	0x0800d2ac
 8003178:	0800d3c4 	.word	0x0800d3c4
 800317c:	0800d2dc 	.word	0x0800d2dc

08003180 <BSP_SPI_SetDataSize>:
 * 						SPI_DATASIZE_8BIT  pour configurer le SPI en mode 8-bits
 * 						SPI_DATASIZE_16BIT pour configurer le SPI en mode 16-bits
 */
void BSP_SPI_SetDataSize(SPI_TypeDef* SPIx, uint32_t DataSize)
{
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003180:	4a0e      	ldr	r2, [pc, #56]	@ (80031bc <BSP_SPI_SetDataSize+0x3c>)
 8003182:	4290      	cmp	r0, r2
 8003184:	bf14      	ite	ne
 8003186:	2200      	movne	r2, #0
 8003188:	2201      	moveq	r2, #1

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 800318a:	6803      	ldr	r3, [r0, #0]
 800318c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003190:	6003      	str	r3, [r0, #0]

	/* Set proper value */
	SPIx->CR2 &= ~SPI_CR2_DS_Msk;
 8003192:	6843      	ldr	r3, [r0, #4]
 8003194:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003198:	6043      	str	r3, [r0, #4]
	hSPI[id].Init.DataSize = DataSize;
 800319a:	4b09      	ldr	r3, [pc, #36]	@ (80031c0 <BSP_SPI_SetDataSize+0x40>)
 800319c:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 80031a0:	fb0c 3302 	mla	r3, ip, r2, r3
 80031a4:	60d9      	str	r1, [r3, #12]
	SPIx->CR2 |= (DataSize & SPI_CR2_DS_Msk);
 80031a6:	6843      	ldr	r3, [r0, #4]
 80031a8:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 80031ac:	430b      	orrs	r3, r1
 80031ae:	6043      	str	r3, [r0, #4]

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80031b0:	6803      	ldr	r3, [r0, #0]
 80031b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031b6:	6003      	str	r3, [r0, #0]
}
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	40003800 	.word	0x40003800
 80031c0:	20000444 	.word	0x20000444

080031c4 <BSP_SYS_set_std_usart>:
/* Private function definitions ----------------------------------------------*/

/* Public function definitions -----------------------------------------------*/

void BSP_SYS_set_std_usart(uart_id_t in, uart_id_t out, uart_id_t err)
{
 80031c4:	b410      	push	{r4}
	uart_initialized = 0xE5E0E5E0;
 80031c6:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <BSP_SYS_set_std_usart+0x1c>)
 80031c8:	4c06      	ldr	r4, [pc, #24]	@ (80031e4 <BSP_SYS_set_std_usart+0x20>)
 80031ca:	601c      	str	r4, [r3, #0]
	stdin_usart = in;
 80031cc:	4b06      	ldr	r3, [pc, #24]	@ (80031e8 <BSP_SYS_set_std_usart+0x24>)
 80031ce:	7018      	strb	r0, [r3, #0]
	stdout_usart = out;
 80031d0:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <BSP_SYS_set_std_usart+0x28>)
 80031d2:	7019      	strb	r1, [r3, #0]
	stderr_usart = err;
 80031d4:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <BSP_SYS_set_std_usart+0x2c>)
 80031d6:	701a      	strb	r2, [r3, #0]
}
 80031d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20000570 	.word	0x20000570
 80031e4:	e5e0e5e0 	.word	0xe5e0e5e0
 80031e8:	20000574 	.word	0x20000574
 80031ec:	20000576 	.word	0x20000576
 80031f0:	20000575 	.word	0x20000575

080031f4 <_read>:
 * @param ptr
 * @param len
 * @return
 */
int _read(int file, char *ptr, int len)
{
 80031f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;
	int num = 0;
	switch (file) {
 80031f6:	b9c0      	cbnz	r0, 800322a <_read+0x36>
 80031f8:	460c      	mov	r4, r1
 80031fa:	4617      	mov	r7, r2
 80031fc:	4605      	mov	r5, r0
	int num = 0;
 80031fe:	4606      	mov	r6, r0
 8003200:	e00f      	b.n	8003222 <_read+0x2e>
			for (n = 0; n < len; n++)
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!BSP_UART_data_ready(stdin_usart));	//Blocking
 8003202:	4b0d      	ldr	r3, [pc, #52]	@ (8003238 <_read+0x44>)
 8003204:	7818      	ldrb	r0, [r3, #0]
 8003206:	f000 fc47 	bl	8003a98 <BSP_UART_data_ready>
 800320a:	2800      	cmp	r0, #0
 800320c:	d0f9      	beq.n	8003202 <_read+0xe>
				c = BSP_UART_get_next_byte(stdin_usart);
 800320e:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <_read+0x44>)
 8003210:	7818      	ldrb	r0, [r3, #0]
 8003212:	f000 fc55 	bl	8003ac0 <BSP_UART_get_next_byte>
				*ptr++ = c;
 8003216:	4621      	mov	r1, r4
 8003218:	f801 0b01 	strb.w	r0, [r1], #1
				num++;
 800321c:	3601      	adds	r6, #1
			for (n = 0; n < len; n++)
 800321e:	3501      	adds	r5, #1
				*ptr++ = c;
 8003220:	460c      	mov	r4, r1
			for (n = 0; n < len; n++)
 8003222:	42bd      	cmp	r5, r7
 8003224:	dbed      	blt.n	8003202 <_read+0xe>
		default:
			errno = EBADF;
			return -1;
	}
	return num;
}
 8003226:	4630      	mov	r0, r6
 8003228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			errno = EBADF;
 800322a:	f006 fbed 	bl	8009a08 <__errno>
 800322e:	2309      	movs	r3, #9
 8003230:	6003      	str	r3, [r0, #0]
			return -1;
 8003232:	f04f 36ff 	mov.w	r6, #4294967295
 8003236:	e7f6      	b.n	8003226 <_read+0x32>
 8003238:	20000574 	.word	0x20000574

0800323c <_write>:
 * @param ptr
 * @param len
 * @return
 */
int _write(int file, char *ptr, int len)
{
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	4615      	mov	r5, r2
	int n;
	switch (file) {
 8003240:	2801      	cmp	r0, #1
 8003242:	d015      	beq.n	8003270 <_write+0x34>
 8003244:	2802      	cmp	r0, #2
 8003246:	d021      	beq.n	800328c <_write+0x50>
				BSP_UART_putc(stderr_usart,*ptr++);
#endif
			}
			break;
		default:
			errno = EBADF;
 8003248:	f006 fbde 	bl	8009a08 <__errno>
 800324c:	2309      	movs	r3, #9
 800324e:	6003      	str	r3, [r0, #0]
			return -1;
 8003250:	f04f 35ff 	mov.w	r5, #4294967295
 8003254:	e00a      	b.n	800326c <_write+0x30>
				BSP_UART_putc(stdout_usart,*ptr++);
 8003256:	460c      	mov	r4, r1
 8003258:	f814 1b01 	ldrb.w	r1, [r4], #1
 800325c:	4b0c      	ldr	r3, [pc, #48]	@ (8003290 <_write+0x54>)
 800325e:	7818      	ldrb	r0, [r3, #0]
 8003260:	f000 fc6e 	bl	8003b40 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 8003264:	3601      	adds	r6, #1
				BSP_UART_putc(stdout_usart,*ptr++);
 8003266:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8003268:	42ae      	cmp	r6, r5
 800326a:	dbf4      	blt.n	8003256 <_write+0x1a>
	}
	return len;
}
 800326c:	4628      	mov	r0, r5
 800326e:	bd70      	pop	{r4, r5, r6, pc}
	switch (file) {
 8003270:	2600      	movs	r6, #0
 8003272:	e7f9      	b.n	8003268 <_write+0x2c>
				BSP_UART_putc(stderr_usart,*ptr++);
 8003274:	460c      	mov	r4, r1
 8003276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800327a:	4b06      	ldr	r3, [pc, #24]	@ (8003294 <_write+0x58>)
 800327c:	7818      	ldrb	r0, [r3, #0]
 800327e:	f000 fc5f 	bl	8003b40 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 8003282:	3601      	adds	r6, #1
				BSP_UART_putc(stderr_usart,*ptr++);
 8003284:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8003286:	42ae      	cmp	r6, r5
 8003288:	dbf4      	blt.n	8003274 <_write+0x38>
 800328a:	e7ef      	b.n	800326c <_write+0x30>
	switch (file) {
 800328c:	2600      	movs	r6, #0
 800328e:	e7fa      	b.n	8003286 <_write+0x4a>
 8003290:	20000576 	.word	0x20000576
 8003294:	20000575 	.word	0x20000575

08003298 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8003298:	b672      	cpsid	i
  */
void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800329a:	e7fe      	b.n	800329a <Error_Handler+0x2>

0800329c <SystemClock_Config>:
{
 800329c:	b500      	push	{lr}
 800329e:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032a0:	2238      	movs	r2, #56	@ 0x38
 80032a2:	2100      	movs	r1, #0
 80032a4:	a806      	add	r0, sp, #24
 80032a6:	f006 fb4d 	bl	8009944 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032aa:	2000      	movs	r0, #0
 80032ac:	9001      	str	r0, [sp, #4]
 80032ae:	9002      	str	r0, [sp, #8]
 80032b0:	9003      	str	r0, [sp, #12]
 80032b2:	9004      	str	r0, [sp, #16]
 80032b4:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80032b6:	f002 fbed 	bl	8005a94 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80032ba:	2302      	movs	r3, #2
 80032bc:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032c2:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80032c4:	2240      	movs	r2, #64	@ 0x40
 80032c6:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032c8:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032ca:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80032cc:	2204      	movs	r2, #4
 80032ce:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80032d0:	2255      	movs	r2, #85	@ 0x55
 80032d2:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032d4:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80032d6:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80032d8:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032da:	a806      	add	r0, sp, #24
 80032dc:	f002 fc94 	bl	8005c08 <HAL_RCC_OscConfig>
 80032e0:	b980      	cbnz	r0, 8003304 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032e2:	230f      	movs	r3, #15
 80032e4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032e6:	2303      	movs	r3, #3
 80032e8:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032ea:	2300      	movs	r3, #0
 80032ec:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80032ee:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032f0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80032f2:	2104      	movs	r1, #4
 80032f4:	eb0d 0001 	add.w	r0, sp, r1
 80032f8:	f002 ff3c 	bl	8006174 <HAL_RCC_ClockConfig>
 80032fc:	b920      	cbnz	r0, 8003308 <SystemClock_Config+0x6c>
}
 80032fe:	b015      	add	sp, #84	@ 0x54
 8003300:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003304:	f7ff ffc8 	bl	8003298 <Error_Handler>
    Error_Handler();
 8003308:	f7ff ffc6 	bl	8003298 <Error_Handler>

0800330c <HAL_MspInit>:
{
 800330c:	b500      	push	{lr}
 800330e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003310:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <HAL_MspInit+0x34>)
 8003312:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003314:	f042 0201 	orr.w	r2, r2, #1
 8003318:	661a      	str	r2, [r3, #96]	@ 0x60
 800331a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800331c:	f002 0201 	and.w	r2, r2, #1
 8003320:	9200      	str	r2, [sp, #0]
 8003322:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003324:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003326:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800332a:	659a      	str	r2, [r3, #88]	@ 0x58
 800332c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003332:	9301      	str	r3, [sp, #4]
 8003334:	9b01      	ldr	r3, [sp, #4]
  SystemClock_Config();
 8003336:	f7ff ffb1 	bl	800329c <SystemClock_Config>
}
 800333a:	b003      	add	sp, #12
 800333c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003340:	40021000 	.word	0x40021000

08003344 <BSP_systick_init>:
 * @brief Initialization function for high level Systick service
 *
 * @post The systick interruption priority is set and the callback function table is initialized
 */
void BSP_systick_init(void)
{
 8003344:	b508      	push	{r3, lr}
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003346:	2300      	movs	r3, #0
 8003348:	e005      	b.n	8003356 <BSP_systick_init+0x12>
		callback_functions[i] = NULL;
 800334a:	4a09      	ldr	r2, [pc, #36]	@ (8003370 <BSP_systick_init+0x2c>)
 800334c:	2100      	movs	r1, #0
 800334e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003352:	3301      	adds	r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b0f      	cmp	r3, #15
 8003358:	d9f7      	bls.n	800334a <BSP_systick_init+0x6>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800335a:	2200      	movs	r2, #0
 800335c:	4611      	mov	r1, r2
 800335e:	f04f 30ff 	mov.w	r0, #4294967295
 8003362:	f002 f897 	bl	8005494 <HAL_NVIC_SetPriority>
	initialized = true;
 8003366:	4b03      	ldr	r3, [pc, #12]	@ (8003374 <BSP_systick_init+0x30>)
 8003368:	2201      	movs	r2, #1
 800336a:	701a      	strb	r2, [r3, #0]
}
 800336c:	bd08      	pop	{r3, pc}
 800336e:	bf00      	nop
 8003370:	20000578 	.word	0x20000578
 8003374:	20000577 	.word	0x20000577

08003378 <SysTick_Handler>:
/**
 * @brief Interrupt function called every 1ms
 *
 */
void SysTick_Handler(void)
{
 8003378:	b510      	push	{r4, lr}
	/* Minimum interruption job for SysTick */
	HAL_IncTick();
 800337a:	f001 f9f9 	bl	8004770 <HAL_IncTick>
	/* Use of HAL_SYSTICK_IRQHandler() as been discouraged by ST and is not generated anymore by CubeMX */

	if(!initialized)
 800337e:	4b0a      	ldr	r3, [pc, #40]	@ (80033a8 <SysTick_Handler+0x30>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	b10b      	cbz	r3, 8003388 <SysTick_Handler+0x10>
{
 8003384:	2400      	movs	r4, #0
 8003386:	e005      	b.n	8003394 <SysTick_Handler+0x1c>
		BSP_systick_init();
 8003388:	f7ff ffdc 	bl	8003344 <BSP_systick_init>
 800338c:	e7fa      	b.n	8003384 <SysTick_Handler+0xc>
	/* Management of the callback functions */
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
	{
		if(callback_functions[i])
			(*callback_functions[i])();		/* Function calls. */
 800338e:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003390:	3401      	adds	r4, #1
 8003392:	b2e4      	uxtb	r4, r4
 8003394:	2c0f      	cmp	r4, #15
 8003396:	d805      	bhi.n	80033a4 <SysTick_Handler+0x2c>
		if(callback_functions[i])
 8003398:	4b04      	ldr	r3, [pc, #16]	@ (80033ac <SysTick_Handler+0x34>)
 800339a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f5      	bne.n	800338e <SysTick_Handler+0x16>
 80033a2:	e7f5      	b.n	8003390 <SysTick_Handler+0x18>
	}
}
 80033a4:	bd10      	pop	{r4, pc}
 80033a6:	bf00      	nop
 80033a8:	20000577 	.word	0x20000577
 80033ac:	20000578 	.word	0x20000578

080033b0 <clear_it_status>:
 * @brief	Acquitte les IT sur le timer sélectionné.
 * @pre 	Le timer a ete initialisé
 * @post	L'interruption est acquitée
 */
void clear_it_status(timer_id_t timer_id){
	switch(timer_id)
 80033b0:	2804      	cmp	r0, #4
 80033b2:	d824      	bhi.n	80033fe <clear_it_status+0x4e>
 80033b4:	e8df f000 	tbb	[pc, r0]
 80033b8:	160f0903 	.word	0x160f0903
 80033bc:	1d          	.byte	0x1d
 80033bd:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);
 80033be:	4b10      	ldr	r3, [pc, #64]	@ (8003400 <clear_it_status+0x50>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f06f 0201 	mvn.w	r2, #1
 80033c6:	611a      	str	r2, [r3, #16]
			break;
 80033c8:	4770      	bx	lr
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);
 80033ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <clear_it_status+0x50>)
 80033cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ce:	f06f 0201 	mvn.w	r2, #1
 80033d2:	611a      	str	r2, [r3, #16]
			break;
 80033d4:	4770      	bx	lr
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);
 80033d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003400 <clear_it_status+0x50>)
 80033d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033dc:	f06f 0201 	mvn.w	r2, #1
 80033e0:	611a      	str	r2, [r3, #16]
			break;
 80033e2:	4770      	bx	lr
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);
 80033e4:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <clear_it_status+0x50>)
 80033e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80033ea:	f06f 0201 	mvn.w	r2, #1
 80033ee:	611a      	str	r2, [r3, #16]
			break;
 80033f0:	4770      	bx	lr
		case TIMER6_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);
 80033f2:	4b03      	ldr	r3, [pc, #12]	@ (8003400 <clear_it_status+0x50>)
 80033f4:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 80033f8:	f06f 0201 	mvn.w	r2, #1
 80033fc:	611a      	str	r2, [r3, #16]
		default:
			break;
	}
}
 80033fe:	4770      	bx	lr
 8003400:	200005b8 	.word	0x200005b8
 8003404:	00000000 	.word	0x00000000

08003408 <BSP_TIMER_run_us>:
 * @param us 			temps en us codé sur un 32bits non signé
 * @param enable_irq	TRUE : active les IT, FALSE : ne les active pas. En cas d'activation des IT, l'utilisateur doit écrire une fonction TIMERx_user_handler_it. Par défaut, ces fonctions écrites dans ce fichier mais avec l'attribut weak (elles peuvent donc être réécrites)
 * @post Le timer et son horloge sont activés, ses interruptions autorisées (si activées), et son décompte lancé.
 */
void BSP_TIMER_run_us(timer_id_t timer_id, uint32_t us, bool enable_irq)
{
 8003408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800340c:	b086      	sub	sp, #24
 800340e:	4604      	mov	r4, r0
 8003410:	4688      	mov	r8, r1
 8003412:	4615      	mov	r5, r2
	// On active l'horloge du timer concerné.
	switch(timer_id)
 8003414:	2804      	cmp	r0, #4
 8003416:	d80e      	bhi.n	8003436 <BSP_TIMER_run_us+0x2e>
 8003418:	e8df f000 	tbb	[pc, r0]
 800341c:	72675c03 	.word	0x72675c03
 8003420:	7d          	.byte	0x7d
 8003421:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003422:	4b6d      	ldr	r3, [pc, #436]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 8003424:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003426:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800342a:	661a      	str	r2, [r3, #96]	@ 0x60
 800342c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800342e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003432:	9301      	str	r3, [sp, #4]
 8003434:	9b01      	ldr	r3, [sp, #4]
		default:
			break;
	}

	// Time base configuration
	structure_handles[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance à notre gestionnaire (Handle)
 8003436:	4b69      	ldr	r3, [pc, #420]	@ (80035dc <BSP_TIMER_run_us+0x1d4>)
 8003438:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800343c:	234c      	movs	r3, #76	@ 0x4c
 800343e:	fb04 f303 	mul.w	r3, r4, r3
 8003442:	4a67      	ldr	r2, [pc, #412]	@ (80035e0 <BSP_TIMER_run_us+0x1d8>)
 8003444:	50d1      	str	r1, [r2, r3]

	//On détermine la fréquence des évènements comptés par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003446:	2c00      	cmp	r4, #0
 8003448:	d170      	bne.n	800352c <BSP_TIMER_run_us+0x124>
	{
		//Fréquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800344a:	f002 ffa7 	bl	800639c <HAL_RCC_GetPCLK2Freq>
 800344e:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003450:	4b61      	ldr	r3, [pc, #388]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f413 5f60 	tst.w	r3, #14336	@ 0x3800
 8003458:	d000      	beq.n	800345c <BSP_TIMER_run_us+0x54>
			freq *= 2;
 800345a:	0042      	lsls	r2, r0, #1
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800345c:	2300      	movs	r3, #0
 800345e:	a15c      	add	r1, pc, #368	@ (adr r1, 80035d0 <BSP_TIMER_run_us+0x1c8>)
 8003460:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003464:	f7fe fb28 	bl	8001ab8 <__aeabi_ldivmod>
 8003468:	4606      	mov	r6, r0
 800346a:	460f      	mov	r7, r1
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800346c:	ea4f 62d8 	mov.w	r2, r8, lsr #27
 8003470:	ea4f 1348 	mov.w	r3, r8, lsl #5
 8003474:	ebb3 0308 	subs.w	r3, r3, r8
 8003478:	f162 0200 	sbc.w	r2, r2, #0
 800347c:	0252      	lsls	r2, r2, #9
 800347e:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003482:	025b      	lsls	r3, r3, #9
 8003484:	eb13 0308 	adds.w	r3, r3, r8
 8003488:	f142 0200 	adc.w	r2, r2, #0
 800348c:	0191      	lsls	r1, r2, #6
 800348e:	ea41 6193 	orr.w	r1, r1, r3, lsr #26
 8003492:	0198      	lsls	r0, r3, #6
 8003494:	1ac0      	subs	r0, r0, r3
 8003496:	eb61 0102 	sbc.w	r1, r1, r2
 800349a:	eb10 0008 	adds.w	r0, r0, r8
 800349e:	4632      	mov	r2, r6
 80034a0:	463b      	mov	r3, r7
 80034a2:	f141 0100 	adc.w	r1, r1, #0
 80034a6:	f7fe fb57 	bl	8001b58 <__aeabi_uldivmod>
 80034aa:	4603      	mov	r3, r0
 80034ac:	468c      	mov	ip, r1

	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 80034ae:	2c01      	cmp	r4, #1
 80034b0:	d046      	beq.n	8003540 <BSP_TIMER_run_us+0x138>
 80034b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff

	if(period > max_period)
 80034b6:	2600      	movs	r6, #0
 80034b8:	4617      	mov	r7, r2
 80034ba:	4282      	cmp	r2, r0
 80034bc:	eb76 0101 	sbcs.w	r1, r6, r1
 80034c0:	d36f      	bcc.n	80035a2 <BSP_TIMER_run_us+0x19a>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
	}
	else
	{
		structure_handles[timer_id].Init.Prescaler 	= 0;
 80034c2:	4b47      	ldr	r3, [pc, #284]	@ (80035e0 <BSP_TIMER_run_us+0x1d8>)
 80034c4:	224c      	movs	r2, #76	@ 0x4c
 80034c6:	fb02 3304 	mla	r3, r2, r4, r3
 80034ca:	2200      	movs	r2, #0
 80034cc:	605a      	str	r2, [r3, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);
 80034ce:	3801      	subs	r0, #1
 80034d0:	60d8      	str	r0, [r3, #12]
 80034d2:	e04a      	b.n	800356a <BSP_TIMER_run_us+0x162>
			__HAL_RCC_TIM2_CLK_ENABLE();
 80034d4:	4b40      	ldr	r3, [pc, #256]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 80034d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80034d8:	f042 0201 	orr.w	r2, r2, #1
 80034dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80034de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	9302      	str	r3, [sp, #8]
 80034e6:	9b02      	ldr	r3, [sp, #8]
			break;
 80034e8:	e7a5      	b.n	8003436 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM3_CLK_ENABLE();
 80034ea:	4b3b      	ldr	r3, [pc, #236]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 80034ec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80034ee:	f042 0202 	orr.w	r2, r2, #2
 80034f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80034f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	9303      	str	r3, [sp, #12]
 80034fc:	9b03      	ldr	r3, [sp, #12]
			break;
 80034fe:	e79a      	b.n	8003436 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003500:	4b35      	ldr	r3, [pc, #212]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 8003502:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003504:	f042 0204 	orr.w	r2, r2, #4
 8003508:	659a      	str	r2, [r3, #88]	@ 0x58
 800350a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	9304      	str	r3, [sp, #16]
 8003512:	9b04      	ldr	r3, [sp, #16]
			break;
 8003514:	e78f      	b.n	8003436 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM6_CLK_ENABLE();
 8003516:	4b30      	ldr	r3, [pc, #192]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 8003518:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800351a:	f042 0210 	orr.w	r2, r2, #16
 800351e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003522:	f003 0310 	and.w	r3, r3, #16
 8003526:	9305      	str	r3, [sp, #20]
 8003528:	9b05      	ldr	r3, [sp, #20]
 800352a:	e784      	b.n	8003436 <BSP_TIMER_run_us+0x2e>
		freq = HAL_RCC_GetPCLK1Freq();
 800352c:	f002 ff24 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 8003530:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003532:	4b29      	ldr	r3, [pc, #164]	@ (80035d8 <BSP_TIMER_run_us+0x1d0>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f413 6fe0 	tst.w	r3, #1792	@ 0x700
 800353a:	d08f      	beq.n	800345c <BSP_TIMER_run_us+0x54>
			freq *= 2;
 800353c:	0042      	lsls	r2, r0, #1
 800353e:	e78d      	b.n	800345c <BSP_TIMER_run_us+0x54>
	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 8003540:	f04f 32ff 	mov.w	r2, #4294967295
 8003544:	e7b7      	b.n	80034b6 <BSP_TIMER_run_us+0xae>
			prescaler *= 2;
 8003546:	0052      	lsls	r2, r2, #1
			period /= 2;
 8003548:	085b      	lsrs	r3, r3, #1
 800354a:	ea43 73cc 	orr.w	r3, r3, ip, lsl #31
 800354e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
		while(period > max_period)
 8003552:	429f      	cmp	r7, r3
 8003554:	eb76 010c 	sbcs.w	r1, r6, ip
 8003558:	d3f5      	bcc.n	8003546 <BSP_TIMER_run_us+0x13e>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
 800355a:	3a01      	subs	r2, #1
 800355c:	4920      	ldr	r1, [pc, #128]	@ (80035e0 <BSP_TIMER_run_us+0x1d8>)
 800355e:	204c      	movs	r0, #76	@ 0x4c
 8003560:	fb00 1104 	mla	r1, r0, r4, r1
 8003564:	604a      	str	r2, [r1, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
 8003566:	3b01      	subs	r3, #1
 8003568:	60cb      	str	r3, [r1, #12]
	}

	structure_handles[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800356a:	4e1d      	ldr	r6, [pc, #116]	@ (80035e0 <BSP_TIMER_run_us+0x1d8>)
 800356c:	234c      	movs	r3, #76	@ 0x4c
 800356e:	fb03 6604 	mla	r6, r3, r4, r6
 8003572:	2300      	movs	r3, #0
 8003574:	6133      	str	r3, [r6, #16]
	structure_handles[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8003576:	60b3      	str	r3, [r6, #8]

	// On applique les paramètres d'initialisation
	if (HAL_TIM_Base_Init(&structure_handles[timer_id]) != HAL_OK)
 8003578:	4630      	mov	r0, r6
 800357a:	f003 fd17 	bl	8006fac <HAL_TIM_Base_Init>
 800357e:	b990      	cbnz	r0, 80035a6 <BSP_TIMER_run_us+0x19e>
	{
		Error_Handler();
	}

	if(enable_irq)
 8003580:	b9a5      	cbnz	r5, 80035ac <BSP_TIMER_run_us+0x1a4>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
	}

	// On autorise les interruptions
	if(HAL_TIM_Base_Start_IT(&structure_handles[timer_id]) != HAL_OK)
 8003582:	4630      	mov	r0, r6
 8003584:	f003 fc56 	bl	8006e34 <HAL_TIM_Base_Start_IT>
 8003588:	b9f0      	cbnz	r0, 80035c8 <BSP_TIMER_run_us+0x1c0>
    {
        Error_Handler();
    }

	// On lance le timer
	__HAL_TIM_ENABLE(&structure_handles[timer_id]);
 800358a:	234c      	movs	r3, #76	@ 0x4c
 800358c:	fb03 f404 	mul.w	r4, r3, r4
 8003590:	4b13      	ldr	r3, [pc, #76]	@ (80035e0 <BSP_TIMER_run_us+0x1d8>)
 8003592:	591a      	ldr	r2, [r3, r4]
 8003594:	6813      	ldr	r3, [r2, #0]
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	6013      	str	r3, [r2, #0]
}
 800359c:	b006      	add	sp, #24
 800359e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint32_t prescaler = 1;
 80035a2:	2201      	movs	r2, #1
 80035a4:	e7d5      	b.n	8003552 <BSP_TIMER_run_us+0x14a>
		Error_Handler();
 80035a6:	f7ff fe77 	bl	8003298 <Error_Handler>
 80035aa:	e7e9      	b.n	8003580 <BSP_TIMER_run_us+0x178>
		clear_it_status(timer_id);
 80035ac:	4620      	mov	r0, r4
 80035ae:	f7ff feff 	bl	80033b0 <clear_it_status>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80035b2:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <BSP_TIMER_run_us+0x1dc>)
 80035b4:	571d      	ldrsb	r5, [r3, r4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	2104      	movs	r1, #4
 80035ba:	4628      	mov	r0, r5
 80035bc:	f001 ff6a 	bl	8005494 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80035c0:	4628      	mov	r0, r5
 80035c2:	f001 ff77 	bl	80054b4 <HAL_NVIC_EnableIRQ>
 80035c6:	e7dc      	b.n	8003582 <BSP_TIMER_run_us+0x17a>
        Error_Handler();
 80035c8:	f7ff fe66 	bl	8003298 <Error_Handler>
 80035cc:	e7dd      	b.n	800358a <BSP_TIMER_run_us+0x182>
 80035ce:	bf00      	nop
 80035d0:	d4a51000 	.word	0xd4a51000
 80035d4:	000000e8 	.word	0x000000e8
 80035d8:	40021000 	.word	0x40021000
 80035dc:	0800d414 	.word	0x0800d414
 80035e0:	200005b8 	.word	0x200005b8
 80035e4:	0800d40c 	.word	0x0800d40c

080035e8 <BSP_TIMER_enable_output_trigger>:
{
	__HAL_TIM_SET_PRESCALER(&structure_handles[timer_id], prescaler - 1);
}

void BSP_TIMER_enable_output_trigger(timer_id_t timer_id)
{
 80035e8:	b510      	push	{r4, lr}
 80035ea:	b084      	sub	sp, #16
	TIM_MasterConfigTypeDef sMasterConfig;
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE; // TIM_TRGO_OC1
 80035ec:	2320      	movs	r3, #32
 80035ee:	9301      	str	r3, [sp, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80035f0:	2300      	movs	r3, #0
 80035f2:	9302      	str	r3, [sp, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035f4:	9303      	str	r3, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&structure_handles[timer_id], &sMasterConfig);
 80035f6:	234c      	movs	r3, #76	@ 0x4c
 80035f8:	4c06      	ldr	r4, [pc, #24]	@ (8003614 <BSP_TIMER_enable_output_trigger+0x2c>)
 80035fa:	fb03 4400 	mla	r4, r3, r0, r4
 80035fe:	a901      	add	r1, sp, #4
 8003600:	4620      	mov	r0, r4
 8003602:	f003 fffb 	bl	80075fc <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(&structure_handles[timer_id],TIM_EVENTSOURCE_UPDATE);
 8003606:	2101      	movs	r1, #1
 8003608:	4620      	mov	r0, r4
 800360a:	f003 fc56 	bl	8006eba <HAL_TIM_GenerateEvent>
}
 800360e:	b004      	add	sp, #16
 8003610:	bd10      	pop	{r4, pc}
 8003612:	bf00      	nop
 8003614:	200005b8 	.word	0x200005b8

08003618 <BSP_TIMER_get_handler>:
 * @brief Accesseur du handler
 */
TIM_HandleTypeDef * BSP_TIMER_get_handler(timer_id_t timer_id)
{
    return &structure_handles[timer_id];
}
 8003618:	224c      	movs	r2, #76	@ 0x4c
 800361a:	4b02      	ldr	r3, [pc, #8]	@ (8003624 <BSP_TIMER_get_handler+0xc>)
 800361c:	fb02 3000 	mla	r0, r2, r0, r3
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	200005b8 	.word	0x200005b8

08003628 <BSP_TIMER_set_duty>:
 * @param TIM_CHANNEL_x canal de sortie
 * @param duty rapport cyclique de la PWM compris dans l'intervalle [0; 1000]
 */
void BSP_TIMER_set_duty(timer_id_t timer_id, uint16_t TIM_CHANNEL_x ,uint16_t duty)
{
	duty = MIN(duty, 1000);	// On s'assure que le duty cycle est compris entre 0 et 1000
 8003628:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800362c:	bf28      	it	cs
 800362e:	f44f 727a 	movcs.w	r2, #1000	@ 0x3e8
	duty = (uint16_t)((((uint32_t)(duty))*(structure_handles[timer_id].Init.Period+1))/1000U);
 8003632:	4b24      	ldr	r3, [pc, #144]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 8003634:	f04f 0c4c 	mov.w	ip, #76	@ 0x4c
 8003638:	fb0c 3300 	mla	r3, ip, r0, r3
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	fb03 2202 	mla	r2, r3, r2, r2
 8003642:	4b21      	ldr	r3, [pc, #132]	@ (80036c8 <BSP_TIMER_set_duty+0xa0>)
 8003644:	fba3 3202 	umull	r3, r2, r3, r2
 8003648:	0992      	lsrs	r2, r2, #6

	__HAL_TIM_SET_COMPARE(&structure_handles[timer_id], TIM_CHANNEL_x, duty);
 800364a:	b939      	cbnz	r1, 800365c <BSP_TIMER_set_duty+0x34>
 800364c:	4663      	mov	r3, ip
 800364e:	fb00 f303 	mul.w	r3, r0, r3
 8003652:	491c      	ldr	r1, [pc, #112]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 8003654:	58cb      	ldr	r3, [r1, r3]
 8003656:	b292      	uxth	r2, r2
 8003658:	635a      	str	r2, [r3, #52]	@ 0x34
 800365a:	4770      	bx	lr
 800365c:	1f0b      	subs	r3, r1, #4
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d828      	bhi.n	80036b4 <BSP_TIMER_set_duty+0x8c>
 8003662:	e8df f003 	tbb	[pc, r3]
 8003666:	2707      	.short	0x2707
 8003668:	270f2727 	.word	0x270f2727
 800366c:	27172727 	.word	0x27172727
 8003670:	2727      	.short	0x2727
 8003672:	1f          	.byte	0x1f
 8003673:	00          	.byte	0x00
 8003674:	234c      	movs	r3, #76	@ 0x4c
 8003676:	fb00 f303 	mul.w	r3, r0, r3
 800367a:	4912      	ldr	r1, [pc, #72]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 800367c:	58cb      	ldr	r3, [r1, r3]
 800367e:	b292      	uxth	r2, r2
 8003680:	639a      	str	r2, [r3, #56]	@ 0x38
 8003682:	4770      	bx	lr
 8003684:	234c      	movs	r3, #76	@ 0x4c
 8003686:	fb00 f303 	mul.w	r3, r0, r3
 800368a:	490e      	ldr	r1, [pc, #56]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 800368c:	58cb      	ldr	r3, [r1, r3]
 800368e:	b292      	uxth	r2, r2
 8003690:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003692:	4770      	bx	lr
 8003694:	234c      	movs	r3, #76	@ 0x4c
 8003696:	fb00 f303 	mul.w	r3, r0, r3
 800369a:	490a      	ldr	r1, [pc, #40]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 800369c:	58cb      	ldr	r3, [r1, r3]
 800369e:	b292      	uxth	r2, r2
 80036a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80036a2:	4770      	bx	lr
 80036a4:	234c      	movs	r3, #76	@ 0x4c
 80036a6:	fb00 f303 	mul.w	r3, r0, r3
 80036aa:	4906      	ldr	r1, [pc, #24]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 80036ac:	58cb      	ldr	r3, [r1, r3]
 80036ae:	b292      	uxth	r2, r2
 80036b0:	649a      	str	r2, [r3, #72]	@ 0x48
 80036b2:	4770      	bx	lr
 80036b4:	234c      	movs	r3, #76	@ 0x4c
 80036b6:	fb03 f000 	mul.w	r0, r3, r0
 80036ba:	4b02      	ldr	r3, [pc, #8]	@ (80036c4 <BSP_TIMER_set_duty+0x9c>)
 80036bc:	581b      	ldr	r3, [r3, r0]
 80036be:	b292      	uxth	r2, r2
 80036c0:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80036c2:	4770      	bx	lr
 80036c4:	200005b8 	.word	0x200005b8
 80036c8:	10624dd3 	.word	0x10624dd3

080036cc <BSP_TIMER_enable_PWM>:
{
 80036cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036d0:	b08a      	sub	sp, #40	@ 0x28
 80036d2:	4605      	mov	r5, r0
 80036d4:	460c      	mov	r4, r1
 80036d6:	4617      	mov	r7, r2
 80036d8:	f89d 8040 	ldrb.w	r8, [sp, #64]	@ 0x40
    switch(timer_id)
 80036dc:	2803      	cmp	r0, #3
 80036de:	f200 80fb 	bhi.w	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 80036e2:	e8df f010 	tbh	[pc, r0, lsl #1]
 80036e6:	0004      	.short	0x0004
 80036e8:	00bc0073 	.word	0x00bc0073
 80036ec:	00f4      	.short	0x00f4
    	if(negative_channel)
 80036ee:	f1b8 0f00 	cmp.w	r8, #0
 80036f2:	d02f      	beq.n	8003754 <BSP_TIMER_enable_PWM+0x88>
    		switch(TIM_CHANNEL_x)
 80036f4:	2904      	cmp	r1, #4
 80036f6:	d013      	beq.n	8003720 <BSP_TIMER_enable_PWM+0x54>
 80036f8:	2908      	cmp	r1, #8
 80036fa:	d021      	beq.n	8003740 <BSP_TIMER_enable_PWM+0x74>
 80036fc:	2900      	cmp	r1, #0
 80036fe:	f040 80eb 	bne.w	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_1: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_11:GPIO_PIN_7, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 8003702:	b15b      	cbz	r3, 800371c <BSP_TIMER_enable_PWM+0x50>
 8003704:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003708:	2306      	movs	r3, #6
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	2202      	movs	r2, #2
 800370e:	9200      	str	r2, [sp, #0]
 8003710:	2300      	movs	r3, #0
 8003712:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003716:	f7ff f9e5 	bl	8002ae4 <BSP_GPIO_pin_config>
 800371a:	e0dd      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 800371c:	2180      	movs	r1, #128	@ 0x80
 800371e:	e7f3      	b.n	8003708 <BSP_TIMER_enable_PWM+0x3c>
    			case TIM_CHANNEL_2: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_0:GPIO_PIN_12, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 8003720:	b14b      	cbz	r3, 8003736 <BSP_TIMER_enable_PWM+0x6a>
 8003722:	489c      	ldr	r0, [pc, #624]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 8003724:	2101      	movs	r1, #1
 8003726:	2306      	movs	r3, #6
 8003728:	9301      	str	r3, [sp, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	9200      	str	r2, [sp, #0]
 800372e:	2300      	movs	r3, #0
 8003730:	f7ff f9d8 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003734:	e0d0      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800373a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800373e:	e7f2      	b.n	8003726 <BSP_TIMER_enable_PWM+0x5a>
    			case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOF, 				GPIO_PIN_0, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 8003740:	2306      	movs	r3, #6
 8003742:	9301      	str	r3, [sp, #4]
 8003744:	2202      	movs	r2, #2
 8003746:	9200      	str	r2, [sp, #0]
 8003748:	2300      	movs	r3, #0
 800374a:	2101      	movs	r1, #1
 800374c:	4892      	ldr	r0, [pc, #584]	@ (8003998 <BSP_TIMER_enable_PWM+0x2cc>)
 800374e:	f7ff f9c9 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003752:	e0c1      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    		switch(TIM_CHANNEL_x)
 8003754:	290c      	cmp	r1, #12
 8003756:	f200 80bf 	bhi.w	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 800375a:	e8df f001 	tbb	[pc, r1]
 800375e:	bd07      	.short	0xbd07
 8003760:	bd13bdbd 	.word	0xbd13bdbd
 8003764:	bd1fbdbd 	.word	0xbd1fbdbd
 8003768:	bdbd      	.short	0xbdbd
 800376a:	2b          	.byte	0x2b
 800376b:	00          	.byte	0x00
    			case TIM_CHANNEL_1: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_8, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 800376c:	2306      	movs	r3, #6
 800376e:	9301      	str	r3, [sp, #4]
 8003770:	2202      	movs	r2, #2
 8003772:	9200      	str	r2, [sp, #0]
 8003774:	2300      	movs	r3, #0
 8003776:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800377a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800377e:	f7ff f9b1 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003782:	e0a9      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_2: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_9, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 8003784:	2306      	movs	r3, #6
 8003786:	9301      	str	r3, [sp, #4]
 8003788:	2202      	movs	r2, #2
 800378a:	9200      	str	r2, [sp, #0]
 800378c:	2300      	movs	r3, #0
 800378e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003792:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003796:	f7ff f9a5 	bl	8002ae4 <BSP_GPIO_pin_config>
 800379a:	e09d      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_10, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF6_TIM1); break;
 800379c:	2306      	movs	r3, #6
 800379e:	9301      	str	r3, [sp, #4]
 80037a0:	2202      	movs	r2, #2
 80037a2:	9200      	str	r2, [sp, #0]
 80037a4:	2300      	movs	r3, #0
 80037a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ae:	f7ff f999 	bl	8002ae4 <BSP_GPIO_pin_config>
 80037b2:	e091      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    			case TIM_CHANNEL_4: BSP_GPIO_pin_config(GPIOA, 				GPIO_PIN_11, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF11_TIM1); break;
 80037b4:	230b      	movs	r3, #11
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	2202      	movs	r2, #2
 80037ba:	9200      	str	r2, [sp, #0]
 80037bc:	2300      	movs	r3, #0
 80037be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037c6:	f7ff f98d 	bl	8002ae4 <BSP_GPIO_pin_config>
 80037ca:	e085      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    	switch(TIM_CHANNEL_x)
 80037cc:	290c      	cmp	r1, #12
 80037ce:	f200 8083 	bhi.w	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 80037d2:	e8df f001 	tbb	[pc, r1]
 80037d6:	8107      	.short	0x8107
 80037d8:	81158181 	.word	0x81158181
 80037dc:	81248181 	.word	0x81248181
 80037e0:	8181      	.short	0x8181
 80037e2:	34          	.byte	0x34
 80037e3:	00          	.byte	0x00
    		case TIM_CHANNEL_1: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_5:GPIO_PIN_0,	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF1_TIM2); break;
 80037e4:	b153      	cbz	r3, 80037fc <BSP_TIMER_enable_PWM+0x130>
 80037e6:	2120      	movs	r1, #32
 80037e8:	2301      	movs	r3, #1
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	2202      	movs	r2, #2
 80037ee:	9200      	str	r2, [sp, #0]
 80037f0:	2300      	movs	r3, #0
 80037f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037f6:	f7ff f975 	bl	8002ae4 <BSP_GPIO_pin_config>
 80037fa:	e06d      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 80037fc:	2101      	movs	r1, #1
 80037fe:	e7f3      	b.n	80037e8 <BSP_TIMER_enable_PWM+0x11c>
    		case TIM_CHANNEL_2: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_3:GPIO_PIN_1,	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF1_TIM2); break;
 8003800:	b14b      	cbz	r3, 8003816 <BSP_TIMER_enable_PWM+0x14a>
 8003802:	4864      	ldr	r0, [pc, #400]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 8003804:	2108      	movs	r1, #8
 8003806:	2301      	movs	r3, #1
 8003808:	9301      	str	r3, [sp, #4]
 800380a:	2202      	movs	r2, #2
 800380c:	9200      	str	r2, [sp, #0]
 800380e:	2300      	movs	r3, #0
 8003810:	f7ff f968 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003814:	e060      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800381a:	2102      	movs	r1, #2
 800381c:	e7f3      	b.n	8003806 <BSP_TIMER_enable_PWM+0x13a>
    		case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_9:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF10_TIM2:GPIO_AF1_TIM2); break;
 800381e:	b15b      	cbz	r3, 8003838 <BSP_TIMER_enable_PWM+0x16c>
 8003820:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003824:	230a      	movs	r3, #10
 8003826:	9301      	str	r3, [sp, #4]
 8003828:	2202      	movs	r2, #2
 800382a:	9200      	str	r2, [sp, #0]
 800382c:	2300      	movs	r3, #0
 800382e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003832:	f7ff f957 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003836:	e04f      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003838:	2104      	movs	r1, #4
 800383a:	2301      	movs	r3, #1
 800383c:	e7f3      	b.n	8003826 <BSP_TIMER_enable_PWM+0x15a>
    		case TIM_CHANNEL_4: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_10:GPIO_PIN_3,	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF10_TIM2:GPIO_AF1_TIM2); break;
 800383e:	b15b      	cbz	r3, 8003858 <BSP_TIMER_enable_PWM+0x18c>
 8003840:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003844:	230a      	movs	r3, #10
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	2202      	movs	r2, #2
 800384a:	9200      	str	r2, [sp, #0]
 800384c:	2300      	movs	r3, #0
 800384e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003852:	f7ff f947 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003856:	e03f      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003858:	2108      	movs	r1, #8
 800385a:	2301      	movs	r3, #1
 800385c:	e7f3      	b.n	8003846 <BSP_TIMER_enable_PWM+0x17a>
    	switch(TIM_CHANNEL_x)
 800385e:	290c      	cmp	r1, #12
 8003860:	d83a      	bhi.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003862:	e8df f001 	tbb	[pc, r1]
 8003866:	3907      	.short	0x3907
 8003868:	39153939 	.word	0x39153939
 800386c:	39223939 	.word	0x39223939
 8003870:	3939      	.short	0x3939
 8003872:	2b          	.byte	0x2b
 8003873:	00          	.byte	0x00
    		case TIM_CHANNEL_1: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_4:GPIO_PIN_6, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 8003874:	b143      	cbz	r3, 8003888 <BSP_TIMER_enable_PWM+0x1bc>
 8003876:	4847      	ldr	r0, [pc, #284]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 8003878:	2110      	movs	r1, #16
 800387a:	2202      	movs	r2, #2
 800387c:	9201      	str	r2, [sp, #4]
 800387e:	9200      	str	r2, [sp, #0]
 8003880:	2300      	movs	r3, #0
 8003882:	f7ff f92f 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003886:	e027      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003888:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800388c:	2140      	movs	r1, #64	@ 0x40
 800388e:	e7f4      	b.n	800387a <BSP_TIMER_enable_PWM+0x1ae>
    		case TIM_CHANNEL_2: BSP_GPIO_pin_config(GPIOA, 				(remap)?GPIO_PIN_7:GPIO_PIN_4, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 8003890:	b14b      	cbz	r3, 80038a6 <BSP_TIMER_enable_PWM+0x1da>
 8003892:	2180      	movs	r1, #128	@ 0x80
 8003894:	2202      	movs	r2, #2
 8003896:	9201      	str	r2, [sp, #4]
 8003898:	9200      	str	r2, [sp, #0]
 800389a:	2300      	movs	r3, #0
 800389c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038a0:	f7ff f920 	bl	8002ae4 <BSP_GPIO_pin_config>
 80038a4:	e018      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 80038a6:	2110      	movs	r1, #16
 80038a8:	e7f4      	b.n	8003894 <BSP_TIMER_enable_PWM+0x1c8>
    		case TIM_CHANNEL_3: BSP_GPIO_pin_config(GPIOB, 				GPIO_PIN_0, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 80038aa:	2202      	movs	r2, #2
 80038ac:	9201      	str	r2, [sp, #4]
 80038ae:	9200      	str	r2, [sp, #0]
 80038b0:	2300      	movs	r3, #0
 80038b2:	2101      	movs	r1, #1
 80038b4:	4837      	ldr	r0, [pc, #220]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 80038b6:	f7ff f915 	bl	8002ae4 <BSP_GPIO_pin_config>
 80038ba:	e00d      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    		case TIM_CHANNEL_4: BSP_GPIO_pin_config(GPIOB, 				GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_AF2_TIM3); break;
 80038bc:	2202      	movs	r2, #2
 80038be:	9201      	str	r2, [sp, #4]
 80038c0:	9200      	str	r2, [sp, #0]
 80038c2:	2300      	movs	r3, #0
 80038c4:	2180      	movs	r1, #128	@ 0x80
 80038c6:	4833      	ldr	r0, [pc, #204]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 80038c8:	f7ff f90c 	bl	8002ae4 <BSP_GPIO_pin_config>
 80038cc:	e004      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
    	switch(TIM_CHANNEL_x)
 80038ce:	2904      	cmp	r1, #4
 80038d0:	d038      	beq.n	8003944 <BSP_TIMER_enable_PWM+0x278>
 80038d2:	2908      	cmp	r1, #8
 80038d4:	d047      	beq.n	8003966 <BSP_TIMER_enable_PWM+0x29a>
 80038d6:	b321      	cbz	r1, 8003922 <BSP_TIMER_enable_PWM+0x256>
    TIM_OC_InitTypeDef TIM_OCInitStructure = {0};
 80038d8:	2300      	movs	r3, #0
 80038da:	9303      	str	r3, [sp, #12]
 80038dc:	9304      	str	r3, [sp, #16]
 80038de:	9305      	str	r3, [sp, #20]
 80038e0:	9306      	str	r3, [sp, #24]
 80038e2:	9307      	str	r3, [sp, #28]
 80038e4:	9308      	str	r3, [sp, #32]
 80038e6:	9309      	str	r3, [sp, #36]	@ 0x24
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 80038e8:	2360      	movs	r3, #96	@ 0x60
 80038ea:	9303      	str	r3, [sp, #12]
	HAL_TIM_PWM_Init(&structure_handles[timer_id]);
 80038ec:	234c      	movs	r3, #76	@ 0x4c
 80038ee:	4e2b      	ldr	r6, [pc, #172]	@ (800399c <BSP_TIMER_enable_PWM+0x2d0>)
 80038f0:	fb03 6605 	mla	r6, r3, r5, r6
 80038f4:	4630      	mov	r0, r6
 80038f6:	f003 fb89 	bl	800700c <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_ConfigChannel(&structure_handles[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 80038fa:	4622      	mov	r2, r4
 80038fc:	a903      	add	r1, sp, #12
 80038fe:	4630      	mov	r0, r6
 8003900:	f003 fbfa 	bl	80070f8 <HAL_TIM_PWM_ConfigChannel>
	if(negative_channel)
 8003904:	f1b8 0f00 	cmp.w	r8, #0
 8003908:	d03f      	beq.n	800398a <BSP_TIMER_enable_PWM+0x2be>
		HAL_TIMEx_PWMN_Start(&structure_handles[timer_id], TIM_CHANNEL_x);
 800390a:	4621      	mov	r1, r4
 800390c:	4630      	mov	r0, r6
 800390e:	f003 fdbf 	bl	8007490 <HAL_TIMEx_PWMN_Start>
	BSP_TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8003912:	463a      	mov	r2, r7
 8003914:	4621      	mov	r1, r4
 8003916:	4628      	mov	r0, r5
 8003918:	f7ff fe86 	bl	8003628 <BSP_TIMER_set_duty>
}
 800391c:	b00a      	add	sp, #40	@ 0x28
 800391e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	    case TIM_CHANNEL_1: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_6:GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF2_TIM4:GPIO_AF10_TIM4); break;
 8003922:	b14b      	cbz	r3, 8003938 <BSP_TIMER_enable_PWM+0x26c>
 8003924:	2140      	movs	r1, #64	@ 0x40
 8003926:	481b      	ldr	r0, [pc, #108]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 8003928:	2302      	movs	r3, #2
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	2202      	movs	r2, #2
 800392e:	9200      	str	r2, [sp, #0]
 8003930:	2300      	movs	r3, #0
 8003932:	f7ff f8d7 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003936:	e7cf      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 8003938:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800393c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003940:	230a      	movs	r3, #10
 8003942:	e7f2      	b.n	800392a <BSP_TIMER_enable_PWM+0x25e>
    	    case TIM_CHANNEL_2: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_7:GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF2_TIM4:GPIO_AF10_TIM4); break;
 8003944:	b14b      	cbz	r3, 800395a <BSP_TIMER_enable_PWM+0x28e>
 8003946:	2180      	movs	r1, #128	@ 0x80
 8003948:	4812      	ldr	r0, [pc, #72]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 800394a:	2302      	movs	r3, #2
 800394c:	9301      	str	r3, [sp, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	9200      	str	r2, [sp, #0]
 8003952:	2300      	movs	r3, #0
 8003954:	f7ff f8c6 	bl	8002ae4 <BSP_GPIO_pin_config>
 8003958:	e7be      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 800395a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800395e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003962:	230a      	movs	r3, #10
 8003964:	e7f2      	b.n	800394c <BSP_TIMER_enable_PWM+0x280>
    	    case TIM_CHANNEL_3: BSP_GPIO_pin_config((remap)?GPIOB:GPIOA,(remap)?GPIO_PIN_8:GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, (remap)?GPIO_AF2_TIM4:GPIO_AF10_TIM4); break;
 8003966:	b153      	cbz	r3, 800397e <BSP_TIMER_enable_PWM+0x2b2>
 8003968:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800396c:	4809      	ldr	r0, [pc, #36]	@ (8003994 <BSP_TIMER_enable_PWM+0x2c8>)
 800396e:	2302      	movs	r3, #2
 8003970:	9301      	str	r3, [sp, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	9200      	str	r2, [sp, #0]
 8003976:	2300      	movs	r3, #0
 8003978:	f7ff f8b4 	bl	8002ae4 <BSP_GPIO_pin_config>
 800397c:	e7ac      	b.n	80038d8 <BSP_TIMER_enable_PWM+0x20c>
 800397e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003986:	230a      	movs	r3, #10
 8003988:	e7f2      	b.n	8003970 <BSP_TIMER_enable_PWM+0x2a4>
		HAL_TIM_PWM_Start(&structure_handles[timer_id], TIM_CHANNEL_x);
 800398a:	4621      	mov	r1, r4
 800398c:	4630      	mov	r0, r6
 800398e:	f003 fc5f 	bl	8007250 <HAL_TIM_PWM_Start>
 8003992:	e7be      	b.n	8003912 <BSP_TIMER_enable_PWM+0x246>
 8003994:	48000400 	.word	0x48000400
 8003998:	48001400 	.word	0x48001400
 800399c:	200005b8 	.word	0x200005b8

080039a0 <TIMER1_user_handler_it>:
 * Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
 */
__weak void TIMER1_user_handler_it(void)
{

}
 80039a0:	4770      	bx	lr

080039a2 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{

}
 80039a2:	4770      	bx	lr

080039a4 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{

}
 80039a4:	4770      	bx	lr

080039a6 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{

}
 80039a6:	4770      	bx	lr

080039a8 <TIMER6_user_handler_it>:


__weak void TIMER6_user_handler_it(void)
{
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
}
 80039a8:	4770      	bx	lr
	...

080039ac <TIM1_UP_TIM16_IRQHandler>:
 * @brief 	Routine d'interruption appelée AUTOMATIQUEMENT lorsque le timer 1 arrive a écheance.
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_TIM16_IRQHandler(void){
 80039ac:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80039ae:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	f012 0f01 	tst.w	r2, #1
 80039b8:	d100      	bne.n	80039bc <TIM1_UP_TIM16_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 80039ba:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80039bc:	f06f 0201 	mvn.w	r2, #1
 80039c0:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80039c2:	f7ff ffed 	bl	80039a0 <TIMER1_user_handler_it>
}
 80039c6:	e7f8      	b.n	80039ba <TIM1_UP_TIM16_IRQHandler+0xe>
 80039c8:	200005b8 	.word	0x200005b8

080039cc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80039cc:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80039ce:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <TIM2_IRQHandler+0x1c>)
 80039d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d2:	68da      	ldr	r2, [r3, #12]
 80039d4:	f012 0f01 	tst.w	r2, #1
 80039d8:	d100      	bne.n	80039dc <TIM2_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 80039da:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80039dc:	f06f 0201 	mvn.w	r2, #1
 80039e0:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80039e2:	f7ff ffde 	bl	80039a2 <TIMER2_user_handler_it>
}
 80039e6:	e7f8      	b.n	80039da <TIM2_IRQHandler+0xe>
 80039e8:	200005b8 	.word	0x200005b8

080039ec <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80039ec:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80039ee:	4b07      	ldr	r3, [pc, #28]	@ (8003a0c <TIM3_IRQHandler+0x20>)
 80039f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	f012 0f01 	tst.w	r2, #1
 80039fa:	d100      	bne.n	80039fe <TIM3_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 80039fc:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80039fe:	f06f 0201 	mvn.w	r2, #1
 8003a02:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8003a04:	f7ff ffce 	bl	80039a4 <TIMER3_user_handler_it>
}
 8003a08:	e7f8      	b.n	80039fc <TIM3_IRQHandler+0x10>
 8003a0a:	bf00      	nop
 8003a0c:	200005b8 	.word	0x200005b8

08003a10 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003a10:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003a12:	4b07      	ldr	r3, [pc, #28]	@ (8003a30 <TIM4_IRQHandler+0x20>)
 8003a14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	f012 0f01 	tst.w	r2, #1
 8003a1e:	d100      	bne.n	8003a22 <TIM4_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}
}
 8003a20:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003a22:	f06f 0201 	mvn.w	r2, #1
 8003a26:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8003a28:	f7ff ffbd 	bl	80039a6 <TIMER4_user_handler_it>
}
 8003a2c:	e7f8      	b.n	8003a20 <TIM4_IRQHandler+0x10>
 8003a2e:	bf00      	nop
 8003a30:	200005b8 	.word	0x200005b8

08003a34 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8003a34:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER6_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003a36:	4b07      	ldr	r3, [pc, #28]	@ (8003a54 <TIM6_DAC_IRQHandler+0x20>)
 8003a38:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	f012 0f01 	tst.w	r2, #1
 8003a42:	d100      	bne.n	8003a46 <TIM6_DAC_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
	}

}
 8003a44:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003a46:	f06f 0201 	mvn.w	r2, #1
 8003a4a:	611a      	str	r2, [r3, #16]
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8003a4c:	f7ff ffac 	bl	80039a8 <TIMER6_user_handler_it>
}
 8003a50:	e7f8      	b.n	8003a44 <TIM6_DAC_IRQHandler+0x10>
 8003a52:	bf00      	nop
 8003a54:	200005b8 	.word	0x200005b8

08003a58 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003a58:	2800      	cmp	r0, #0
 8003a5a:	db07      	blt.n	8003a6c <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a5c:	f000 021f 	and.w	r2, r0, #31
 8003a60:	0940      	lsrs	r0, r0, #5
 8003a62:	2301      	movs	r3, #1
 8003a64:	4093      	lsls	r3, r2
 8003a66:	4a02      	ldr	r2, [pc, #8]	@ (8003a70 <__NVIC_EnableIRQ+0x18>)
 8003a68:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	e000e100 	.word	0xe000e100

08003a74 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003a74:	2800      	cmp	r0, #0
 8003a76:	db0c      	blt.n	8003a92 <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a78:	f000 021f 	and.w	r2, r0, #31
 8003a7c:	0940      	lsrs	r0, r0, #5
 8003a7e:	2301      	movs	r3, #1
 8003a80:	4093      	lsls	r3, r2
 8003a82:	3020      	adds	r0, #32
 8003a84:	4a03      	ldr	r2, [pc, #12]	@ (8003a94 <__NVIC_DisableIRQ+0x20>)
 8003a86:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a8a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a8e:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003a92:	4770      	bx	lr
 8003a94:	e000e100 	.word	0xe000e100

08003a98 <BSP_UART_data_ready>:
 *
 * @param uart_id ID de l'uart concerné
 * @ret bool true si des caractères sont disponibles, false sinon
 */
bool BSP_UART_data_ready(uart_id_t uart_id)
{
 8003a98:	b508      	push	{r3, lr}
	assert(uart_id < UART_ID_NB);
 8003a9a:	2801      	cmp	r0, #1
 8003a9c:	d802      	bhi.n	8003aa4 <BSP_UART_data_ready+0xc>
	return buffer_rx_data_ready[uart_id];
 8003a9e:	4b04      	ldr	r3, [pc, #16]	@ (8003ab0 <BSP_UART_data_ready+0x18>)
 8003aa0:	5c18      	ldrb	r0, [r3, r0]
}
 8003aa2:	bd08      	pop	{r3, pc}
	assert(uart_id < UART_ID_NB);
 8003aa4:	4b03      	ldr	r3, [pc, #12]	@ (8003ab4 <BSP_UART_data_ready+0x1c>)
 8003aa6:	4a04      	ldr	r2, [pc, #16]	@ (8003ab8 <BSP_UART_data_ready+0x20>)
 8003aa8:	2182      	movs	r1, #130	@ 0x82
 8003aaa:	4804      	ldr	r0, [pc, #16]	@ (8003abc <BSP_UART_data_ready+0x24>)
 8003aac:	f004 ff2e 	bl	800890c <__assert_func>
 8003ab0:	20000740 	.word	0x20000740
 8003ab4:	0800d428 	.word	0x0800d428
 8003ab8:	0800d4a8 	.word	0x0800d4a8
 8003abc:	0800d440 	.word	0x0800d440

08003ac0 <BSP_UART_get_next_byte>:
 * @param uart_id ID de l'uart concerné
 * @return uint8_t le dernier caractère reçu? Ou 0 si rien n'a été reçu
 * @post Le caractère lu est retiré du buffer de réception
 */
uint8_t BSP_UART_get_next_byte(uart_id_t uart_id)
{
 8003ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003ac2:	2801      	cmp	r0, #1
 8003ac4:	d806      	bhi.n	8003ad4 <BSP_UART_get_next_byte+0x14>
 8003ac6:	4604      	mov	r4, r0

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que BSP_UART_data_ready() avant d'appeler UART_get_next_byte()
 8003ac8:	4b15      	ldr	r3, [pc, #84]	@ (8003b20 <BSP_UART_get_next_byte+0x60>)
 8003aca:	5c1b      	ldrb	r3, [r3, r0]
 8003acc:	b943      	cbnz	r3, 8003ae0 <BSP_UART_get_next_byte+0x20>
		return 0;
 8003ace:	2500      	movs	r5, #0
	NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
		buffer_rx_data_ready[uart_id] = false;
	NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
	return ret;
}
 8003ad0:	4628      	mov	r0, r5
 8003ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	assert(uart_id < UART_ID_NB);
 8003ad4:	4b13      	ldr	r3, [pc, #76]	@ (8003b24 <BSP_UART_get_next_byte+0x64>)
 8003ad6:	4a14      	ldr	r2, [pc, #80]	@ (8003b28 <BSP_UART_get_next_byte+0x68>)
 8003ad8:	21a5      	movs	r1, #165	@ 0xa5
 8003ada:	4814      	ldr	r0, [pc, #80]	@ (8003b2c <BSP_UART_get_next_byte+0x6c>)
 8003adc:	f004 ff16 	bl	800890c <__assert_func>
	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003ae0:	4e13      	ldr	r6, [pc, #76]	@ (8003b30 <BSP_UART_get_next_byte+0x70>)
 8003ae2:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
 8003ae6:	4a13      	ldr	r2, [pc, #76]	@ (8003b34 <BSP_UART_get_next_byte+0x74>)
 8003ae8:	eb02 12c0 	add.w	r2, r2, r0, lsl #7
 8003aec:	5cd5      	ldrb	r5, [r2, r3]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003aee:	3301      	adds	r3, #1
 8003af0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003af4:	f846 3020 	str.w	r3, [r6, r0, lsl #2]
	NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 8003af8:	4b0f      	ldr	r3, [pc, #60]	@ (8003b38 <BSP_UART_get_next_byte+0x78>)
 8003afa:	561f      	ldrsb	r7, [r3, r0]
 8003afc:	4638      	mov	r0, r7
 8003afe:	f7ff ffb9 	bl	8003a74 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003b02:	4b0e      	ldr	r3, [pc, #56]	@ (8003b3c <BSP_UART_get_next_byte+0x7c>)
 8003b04:	5d1a      	ldrb	r2, [r3, r4]
 8003b06:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d003      	beq.n	8003b16 <BSP_UART_get_next_byte+0x56>
	NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003b0e:	4638      	mov	r0, r7
 8003b10:	f7ff ffa2 	bl	8003a58 <__NVIC_EnableIRQ>
	return ret;
 8003b14:	e7dc      	b.n	8003ad0 <BSP_UART_get_next_byte+0x10>
		buffer_rx_data_ready[uart_id] = false;
 8003b16:	4b02      	ldr	r3, [pc, #8]	@ (8003b20 <BSP_UART_get_next_byte+0x60>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	551a      	strb	r2, [r3, r4]
 8003b1c:	e7f7      	b.n	8003b0e <BSP_UART_get_next_byte+0x4e>
 8003b1e:	bf00      	nop
 8003b20:	20000740 	.word	0x20000740
 8003b24:	0800d428 	.word	0x0800d428
 8003b28:	0800d490 	.word	0x0800d490
 8003b2c:	0800d440 	.word	0x0800d440
 8003b30:	20000744 	.word	0x20000744
 8003b34:	20000750 	.word	0x20000750
 8003b38:	0800d4bc 	.word	0x0800d4bc
 8003b3c:	2000074c 	.word	0x2000074c

08003b40 <BSP_UART_putc>:
 *
 * @param	c : le caractere a envoyer
 * @param	uart_id UART1_ID, UART2_ID
 */
void BSP_UART_putc(uart_id_t uart_id, uint8_t c)
 {
 8003b40:	b570      	push	{r4, r5, r6, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	f88d 1007 	strb.w	r1, [sp, #7]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003b48:	2801      	cmp	r0, #1
 8003b4a:	d81b      	bhi.n	8003b84 <BSP_UART_putc+0x44>
 8003b4c:	4605      	mov	r5, r0
	if(uart_initialized[uart_id])
 8003b4e:	4b11      	ldr	r3, [pc, #68]	@ (8003b94 <BSP_UART_putc+0x54>)
 8003b50:	5c1b      	ldrb	r3, [r3, r0]
 8003b52:	b1ab      	cbz	r3, 8003b80 <BSP_UART_putc+0x40>
	{
		do
		{
			NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 8003b54:	4b10      	ldr	r3, [pc, #64]	@ (8003b98 <BSP_UART_putc+0x58>)
 8003b56:	575e      	ldrsb	r6, [r3, r5]
 8003b58:	4630      	mov	r0, r6
 8003b5a:	f7ff ff8b 	bl	8003a74 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit(&structure_handles[uart_id], &c, 1, UART_TIMEOUT);
 8003b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b62:	2201      	movs	r2, #1
 8003b64:	f10d 0107 	add.w	r1, sp, #7
 8003b68:	2494      	movs	r4, #148	@ 0x94
 8003b6a:	480c      	ldr	r0, [pc, #48]	@ (8003b9c <BSP_UART_putc+0x5c>)
 8003b6c:	fb04 0005 	mla	r0, r4, r5, r0
 8003b70:	f004 fc74 	bl	800845c <HAL_UART_Transmit>
 8003b74:	4604      	mov	r4, r0
			NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003b76:	4630      	mov	r0, r6
 8003b78:	f7ff ff6e 	bl	8003a58 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003b7c:	2c02      	cmp	r4, #2
 8003b7e:	d0e9      	beq.n	8003b54 <BSP_UART_putc+0x14>
	}
}
 8003b80:	b002      	add	sp, #8
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
	assert(uart_id < UART_ID_NB);
 8003b84:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <BSP_UART_putc+0x60>)
 8003b86:	4a07      	ldr	r2, [pc, #28]	@ (8003ba4 <BSP_UART_putc+0x64>)
 8003b88:	f240 110f 	movw	r1, #271	@ 0x10f
 8003b8c:	4806      	ldr	r0, [pc, #24]	@ (8003ba8 <BSP_UART_putc+0x68>)
 8003b8e:	f004 febd 	bl	800890c <__assert_func>
 8003b92:	bf00      	nop
 8003b94:	2000073c 	.word	0x2000073c
 8003b98:	0800d4bc 	.word	0x0800d4bc
 8003b9c:	20000850 	.word	0x20000850
 8003ba0:	0800d428 	.word	0x0800d428
 8003ba4:	0800d480 	.word	0x0800d480
 8003ba8:	0800d440 	.word	0x0800d440

08003bac <BSP_UART_init>:
 * 				USART2 : Rx=PA3 et Tx=PA2 		ou avec remap : Rx=PA15 et Tx=PA14	ou Rx=PB4 et Tx=PB3
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void BSP_UART_init(uart_id_t uart_id, uint32_t baudrate)
{
 8003bac:	b570      	push	{r4, r5, r6, lr}
	assert(baudrate > 1000);
 8003bae:	f5b1 7f7a 	cmp.w	r1, #1000	@ 0x3e8
 8003bb2:	d962      	bls.n	8003c7a <BSP_UART_init+0xce>
 8003bb4:	4605      	mov	r5, r0
	assert(uart_id < UART_ID_NB);
 8003bb6:	2801      	cmp	r0, #1
 8003bb8:	d866      	bhi.n	8003c88 <BSP_UART_init+0xdc>

	buffer_rx_read_index[uart_id] = 0;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	4a3c      	ldr	r2, [pc, #240]	@ (8003cb0 <BSP_UART_init+0x104>)
 8003bbe:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003bc2:	4a3c      	ldr	r2, [pc, #240]	@ (8003cb4 <BSP_UART_init+0x108>)
 8003bc4:	5413      	strb	r3, [r2, r0]
	buffer_rx_data_ready[uart_id] = false;
 8003bc6:	4a3c      	ldr	r2, [pc, #240]	@ (8003cb8 <BSP_UART_init+0x10c>)
 8003bc8:	5413      	strb	r3, [r2, r0]
		- OverSampling: enable
		- One bit sampling: disable
		- Prescaler: DIV1
		- Advance features: disabled
	*/
	structure_handles[uart_id].Instance = (USART_TypeDef*)instances_array[uart_id];
 8003bca:	4a3c      	ldr	r2, [pc, #240]	@ (8003cbc <BSP_UART_init+0x110>)
 8003bcc:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8003bd0:	483b      	ldr	r0, [pc, #236]	@ (8003cc0 <BSP_UART_init+0x114>)
 8003bd2:	2294      	movs	r2, #148	@ 0x94
 8003bd4:	fb05 f202 	mul.w	r2, r5, r2
 8003bd8:	1884      	adds	r4, r0, r2
 8003bda:	5086      	str	r6, [r0, r2]
	structure_handles[uart_id].Init.BaudRate = baudrate;
 8003bdc:	6061      	str	r1, [r4, #4]
	structure_handles[uart_id].Init.WordLength = UART_WORDLENGTH_8B;
 8003bde:	60a3      	str	r3, [r4, #8]
	structure_handles[uart_id].Init.StopBits = UART_STOPBITS_1;
 8003be0:	60e3      	str	r3, [r4, #12]
	structure_handles[uart_id].Init.Parity = UART_PARITY_NONE;
 8003be2:	6123      	str	r3, [r4, #16]
	structure_handles[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003be4:	61a3      	str	r3, [r4, #24]
	structure_handles[uart_id].Init.Mode = UART_MODE_TX_RX;
 8003be6:	220c      	movs	r2, #12
 8003be8:	6162      	str	r2, [r4, #20]
	structure_handles[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;
 8003bea:	61e3      	str	r3, [r4, #28]
	structure_handles[uart_id].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bec:	6223      	str	r3, [r4, #32]
	structure_handles[uart_id].Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003bee:	6263      	str	r3, [r4, #36]	@ 0x24
	structure_handles[uart_id].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bf0:	62a3      	str	r3, [r4, #40]	@ 0x28

	if (HAL_UART_Init(&structure_handles[uart_id]) != HAL_OK)
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	f004 fd00 	bl	80085f8 <HAL_UART_Init>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	d14c      	bne.n	8003c96 <BSP_UART_init+0xea>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&structure_handles[uart_id], UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4620      	mov	r0, r4
 8003c00:	f004 fe3a 	bl	8008878 <HAL_UARTEx_SetTxFifoThreshold>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d149      	bne.n	8003c9c <BSP_UART_init+0xf0>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&structure_handles[uart_id], UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c08:	2100      	movs	r1, #0
 8003c0a:	4620      	mov	r0, r4
 8003c0c:	f004 fe59 	bl	80088c2 <HAL_UARTEx_SetRxFifoThreshold>
 8003c10:	2800      	cmp	r0, #0
 8003c12:	d146      	bne.n	8003ca2 <BSP_UART_init+0xf6>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_DisableFifoMode(&structure_handles[uart_id]) != HAL_OK)
 8003c14:	4620      	mov	r0, r4
 8003c16:	f004 fe10 	bl	800883a <HAL_UARTEx_DisableFifoMode>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d144      	bne.n	8003ca8 <BSP_UART_init+0xfc>
	{
		Error_Handler();
	}

	/* Interrupt Init */
	HAL_NVIC_SetPriority(nvic_IRQ_array[uart_id], 1, 1);
 8003c1e:	4b29      	ldr	r3, [pc, #164]	@ (8003cc4 <BSP_UART_init+0x118>)
 8003c20:	575e      	ldrsb	r6, [r3, r5]
 8003c22:	2201      	movs	r2, #1
 8003c24:	4611      	mov	r1, r2
 8003c26:	4630      	mov	r0, r6
 8003c28:	f001 fc34 	bl	8005494 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003c2c:	4630      	mov	r0, r6
 8003c2e:	f001 fc41 	bl	80054b4 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&structure_handles[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 8003c32:	4b20      	ldr	r3, [pc, #128]	@ (8003cb4 <BSP_UART_init+0x108>)
 8003c34:	5d5b      	ldrb	r3, [r3, r5]
 8003c36:	eb03 13c5 	add.w	r3, r3, r5, lsl #7
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	4922      	ldr	r1, [pc, #136]	@ (8003cc8 <BSP_UART_init+0x11c>)
 8003c3e:	4419      	add	r1, r3
 8003c40:	4620      	mov	r0, r4
 8003c42:	f004 fdab 	bl	800879c <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003c46:	4c21      	ldr	r4, [pc, #132]	@ (8003ccc <BSP_UART_init+0x120>)
 8003c48:	6820      	ldr	r0, [r4, #0]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	6880      	ldr	r0, [r0, #8]
 8003c52:	f005 fccb 	bl	80095ec <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003c56:	6820      	ldr	r0, [r4, #0]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	68c0      	ldr	r0, [r0, #12]
 8003c60:	f005 fcc4 	bl	80095ec <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003c64:	6820      	ldr	r0, [r4, #0]
 8003c66:	2300      	movs	r3, #0
 8003c68:	2202      	movs	r2, #2
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	6840      	ldr	r0, [r0, #4]
 8003c6e:	f005 fcbd 	bl	80095ec <setvbuf>

	uart_initialized[uart_id] = true;
 8003c72:	4b17      	ldr	r3, [pc, #92]	@ (8003cd0 <BSP_UART_init+0x124>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	555a      	strb	r2, [r3, r5]
}
 8003c78:	bd70      	pop	{r4, r5, r6, pc}
	assert(baudrate > 1000);
 8003c7a:	4b16      	ldr	r3, [pc, #88]	@ (8003cd4 <BSP_UART_init+0x128>)
 8003c7c:	4a16      	ldr	r2, [pc, #88]	@ (8003cd8 <BSP_UART_init+0x12c>)
 8003c7e:	f240 114b 	movw	r1, #331	@ 0x14b
 8003c82:	4816      	ldr	r0, [pc, #88]	@ (8003cdc <BSP_UART_init+0x130>)
 8003c84:	f004 fe42 	bl	800890c <__assert_func>
	assert(uart_id < UART_ID_NB);
 8003c88:	4b15      	ldr	r3, [pc, #84]	@ (8003ce0 <BSP_UART_init+0x134>)
 8003c8a:	4a13      	ldr	r2, [pc, #76]	@ (8003cd8 <BSP_UART_init+0x12c>)
 8003c8c:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8003c90:	4812      	ldr	r0, [pc, #72]	@ (8003cdc <BSP_UART_init+0x130>)
 8003c92:	f004 fe3b 	bl	800890c <__assert_func>
		Error_Handler();
 8003c96:	f7ff faff 	bl	8003298 <Error_Handler>
 8003c9a:	e7af      	b.n	8003bfc <BSP_UART_init+0x50>
		Error_Handler();
 8003c9c:	f7ff fafc 	bl	8003298 <Error_Handler>
 8003ca0:	e7b2      	b.n	8003c08 <BSP_UART_init+0x5c>
		Error_Handler();
 8003ca2:	f7ff faf9 	bl	8003298 <Error_Handler>
 8003ca6:	e7b5      	b.n	8003c14 <BSP_UART_init+0x68>
		Error_Handler();
 8003ca8:	f7ff faf6 	bl	8003298 <Error_Handler>
 8003cac:	e7b7      	b.n	8003c1e <BSP_UART_init+0x72>
 8003cae:	bf00      	nop
 8003cb0:	20000744 	.word	0x20000744
 8003cb4:	2000074c 	.word	0x2000074c
 8003cb8:	20000740 	.word	0x20000740
 8003cbc:	0800d4c0 	.word	0x0800d4c0
 8003cc0:	20000850 	.word	0x20000850
 8003cc4:	0800d4bc 	.word	0x0800d4bc
 8003cc8:	20000750 	.word	0x20000750
 8003ccc:	20000024 	.word	0x20000024
 8003cd0:	2000073c 	.word	0x2000073c
 8003cd4:	0800d460 	.word	0x0800d460
 8003cd8:	0800d470 	.word	0x0800d470
 8003cdc:	0800d440 	.word	0x0800d440
 8003ce0:	0800d428 	.word	0x0800d428

08003ce4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uart_handle)
{
 8003ce4:	b530      	push	{r4, r5, lr}
 8003ce6:	b099      	sub	sp, #100	@ 0x64
 8003ce8:	4604      	mov	r4, r0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cea:	2244      	movs	r2, #68	@ 0x44
 8003cec:	2100      	movs	r1, #0
 8003cee:	a807      	add	r0, sp, #28
 8003cf0:	f005 fe28 	bl	8009944 <memset>

	if(uart_handle->Instance==USART1)
 8003cf4:	6822      	ldr	r2, [r4, #0]
 8003cf6:	4b2e      	ldr	r3, [pc, #184]	@ (8003db0 <HAL_UART_MspInit+0xcc>)
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d005      	beq.n	8003d08 <HAL_UART_MspInit+0x24>
#endif
		/* UART1 clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
	}

	if(uart_handle->Instance==USART2)
 8003cfc:	6822      	ldr	r2, [r4, #0]
 8003cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8003db4 <HAL_UART_MspInit+0xd0>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d02a      	beq.n	8003d5a <HAL_UART_MspInit+0x76>
#endif

		/* UART2 clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
	}
}
 8003d04:	b019      	add	sp, #100	@ 0x64
 8003d06:	bd30      	pop	{r4, r5, pc}
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	9307      	str	r3, [sp, #28]
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d0c:	a807      	add	r0, sp, #28
 8003d0e:	f002 fb57 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>
 8003d12:	b9f8      	cbnz	r0, 8003d54 <HAL_UART_MspInit+0x70>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8003d14:	4d28      	ldr	r5, [pc, #160]	@ (8003db8 <HAL_UART_MspInit+0xd4>)
 8003d16:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8003d1e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	9303      	str	r3, [sp, #12]
 8003d26:	9b03      	ldr	r3, [sp, #12]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART1);
 8003d28:	2307      	movs	r3, #7
 8003d2a:	9301      	str	r3, [sp, #4]
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2300      	movs	r3, #0
 8003d32:	2202      	movs	r2, #2
 8003d34:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003d38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d3c:	f7fe fed2 	bl	8002ae4 <BSP_GPIO_pin_config>
		__HAL_RCC_USART1_CLK_ENABLE();
 8003d40:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003d42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d46:	662b      	str	r3, [r5, #96]	@ 0x60
 8003d48:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d4e:	9304      	str	r3, [sp, #16]
 8003d50:	9b04      	ldr	r3, [sp, #16]
 8003d52:	e7d3      	b.n	8003cfc <HAL_UART_MspInit+0x18>
		  Error_Handler();
 8003d54:	f7ff faa0 	bl	8003298 <Error_Handler>
 8003d58:	e7dc      	b.n	8003d14 <HAL_UART_MspInit+0x30>
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	9307      	str	r3, [sp, #28]
		PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	9309      	str	r3, [sp, #36]	@ 0x24
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d62:	a807      	add	r0, sp, #28
 8003d64:	f002 fb2c 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>
 8003d68:	b9f0      	cbnz	r0, 8003da8 <HAL_UART_MspInit+0xc4>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6a:	4c13      	ldr	r4, [pc, #76]	@ (8003db8 <HAL_UART_MspInit+0xd4>)
 8003d6c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d6e:	f043 0301 	orr.w	r3, r3, #1
 8003d72:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8003d74:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	9305      	str	r3, [sp, #20]
 8003d7c:	9b05      	ldr	r3, [sp, #20]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_2 | GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART2);
 8003d7e:	2307      	movs	r3, #7
 8003d80:	9301      	str	r3, [sp, #4]
 8003d82:	2303      	movs	r3, #3
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	2300      	movs	r3, #0
 8003d88:	2202      	movs	r2, #2
 8003d8a:	210c      	movs	r1, #12
 8003d8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d90:	f7fe fea8 	bl	8002ae4 <BSP_GPIO_pin_config>
		__HAL_RCC_USART2_CLK_ENABLE();
 8003d94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d9a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003d9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da2:	9306      	str	r3, [sp, #24]
 8003da4:	9b06      	ldr	r3, [sp, #24]
}
 8003da6:	e7ad      	b.n	8003d04 <HAL_UART_MspInit+0x20>
		  Error_Handler();
 8003da8:	f7ff fa76 	bl	8003298 <Error_Handler>
 8003dac:	e7dd      	b.n	8003d6a <HAL_UART_MspInit+0x86>
 8003dae:	bf00      	nop
 8003db0:	40013800 	.word	0x40013800
 8003db4:	40004400 	.word	0x40004400
 8003db8:	40021000 	.word	0x40021000

08003dbc <USART1_IRQHandler>:

	}
}

void USART1_IRQHandler(void)
{
 8003dbc:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART1_ID]);
 8003dbe:	4802      	ldr	r0, [pc, #8]	@ (8003dc8 <USART1_IRQHandler+0xc>)
 8003dc0:	f003 fcb0 	bl	8007724 <HAL_UART_IRQHandler>
}
 8003dc4:	bd08      	pop	{r3, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000850 	.word	0x20000850

08003dcc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003dcc:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART2_ID]);
 8003dce:	4802      	ldr	r0, [pc, #8]	@ (8003dd8 <USART2_IRQHandler+0xc>)
 8003dd0:	f003 fca8 	bl	8007724 <HAL_UART_IRQHandler>
}
 8003dd4:	bd08      	pop	{r3, pc}
 8003dd6:	bf00      	nop
 8003dd8:	200008e4 	.word	0x200008e4

08003ddc <HAL_UART_ErrorCallback>:
	callback_uart_rx[uart_id] = cb;
}

#define USART_FLAG_ERRORS (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE | USART_ISR_PE)
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ddc:	e002      	b.n	8003de4 <HAL_UART_ErrorCallback+0x8>
	do{
		status = huart->Instance->ISR;
		if (status & USART_ISR_RXNE)
			trash = (uint8_t) (huart->Instance->RDR);
		if (status & USART_FLAG_ERRORS)
			huart->Instance->ICR = USART_FLAG_ERRORS;
 8003dde:	210f      	movs	r1, #15
 8003de0:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8003de2:	b14b      	cbz	r3, 8003df8 <HAL_UART_ErrorCallback+0x1c>
		status = huart->Instance->ISR;
 8003de4:	6802      	ldr	r2, [r0, #0]
 8003de6:	69d3      	ldr	r3, [r2, #28]
		if (status & USART_ISR_RXNE)
 8003de8:	f013 0f20 	tst.w	r3, #32
 8003dec:	d000      	beq.n	8003df0 <HAL_UART_ErrorCallback+0x14>
			trash = (uint8_t) (huart->Instance->RDR);
 8003dee:	6a51      	ldr	r1, [r2, #36]	@ 0x24
		if (status & USART_FLAG_ERRORS)
 8003df0:	f013 030f 	ands.w	r3, r3, #15
 8003df4:	d0f5      	beq.n	8003de2 <HAL_UART_ErrorCallback+0x6>
 8003df6:	e7f2      	b.n	8003dde <HAL_UART_ErrorCallback+0x2>
}
 8003df8:	4770      	bx	lr
	...

08003dfc <HAL_UART_RxCpltCallback>:
 * @post La réception en IT des prochains octets est réactivée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_id_t uart_id;
	if (huart->Instance == USART1)
 8003dfc:	6803      	ldr	r3, [r0, #0]
 8003dfe:	4a17      	ldr	r2, [pc, #92]	@ (8003e5c <HAL_UART_RxCpltCallback+0x60>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d028      	beq.n	8003e56 <HAL_UART_RxCpltCallback+0x5a>
		uart_id = UART1_ID;
	else if (huart->Instance == USART2)
 8003e04:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d000      	beq.n	8003e0e <HAL_UART_RxCpltCallback+0x12>
 8003e0c:	4770      	bx	lr
		uart_id = UART2_ID;
 8003e0e:	2201      	movs	r2, #1
{
 8003e10:	b510      	push	{r4, lr}
	else
		return;

	buffer_rx_data_ready[uart_id] = true;
 8003e12:	4614      	mov	r4, r2
 8003e14:	4b12      	ldr	r3, [pc, #72]	@ (8003e60 <HAL_UART_RxCpltCallback+0x64>)
 8003e16:	2101      	movs	r1, #1
 8003e18:	5499      	strb	r1, [r3, r2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003e1a:	4812      	ldr	r0, [pc, #72]	@ (8003e64 <HAL_UART_RxCpltCallback+0x68>)
 8003e1c:	5c83      	ldrb	r3, [r0, r2]
 8003e1e:	440b      	add	r3, r1
 8003e20:	4259      	negs	r1, r3
 8003e22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e26:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8003e2a:	bf58      	it	pl
 8003e2c:	424b      	negpl	r3, r1
 8003e2e:	5483      	strb	r3, [r0, r2]
	if (callback_uart_rx[uart_id] != NULL)
 8003e30:	4b0d      	ldr	r3, [pc, #52]	@ (8003e68 <HAL_UART_RxCpltCallback+0x6c>)
 8003e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e36:	b103      	cbz	r3, 8003e3a <HAL_UART_RxCpltCallback+0x3e>
		callback_uart_rx[uart_id]();
 8003e38:	4798      	blx	r3
	HAL_UART_Receive_IT(&structure_handles[uart_id], &buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Activation de la réception d'un caractère
 8003e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e64 <HAL_UART_RxCpltCallback+0x68>)
 8003e3c:	5d1b      	ldrb	r3, [r3, r4]
 8003e3e:	eb03 13c4 	add.w	r3, r3, r4, lsl #7
 8003e42:	2201      	movs	r2, #1
 8003e44:	4909      	ldr	r1, [pc, #36]	@ (8003e6c <HAL_UART_RxCpltCallback+0x70>)
 8003e46:	4419      	add	r1, r3
 8003e48:	2094      	movs	r0, #148	@ 0x94
 8003e4a:	4b09      	ldr	r3, [pc, #36]	@ (8003e70 <HAL_UART_RxCpltCallback+0x74>)
 8003e4c:	fb00 3004 	mla	r0, r0, r4, r3
 8003e50:	f004 fca4 	bl	800879c <HAL_UART_Receive_IT>
}
 8003e54:	bd10      	pop	{r4, pc}
		uart_id = UART1_ID;
 8003e56:	2200      	movs	r2, #0
 8003e58:	e7da      	b.n	8003e10 <HAL_UART_RxCpltCallback+0x14>
 8003e5a:	bf00      	nop
 8003e5c:	40013800 	.word	0x40013800
 8003e60:	20000740 	.word	0x20000740
 8003e64:	2000074c 	.word	0x2000074c
 8003e68:	20000734 	.word	0x20000734
 8003e6c:	20000750 	.word	0x20000750
 8003e70:	20000850 	.word	0x20000850

08003e74 <ILI9341_SendCommand>:
}

/**
 * @brief  Envoie la commande souhaitée sur le bus SPI
 */
void ILI9341_SendCommand(uint8_t data) {
 8003e74:	b510      	push	{r4, lr}
 8003e76:	4604      	mov	r4, r0
	ILI9341_WRX_RESET();
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e82:	f001 fe01 	bl	8005a88 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003e86:	2200      	movs	r2, #0
 8003e88:	2110      	movs	r1, #16
 8003e8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e8e:	f001 fdfb 	bl	8005a88 <HAL_GPIO_WritePin>
	BSP_SPI_WriteNoRegister(ILI9341_SPI,data);
 8003e92:	4621      	mov	r1, r4
 8003e94:	4804      	ldr	r0, [pc, #16]	@ (8003ea8 <ILI9341_SendCommand+0x34>)
 8003e96:	f7ff f907 	bl	80030a8 <BSP_SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	2110      	movs	r1, #16
 8003e9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ea2:	f001 fdf1 	bl	8005a88 <HAL_GPIO_WritePin>
}
 8003ea6:	bd10      	pop	{r4, pc}
 8003ea8:	40013000 	.word	0x40013000

08003eac <ILI9341_SendData>:

/**
 * @brief  Envoie la donnée désirée sur le bus SPI
 */
void ILI9341_SendData(uint8_t data) {
 8003eac:	b510      	push	{r4, lr}
 8003eae:	4604      	mov	r4, r0
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003eb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003eba:	f001 fde5 	bl	8005a88 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2110      	movs	r1, #16
 8003ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ec6:	f001 fddf 	bl	8005a88 <HAL_GPIO_WritePin>
	BSP_SPI_WriteNoRegister(ILI9341_SPI, data);
 8003eca:	4621      	mov	r1, r4
 8003ecc:	4804      	ldr	r0, [pc, #16]	@ (8003ee0 <ILI9341_SendData+0x34>)
 8003ece:	f7ff f8eb 	bl	80030a8 <BSP_SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	2110      	movs	r1, #16
 8003ed6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003eda:	f001 fdd5 	bl	8005a88 <HAL_GPIO_WritePin>
}
 8003ede:	bd10      	pop	{r4, pc}
 8003ee0:	40013000 	.word	0x40013000

08003ee4 <ILI9341_InitLCD>:
void ILI9341_InitLCD(void) {
 8003ee4:	b510      	push	{r4, lr}
	ILI9341_RST_RESET();
 8003ee6:	4c99      	ldr	r4, [pc, #612]	@ (800414c <ILI9341_InitLCD+0x268>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	2108      	movs	r1, #8
 8003eec:	4620      	mov	r0, r4
 8003eee:	f001 fdcb 	bl	8005a88 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003ef2:	2014      	movs	r0, #20
 8003ef4:	f000 fc4e 	bl	8004794 <HAL_Delay>
	ILI9341_RST_SET();
 8003ef8:	2201      	movs	r2, #1
 8003efa:	2108      	movs	r1, #8
 8003efc:	4620      	mov	r0, r4
 8003efe:	f001 fdc3 	bl	8005a88 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003f02:	2014      	movs	r0, #20
 8003f04:	f000 fc46 	bl	8004794 <HAL_Delay>
	ILI9341_SendCommand(ILI9341_RESET);
 8003f08:	2001      	movs	r0, #1
 8003f0a:	f7ff ffb3 	bl	8003e74 <ILI9341_SendCommand>
	HAL_Delay(50);
 8003f0e:	2032      	movs	r0, #50	@ 0x32
 8003f10:	f000 fc40 	bl	8004794 <HAL_Delay>
	ILI9341_SendCommand(ILI9341_POWERA);
 8003f14:	20cb      	movs	r0, #203	@ 0xcb
 8003f16:	f7ff ffad 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8003f1a:	2039      	movs	r0, #57	@ 0x39
 8003f1c:	f7ff ffc6 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8003f20:	202c      	movs	r0, #44	@ 0x2c
 8003f22:	f7ff ffc3 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003f26:	2000      	movs	r0, #0
 8003f28:	f7ff ffc0 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8003f2c:	2034      	movs	r0, #52	@ 0x34
 8003f2e:	f7ff ffbd 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8003f32:	2002      	movs	r0, #2
 8003f34:	f7ff ffba 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWERB);
 8003f38:	20cf      	movs	r0, #207	@ 0xcf
 8003f3a:	f7ff ff9b 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003f3e:	2000      	movs	r0, #0
 8003f40:	f7ff ffb4 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003f44:	20c1      	movs	r0, #193	@ 0xc1
 8003f46:	f7ff ffb1 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8003f4a:	2030      	movs	r0, #48	@ 0x30
 8003f4c:	f7ff ffae 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DTCA);
 8003f50:	20e8      	movs	r0, #232	@ 0xe8
 8003f52:	f7ff ff8f 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8003f56:	2085      	movs	r0, #133	@ 0x85
 8003f58:	f7ff ffa8 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	f7ff ffa5 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8003f62:	2078      	movs	r0, #120	@ 0x78
 8003f64:	f7ff ffa2 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DTCB);
 8003f68:	20ea      	movs	r0, #234	@ 0xea
 8003f6a:	f7ff ff83 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003f6e:	2000      	movs	r0, #0
 8003f70:	f7ff ff9c 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003f74:	2000      	movs	r0, #0
 8003f76:	f7ff ff99 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8003f7a:	20ed      	movs	r0, #237	@ 0xed
 8003f7c:	f7ff ff7a 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8003f80:	2064      	movs	r0, #100	@ 0x64
 8003f82:	f7ff ff93 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003f86:	2003      	movs	r0, #3
 8003f88:	f7ff ff90 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8003f8c:	2012      	movs	r0, #18
 8003f8e:	f7ff ff8d 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8003f92:	2081      	movs	r0, #129	@ 0x81
 8003f94:	f7ff ff8a 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PRC);
 8003f98:	20f7      	movs	r0, #247	@ 0xf7
 8003f9a:	f7ff ff6b 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8003f9e:	2020      	movs	r0, #32
 8003fa0:	f7ff ff84 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER1);
 8003fa4:	20c0      	movs	r0, #192	@ 0xc0
 8003fa6:	f7ff ff65 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8003faa:	2023      	movs	r0, #35	@ 0x23
 8003fac:	f7ff ff7e 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER2);
 8003fb0:	20c1      	movs	r0, #193	@ 0xc1
 8003fb2:	f7ff ff5f 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8003fb6:	2010      	movs	r0, #16
 8003fb8:	f7ff ff78 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_VCOM1);
 8003fbc:	20c5      	movs	r0, #197	@ 0xc5
 8003fbe:	f7ff ff59 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8003fc2:	203e      	movs	r0, #62	@ 0x3e
 8003fc4:	f7ff ff72 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003fc8:	2028      	movs	r0, #40	@ 0x28
 8003fca:	f7ff ff6f 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_VCOM2);
 8003fce:	20c7      	movs	r0, #199	@ 0xc7
 8003fd0:	f7ff ff50 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003fd4:	2086      	movs	r0, #134	@ 0x86
 8003fd6:	f7ff ff69 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_MAC);
 8003fda:	2036      	movs	r0, #54	@ 0x36
 8003fdc:	f7ff ff4a 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8003fe0:	2048      	movs	r0, #72	@ 0x48
 8003fe2:	f7ff ff63 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003fe6:	203a      	movs	r0, #58	@ 0x3a
 8003fe8:	f7ff ff44 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8003fec:	2055      	movs	r0, #85	@ 0x55
 8003fee:	f7ff ff5d 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_FRC);
 8003ff2:	20b1      	movs	r0, #177	@ 0xb1
 8003ff4:	f7ff ff3e 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	f7ff ff57 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8003ffe:	2018      	movs	r0, #24
 8004000:	f7ff ff54 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DFC);
 8004004:	20b6      	movs	r0, #182	@ 0xb6
 8004006:	f7ff ff35 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 800400a:	2008      	movs	r0, #8
 800400c:	f7ff ff4e 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8004010:	2082      	movs	r0, #130	@ 0x82
 8004012:	f7ff ff4b 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8004016:	2027      	movs	r0, #39	@ 0x27
 8004018:	f7ff ff48 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 800401c:	20f2      	movs	r0, #242	@ 0xf2
 800401e:	f7ff ff29 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004022:	2000      	movs	r0, #0
 8004024:	f7ff ff42 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004028:	202a      	movs	r0, #42	@ 0x2a
 800402a:	f7ff ff23 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800402e:	2000      	movs	r0, #0
 8004030:	f7ff ff3c 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004034:	2000      	movs	r0, #0
 8004036:	f7ff ff39 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800403a:	2000      	movs	r0, #0
 800403c:	f7ff ff36 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8004040:	20ef      	movs	r0, #239	@ 0xef
 8004042:	f7ff ff33 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004046:	202b      	movs	r0, #43	@ 0x2b
 8004048:	f7ff ff14 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800404c:	2000      	movs	r0, #0
 800404e:	f7ff ff2d 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004052:	2000      	movs	r0, #0
 8004054:	f7ff ff2a 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004058:	2001      	movs	r0, #1
 800405a:	f7ff ff27 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800405e:	203f      	movs	r0, #63	@ 0x3f
 8004060:	f7ff ff24 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004064:	2026      	movs	r0, #38	@ 0x26
 8004066:	f7ff ff05 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 800406a:	2001      	movs	r0, #1
 800406c:	f7ff ff1e 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004070:	20e0      	movs	r0, #224	@ 0xe0
 8004072:	f7ff feff 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004076:	200f      	movs	r0, #15
 8004078:	f7ff ff18 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800407c:	2031      	movs	r0, #49	@ 0x31
 800407e:	f7ff ff15 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004082:	202b      	movs	r0, #43	@ 0x2b
 8004084:	f7ff ff12 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004088:	200c      	movs	r0, #12
 800408a:	f7ff ff0f 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800408e:	200e      	movs	r0, #14
 8004090:	f7ff ff0c 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004094:	2008      	movs	r0, #8
 8004096:	f7ff ff09 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 800409a:	204e      	movs	r0, #78	@ 0x4e
 800409c:	f7ff ff06 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 80040a0:	20f1      	movs	r0, #241	@ 0xf1
 80040a2:	f7ff ff03 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x37);
 80040a6:	2037      	movs	r0, #55	@ 0x37
 80040a8:	f7ff ff00 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80040ac:	2007      	movs	r0, #7
 80040ae:	f7ff fefd 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x10);
 80040b2:	2010      	movs	r0, #16
 80040b4:	f7ff fefa 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80040b8:	2003      	movs	r0, #3
 80040ba:	f7ff fef7 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80040be:	200e      	movs	r0, #14
 80040c0:	f7ff fef4 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x09);
 80040c4:	2009      	movs	r0, #9
 80040c6:	f7ff fef1 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80040ca:	2000      	movs	r0, #0
 80040cc:	f7ff feee 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_NGAMMA);
 80040d0:	20e1      	movs	r0, #225	@ 0xe1
 80040d2:	f7ff fecf 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80040d6:	2000      	movs	r0, #0
 80040d8:	f7ff fee8 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80040dc:	200e      	movs	r0, #14
 80040de:	f7ff fee5 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x14);
 80040e2:	2014      	movs	r0, #20
 80040e4:	f7ff fee2 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80040e8:	2003      	movs	r0, #3
 80040ea:	f7ff fedf 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x11);
 80040ee:	2011      	movs	r0, #17
 80040f0:	f7ff fedc 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80040f4:	2007      	movs	r0, #7
 80040f6:	f7ff fed9 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80040fa:	2031      	movs	r0, #49	@ 0x31
 80040fc:	f7ff fed6 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004100:	20c1      	movs	r0, #193	@ 0xc1
 8004102:	f7ff fed3 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004106:	2048      	movs	r0, #72	@ 0x48
 8004108:	f7ff fed0 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x08);
 800410c:	2008      	movs	r0, #8
 800410e:	f7ff fecd 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004112:	200f      	movs	r0, #15
 8004114:	f7ff feca 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004118:	200c      	movs	r0, #12
 800411a:	f7ff fec7 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800411e:	2031      	movs	r0, #49	@ 0x31
 8004120:	f7ff fec4 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8004124:	2036      	movs	r0, #54	@ 0x36
 8004126:	f7ff fec1 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 800412a:	200f      	movs	r0, #15
 800412c:	f7ff febe 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8004130:	2011      	movs	r0, #17
 8004132:	f7ff fe9f 	bl	8003e74 <ILI9341_SendCommand>
	HAL_Delay(10);
 8004136:	200a      	movs	r0, #10
 8004138:	f000 fb2c 	bl	8004794 <HAL_Delay>
	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 800413c:	2029      	movs	r0, #41	@ 0x29
 800413e:	f7ff fe99 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8004142:	202c      	movs	r0, #44	@ 0x2c
 8004144:	f7ff fe96 	bl	8003e74 <ILI9341_SendCommand>
}
 8004148:	bd10      	pop	{r4, pc}
 800414a:	bf00      	nop
 800414c:	48000400 	.word	0x48000400

08004150 <ILI9341_SetCursorPosition>:
 * @param  x1: Coordonnée X du coin supérieur gauche de la zone
 * @param  y1: Coordonnée Y du coin supérieur gauche de la zone
 * @param  x2: Coordonnée X du coin inférieur droit de la zone
 * @param  y2: Coordonnée Y du coin inférieur droit de la zone
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004152:	4607      	mov	r7, r0
 8004154:	460d      	mov	r5, r1
 8004156:	4616      	mov	r6, r2
 8004158:	461c      	mov	r4, r3
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800415a:	202a      	movs	r0, #42	@ 0x2a
 800415c:	f7ff fe8a 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8004160:	0a38      	lsrs	r0, r7, #8
 8004162:	f7ff fea3 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8004166:	b2f8      	uxtb	r0, r7
 8004168:	f7ff fea0 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 800416c:	0a30      	lsrs	r0, r6, #8
 800416e:	f7ff fe9d 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004172:	b2f0      	uxtb	r0, r6
 8004174:	f7ff fe9a 	bl	8003eac <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004178:	202b      	movs	r0, #43	@ 0x2b
 800417a:	f7ff fe7b 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 800417e:	0a28      	lsrs	r0, r5, #8
 8004180:	f7ff fe94 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004184:	b2e8      	uxtb	r0, r5
 8004186:	f7ff fe91 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 800418a:	0a20      	lsrs	r0, r4, #8
 800418c:	f7ff fe8e 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004190:	b2e0      	uxtb	r0, r4
 8004192:	f7ff fe8b 	bl	8003eac <ILI9341_SendData>
}
 8004196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004198 <ILI9341_DrawPixel>:
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004198:	b510      	push	{r4, lr}
 800419a:	460b      	mov	r3, r1
 800419c:	4614      	mov	r4, r2
	ILI9341_SetCursorPosition(x, y, x, y);
 800419e:	4602      	mov	r2, r0
 80041a0:	f7ff ffd6 	bl	8004150 <ILI9341_SetCursorPosition>
	ILI9341_SendCommand(ILI9341_GRAM);
 80041a4:	202c      	movs	r0, #44	@ 0x2c
 80041a6:	f7ff fe65 	bl	8003e74 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 80041aa:	0a20      	lsrs	r0, r4, #8
 80041ac:	f7ff fe7e 	bl	8003eac <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 80041b0:	b2e0      	uxtb	r0, r4
 80041b2:	f7ff fe7b 	bl	8003eac <ILI9341_SendData>
}
 80041b6:	bd10      	pop	{r4, pc}

080041b8 <ILI9341_INT_Fill>:
 * @param  y0: Coordonnée Y du point supérieur gauche
 * @param  x1: Coordonnée X du point inférieur droit
 * @param  y1: Coordonnée Y du point inférieur droit
 * @param  color: Couleur à utiliser pour le remplissage
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80041b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041ba:	b083      	sub	sp, #12
 80041bc:	4607      	mov	r7, r0
 80041be:	460e      	mov	r6, r1
 80041c0:	4614      	mov	r4, r2
 80041c2:	461d      	mov	r5, r3
 80041c4:	f8bd c020 	ldrh.w	ip, [sp, #32]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 80041c8:	ea4f 2e1c 	mov.w	lr, ip, lsr #8
 80041cc:	f88d e005 	strb.w	lr, [sp, #5]
	datas[0] = LOWINT(color);
 80041d0:	f88d c004 	strb.w	ip, [sp, #4]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80041d4:	f7ff ffbc 	bl	8004150 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 80041d8:	202c      	movs	r0, #44	@ 0x2c
 80041da:	f7ff fe4b 	bl	8003e74 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 80041de:	1be4      	subs	r4, r4, r7
 80041e0:	1bad      	subs	r5, r5, r6
 80041e2:	3501      	adds	r5, #1
 80041e4:	fb04 5505 	mla	r5, r4, r5, r5

	/* Send everything */
	ILI9341_CS_RESET();
 80041e8:	2200      	movs	r2, #0
 80041ea:	2110      	movs	r1, #16
 80041ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041f0:	f001 fc4a 	bl	8005a88 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80041f4:	2201      	movs	r2, #1
 80041f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80041fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041fe:	f001 fc43 	bl	8005a88 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	BSP_SPI_SetDataSize(ILI9341_SPI, SPI_DATASIZE_16BIT);
 8004202:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8004206:	480d      	ldr	r0, [pc, #52]	@ (800423c <ILI9341_INT_Fill+0x84>)
 8004208:	f7fe ffba 	bl	8003180 <BSP_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 800420c:	2400      	movs	r4, #0
 800420e:	e005      	b.n	800421c <ILI9341_INT_Fill+0x64>
		BSP_SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8004210:	2201      	movs	r2, #1
 8004212:	a901      	add	r1, sp, #4
 8004214:	4809      	ldr	r0, [pc, #36]	@ (800423c <ILI9341_INT_Fill+0x84>)
 8004216:	f7fe ff81 	bl	800311c <BSP_SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 800421a:	3401      	adds	r4, #1
 800421c:	42ac      	cmp	r4, r5
 800421e:	d3f7      	bcc.n	8004210 <ILI9341_INT_Fill+0x58>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8004220:	2201      	movs	r2, #1
 8004222:	2110      	movs	r1, #16
 8004224:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004228:	f001 fc2e 	bl	8005a88 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	BSP_SPI_SetDataSize(ILI9341_SPI, SPI_DATASIZE_8BIT);
 800422c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8004230:	4802      	ldr	r0, [pc, #8]	@ (800423c <ILI9341_INT_Fill+0x84>)
 8004232:	f7fe ffa5 	bl	8003180 <BSP_SPI_SetDataSize>
}
 8004236:	b003      	add	sp, #12
 8004238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800423a:	bf00      	nop
 800423c:	40013000 	.word	0x40013000

08004240 <ILI9341_Fill>:
void ILI9341_Fill(uint16_t color) {
 8004240:	b500      	push	{lr}
 8004242:	b083      	sub	sp, #12
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <ILI9341_Fill+0x20>)
 8004246:	881a      	ldrh	r2, [r3, #0]
 8004248:	3a01      	subs	r2, #1
 800424a:	9000      	str	r0, [sp, #0]
 800424c:	885b      	ldrh	r3, [r3, #2]
 800424e:	b292      	uxth	r2, r2
 8004250:	2100      	movs	r1, #0
 8004252:	4608      	mov	r0, r1
 8004254:	f7ff ffb0 	bl	80041b8 <ILI9341_INT_Fill>
}
 8004258:	b003      	add	sp, #12
 800425a:	f85d fb04 	ldr.w	pc, [sp], #4
 800425e:	bf00      	nop
 8004260:	20000978 	.word	0x20000978

08004264 <ILI9341_Rotate>:

/**
 * @brief  Pivote l'écran LCD vers une orientation spécifique
 * @param  orientation: Orientation de l'écran LCD. Ce paramètre peut prendre une valeur de l'énumération @ref ILI9341_Orientation_t
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004264:	b510      	push	{r4, lr}
 8004266:	4604      	mov	r4, r0
	ILI9341_SendCommand(ILI9341_MAC);
 8004268:	2036      	movs	r0, #54	@ 0x36
 800426a:	f7ff fe03 	bl	8003e74 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 800426e:	b184      	cbz	r4, 8004292 <ILI9341_Rotate+0x2e>
			ILI9341_SendData(0x58);
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004270:	2c01      	cmp	r4, #1
 8004272:	d012      	beq.n	800429a <ILI9341_Rotate+0x36>
			ILI9341_SendData(0x88);
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004274:	2c02      	cmp	r4, #2
 8004276:	d014      	beq.n	80042a2 <ILI9341_Rotate+0x3e>
			ILI9341_SendData(0x28);
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004278:	2c03      	cmp	r4, #3
 800427a:	d016      	beq.n	80042aa <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
		}

	ILI9341_Opts.orientation = orientation;
 800427c:	4b10      	ldr	r3, [pc, #64]	@ (80042c0 <ILI9341_Rotate+0x5c>)
 800427e:	711c      	strb	r4, [r3, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004280:	2c01      	cmp	r4, #1
 8004282:	d916      	bls.n	80042b2 <ILI9341_Rotate+0x4e>
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004284:	4b0e      	ldr	r3, [pc, #56]	@ (80042c0 <ILI9341_Rotate+0x5c>)
 8004286:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800428a:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 800428c:	22f0      	movs	r2, #240	@ 0xf0
 800428e:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8004290:	bd10      	pop	{r4, pc}
			ILI9341_SendData(0x58);
 8004292:	2058      	movs	r0, #88	@ 0x58
 8004294:	f7ff fe0a 	bl	8003eac <ILI9341_SendData>
 8004298:	e7f0      	b.n	800427c <ILI9341_Rotate+0x18>
			ILI9341_SendData(0x88);
 800429a:	2088      	movs	r0, #136	@ 0x88
 800429c:	f7ff fe06 	bl	8003eac <ILI9341_SendData>
 80042a0:	e7ec      	b.n	800427c <ILI9341_Rotate+0x18>
			ILI9341_SendData(0x28);
 80042a2:	2028      	movs	r0, #40	@ 0x28
 80042a4:	f7ff fe02 	bl	8003eac <ILI9341_SendData>
 80042a8:	e7e8      	b.n	800427c <ILI9341_Rotate+0x18>
			ILI9341_SendData(0xE8);
 80042aa:	20e8      	movs	r0, #232	@ 0xe8
 80042ac:	f7ff fdfe 	bl	8003eac <ILI9341_SendData>
 80042b0:	e7e4      	b.n	800427c <ILI9341_Rotate+0x18>
		ILI9341_Opts.width = ILI9341_WIDTH;
 80042b2:	22f0      	movs	r2, #240	@ 0xf0
 80042b4:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 80042b6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80042ba:	805a      	strh	r2, [r3, #2]
 80042bc:	e7e8      	b.n	8004290 <ILI9341_Rotate+0x2c>
 80042be:	bf00      	nop
 80042c0:	20000978 	.word	0x20000978

080042c4 <ILI9341_Init>:
{
 80042c4:	b530      	push	{r4, r5, lr}
 80042c6:	b083      	sub	sp, #12
	BSP_GPIO_pin_config(ILI9341_WRX_PORT, ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 80042c8:	2400      	movs	r4, #0
 80042ca:	9401      	str	r4, [sp, #4]
 80042cc:	2501      	movs	r5, #1
 80042ce:	9500      	str	r5, [sp, #0]
 80042d0:	4623      	mov	r3, r4
 80042d2:	462a      	mov	r2, r5
 80042d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80042d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042dc:	f7fe fc02 	bl	8002ae4 <BSP_GPIO_pin_config>
	BSP_GPIO_pin_config(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 80042e0:	9401      	str	r4, [sp, #4]
 80042e2:	9500      	str	r5, [sp, #0]
 80042e4:	4623      	mov	r3, r4
 80042e6:	462a      	mov	r2, r5
 80042e8:	2110      	movs	r1, #16
 80042ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80042ee:	f7fe fbf9 	bl	8002ae4 <BSP_GPIO_pin_config>
	BSP_GPIO_pin_config(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 80042f2:	9401      	str	r4, [sp, #4]
 80042f4:	9400      	str	r4, [sp, #0]
 80042f6:	462b      	mov	r3, r5
 80042f8:	462a      	mov	r2, r5
 80042fa:	2108      	movs	r1, #8
 80042fc:	480e      	ldr	r0, [pc, #56]	@ (8004338 <ILI9341_Init+0x74>)
 80042fe:	f7fe fbf1 	bl	8002ae4 <BSP_GPIO_pin_config>
	ILI9341_CS_SET();
 8004302:	462a      	mov	r2, r5
 8004304:	2110      	movs	r1, #16
 8004306:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800430a:	f001 fbbd 	bl	8005a88 <HAL_GPIO_WritePin>
	BSP_SPI_Init(ILI9341_SPI, FULL_DUPLEX, MASTER, SPI_BAUDRATEPRESCALER_16);
 800430e:	2318      	movs	r3, #24
 8004310:	4622      	mov	r2, r4
 8004312:	4621      	mov	r1, r4
 8004314:	4809      	ldr	r0, [pc, #36]	@ (800433c <ILI9341_Init+0x78>)
 8004316:	f7fe fe03 	bl	8002f20 <BSP_SPI_Init>
	ILI9341_InitLCD();
 800431a:	f7ff fde3 	bl	8003ee4 <ILI9341_InitLCD>
	ILI9341_x = ILI9341_y = 0;
 800431e:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <ILI9341_Init+0x7c>)
 8004320:	801c      	strh	r4, [r3, #0]
 8004322:	4b08      	ldr	r3, [pc, #32]	@ (8004344 <ILI9341_Init+0x80>)
 8004324:	801c      	strh	r4, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Fonction pour modifier l'orientation de l'écran
 8004326:	2002      	movs	r0, #2
 8004328:	f7ff ff9c 	bl	8004264 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800432c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8004330:	f7ff ff86 	bl	8004240 <ILI9341_Fill>
}
 8004334:	b003      	add	sp, #12
 8004336:	bd30      	pop	{r4, r5, pc}
 8004338:	48000400 	.word	0x48000400
 800433c:	40013000 	.word	0x40013000
 8004340:	2000097e 	.word	0x2000097e
 8004344:	20000980 	.word	0x20000980

08004348 <ILI9341_Putc>:
 * @param  c: Caractère à afficher
 * @param  font: Pointeur vers la police utilisée @ref FontDef_t
 * @param  foreground: Couleur du caractère
 * @param  background: Couleur de fond du caractère
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8004348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800434c:	b083      	sub	sp, #12
 800434e:	4691      	mov	r9, r2
 8004350:	461d      	mov	r5, r3
 8004352:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8004356:	4b2d      	ldr	r3, [pc, #180]	@ (800440c <ILI9341_Putc+0xc4>)
 8004358:	8018      	strh	r0, [r3, #0]
	ILI9341_y = y;
 800435a:	4b2d      	ldr	r3, [pc, #180]	@ (8004410 <ILI9341_Putc+0xc8>)
 800435c:	8019      	strh	r1, [r3, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 800435e:	782b      	ldrb	r3, [r5, #0]
 8004360:	4418      	add	r0, r3
 8004362:	4b2c      	ldr	r3, [pc, #176]	@ (8004414 <ILI9341_Putc+0xcc>)
 8004364:	881b      	ldrh	r3, [r3, #0]
 8004366:	4298      	cmp	r0, r3
 8004368:	dd06      	ble.n	8004378 <ILI9341_Putc+0x30>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 800436a:	786b      	ldrb	r3, [r5, #1]
 800436c:	440b      	add	r3, r1
 800436e:	4a28      	ldr	r2, [pc, #160]	@ (8004410 <ILI9341_Putc+0xc8>)
 8004370:	8013      	strh	r3, [r2, #0]
		ILI9341_x = 0;
 8004372:	4b26      	ldr	r3, [pc, #152]	@ (800440c <ILI9341_Putc+0xc4>)
 8004374:	2200      	movs	r2, #0
 8004376:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8004378:	4b24      	ldr	r3, [pc, #144]	@ (800440c <ILI9341_Putc+0xc4>)
 800437a:	8818      	ldrh	r0, [r3, #0]
 800437c:	4b24      	ldr	r3, [pc, #144]	@ (8004410 <ILI9341_Putc+0xc8>)
 800437e:	8819      	ldrh	r1, [r3, #0]
 8004380:	782a      	ldrb	r2, [r5, #0]
 8004382:	786b      	ldrb	r3, [r5, #1]
 8004384:	440b      	add	r3, r1
 8004386:	4402      	add	r2, r0
 8004388:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 800438c:	9400      	str	r4, [sp, #0]
 800438e:	b29b      	uxth	r3, r3
 8004390:	b292      	uxth	r2, r2
 8004392:	f7ff ff11 	bl	80041b8 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8004396:	2700      	movs	r7, #0
 8004398:	e025      	b.n	80043e6 <ILI9341_Putc+0x9e>


		if(font->datasize == 1)
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 800439a:	6869      	ldr	r1, [r5, #4]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 800439c:	f1a9 0220 	sub.w	r2, r9, #32
 80043a0:	fb03 7302 	mla	r3, r3, r2, r7
 80043a4:	5cce      	ldrb	r6, [r1, r3]
 80043a6:	0236      	lsls	r6, r6, #8
 80043a8:	e026      	b.n	80043f8 <ILI9341_Putc+0xb0>
		}
		else if(font->datasize == 2)
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 80043aa:	6869      	ldr	r1, [r5, #4]
			b = data[(c - 32) * font->FontHeight + i];
 80043ac:	f1a9 0220 	sub.w	r2, r9, #32
 80043b0:	fb03 7302 	mla	r3, r3, r2, r7
 80043b4:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 80043b8:	e01e      	b.n	80043f8 <ILI9341_Putc+0xb0>
		}
		else
			b = 0;	//should never happen
		for (j = 0; j < font->FontWidth; j++) {
 80043ba:	3401      	adds	r4, #1
 80043bc:	7829      	ldrb	r1, [r5, #0]
 80043be:	42a1      	cmp	r1, r4
 80043c0:	d910      	bls.n	80043e4 <ILI9341_Putc+0x9c>
			if ((b << j) & 0x8000) {
 80043c2:	fa06 f104 	lsl.w	r1, r6, r4
 80043c6:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 80043ca:	d0f6      	beq.n	80043ba <ILI9341_Putc+0x72>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 80043cc:	4b10      	ldr	r3, [pc, #64]	@ (8004410 <ILI9341_Putc+0xc8>)
 80043ce:	8819      	ldrh	r1, [r3, #0]
 80043d0:	4439      	add	r1, r7
 80043d2:	4b0e      	ldr	r3, [pc, #56]	@ (800440c <ILI9341_Putc+0xc4>)
 80043d4:	8818      	ldrh	r0, [r3, #0]
 80043d6:	4420      	add	r0, r4
 80043d8:	4642      	mov	r2, r8
 80043da:	b289      	uxth	r1, r1
 80043dc:	b280      	uxth	r0, r0
 80043de:	f7ff fedb 	bl	8004198 <ILI9341_DrawPixel>
 80043e2:	e7ea      	b.n	80043ba <ILI9341_Putc+0x72>
	for (i = 0; i < font->FontHeight; i++) {
 80043e4:	3701      	adds	r7, #1
 80043e6:	786b      	ldrb	r3, [r5, #1]
 80043e8:	42bb      	cmp	r3, r7
 80043ea:	d907      	bls.n	80043fc <ILI9341_Putc+0xb4>
		if(font->datasize == 1)
 80043ec:	7a2a      	ldrb	r2, [r5, #8]
 80043ee:	2a01      	cmp	r2, #1
 80043f0:	d0d3      	beq.n	800439a <ILI9341_Putc+0x52>
		else if(font->datasize == 2)
 80043f2:	2a02      	cmp	r2, #2
 80043f4:	d0d9      	beq.n	80043aa <ILI9341_Putc+0x62>
			b = 0;	//should never happen
 80043f6:	2600      	movs	r6, #0
		for (j = 0; j < font->FontWidth; j++) {
 80043f8:	2400      	movs	r4, #0
 80043fa:	e7df      	b.n	80043bc <ILI9341_Putc+0x74>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80043fc:	782b      	ldrb	r3, [r5, #0]
 80043fe:	4a03      	ldr	r2, [pc, #12]	@ (800440c <ILI9341_Putc+0xc4>)
 8004400:	8811      	ldrh	r1, [r2, #0]
 8004402:	440b      	add	r3, r1
 8004404:	8013      	strh	r3, [r2, #0]
}
 8004406:	b003      	add	sp, #12
 8004408:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800440c:	20000980 	.word	0x20000980
 8004410:	2000097e 	.word	0x2000097e
 8004414:	20000978 	.word	0x20000978

08004418 <ILI9341_Puts>:
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8004418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800441c:	b082      	sub	sp, #8
 800441e:	4606      	mov	r6, r0
 8004420:	461d      	mov	r5, r3
 8004422:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 8004426:	f8bd 7024 	ldrh.w	r7, [sp, #36]	@ 0x24
	ILI9341_x = x;
 800442a:	4b20      	ldr	r3, [pc, #128]	@ (80044ac <ILI9341_Puts+0x94>)
 800442c:	8018      	strh	r0, [r3, #0]
	ILI9341_y = y;
 800442e:	4b20      	ldr	r3, [pc, #128]	@ (80044b0 <ILI9341_Puts+0x98>)
 8004430:	8019      	strh	r1, [r3, #0]
	while (*str) {
 8004432:	e021      	b.n	8004478 <ILI9341_Puts+0x60>
			ILI9341_y += font->FontHeight + 1;
 8004434:	786b      	ldrb	r3, [r5, #1]
 8004436:	491e      	ldr	r1, [pc, #120]	@ (80044b0 <ILI9341_Puts+0x98>)
 8004438:	8808      	ldrh	r0, [r1, #0]
 800443a:	4403      	add	r3, r0
 800443c:	3301      	adds	r3, #1
 800443e:	800b      	strh	r3, [r1, #0]
			if (*(str + 1) == '\r') {
 8004440:	7853      	ldrb	r3, [r2, #1]
 8004442:	2b0d      	cmp	r3, #13
 8004444:	d003      	beq.n	800444e <ILI9341_Puts+0x36>
				ILI9341_x = startX;
 8004446:	4b19      	ldr	r3, [pc, #100]	@ (80044ac <ILI9341_Puts+0x94>)
 8004448:	801e      	strh	r6, [r3, #0]
			str++;
 800444a:	3201      	adds	r2, #1
			continue;
 800444c:	e014      	b.n	8004478 <ILI9341_Puts+0x60>
				ILI9341_x = 0;
 800444e:	4b17      	ldr	r3, [pc, #92]	@ (80044ac <ILI9341_Puts+0x94>)
 8004450:	2100      	movs	r1, #0
 8004452:	8019      	strh	r1, [r3, #0]
				str++;
 8004454:	3201      	adds	r2, #1
 8004456:	e7f8      	b.n	800444a <ILI9341_Puts+0x32>
			str++;
 8004458:	3201      	adds	r2, #1
			continue;
 800445a:	e00d      	b.n	8004478 <ILI9341_Puts+0x60>
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 800445c:	4614      	mov	r4, r2
 800445e:	f814 2b01 	ldrb.w	r2, [r4], #1
 8004462:	9701      	str	r7, [sp, #4]
 8004464:	f8cd 8000 	str.w	r8, [sp]
 8004468:	462b      	mov	r3, r5
 800446a:	4911      	ldr	r1, [pc, #68]	@ (80044b0 <ILI9341_Puts+0x98>)
 800446c:	8809      	ldrh	r1, [r1, #0]
 800446e:	480f      	ldr	r0, [pc, #60]	@ (80044ac <ILI9341_Puts+0x94>)
 8004470:	8800      	ldrh	r0, [r0, #0]
 8004472:	f7ff ff69 	bl	8004348 <ILI9341_Putc>
 8004476:	4622      	mov	r2, r4
	while (*str) {
 8004478:	7811      	ldrb	r1, [r2, #0]
 800447a:	b1a1      	cbz	r1, 80044a6 <ILI9341_Puts+0x8e>
		if (*str == '\n') {
 800447c:	290a      	cmp	r1, #10
 800447e:	d0d9      	beq.n	8004434 <ILI9341_Puts+0x1c>
		} else if (*str == '\r') {
 8004480:	290d      	cmp	r1, #13
 8004482:	d0e9      	beq.n	8004458 <ILI9341_Puts+0x40>
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8004484:	4b09      	ldr	r3, [pc, #36]	@ (80044ac <ILI9341_Puts+0x94>)
 8004486:	881b      	ldrh	r3, [r3, #0]
 8004488:	490a      	ldr	r1, [pc, #40]	@ (80044b4 <ILI9341_Puts+0x9c>)
 800448a:	8809      	ldrh	r1, [r1, #0]
 800448c:	7828      	ldrb	r0, [r5, #0]
 800448e:	1a09      	subs	r1, r1, r0
 8004490:	428b      	cmp	r3, r1
 8004492:	dde3      	ble.n	800445c <ILI9341_Puts+0x44>
			ILI9341_y += font->FontHeight + 1;
 8004494:	786b      	ldrb	r3, [r5, #1]
 8004496:	4906      	ldr	r1, [pc, #24]	@ (80044b0 <ILI9341_Puts+0x98>)
 8004498:	8808      	ldrh	r0, [r1, #0]
 800449a:	4403      	add	r3, r0
 800449c:	3301      	adds	r3, #1
 800449e:	800b      	strh	r3, [r1, #0]
			ILI9341_x = startX;
 80044a0:	4b02      	ldr	r3, [pc, #8]	@ (80044ac <ILI9341_Puts+0x94>)
 80044a2:	801e      	strh	r6, [r3, #0]
 80044a4:	e7da      	b.n	800445c <ILI9341_Puts+0x44>
}
 80044a6:	b002      	add	sp, #8
 80044a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044ac:	20000980 	.word	0x20000980
 80044b0:	2000097e 	.word	0x2000097e
 80044b4:	20000978 	.word	0x20000978

080044b8 <ILI9341_DrawLine>:
 * @param  x1: Coordonnée X du point d'arrivée
 * @param  y1: Coordonnée Y du point d'arrivée
 * @param  color: Couleur de la ligne
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80044b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044bc:	b085      	sub	sp, #20
 80044be:	4604      	mov	r4, r0
 80044c0:	460d      	mov	r5, r1
 80044c2:	4616      	mov	r6, r2
 80044c4:	461f      	mov	r7, r3
 80044c6:	f8bd 8038 	ldrh.w	r8, [sp, #56]	@ 0x38
    int   dx_x2 = 0, dy_x2 = 0;
    int   di = 0;


    dx = x1-x0;
    dy = y1-y0;
 80044ca:	1a5b      	subs	r3, r3, r1

    if (dx == 0) {        /* vertical line */
 80044cc:	1a12      	subs	r2, r2, r0
 80044ce:	d015      	beq.n	80044fc <ILI9341_DrawLine+0x44>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
    }

    if (dx > 0) {
 80044d0:	2a00      	cmp	r2, #0
 80044d2:	dd24      	ble.n	800451e <ILI9341_DrawLine+0x66>
        dx_sym = 1;
 80044d4:	f04f 0901 	mov.w	r9, #1
    } else {
        dx_sym = -1;
    }
    if (dy == 0) {        /* horizontal line */
 80044d8:	b323      	cbz	r3, 8004524 <ILI9341_DrawLine+0x6c>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
    }

    if (dy > 0) {
 80044da:	2b00      	cmp	r3, #0
 80044dc:	dd36      	ble.n	800454c <ILI9341_DrawLine+0x94>
        dy_sym = 1;
 80044de:	f04f 0a01 	mov.w	sl, #1
    } else {
        dy_sym = -1;
    }

    dx = dx_sym*dx;
 80044e2:	fb02 f209 	mul.w	r2, r2, r9
    dy = dy_sym*dy;
 80044e6:	fb03 f30a 	mul.w	r3, r3, sl

    dx_x2 = dx*2;
 80044ea:	0051      	lsls	r1, r2, #1
 80044ec:	9103      	str	r1, [sp, #12]
    dy_x2 = dy*2;
 80044ee:	ea4f 0b43 	mov.w	fp, r3, lsl #1

    if (dx >= dy) {
 80044f2:	429a      	cmp	r2, r3
 80044f4:	db48      	blt.n	8004588 <ILI9341_DrawLine+0xd0>
        di = dy_x2 - dx;
 80044f6:	ebab 0702 	sub.w	r7, fp, r2
        while (x0 != x1) {
 80044fa:	e030      	b.n	800455e <ILI9341_DrawLine+0xa6>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 80044fc:	428f      	cmp	r7, r1
 80044fe:	d906      	bls.n	800450e <ILI9341_DrawLine+0x56>
 8004500:	f8cd 8000 	str.w	r8, [sp]
 8004504:	463b      	mov	r3, r7
 8004506:	4602      	mov	r2, r0
 8004508:	f7ff fe56 	bl	80041b8 <ILI9341_INT_Fill>
 800450c:	e039      	b.n	8004582 <ILI9341_DrawLine+0xca>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 800450e:	f8cd 8000 	str.w	r8, [sp]
 8004512:	460b      	mov	r3, r1
 8004514:	4602      	mov	r2, r0
 8004516:	4639      	mov	r1, r7
 8004518:	f7ff fe4e 	bl	80041b8 <ILI9341_INT_Fill>
        return;
 800451c:	e031      	b.n	8004582 <ILI9341_DrawLine+0xca>
        dx_sym = -1;
 800451e:	f04f 39ff 	mov.w	r9, #4294967295
 8004522:	e7d9      	b.n	80044d8 <ILI9341_DrawLine+0x20>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004524:	42a6      	cmp	r6, r4
 8004526:	d908      	bls.n	800453a <ILI9341_DrawLine+0x82>
 8004528:	f8cd 8000 	str.w	r8, [sp]
 800452c:	462b      	mov	r3, r5
 800452e:	4632      	mov	r2, r6
 8004530:	4629      	mov	r1, r5
 8004532:	4620      	mov	r0, r4
 8004534:	f7ff fe40 	bl	80041b8 <ILI9341_INT_Fill>
 8004538:	e023      	b.n	8004582 <ILI9341_DrawLine+0xca>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 800453a:	f8cd 8000 	str.w	r8, [sp]
 800453e:	462b      	mov	r3, r5
 8004540:	4622      	mov	r2, r4
 8004542:	4629      	mov	r1, r5
 8004544:	4630      	mov	r0, r6
 8004546:	f7ff fe37 	bl	80041b8 <ILI9341_INT_Fill>
        return;
 800454a:	e01a      	b.n	8004582 <ILI9341_DrawLine+0xca>
        dy_sym = -1;
 800454c:	f04f 3aff 	mov.w	sl, #4294967295
 8004550:	e7c7      	b.n	80044e2 <ILI9341_DrawLine+0x2a>
        	ILI9341_DrawPixel(x0, y0, color);
            x0 += dx_sym;
            if (di<0) {
                di += dy_x2;
            } else {
                di += dy_x2 - dx_x2;
 8004552:	9b03      	ldr	r3, [sp, #12]
 8004554:	ebab 0303 	sub.w	r3, fp, r3
 8004558:	441f      	add	r7, r3
                y0 += dy_sym;
 800455a:	4455      	add	r5, sl
 800455c:	b2ad      	uxth	r5, r5
        while (x0 != x1) {
 800455e:	42b4      	cmp	r4, r6
 8004560:	d00a      	beq.n	8004578 <ILI9341_DrawLine+0xc0>
        	ILI9341_DrawPixel(x0, y0, color);
 8004562:	4642      	mov	r2, r8
 8004564:	4629      	mov	r1, r5
 8004566:	4620      	mov	r0, r4
 8004568:	f7ff fe16 	bl	8004198 <ILI9341_DrawPixel>
            x0 += dx_sym;
 800456c:	444c      	add	r4, r9
 800456e:	b2a4      	uxth	r4, r4
            if (di<0) {
 8004570:	2f00      	cmp	r7, #0
 8004572:	daee      	bge.n	8004552 <ILI9341_DrawLine+0x9a>
                di += dy_x2;
 8004574:	445f      	add	r7, fp
 8004576:	e7f2      	b.n	800455e <ILI9341_DrawLine+0xa6>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004578:	4642      	mov	r2, r8
 800457a:	4629      	mov	r1, r5
 800457c:	4620      	mov	r0, r4
 800457e:	f7ff fe0b 	bl	8004198 <ILI9341_DrawPixel>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
}
 8004582:	b005      	add	sp, #20
 8004584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        di = dx_x2 - dy;
 8004588:	9a03      	ldr	r2, [sp, #12]
 800458a:	1ad6      	subs	r6, r2, r3
        while (y0 != y1) {
 800458c:	e005      	b.n	800459a <ILI9341_DrawLine+0xe2>
                di += dx_x2 - dy_x2;
 800458e:	9b03      	ldr	r3, [sp, #12]
 8004590:	eba3 030b 	sub.w	r3, r3, fp
 8004594:	441e      	add	r6, r3
                x0 += dx_sym;
 8004596:	444c      	add	r4, r9
 8004598:	b2a4      	uxth	r4, r4
        while (y0 != y1) {
 800459a:	42bd      	cmp	r5, r7
 800459c:	d00b      	beq.n	80045b6 <ILI9341_DrawLine+0xfe>
        	ILI9341_DrawPixel(x0, y0, color);
 800459e:	4642      	mov	r2, r8
 80045a0:	4629      	mov	r1, r5
 80045a2:	4620      	mov	r0, r4
 80045a4:	f7ff fdf8 	bl	8004198 <ILI9341_DrawPixel>
            y0 += dy_sym;
 80045a8:	4455      	add	r5, sl
 80045aa:	b2ad      	uxth	r5, r5
            if (di < 0) {
 80045ac:	2e00      	cmp	r6, #0
 80045ae:	daee      	bge.n	800458e <ILI9341_DrawLine+0xd6>
                di += dx_x2;
 80045b0:	9b03      	ldr	r3, [sp, #12]
 80045b2:	441e      	add	r6, r3
 80045b4:	e7f1      	b.n	800459a <ILI9341_DrawLine+0xe2>
        ILI9341_DrawPixel(x0, y0, color);
 80045b6:	4642      	mov	r2, r8
 80045b8:	4629      	mov	r1, r5
 80045ba:	4620      	mov	r0, r4
 80045bc:	f7ff fdec 	bl	8004198 <ILI9341_DrawPixel>
 80045c0:	e7df      	b.n	8004582 <ILI9341_DrawLine+0xca>

080045c2 <ILI9341_DrawCircle>:
 * @param  x0: Coordonnée X du centre du cercle
 * @param  y0: Coordonnée Y du centre du cercle
 * @param  r: Rayon du cercle
 * @param  color: Couleur du cercle
 */
void ILI9341_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 80045c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045c6:	b087      	sub	sp, #28
 80045c8:	9201      	str	r2, [sp, #4]
 80045ca:	461e      	mov	r6, r3
	int16_t f = 1 - r;
 80045cc:	b294      	uxth	r4, r2
 80045ce:	f1c4 0301 	rsb	r3, r4, #1
 80045d2:	fa0f f983 	sxth.w	r9, r3
	int16_t ddF_x = 1;
	int16_t ddF_y = -2 * r;
 80045d6:	ebc4 33c4 	rsb	r3, r4, r4, lsl #15
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	b21b      	sxth	r3, r3
 80045de:	9305      	str	r3, [sp, #20]
	int16_t x = 0;
	int16_t y = r;

    ILI9341_DrawPixel(x0, y0 + r, color);
 80045e0:	fa1f fb80 	uxth.w	fp, r0
 80045e4:	fa1f fa81 	uxth.w	sl, r1
 80045e8:	eb04 010a 	add.w	r1, r4, sl
 80045ec:	4632      	mov	r2, r6
 80045ee:	b289      	uxth	r1, r1
 80045f0:	4658      	mov	r0, fp
 80045f2:	f7ff fdd1 	bl	8004198 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 80045f6:	ebaa 0104 	sub.w	r1, sl, r4
 80045fa:	4632      	mov	r2, r6
 80045fc:	b289      	uxth	r1, r1
 80045fe:	4658      	mov	r0, fp
 8004600:	f7ff fdca 	bl	8004198 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 8004604:	eb04 000b 	add.w	r0, r4, fp
 8004608:	4632      	mov	r2, r6
 800460a:	4651      	mov	r1, sl
 800460c:	b280      	uxth	r0, r0
 800460e:	f7ff fdc3 	bl	8004198 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8004612:	ebab 0004 	sub.w	r0, fp, r4
 8004616:	4632      	mov	r2, r6
 8004618:	4651      	mov	r1, sl
 800461a:	b280      	uxth	r0, r0
 800461c:	f7ff fdbc 	bl	8004198 <ILI9341_DrawPixel>
	int16_t x = 0;
 8004620:	2300      	movs	r3, #0
 8004622:	9302      	str	r3, [sp, #8]
	int16_t ddF_x = 1;
 8004624:	2301      	movs	r3, #1
 8004626:	9303      	str	r3, [sp, #12]

    while (x < y) {
 8004628:	e05e      	b.n	80046e8 <ILI9341_DrawCircle+0x126>
        if (f >= 0) {
            y--;
 800462a:	9b01      	ldr	r3, [sp, #4]
 800462c:	3b01      	subs	r3, #1
 800462e:	b21b      	sxth	r3, r3
 8004630:	9301      	str	r3, [sp, #4]
            ddF_y += 2;
 8004632:	9b05      	ldr	r3, [sp, #20]
 8004634:	3302      	adds	r3, #2
 8004636:	b21a      	sxth	r2, r3
 8004638:	9205      	str	r2, [sp, #20]
            f += ddF_y;
 800463a:	fa19 f383 	uxtah	r3, r9, r3
 800463e:	fa0f f983 	sxth.w	r9, r3
        }
        x++;
 8004642:	9b02      	ldr	r3, [sp, #8]
 8004644:	3301      	adds	r3, #1
 8004646:	b29d      	uxth	r5, r3
 8004648:	b21b      	sxth	r3, r3
 800464a:	9302      	str	r3, [sp, #8]
        ddF_x += 2;
 800464c:	9b03      	ldr	r3, [sp, #12]
 800464e:	3302      	adds	r3, #2
 8004650:	b21a      	sxth	r2, r3
 8004652:	9203      	str	r2, [sp, #12]
        f += ddF_x;
 8004654:	fa19 f383 	uxtah	r3, r9, r3
 8004658:	fa0f f983 	sxth.w	r9, r3

        ILI9341_DrawPixel(x0 + x, y0 + y, color);
 800465c:	eb0b 0305 	add.w	r3, fp, r5
 8004660:	b29b      	uxth	r3, r3
 8004662:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 8004666:	eb0a 0804 	add.w	r8, sl, r4
 800466a:	fa1f f888 	uxth.w	r8, r8
 800466e:	4632      	mov	r2, r6
 8004670:	4641      	mov	r1, r8
 8004672:	9304      	str	r3, [sp, #16]
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff fd8f 	bl	8004198 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 + y, color);
 800467a:	ebab 0705 	sub.w	r7, fp, r5
 800467e:	b2bf      	uxth	r7, r7
 8004680:	4632      	mov	r2, r6
 8004682:	4641      	mov	r1, r8
 8004684:	4638      	mov	r0, r7
 8004686:	f7ff fd87 	bl	8004198 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + x, y0 - y, color);
 800468a:	ebaa 0804 	sub.w	r8, sl, r4
 800468e:	fa1f f888 	uxth.w	r8, r8
 8004692:	4632      	mov	r2, r6
 8004694:	4641      	mov	r1, r8
 8004696:	9804      	ldr	r0, [sp, #16]
 8004698:	f7ff fd7e 	bl	8004198 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 - y, color);
 800469c:	4632      	mov	r2, r6
 800469e:	4641      	mov	r1, r8
 80046a0:	4638      	mov	r0, r7
 80046a2:	f7ff fd79 	bl	8004198 <ILI9341_DrawPixel>

        ILI9341_DrawPixel(x0 + y, y0 + x, color);
 80046a6:	eb0b 0704 	add.w	r7, fp, r4
 80046aa:	b2bf      	uxth	r7, r7
 80046ac:	eb0a 0805 	add.w	r8, sl, r5
 80046b0:	fa1f f888 	uxth.w	r8, r8
 80046b4:	4632      	mov	r2, r6
 80046b6:	4641      	mov	r1, r8
 80046b8:	4638      	mov	r0, r7
 80046ba:	f7ff fd6d 	bl	8004198 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 + x, color);
 80046be:	ebab 0404 	sub.w	r4, fp, r4
 80046c2:	b2a4      	uxth	r4, r4
 80046c4:	4632      	mov	r2, r6
 80046c6:	4641      	mov	r1, r8
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7ff fd65 	bl	8004198 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + y, y0 - x, color);
 80046ce:	ebaa 0505 	sub.w	r5, sl, r5
 80046d2:	b2ad      	uxth	r5, r5
 80046d4:	4632      	mov	r2, r6
 80046d6:	4629      	mov	r1, r5
 80046d8:	4638      	mov	r0, r7
 80046da:	f7ff fd5d 	bl	8004198 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 - x, color);
 80046de:	4632      	mov	r2, r6
 80046e0:	4629      	mov	r1, r5
 80046e2:	4620      	mov	r0, r4
 80046e4:	f7ff fd58 	bl	8004198 <ILI9341_DrawPixel>
    while (x < y) {
 80046e8:	9b02      	ldr	r3, [sp, #8]
 80046ea:	9a01      	ldr	r2, [sp, #4]
 80046ec:	4293      	cmp	r3, r2
 80046ee:	da03      	bge.n	80046f8 <ILI9341_DrawCircle+0x136>
        if (f >= 0) {
 80046f0:	f1b9 0f00 	cmp.w	r9, #0
 80046f4:	da99      	bge.n	800462a <ILI9341_DrawCircle+0x68>
 80046f6:	e7a4      	b.n	8004642 <ILI9341_DrawCircle+0x80>
    }
}
 80046f8:	b007      	add	sp, #28
 80046fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004700 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004700:	4b10      	ldr	r3, [pc, #64]	@ (8004744 <HAL_InitTick+0x44>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	b90b      	cbnz	r3, 800470a <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004706:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004708:	4770      	bx	lr
{
 800470a:	b510      	push	{r4, lr}
 800470c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800470e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004712:	fbb0 f3f3 	udiv	r3, r0, r3
 8004716:	4a0c      	ldr	r2, [pc, #48]	@ (8004748 <HAL_InitTick+0x48>)
 8004718:	6810      	ldr	r0, [r2, #0]
 800471a:	fbb0 f0f3 	udiv	r0, r0, r3
 800471e:	f000 fecd 	bl	80054bc <HAL_SYSTICK_Config>
 8004722:	b968      	cbnz	r0, 8004740 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004724:	2c0f      	cmp	r4, #15
 8004726:	d901      	bls.n	800472c <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8004728:	2001      	movs	r0, #1
 800472a:	e00a      	b.n	8004742 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800472c:	2200      	movs	r2, #0
 800472e:	4621      	mov	r1, r4
 8004730:	f04f 30ff 	mov.w	r0, #4294967295
 8004734:	f000 feae 	bl	8005494 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004738:	4b04      	ldr	r3, [pc, #16]	@ (800474c <HAL_InitTick+0x4c>)
 800473a:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 800473c:	2000      	movs	r0, #0
 800473e:	e000      	b.n	8004742 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8004740:	2001      	movs	r0, #1
}
 8004742:	bd10      	pop	{r4, pc}
 8004744:	20000010 	.word	0x20000010
 8004748:	20000000 	.word	0x20000000
 800474c:	20000014 	.word	0x20000014

08004750 <HAL_Init>:
{
 8004750:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004752:	2003      	movs	r0, #3
 8004754:	f000 fe8c 	bl	8005470 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004758:	2000      	movs	r0, #0
 800475a:	f7ff ffd1 	bl	8004700 <HAL_InitTick>
 800475e:	b110      	cbz	r0, 8004766 <HAL_Init+0x16>
    status = HAL_ERROR;
 8004760:	2401      	movs	r4, #1
}
 8004762:	4620      	mov	r0, r4
 8004764:	bd10      	pop	{r4, pc}
 8004766:	4604      	mov	r4, r0
    HAL_MspInit();
 8004768:	f7fe fdd0 	bl	800330c <HAL_MspInit>
 800476c:	e7f9      	b.n	8004762 <HAL_Init+0x12>
	...

08004770 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004770:	4a03      	ldr	r2, [pc, #12]	@ (8004780 <HAL_IncTick+0x10>)
 8004772:	6813      	ldr	r3, [r2, #0]
 8004774:	4903      	ldr	r1, [pc, #12]	@ (8004784 <HAL_IncTick+0x14>)
 8004776:	6809      	ldr	r1, [r1, #0]
 8004778:	440b      	add	r3, r1
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	20000984 	.word	0x20000984
 8004784:	20000010 	.word	0x20000010

08004788 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004788:	4b01      	ldr	r3, [pc, #4]	@ (8004790 <HAL_GetTick+0x8>)
 800478a:	6818      	ldr	r0, [r3, #0]
}
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	20000984 	.word	0x20000984

08004794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004794:	b538      	push	{r3, r4, r5, lr}
 8004796:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004798:	f7ff fff6 	bl	8004788 <HAL_GetTick>
 800479c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800479e:	f1b4 3fff 	cmp.w	r4, #4294967295
 80047a2:	d002      	beq.n	80047aa <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80047a4:	4b04      	ldr	r3, [pc, #16]	@ (80047b8 <HAL_Delay+0x24>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80047aa:	f7ff ffed 	bl	8004788 <HAL_GetTick>
 80047ae:	1b40      	subs	r0, r0, r5
 80047b0:	42a0      	cmp	r0, r4
 80047b2:	d3fa      	bcc.n	80047aa <HAL_Delay+0x16>
  {
  }
}
 80047b4:	bd38      	pop	{r3, r4, r5, pc}
 80047b6:	bf00      	nop
 80047b8:	20000010 	.word	0x20000010

080047bc <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80047bc:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80047be:	3030      	adds	r0, #48	@ 0x30
 80047c0:	0a0b      	lsrs	r3, r1, #8
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	f003 030c 	and.w	r3, r3, #12
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80047c8:	58c4      	ldr	r4, [r0, r3]
 80047ca:	f001 011f 	and.w	r1, r1, #31
 80047ce:	f04f 0c1f 	mov.w	ip, #31
 80047d2:	fa0c fc01 	lsl.w	ip, ip, r1
 80047d6:	ea24 0c0c 	bic.w	ip, r4, ip
 80047da:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80047de:	408a      	lsls	r2, r1
 80047e0:	ea4c 0202 	orr.w	r2, ip, r2
 80047e4:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80047e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80047ec:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047ee:	3014      	adds	r0, #20
 80047f0:	0e4b      	lsrs	r3, r1, #25
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	f003 0304 	and.w	r3, r3, #4
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80047f8:	58c4      	ldr	r4, [r0, r3]
 80047fa:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80047fe:	f04f 0c07 	mov.w	ip, #7
 8004802:	fa0c fc01 	lsl.w	ip, ip, r1
 8004806:	ea24 0c0c 	bic.w	ip, r4, ip
 800480a:	408a      	lsls	r2, r1
 800480c:	ea4c 0202 	orr.w	r2, ip, r2
 8004810:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004812:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004816:	4770      	bx	lr

08004818 <HAL_ADC_MspInit>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */
}
 8004818:	4770      	bx	lr
	...

0800481c <HAL_ADC_Init>:
{
 800481c:	b530      	push	{r4, r5, lr}
 800481e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004820:	2300      	movs	r3, #0
 8004822:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8004824:	2800      	cmp	r0, #0
 8004826:	f000 8107 	beq.w	8004a38 <HAL_ADC_Init+0x21c>
 800482a:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 800482c:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 800482e:	b313      	cbz	r3, 8004876 <HAL_ADC_Init+0x5a>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004830:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8004838:	d005      	beq.n	8004846 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 8004840:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8004844:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004846:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004848:	6893      	ldr	r3, [r2, #8]
 800484a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800484e:	d11f      	bne.n	8004890 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8004850:	6893      	ldr	r3, [r2, #8]
 8004852:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004856:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800485a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800485e:	6093      	str	r3, [r2, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004860:	4b76      	ldr	r3, [pc, #472]	@ (8004a3c <HAL_ADC_Init+0x220>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	099b      	lsrs	r3, r3, #6
 8004866:	4a76      	ldr	r2, [pc, #472]	@ (8004a40 <HAL_ADC_Init+0x224>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	099b      	lsrs	r3, r3, #6
 800486e:	3301      	adds	r3, #1
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004874:	e009      	b.n	800488a <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8004876:	f7ff ffcf 	bl	8004818 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800487a:	2300      	movs	r3, #0
 800487c:	6623      	str	r3, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 800487e:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
 8004882:	e7d5      	b.n	8004830 <HAL_ADC_Init+0x14>
      wait_loop_index--;
 8004884:	9b01      	ldr	r3, [sp, #4]
 8004886:	3b01      	subs	r3, #1
 8004888:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800488a:	9b01      	ldr	r3, [sp, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1f9      	bne.n	8004884 <HAL_ADC_Init+0x68>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004890:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004892:	6893      	ldr	r3, [r2, #8]
 8004894:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004898:	f040 8096 	bne.w	80049c8 <HAL_ADC_Init+0x1ac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800489c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800489e:	f043 0310 	orr.w	r3, r3, #16
 80048a2:	65e3      	str	r3, [r4, #92]	@ 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048a4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	6623      	str	r3, [r4, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 80048ac:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048ae:	6893      	ldr	r3, [r2, #8]
 80048b0:	f013 0304 	ands.w	r3, r3, #4
 80048b4:	d000      	beq.n	80048b8 <HAL_ADC_Init+0x9c>
 80048b6:	2301      	movs	r3, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80048b8:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80048ba:	f011 0f10 	tst.w	r1, #16
 80048be:	f040 80b4 	bne.w	8004a2a <HAL_ADC_Init+0x20e>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f040 80b1 	bne.w	8004a2a <HAL_ADC_Init+0x20e>
    ADC_STATE_CLR_SET(hadc->State,
 80048c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80048ca:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80048ce:	f043 0302 	orr.w	r3, r3, #2
 80048d2:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80048d4:	6893      	ldr	r3, [r2, #8]
 80048d6:	f013 0f01 	tst.w	r3, #1
 80048da:	d115      	bne.n	8004908 <HAL_ADC_Init+0xec>
 80048dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	f012 0201 	ands.w	r2, r2, #1
 80048e6:	d000      	beq.n	80048ea <HAL_ADC_Init+0xce>
 80048e8:	2201      	movs	r2, #1
 80048ea:	4b56      	ldr	r3, [pc, #344]	@ (8004a44 <HAL_ADC_Init+0x228>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f013 0301 	ands.w	r3, r3, #1
 80048f2:	d000      	beq.n	80048f6 <HAL_ADC_Init+0xda>
 80048f4:	2301      	movs	r3, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	d106      	bne.n	8004908 <HAL_ADC_Init+0xec>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80048fa:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80048fc:	4952      	ldr	r1, [pc, #328]	@ (8004a48 <HAL_ADC_Init+0x22c>)
 80048fe:	688a      	ldr	r2, [r1, #8]
 8004900:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8004904:	4313      	orrs	r3, r2
 8004906:	608b      	str	r3, [r1, #8]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004908:	7f62      	ldrb	r2, [r4, #29]
                 hadc->Init.Overrun                                                     |
 800490a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800490c:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 8004910:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 8004912:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 8004914:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 8004916:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004918:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800491c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004920:	2a01      	cmp	r2, #1
 8004922:	d053      	beq.n	80049cc <HAL_ADC_Init+0x1b0>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004924:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004926:	b122      	cbz	r2, 8004932 <HAL_ADC_Init+0x116>
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004928:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800492c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800492e:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004930:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004932:	6821      	ldr	r1, [r4, #0]
 8004934:	68cd      	ldr	r5, [r1, #12]
 8004936:	4a45      	ldr	r2, [pc, #276]	@ (8004a4c <HAL_ADC_Init+0x230>)
 8004938:	402a      	ands	r2, r5
 800493a:	431a      	orrs	r2, r3
 800493c:	60ca      	str	r2, [r1, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800493e:	6822      	ldr	r2, [r4, #0]
 8004940:	6913      	ldr	r3, [r2, #16]
 8004942:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8004946:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004948:	430b      	orrs	r3, r1
 800494a:	6113      	str	r3, [r2, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800494c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800494e:	6893      	ldr	r3, [r2, #8]
 8004950:	f013 0308 	ands.w	r3, r3, #8
 8004954:	d000      	beq.n	8004958 <HAL_ADC_Init+0x13c>
 8004956:	2301      	movs	r3, #1
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004958:	bb3b      	cbnz	r3, 80049aa <HAL_ADC_Init+0x18e>
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800495a:	7f23      	ldrb	r3, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800495c:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8004960:	0049      	lsls	r1, r1, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004962:	ea41 3183 	orr.w	r1, r1, r3, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004966:	68d3      	ldr	r3, [r2, #12]
 8004968:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800496c:	f023 0302 	bic.w	r3, r3, #2
 8004970:	430b      	orrs	r3, r1
 8004972:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.GainCompensation != 0UL)
 8004974:	6923      	ldr	r3, [r4, #16]
 8004976:	b373      	cbz	r3, 80049d6 <HAL_ADC_Init+0x1ba>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004978:	6822      	ldr	r2, [r4, #0]
 800497a:	6913      	ldr	r3, [r2, #16]
 800497c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004980:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004982:	6822      	ldr	r2, [r4, #0]
 8004984:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004988:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800498c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004990:	6921      	ldr	r1, [r4, #16]
 8004992:	430b      	orrs	r3, r1
 8004994:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004998:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800499c:	2b01      	cmp	r3, #1
 800499e:	d029      	beq.n	80049f4 <HAL_ADC_Init+0x1d8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80049a0:	6822      	ldr	r2, [r4, #0]
 80049a2:	6913      	ldr	r3, [r2, #16]
 80049a4:	f023 0301 	bic.w	r3, r3, #1
 80049a8:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80049aa:	6963      	ldr	r3, [r4, #20]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d033      	beq.n	8004a18 <HAL_ADC_Init+0x1fc>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80049b0:	6822      	ldr	r2, [r4, #0]
 80049b2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80049b4:	f023 030f 	bic.w	r3, r3, #15
 80049b8:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80049ba:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80049bc:	f023 0303 	bic.w	r3, r3, #3
 80049c0:	f043 0301 	orr.w	r3, r3, #1
 80049c4:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80049c6:	e035      	b.n	8004a34 <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049c8:	2000      	movs	r0, #0
 80049ca:	e770      	b.n	80048ae <HAL_ADC_Init+0x92>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80049cc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80049ce:	3a01      	subs	r2, #1
 80049d0:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80049d4:	e7a6      	b.n	8004924 <HAL_ADC_Init+0x108>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049d6:	6822      	ldr	r2, [r4, #0]
 80049d8:	6913      	ldr	r3, [r2, #16]
 80049da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049de:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80049e0:	6822      	ldr	r2, [r4, #0]
 80049e2:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80049e6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80049ea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049ee:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80049f2:	e7d1      	b.n	8004998 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2,
 80049f4:	6821      	ldr	r1, [r4, #0]
 80049f6:	690b      	ldr	r3, [r1, #16]
 80049f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80049fc:	f023 0304 	bic.w	r3, r3, #4
 8004a00:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004a02:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8004a04:	432a      	orrs	r2, r5
 8004a06:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
 8004a08:	432a      	orrs	r2, r5
 8004a0a:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8004a0c:	432a      	orrs	r2, r5
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f043 0301 	orr.w	r3, r3, #1
 8004a14:	610b      	str	r3, [r1, #16]
 8004a16:	e7c8      	b.n	80049aa <HAL_ADC_Init+0x18e>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004a18:	6821      	ldr	r1, [r4, #0]
 8004a1a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8004a1c:	f023 030f 	bic.w	r3, r3, #15
 8004a20:	6a22      	ldr	r2, [r4, #32]
 8004a22:	3a01      	subs	r2, #1
 8004a24:	4313      	orrs	r3, r2
 8004a26:	630b      	str	r3, [r1, #48]	@ 0x30
 8004a28:	e7c7      	b.n	80049ba <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a2a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004a2c:	f043 0310 	orr.w	r3, r3, #16
 8004a30:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
 8004a32:	2001      	movs	r0, #1
}
 8004a34:	b003      	add	sp, #12
 8004a36:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8004a38:	2001      	movs	r0, #1
 8004a3a:	e7fb      	b.n	8004a34 <HAL_ADC_Init+0x218>
 8004a3c:	20000000 	.word	0x20000000
 8004a40:	053e2d63 	.word	0x053e2d63
 8004a44:	50000100 	.word	0x50000100
 8004a48:	50000300 	.word	0x50000300
 8004a4c:	fff04007 	.word	0xfff04007

08004a50 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004a50:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004a52:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8004a54:	f7fd ffa8 	bl	80029a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a58:	bd08      	pop	{r3, pc}

08004a5a <HAL_ADC_LevelOutOfWindowCallback>:
}
 8004a5a:	4770      	bx	lr

08004a5c <HAL_ADC_ErrorCallback>:
}
 8004a5c:	4770      	bx	lr
	...

08004a60 <HAL_ADC_IRQHandler>:
{
 8004a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a62:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004a64:	6803      	ldr	r3, [r0, #0]
 8004a66:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004a68:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004a6a:	4b9a      	ldr	r3, [pc, #616]	@ (8004cd4 <HAL_ADC_IRQHandler+0x274>)
 8004a6c:	689e      	ldr	r6, [r3, #8]
 8004a6e:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004a72:	f017 0f02 	tst.w	r7, #2
 8004a76:	d010      	beq.n	8004a9a <HAL_ADC_IRQHandler+0x3a>
 8004a78:	f015 0f02 	tst.w	r5, #2
 8004a7c:	d00d      	beq.n	8004a9a <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a7e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004a80:	f013 0f10 	tst.w	r3, #16
 8004a84:	d103      	bne.n	8004a8e <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004a86:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004a88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a8c:	65c3      	str	r3, [r0, #92]	@ 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004a8e:	4620      	mov	r0, r4
 8004a90:	f000 fcaa 	bl	80053e8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	2202      	movs	r2, #2
 8004a98:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004a9a:	f017 0f04 	tst.w	r7, #4
 8004a9e:	d002      	beq.n	8004aa6 <HAL_ADC_IRQHandler+0x46>
 8004aa0:	f015 0f04 	tst.w	r5, #4
 8004aa4:	d105      	bne.n	8004ab2 <HAL_ADC_IRQHandler+0x52>
 8004aa6:	f017 0f08 	tst.w	r7, #8
 8004aaa:	d04d      	beq.n	8004b48 <HAL_ADC_IRQHandler+0xe8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004aac:	f015 0f08 	tst.w	r5, #8
 8004ab0:	d04a      	beq.n	8004b48 <HAL_ADC_IRQHandler+0xe8>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ab2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004ab4:	f013 0f10 	tst.w	r3, #16
 8004ab8:	d103      	bne.n	8004ac2 <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004aba:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004abc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ac0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004ac2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004aca:	d137      	bne.n	8004b3c <HAL_ADC_IRQHandler+0xdc>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004acc:	4a82      	ldr	r2, [pc, #520]	@ (8004cd8 <HAL_ADC_IRQHandler+0x278>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00c      	beq.n	8004aec <HAL_ADC_IRQHandler+0x8c>
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d00c      	beq.n	8004af2 <HAL_ADC_IRQHandler+0x92>
 8004ad8:	2e09      	cmp	r6, #9
 8004ada:	d805      	bhi.n	8004ae8 <HAL_ADC_IRQHandler+0x88>
 8004adc:	f240 2121 	movw	r1, #545	@ 0x221
 8004ae0:	40f1      	lsrs	r1, r6
 8004ae2:	f011 0f01 	tst.w	r1, #1
 8004ae6:	d104      	bne.n	8004af2 <HAL_ADC_IRQHandler+0x92>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004ae8:	68d2      	ldr	r2, [r2, #12]
 8004aea:	e003      	b.n	8004af4 <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004aec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004af0:	e7f0      	b.n	8004ad4 <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004af2:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004af4:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8004af8:	d120      	bne.n	8004b3c <HAL_ADC_IRQHandler+0xdc>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	f012 0f08 	tst.w	r2, #8
 8004b00:	d01c      	beq.n	8004b3c <HAL_ADC_IRQHandler+0xdc>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	f012 0f04 	tst.w	r2, #4
 8004b08:	d110      	bne.n	8004b2c <HAL_ADC_IRQHandler+0xcc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	f022 020c 	bic.w	r2, r2, #12
 8004b10:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b12:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b18:	65e3      	str	r3, [r4, #92]	@ 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b1a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b1c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004b20:	d10c      	bne.n	8004b3c <HAL_ADC_IRQHandler+0xdc>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b22:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004b2a:	e007      	b.n	8004b3c <HAL_ADC_IRQHandler+0xdc>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b2c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b2e:	f043 0310 	orr.w	r3, r3, #16
 8004b32:	65e3      	str	r3, [r4, #92]	@ 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b34:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	f7fd ff25 	bl	800298c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	220c      	movs	r2, #12
 8004b46:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004b48:	f017 0f20 	tst.w	r7, #32
 8004b4c:	d002      	beq.n	8004b54 <HAL_ADC_IRQHandler+0xf4>
 8004b4e:	f015 0f20 	tst.w	r5, #32
 8004b52:	d105      	bne.n	8004b60 <HAL_ADC_IRQHandler+0x100>
 8004b54:	f017 0f40 	tst.w	r7, #64	@ 0x40
 8004b58:	d05c      	beq.n	8004c14 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004b5a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8004b5e:	d059      	beq.n	8004c14 <HAL_ADC_IRQHandler+0x1b4>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b60:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b62:	f013 0f10 	tst.w	r3, #16
 8004b66:	d103      	bne.n	8004b70 <HAL_ADC_IRQHandler+0x110>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004b68:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b6a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b6e:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004b70:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004b72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b74:	f412 7fc0 	tst.w	r2, #384	@ 0x180
 8004b78:	d112      	bne.n	8004ba0 <HAL_ADC_IRQHandler+0x140>
 8004b7a:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004b82:	d10f      	bne.n	8004ba4 <HAL_ADC_IRQHandler+0x144>
 8004b84:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b86:	4a54      	ldr	r2, [pc, #336]	@ (8004cd8 <HAL_ADC_IRQHandler+0x278>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d00d      	beq.n	8004ba8 <HAL_ADC_IRQHandler+0x148>
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00d      	beq.n	8004bae <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b92:	b166      	cbz	r6, 8004bae <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004b94:	2e06      	cmp	r6, #6
 8004b96:	d00a      	beq.n	8004bae <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004b98:	2e07      	cmp	r6, #7
 8004b9a:	d008      	beq.n	8004bae <HAL_ADC_IRQHandler+0x14e>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004b9c:	68d2      	ldr	r2, [r2, #12]
 8004b9e:	e007      	b.n	8004bb0 <HAL_ADC_IRQHandler+0x150>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	e7eb      	b.n	8004b7c <HAL_ADC_IRQHandler+0x11c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004ba4:	2000      	movs	r0, #0
 8004ba6:	e7ee      	b.n	8004b86 <HAL_ADC_IRQHandler+0x126>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ba8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004bac:	e7ef      	b.n	8004b8e <HAL_ADC_IRQHandler+0x12e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004bae:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004bb0:	b351      	cbz	r1, 8004c08 <HAL_ADC_IRQHandler+0x1a8>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004bb2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8004bb6:	d003      	beq.n	8004bc0 <HAL_ADC_IRQHandler+0x160>
 8004bb8:	b330      	cbz	r0, 8004c08 <HAL_ADC_IRQHandler+0x1a8>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004bba:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8004bbe:	d123      	bne.n	8004c08 <HAL_ADC_IRQHandler+0x1a8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004bc0:	6819      	ldr	r1, [r3, #0]
 8004bc2:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004bc6:	d01f      	beq.n	8004c08 <HAL_ADC_IRQHandler+0x1a8>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004bc8:	f412 1f00 	tst.w	r2, #2097152	@ 0x200000
 8004bcc:	d11c      	bne.n	8004c08 <HAL_ADC_IRQHandler+0x1a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	f012 0f08 	tst.w	r2, #8
 8004bd4:	d110      	bne.n	8004bf8 <HAL_ADC_IRQHandler+0x198>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004bdc:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004bde:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004be0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004be4:	65e3      	str	r3, [r4, #92]	@ 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004be6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004be8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004bec:	d10c      	bne.n	8004c08 <HAL_ADC_IRQHandler+0x1a8>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004bee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004bf0:	f043 0301 	orr.w	r3, r3, #1
 8004bf4:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004bf6:	e007      	b.n	8004c08 <HAL_ADC_IRQHandler+0x1a8>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bf8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004bfa:	f043 0310 	orr.w	r3, r3, #16
 8004bfe:	65e3      	str	r3, [r4, #92]	@ 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c00:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004c02:	f043 0301 	orr.w	r3, r3, #1
 8004c06:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f000 fbe9 	bl	80053e0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	2260      	movs	r2, #96	@ 0x60
 8004c12:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004c14:	f017 0f80 	tst.w	r7, #128	@ 0x80
 8004c18:	d002      	beq.n	8004c20 <HAL_ADC_IRQHandler+0x1c0>
 8004c1a:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8004c1e:	d12f      	bne.n	8004c80 <HAL_ADC_IRQHandler+0x220>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004c20:	f417 7f80 	tst.w	r7, #256	@ 0x100
 8004c24:	d002      	beq.n	8004c2c <HAL_ADC_IRQHandler+0x1cc>
 8004c26:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8004c2a:	d134      	bne.n	8004c96 <HAL_ADC_IRQHandler+0x236>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004c2c:	f417 7f00 	tst.w	r7, #512	@ 0x200
 8004c30:	d002      	beq.n	8004c38 <HAL_ADC_IRQHandler+0x1d8>
 8004c32:	f415 7f00 	tst.w	r5, #512	@ 0x200
 8004c36:	d13a      	bne.n	8004cae <HAL_ADC_IRQHandler+0x24e>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004c38:	f017 0f10 	tst.w	r7, #16
 8004c3c:	d019      	beq.n	8004c72 <HAL_ADC_IRQHandler+0x212>
 8004c3e:	f015 0f10 	tst.w	r5, #16
 8004c42:	d016      	beq.n	8004c72 <HAL_ADC_IRQHandler+0x212>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004c44:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004c46:	b133      	cbz	r3, 8004c56 <HAL_ADC_IRQHandler+0x1f6>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004c48:	2e00      	cmp	r6, #0
 8004c4a:	d03c      	beq.n	8004cc6 <HAL_ADC_IRQHandler+0x266>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004c4c:	4b21      	ldr	r3, [pc, #132]	@ (8004cd4 <HAL_ADC_IRQHandler+0x274>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004c50:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 8004c54:	d00a      	beq.n	8004c6c <HAL_ADC_IRQHandler+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004c56:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c5c:	65e3      	str	r3, [r4, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004c5e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004c60:	f043 0302 	orr.w	r3, r3, #2
 8004c64:	6623      	str	r3, [r4, #96]	@ 0x60
      HAL_ADC_ErrorCallback(hadc);
 8004c66:	4620      	mov	r0, r4
 8004c68:	f7ff fef8 	bl	8004a5c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	2210      	movs	r2, #16
 8004c70:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004c72:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 8004c76:	d002      	beq.n	8004c7e <HAL_ADC_IRQHandler+0x21e>
 8004c78:	f415 6f80 	tst.w	r5, #1024	@ 0x400
 8004c7c:	d12e      	bne.n	8004cdc <HAL_ADC_IRQHandler+0x27c>
}
 8004c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c80:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c86:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004c88:	4620      	mov	r0, r4
 8004c8a:	f7ff fee6 	bl	8004a5a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	2280      	movs	r2, #128	@ 0x80
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	e7c4      	b.n	8004c20 <HAL_ADC_IRQHandler+0x1c0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004c96:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c9c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	f000 fba0 	bl	80053e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004ca4:	6823      	ldr	r3, [r4, #0]
 8004ca6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	e7be      	b.n	8004c2c <HAL_ADC_IRQHandler+0x1cc>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004cae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004cb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cb4:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004cb6:	4620      	mov	r0, r4
 8004cb8:	f000 fb95 	bl	80053e6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	e7b8      	b.n	8004c38 <HAL_ADC_IRQHandler+0x1d8>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004cc6:	6823      	ldr	r3, [r4, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f013 0f01 	tst.w	r3, #1
 8004cce:	d0cd      	beq.n	8004c6c <HAL_ADC_IRQHandler+0x20c>
 8004cd0:	e7c1      	b.n	8004c56 <HAL_ADC_IRQHandler+0x1f6>
 8004cd2:	bf00      	nop
 8004cd4:	50000300 	.word	0x50000300
 8004cd8:	50000100 	.word	0x50000100
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004cdc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004cde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ce2:	65e3      	str	r3, [r4, #92]	@ 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004ce4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004ce6:	f043 0308 	orr.w	r3, r3, #8
 8004cea:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cf2:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	f000 fb74 	bl	80053e2 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8004cfa:	e7c0      	b.n	8004c7e <HAL_ADC_IRQHandler+0x21e>

08004cfc <ADC_DMAConvCplt>:
{
 8004cfc:	b508      	push	{r3, lr}
 8004cfe:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d00:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004d02:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004d04:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8004d08:	d130      	bne.n	8004d6c <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d0a:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d10:	65c3      	str	r3, [r0, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004d12:	6803      	ldr	r3, [r0, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	f012 0f08 	tst.w	r2, #8
 8004d1a:	d014      	beq.n	8004d46 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004d22:	d120      	bne.n	8004d66 <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8004d2a:	d11c      	bne.n	8004d66 <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d2c:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d32:	65c3      	str	r3, [r0, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d34:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d36:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004d3a:	d114      	bne.n	8004d66 <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d3c:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d3e:	f043 0301 	orr.w	r3, r3, #1
 8004d42:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8004d44:	e00f      	b.n	8004d66 <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	f013 0f02 	tst.w	r3, #2
 8004d4c:	d10b      	bne.n	8004d66 <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d4e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d54:	65c3      	str	r3, [r0, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d56:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d58:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8004d5c:	d103      	bne.n	8004d66 <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d5e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d60:	f043 0301 	orr.w	r3, r3, #1
 8004d64:	65c3      	str	r3, [r0, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8004d66:	f7fd fe11 	bl	800298c <HAL_ADC_ConvCpltCallback>
}
 8004d6a:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004d6c:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8004d6e:	f012 0f10 	tst.w	r2, #16
 8004d72:	d104      	bne.n	8004d7e <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d74:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8004d76:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d78:	4618      	mov	r0, r3
 8004d7a:	4790      	blx	r2
}
 8004d7c:	e7f5      	b.n	8004d6a <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8004d7e:	f7ff fe6d 	bl	8004a5c <HAL_ADC_ErrorCallback>
 8004d82:	e7f2      	b.n	8004d6a <ADC_DMAConvCplt+0x6e>

08004d84 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d84:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d86:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004d88:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d8e:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004d90:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004d92:	f043 0304 	orr.w	r3, r3, #4
 8004d96:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d98:	f7ff fe60 	bl	8004a5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d9c:	bd08      	pop	{r3, pc}
	...

08004da0 <HAL_ADC_ConfigChannel>:
{
 8004da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004da2:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004da4:	2300      	movs	r3, #0
 8004da6:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004da8:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	f000 821c 	beq.w	80051ea <HAL_ADC_ConfigChannel+0x44a>
 8004db2:	4604      	mov	r4, r0
 8004db4:	460d      	mov	r5, r1
 8004db6:	2301      	movs	r3, #1
 8004db8:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004dbc:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004dbe:	6883      	ldr	r3, [r0, #8]
 8004dc0:	f013 0f04 	tst.w	r3, #4
 8004dc4:	d009      	beq.n	8004dda <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dc6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004dc8:	f043 0320 	orr.w	r3, r3, #32
 8004dcc:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
 8004dce:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8004dd6:	b003      	add	sp, #12
 8004dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004dda:	680a      	ldr	r2, [r1, #0]
 8004ddc:	6849      	ldr	r1, [r1, #4]
 8004dde:	f7ff fced 	bl	80047bc <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004de2:	6820      	ldr	r0, [r4, #0]
 8004de4:	6883      	ldr	r3, [r0, #8]
 8004de6:	f013 0304 	ands.w	r3, r3, #4
 8004dea:	d000      	beq.n	8004dee <HAL_ADC_ConfigChannel+0x4e>
 8004dec:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004dee:	6886      	ldr	r6, [r0, #8]
 8004df0:	f016 0608 	ands.w	r6, r6, #8
 8004df4:	d000      	beq.n	8004df8 <HAL_ADC_ConfigChannel+0x58>
 8004df6:	2601      	movs	r6, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d13e      	bne.n	8004e7a <HAL_ADC_ConfigChannel+0xda>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004dfc:	2e00      	cmp	r6, #0
 8004dfe:	d13c      	bne.n	8004e7a <HAL_ADC_ConfigChannel+0xda>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004e00:	68aa      	ldr	r2, [r5, #8]
 8004e02:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004e06:	d06f      	beq.n	8004ee8 <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004e08:	6829      	ldr	r1, [r5, #0]
 8004e0a:	f7ff fcef 	bl	80047ec <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004e0e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004e10:	6953      	ldr	r3, [r2, #20]
 8004e12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e16:	6153      	str	r3, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004e18:	6969      	ldr	r1, [r5, #20]
 8004e1a:	6822      	ldr	r2, [r4, #0]
 8004e1c:	68d3      	ldr	r3, [r2, #12]
 8004e1e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004e22:	005b      	lsls	r3, r3, #1
 8004e24:	4099      	lsls	r1, r3
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004e26:	6928      	ldr	r0, [r5, #16]
 8004e28:	2804      	cmp	r0, #4
 8004e2a:	d06a      	beq.n	8004f02 <HAL_ADC_ConfigChannel+0x162>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e2c:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8004e2e:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8004e32:	4bab      	ldr	r3, [pc, #684]	@ (80050e0 <HAL_ADC_ConfigChannel+0x340>)
 8004e34:	403b      	ands	r3, r7
 8004e36:	682f      	ldr	r7, [r5, #0]
 8004e38:	f007 4cf8 	and.w	ip, r7, #2080374784	@ 0x7c000000
 8004e3c:	ea41 010c 	orr.w	r1, r1, ip
 8004e40:	430b      	orrs	r3, r1
 8004e42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e46:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	6928      	ldr	r0, [r5, #16]
 8004e4e:	69aa      	ldr	r2, [r5, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e50:	3360      	adds	r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8004e52:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8004e56:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e60:	6823      	ldr	r3, [r4, #0]
 8004e62:	6929      	ldr	r1, [r5, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004e64:	7f2a      	ldrb	r2, [r5, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e66:	2a01      	cmp	r2, #1
 8004e68:	d048      	beq.n	8004efc <HAL_ADC_ConfigChannel+0x15c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e6a:	3360      	adds	r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8004e6c:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8004e70:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004e74:	4332      	orrs	r2, r6
 8004e76:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e7a:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e7c:	6893      	ldr	r3, [r2, #8]
 8004e7e:	f013 0f01 	tst.w	r3, #1
 8004e82:	d116      	bne.n	8004eb2 <HAL_ADC_ConfigChannel+0x112>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004e84:	682b      	ldr	r3, [r5, #0]
 8004e86:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004e88:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8004e8c:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004e90:	ea21 0106 	bic.w	r1, r1, r6
 8004e94:	f000 0618 	and.w	r6, r0, #24
 8004e98:	4892      	ldr	r0, [pc, #584]	@ (80050e4 <HAL_ADC_ConfigChannel+0x344>)
 8004e9a:	40f0      	lsrs	r0, r6
 8004e9c:	4003      	ands	r3, r0
 8004e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ea2:	430b      	orrs	r3, r1
 8004ea4:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ea8:	68ea      	ldr	r2, [r5, #12]
 8004eaa:	4b8f      	ldr	r3, [pc, #572]	@ (80050e8 <HAL_ADC_ConfigChannel+0x348>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	f000 808f 	beq.w	8004fd0 <HAL_ADC_ConfigChannel+0x230>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004eb2:	682b      	ldr	r3, [r5, #0]
 8004eb4:	4a8d      	ldr	r2, [pc, #564]	@ (80050ec <HAL_ADC_ConfigChannel+0x34c>)
 8004eb6:	4213      	tst	r3, r2
 8004eb8:	f000 818f 	beq.w	80051da <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004ebc:	4a8c      	ldr	r2, [pc, #560]	@ (80050f0 <HAL_ADC_ConfigChannel+0x350>)
 8004ebe:	6892      	ldr	r2, [r2, #8]
 8004ec0:	f002 71e0 	and.w	r1, r2, #29360128	@ 0x1c00000
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004ec4:	488b      	ldr	r0, [pc, #556]	@ (80050f4 <HAL_ADC_ConfigChannel+0x354>)
 8004ec6:	4283      	cmp	r3, r0
 8004ec8:	f000 813e 	beq.w	8005148 <HAL_ADC_ConfigChannel+0x3a8>
 8004ecc:	488a      	ldr	r0, [pc, #552]	@ (80050f8 <HAL_ADC_ConfigChannel+0x358>)
 8004ece:	4283      	cmp	r3, r0
 8004ed0:	f000 813a 	beq.w	8005148 <HAL_ADC_ConfigChannel+0x3a8>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004ed4:	4889      	ldr	r0, [pc, #548]	@ (80050fc <HAL_ADC_ConfigChannel+0x35c>)
 8004ed6:	4283      	cmp	r3, r0
 8004ed8:	f000 815c 	beq.w	8005194 <HAL_ADC_ConfigChannel+0x3f4>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004edc:	4888      	ldr	r0, [pc, #544]	@ (8005100 <HAL_ADC_ConfigChannel+0x360>)
 8004ede:	4283      	cmp	r3, r0
 8004ee0:	f000 816a 	beq.w	80051b8 <HAL_ADC_ConfigChannel+0x418>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	e773      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004ee8:	2200      	movs	r2, #0
 8004eea:	6829      	ldr	r1, [r5, #0]
 8004eec:	f7ff fc7e 	bl	80047ec <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004ef0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004ef2:	6953      	ldr	r3, [r2, #20]
 8004ef4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ef8:	6153      	str	r3, [r2, #20]
}
 8004efa:	e78d      	b.n	8004e18 <HAL_ADC_ConfigChannel+0x78>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004efc:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8004f00:	e7b3      	b.n	8004e6a <HAL_ADC_ConfigChannel+0xca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f02:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004f04:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f06:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f0a:	682b      	ldr	r3, [r5, #0]
 8004f0c:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004f10:	bb78      	cbnz	r0, 8004f72 <HAL_ADC_ConfigChannel+0x1d2>
 8004f12:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f16:	4299      	cmp	r1, r3
 8004f18:	d033      	beq.n	8004f82 <HAL_ADC_ConfigChannel+0x1e2>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f1a:	6821      	ldr	r1, [r4, #0]
 8004f1c:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8004f1e:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8004f20:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f24:	682b      	ldr	r3, [r5, #0]
 8004f26:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004f2a:	bb78      	cbnz	r0, 8004f8c <HAL_ADC_ConfigChannel+0x1ec>
 8004f2c:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d033      	beq.n	8004f9c <HAL_ADC_ConfigChannel+0x1fc>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f34:	6821      	ldr	r1, [r4, #0]
 8004f36:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004f38:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8004f3a:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f3e:	682b      	ldr	r3, [r5, #0]
 8004f40:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004f44:	bb78      	cbnz	r0, 8004fa6 <HAL_ADC_ConfigChannel+0x206>
 8004f46:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d033      	beq.n	8004fb6 <HAL_ADC_ConfigChannel+0x216>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f4e:	6821      	ldr	r1, [r4, #0]
 8004f50:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8004f52:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8004f54:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f58:	682b      	ldr	r3, [r5, #0]
 8004f5a:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8004f5e:	bb78      	cbnz	r0, 8004fc0 <HAL_ADC_ConfigChannel+0x220>
 8004f60:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d188      	bne.n	8004e7a <HAL_ADC_ConfigChannel+0xda>
  MODIFY_REG(*preg,
 8004f68:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8004f6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f6e:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8004f70:	e783      	b.n	8004e7a <HAL_ADC_ConfigChannel+0xda>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f72:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f76:	b113      	cbz	r3, 8004f7e <HAL_ADC_ConfigChannel+0x1de>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8004f78:	fab3 f383 	clz	r3, r3
 8004f7c:	e7cb      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x176>
    return 32U;
 8004f7e:	2320      	movs	r3, #32
 8004f80:	e7c9      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x176>
  MODIFY_REG(*preg,
 8004f82:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8004f84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f88:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8004f8a:	e7c6      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x17a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004f90:	b113      	cbz	r3, 8004f98 <HAL_ADC_ConfigChannel+0x1f8>
  return __builtin_clz(value);
 8004f92:	fab3 f383 	clz	r3, r3
 8004f96:	e7cb      	b.n	8004f30 <HAL_ADC_ConfigChannel+0x190>
    return 32U;
 8004f98:	2320      	movs	r3, #32
 8004f9a:	e7c9      	b.n	8004f30 <HAL_ADC_ConfigChannel+0x190>
  MODIFY_REG(*preg,
 8004f9c:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8004f9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fa2:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8004fa4:	e7c6      	b.n	8004f34 <HAL_ADC_ConfigChannel+0x194>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa6:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004faa:	b113      	cbz	r3, 8004fb2 <HAL_ADC_ConfigChannel+0x212>
  return __builtin_clz(value);
 8004fac:	fab3 f383 	clz	r3, r3
 8004fb0:	e7cb      	b.n	8004f4a <HAL_ADC_ConfigChannel+0x1aa>
    return 32U;
 8004fb2:	2320      	movs	r3, #32
 8004fb4:	e7c9      	b.n	8004f4a <HAL_ADC_ConfigChannel+0x1aa>
  MODIFY_REG(*preg,
 8004fb6:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004fb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fbc:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8004fbe:	e7c6      	b.n	8004f4e <HAL_ADC_ConfigChannel+0x1ae>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004fc4:	b113      	cbz	r3, 8004fcc <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8004fc6:	fab3 f383 	clz	r3, r3
 8004fca:	e7cb      	b.n	8004f64 <HAL_ADC_ConfigChannel+0x1c4>
    return 32U;
 8004fcc:	2320      	movs	r3, #32
 8004fce:	e7c9      	b.n	8004f64 <HAL_ADC_ConfigChannel+0x1c4>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fd0:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004fd2:	682b      	ldr	r3, [r5, #0]
 8004fd4:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004fd8:	bb26      	cbnz	r6, 8005024 <HAL_ADC_ConfigChannel+0x284>
 8004fda:	0e9a      	lsrs	r2, r3, #26
 8004fdc:	3201      	adds	r2, #1
 8004fde:	f002 021f 	and.w	r2, r2, #31
 8004fe2:	2a09      	cmp	r2, #9
 8004fe4:	bf8c      	ite	hi
 8004fe6:	2200      	movhi	r2, #0
 8004fe8:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fea:	2a00      	cmp	r2, #0
 8004fec:	d052      	beq.n	8005094 <HAL_ADC_ConfigChannel+0x2f4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004fee:	bb46      	cbnz	r6, 8005042 <HAL_ADC_ConfigChannel+0x2a2>
 8004ff0:	0e99      	lsrs	r1, r3, #26
 8004ff2:	3101      	adds	r1, #1
 8004ff4:	0689      	lsls	r1, r1, #26
 8004ff6:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8004ffa:	bb76      	cbnz	r6, 800505a <HAL_ADC_ConfigChannel+0x2ba>
 8004ffc:	0e9f      	lsrs	r7, r3, #26
 8004ffe:	3701      	adds	r7, #1
 8005000:	f007 071f 	and.w	r7, r7, #31
 8005004:	2201      	movs	r2, #1
 8005006:	40ba      	lsls	r2, r7
 8005008:	4311      	orrs	r1, r2
 800500a:	bbae      	cbnz	r6, 8005078 <HAL_ADC_ConfigChannel+0x2d8>
 800500c:	0e9b      	lsrs	r3, r3, #26
 800500e:	3301      	adds	r3, #1
 8005010:	f003 031f 	and.w	r3, r3, #31
 8005014:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005018:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800501a:	4319      	orrs	r1, r3
 800501c:	68aa      	ldr	r2, [r5, #8]
 800501e:	f7ff fbe5 	bl	80047ec <LL_ADC_SetChannelSamplingTime>
 8005022:	e746      	b.n	8004eb2 <HAL_ADC_ConfigChannel+0x112>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005024:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8005028:	b14a      	cbz	r2, 800503e <HAL_ADC_ConfigChannel+0x29e>
  return __builtin_clz(value);
 800502a:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800502e:	3201      	adds	r2, #1
 8005030:	f002 021f 	and.w	r2, r2, #31
 8005034:	2a09      	cmp	r2, #9
 8005036:	bf8c      	ite	hi
 8005038:	2200      	movhi	r2, #0
 800503a:	2201      	movls	r2, #1
 800503c:	e7d5      	b.n	8004fea <HAL_ADC_ConfigChannel+0x24a>
    return 32U;
 800503e:	2220      	movs	r2, #32
 8005040:	e7f5      	b.n	800502e <HAL_ADC_ConfigChannel+0x28e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005042:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8005046:	b131      	cbz	r1, 8005056 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8005048:	fab1 f181 	clz	r1, r1
 800504c:	3101      	adds	r1, #1
 800504e:	0689      	lsls	r1, r1, #26
 8005050:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8005054:	e7d1      	b.n	8004ffa <HAL_ADC_ConfigChannel+0x25a>
    return 32U;
 8005056:	2120      	movs	r1, #32
 8005058:	e7f8      	b.n	800504c <HAL_ADC_ConfigChannel+0x2ac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505a:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800505e:	b14a      	cbz	r2, 8005074 <HAL_ADC_ConfigChannel+0x2d4>
  return __builtin_clz(value);
 8005060:	fab2 f282 	clz	r2, r2
 8005064:	3201      	adds	r2, #1
 8005066:	f002 021f 	and.w	r2, r2, #31
 800506a:	f04f 0c01 	mov.w	ip, #1
 800506e:	fa0c f202 	lsl.w	r2, ip, r2
 8005072:	e7c9      	b.n	8005008 <HAL_ADC_ConfigChannel+0x268>
    return 32U;
 8005074:	2220      	movs	r2, #32
 8005076:	e7f5      	b.n	8005064 <HAL_ADC_ConfigChannel+0x2c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005078:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800507c:	b143      	cbz	r3, 8005090 <HAL_ADC_ConfigChannel+0x2f0>
  return __builtin_clz(value);
 800507e:	fab3 f383 	clz	r3, r3
 8005082:	3301      	adds	r3, #1
 8005084:	f003 031f 	and.w	r3, r3, #31
 8005088:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800508c:	051b      	lsls	r3, r3, #20
 800508e:	e7c4      	b.n	800501a <HAL_ADC_ConfigChannel+0x27a>
    return 32U;
 8005090:	2320      	movs	r3, #32
 8005092:	e7f6      	b.n	8005082 <HAL_ADC_ConfigChannel+0x2e2>
 8005094:	b9ce      	cbnz	r6, 80050ca <HAL_ADC_ConfigChannel+0x32a>
 8005096:	0e99      	lsrs	r1, r3, #26
 8005098:	3101      	adds	r1, #1
 800509a:	0689      	lsls	r1, r1, #26
 800509c:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80050a0:	bb96      	cbnz	r6, 8005108 <HAL_ADC_ConfigChannel+0x368>
 80050a2:	0e9f      	lsrs	r7, r3, #26
 80050a4:	3701      	adds	r7, #1
 80050a6:	f007 071f 	and.w	r7, r7, #31
 80050aa:	2201      	movs	r2, #1
 80050ac:	40ba      	lsls	r2, r7
 80050ae:	4311      	orrs	r1, r2
 80050b0:	bbce      	cbnz	r6, 8005126 <HAL_ADC_ConfigChannel+0x386>
 80050b2:	0e9b      	lsrs	r3, r3, #26
 80050b4:	3301      	adds	r3, #1
 80050b6:	f003 031f 	and.w	r3, r3, #31
 80050ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80050be:	3b1e      	subs	r3, #30
 80050c0:	051b      	lsls	r3, r3, #20
 80050c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050c6:	4319      	orrs	r1, r3
 80050c8:	e7a8      	b.n	800501c <HAL_ADC_ConfigChannel+0x27c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ca:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 80050ce:	b1c9      	cbz	r1, 8005104 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 80050d0:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050d4:	3101      	adds	r1, #1
 80050d6:	0689      	lsls	r1, r1, #26
 80050d8:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80050dc:	e7e0      	b.n	80050a0 <HAL_ADC_ConfigChannel+0x300>
 80050de:	bf00      	nop
 80050e0:	03fff000 	.word	0x03fff000
 80050e4:	0007ffff 	.word	0x0007ffff
 80050e8:	407f0000 	.word	0x407f0000
 80050ec:	80080000 	.word	0x80080000
 80050f0:	50000300 	.word	0x50000300
 80050f4:	c3210000 	.word	0xc3210000
 80050f8:	90c00010 	.word	0x90c00010
 80050fc:	c7520000 	.word	0xc7520000
 8005100:	cb840000 	.word	0xcb840000
    return 32U;
 8005104:	2120      	movs	r1, #32
 8005106:	e7e5      	b.n	80050d4 <HAL_ADC_ConfigChannel+0x334>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005108:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800510c:	b14a      	cbz	r2, 8005122 <HAL_ADC_ConfigChannel+0x382>
  return __builtin_clz(value);
 800510e:	fab2 f282 	clz	r2, r2
 8005112:	3201      	adds	r2, #1
 8005114:	f002 021f 	and.w	r2, r2, #31
 8005118:	f04f 0c01 	mov.w	ip, #1
 800511c:	fa0c f202 	lsl.w	r2, ip, r2
 8005120:	e7c5      	b.n	80050ae <HAL_ADC_ConfigChannel+0x30e>
    return 32U;
 8005122:	2220      	movs	r2, #32
 8005124:	e7f5      	b.n	8005112 <HAL_ADC_ConfigChannel+0x372>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005126:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800512a:	b15b      	cbz	r3, 8005144 <HAL_ADC_ConfigChannel+0x3a4>
  return __builtin_clz(value);
 800512c:	fab3 f383 	clz	r3, r3
 8005130:	3301      	adds	r3, #1
 8005132:	f003 031f 	and.w	r3, r3, #31
 8005136:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800513a:	3b1e      	subs	r3, #30
 800513c:	051b      	lsls	r3, r3, #20
 800513e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005142:	e7c0      	b.n	80050c6 <HAL_ADC_ConfigChannel+0x326>
    return 32U;
 8005144:	2320      	movs	r3, #32
 8005146:	e7f3      	b.n	8005130 <HAL_ADC_ConfigChannel+0x390>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005148:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 800514c:	f47f aec2 	bne.w	8004ed4 <HAL_ADC_ConfigChannel+0x134>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005156:	d001      	beq.n	800515c <HAL_ADC_ConfigChannel+0x3bc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005158:	2000      	movs	r0, #0
 800515a:	e639      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800515c:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005160:	4a23      	ldr	r2, [pc, #140]	@ (80051f0 <HAL_ADC_ConfigChannel+0x450>)
 8005162:	6893      	ldr	r3, [r2, #8]
 8005164:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005168:	4319      	orrs	r1, r3
 800516a:	6091      	str	r1, [r2, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800516c:	4b21      	ldr	r3, [pc, #132]	@ (80051f4 <HAL_ADC_ConfigChannel+0x454>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	099b      	lsrs	r3, r3, #6
 8005172:	4a21      	ldr	r2, [pc, #132]	@ (80051f8 <HAL_ADC_ConfigChannel+0x458>)
 8005174:	fba2 2303 	umull	r2, r3, r2, r3
 8005178:	099b      	lsrs	r3, r3, #6
 800517a:	3301      	adds	r3, #1
 800517c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8005184:	9b01      	ldr	r3, [sp, #4]
 8005186:	b11b      	cbz	r3, 8005190 <HAL_ADC_ConfigChannel+0x3f0>
            wait_loop_index--;
 8005188:	9b01      	ldr	r3, [sp, #4]
 800518a:	3b01      	subs	r3, #1
 800518c:	9301      	str	r3, [sp, #4]
 800518e:	e7f9      	b.n	8005184 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005190:	2000      	movs	r0, #0
 8005192:	e61d      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005194:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8005198:	f47f aea0 	bne.w	8004edc <HAL_ADC_ConfigChannel+0x13c>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800519c:	6822      	ldr	r2, [r4, #0]
 800519e:	4b17      	ldr	r3, [pc, #92]	@ (80051fc <HAL_ADC_ConfigChannel+0x45c>)
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d01c      	beq.n	80051de <HAL_ADC_ConfigChannel+0x43e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80051a4:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
 80051a8:	4a11      	ldr	r2, [pc, #68]	@ (80051f0 <HAL_ADC_ConfigChannel+0x450>)
 80051aa:	6893      	ldr	r3, [r2, #8]
 80051ac:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80051b0:	4319      	orrs	r1, r3
 80051b2:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051b4:	2000      	movs	r0, #0
}
 80051b6:	e60b      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80051b8:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 80051bc:	d111      	bne.n	80051e2 <HAL_ADC_ConfigChannel+0x442>
        if (ADC_VREFINT_INSTANCE(hadc))
 80051be:	6822      	ldr	r2, [r4, #0]
 80051c0:	4b0e      	ldr	r3, [pc, #56]	@ (80051fc <HAL_ADC_ConfigChannel+0x45c>)
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d00f      	beq.n	80051e6 <HAL_ADC_ConfigChannel+0x446>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80051c6:	f441 0380 	orr.w	r3, r1, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80051ca:	4909      	ldr	r1, [pc, #36]	@ (80051f0 <HAL_ADC_ConfigChannel+0x450>)
 80051cc:	688a      	ldr	r2, [r1, #8]
 80051ce:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80051d2:	4313      	orrs	r3, r2
 80051d4:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051d6:	2000      	movs	r0, #0
}
 80051d8:	e5fa      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
 80051da:	2000      	movs	r0, #0
 80051dc:	e5f8      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
 80051de:	2000      	movs	r0, #0
 80051e0:	e5f6      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
 80051e2:	2000      	movs	r0, #0
 80051e4:	e5f4      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
 80051e6:	2000      	movs	r0, #0
 80051e8:	e5f2      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 80051ea:	2002      	movs	r0, #2
 80051ec:	e5f3      	b.n	8004dd6 <HAL_ADC_ConfigChannel+0x36>
 80051ee:	bf00      	nop
 80051f0:	50000300 	.word	0x50000300
 80051f4:	20000000 	.word	0x20000000
 80051f8:	053e2d63 	.word	0x053e2d63
 80051fc:	50000100 	.word	0x50000100

08005200 <ADC_Enable>:
{
 8005200:	b530      	push	{r4, r5, lr}
 8005202:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8005204:	2300      	movs	r3, #0
 8005206:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005208:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	f012 0f01 	tst.w	r2, #1
 8005210:	d158      	bne.n	80052c4 <ADC_Enable+0xc4>
 8005212:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005214:	6899      	ldr	r1, [r3, #8]
 8005216:	4a2d      	ldr	r2, [pc, #180]	@ (80052cc <ADC_Enable+0xcc>)
 8005218:	4211      	tst	r1, r2
 800521a:	d119      	bne.n	8005250 <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 800521c:	689a      	ldr	r2, [r3, #8]
 800521e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005222:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800522c:	4b28      	ldr	r3, [pc, #160]	@ (80052d0 <ADC_Enable+0xd0>)
 800522e:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005230:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8005234:	d01c      	beq.n	8005270 <ADC_Enable+0x70>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005236:	4b27      	ldr	r3, [pc, #156]	@ (80052d4 <ADC_Enable+0xd4>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	099b      	lsrs	r3, r3, #6
 800523c:	4a26      	ldr	r2, [pc, #152]	@ (80052d8 <ADC_Enable+0xd8>)
 800523e:	fba2 2303 	umull	r2, r3, r2, r3
 8005242:	099b      	lsrs	r3, r3, #6
 8005244:	3301      	adds	r3, #1
 8005246:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800524e:	e00c      	b.n	800526a <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005250:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8005252:	f043 0310 	orr.w	r3, r3, #16
 8005256:	65c3      	str	r3, [r0, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005258:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800525a:	f043 0301 	orr.w	r3, r3, #1
 800525e:	6603      	str	r3, [r0, #96]	@ 0x60
      return HAL_ERROR;
 8005260:	2001      	movs	r0, #1
 8005262:	e030      	b.n	80052c6 <ADC_Enable+0xc6>
        wait_loop_index--;
 8005264:	9b01      	ldr	r3, [sp, #4]
 8005266:	3b01      	subs	r3, #1
 8005268:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800526a:	9b01      	ldr	r3, [sp, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1f9      	bne.n	8005264 <ADC_Enable+0x64>
    tickstart = HAL_GetTick();
 8005270:	f7ff fa8a 	bl	8004788 <HAL_GetTick>
 8005274:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	f012 0f01 	tst.w	r2, #1
 800527e:	d11f      	bne.n	80052c0 <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005280:	689a      	ldr	r2, [r3, #8]
 8005282:	f012 0f01 	tst.w	r2, #1
 8005286:	d107      	bne.n	8005298 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8005288:	689a      	ldr	r2, [r3, #8]
 800528a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800528e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8005292:	f042 0201 	orr.w	r2, r2, #1
 8005296:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005298:	f7ff fa76 	bl	8004788 <HAL_GetTick>
 800529c:	1b43      	subs	r3, r0, r5
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d9e9      	bls.n	8005276 <ADC_Enable+0x76>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f013 0f01 	tst.w	r3, #1
 80052aa:	d1e4      	bne.n	8005276 <ADC_Enable+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052ac:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052ae:	f043 0310 	orr.w	r3, r3, #16
 80052b2:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052b4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80052b6:	f043 0301 	orr.w	r3, r3, #1
 80052ba:	6623      	str	r3, [r4, #96]	@ 0x60
          return HAL_ERROR;
 80052bc:	2001      	movs	r0, #1
 80052be:	e002      	b.n	80052c6 <ADC_Enable+0xc6>
  return HAL_OK;
 80052c0:	2000      	movs	r0, #0
 80052c2:	e000      	b.n	80052c6 <ADC_Enable+0xc6>
 80052c4:	2000      	movs	r0, #0
}
 80052c6:	b003      	add	sp, #12
 80052c8:	bd30      	pop	{r4, r5, pc}
 80052ca:	bf00      	nop
 80052cc:	8000003f 	.word	0x8000003f
 80052d0:	50000300 	.word	0x50000300
 80052d4:	20000000 	.word	0x20000000
 80052d8:	053e2d63 	.word	0x053e2d63

080052dc <HAL_ADC_Start_DMA>:
{
 80052dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052de:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80052e0:	4b3a      	ldr	r3, [pc, #232]	@ (80053cc <HAL_ADC_Start_DMA+0xf0>)
 80052e2:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80052e4:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80052e6:	6880      	ldr	r0, [r0, #8]
 80052e8:	f010 0f04 	tst.w	r0, #4
 80052ec:	d169      	bne.n	80053c2 <HAL_ADC_Start_DMA+0xe6>
 80052ee:	460e      	mov	r6, r1
 80052f0:	4617      	mov	r7, r2
 80052f2:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 80052f6:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d063      	beq.n	80053c6 <HAL_ADC_Start_DMA+0xea>
 80052fe:	2301      	movs	r3, #1
 8005300:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005304:	b145      	cbz	r5, 8005318 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005306:	2d05      	cmp	r5, #5
 8005308:	d006      	beq.n	8005318 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800530a:	2d09      	cmp	r5, #9
 800530c:	d004      	beq.n	8005318 <HAL_ADC_Start_DMA+0x3c>
      __HAL_UNLOCK(hadc);
 800530e:	2300      	movs	r3, #0
 8005310:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
      tmp_hal_status = HAL_ERROR;
 8005314:	2001      	movs	r0, #1
 8005316:	e055      	b.n	80053c4 <HAL_ADC_Start_DMA+0xe8>
      tmp_hal_status = ADC_Enable(hadc);
 8005318:	4620      	mov	r0, r4
 800531a:	f7ff ff71 	bl	8005200 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800531e:	2800      	cmp	r0, #0
 8005320:	d14b      	bne.n	80053ba <HAL_ADC_Start_DMA+0xde>
        ADC_STATE_CLR_SET(hadc->State,
 8005322:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005324:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005328:	f023 0301 	bic.w	r3, r3, #1
 800532c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005330:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005332:	6823      	ldr	r3, [r4, #0]
 8005334:	4a26      	ldr	r2, [pc, #152]	@ (80053d0 <HAL_ADC_Start_DMA+0xf4>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d039      	beq.n	80053ae <HAL_ADC_Start_DMA+0xd2>
 800533a:	461a      	mov	r2, r3
 800533c:	4293      	cmp	r3, r2
 800533e:	d000      	beq.n	8005342 <HAL_ADC_Start_DMA+0x66>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005340:	b91d      	cbnz	r5, 800534a <HAL_ADC_Start_DMA+0x6e>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005342:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005344:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005348:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800534a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800534c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8005350:	d030      	beq.n	80053b4 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005352:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8005354:	f023 0306 	bic.w	r3, r3, #6
 8005358:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800535a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800535c:	4a1d      	ldr	r2, [pc, #116]	@ (80053d4 <HAL_ADC_Start_DMA+0xf8>)
 800535e:	62da      	str	r2, [r3, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005360:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005362:	4a1d      	ldr	r2, [pc, #116]	@ (80053d8 <HAL_ADC_Start_DMA+0xfc>)
 8005364:	631a      	str	r2, [r3, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005366:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005368:	4a1c      	ldr	r2, [pc, #112]	@ (80053dc <HAL_ADC_Start_DMA+0x100>)
 800536a:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	221c      	movs	r2, #28
 8005370:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8005372:	2300      	movs	r3, #0
 8005374:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005378:	6822      	ldr	r2, [r4, #0]
 800537a:	6853      	ldr	r3, [r2, #4]
 800537c:	f043 0310 	orr.w	r3, r3, #16
 8005380:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005382:	6822      	ldr	r2, [r4, #0]
 8005384:	68d3      	ldr	r3, [r2, #12]
 8005386:	f043 0301 	orr.w	r3, r3, #1
 800538a:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800538c:	6821      	ldr	r1, [r4, #0]
 800538e:	463b      	mov	r3, r7
 8005390:	4632      	mov	r2, r6
 8005392:	3140      	adds	r1, #64	@ 0x40
 8005394:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8005396:	f000 f96b 	bl	8005670 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800539a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800539c:	6893      	ldr	r3, [r2, #8]
 800539e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053a2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80053a6:	f043 0304 	orr.w	r3, r3, #4
 80053aa:	6093      	str	r3, [r2, #8]
}
 80053ac:	e00a      	b.n	80053c4 <HAL_ADC_Start_DMA+0xe8>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053ae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80053b2:	e7c3      	b.n	800533c <HAL_ADC_Start_DMA+0x60>
          ADC_CLEAR_ERRORCODE(hadc);
 80053b4:	2300      	movs	r3, #0
 80053b6:	6623      	str	r3, [r4, #96]	@ 0x60
 80053b8:	e7cf      	b.n	800535a <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 80053ba:	2300      	movs	r3, #0
 80053bc:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
 80053c0:	e000      	b.n	80053c4 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_BUSY;
 80053c2:	2002      	movs	r0, #2
}
 80053c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 80053c6:	2002      	movs	r0, #2
 80053c8:	e7fc      	b.n	80053c4 <HAL_ADC_Start_DMA+0xe8>
 80053ca:	bf00      	nop
 80053cc:	50000300 	.word	0x50000300
 80053d0:	50000100 	.word	0x50000100
 80053d4:	08004cfd 	.word	0x08004cfd
 80053d8:	08004a51 	.word	0x08004a51
 80053dc:	08004d85 	.word	0x08004d85

080053e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80053e0:	4770      	bx	lr

080053e2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80053e2:	4770      	bx	lr

080053e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80053e4:	4770      	bx	lr

080053e6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80053e6:	4770      	bx	lr

080053e8 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80053e8:	4770      	bx	lr
	...

080053ec <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80053ec:	2800      	cmp	r0, #0
 80053ee:	db07      	blt.n	8005400 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053f0:	f000 021f 	and.w	r2, r0, #31
 80053f4:	0940      	lsrs	r0, r0, #5
 80053f6:	2301      	movs	r3, #1
 80053f8:	4093      	lsls	r3, r2
 80053fa:	4a02      	ldr	r2, [pc, #8]	@ (8005404 <__NVIC_EnableIRQ+0x18>)
 80053fc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	e000e100 	.word	0xe000e100

08005408 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8005408:	2800      	cmp	r0, #0
 800540a:	db08      	blt.n	800541e <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800540c:	0109      	lsls	r1, r1, #4
 800540e:	b2c9      	uxtb	r1, r1
 8005410:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8005414:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8005418:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800541c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800541e:	f000 000f 	and.w	r0, r0, #15
 8005422:	0109      	lsls	r1, r1, #4
 8005424:	b2c9      	uxtb	r1, r1
 8005426:	4b01      	ldr	r3, [pc, #4]	@ (800542c <__NVIC_SetPriority+0x24>)
 8005428:	5419      	strb	r1, [r3, r0]
  }
}
 800542a:	4770      	bx	lr
 800542c:	e000ed14 	.word	0xe000ed14

08005430 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005430:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005432:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005436:	f1c0 0c07 	rsb	ip, r0, #7
 800543a:	f1bc 0f04 	cmp.w	ip, #4
 800543e:	bf28      	it	cs
 8005440:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005444:	1d03      	adds	r3, r0, #4
 8005446:	2b06      	cmp	r3, #6
 8005448:	d90f      	bls.n	800546a <NVIC_EncodePriority+0x3a>
 800544a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800544c:	f04f 3eff 	mov.w	lr, #4294967295
 8005450:	fa0e f00c 	lsl.w	r0, lr, ip
 8005454:	ea21 0100 	bic.w	r1, r1, r0
 8005458:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800545a:	fa0e fe03 	lsl.w	lr, lr, r3
 800545e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8005462:	ea41 0002 	orr.w	r0, r1, r2
 8005466:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800546a:	2300      	movs	r3, #0
 800546c:	e7ee      	b.n	800544c <NVIC_EncodePriority+0x1c>
	...

08005470 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005470:	4a07      	ldr	r2, [pc, #28]	@ (8005490 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005472:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005474:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005478:	041b      	lsls	r3, r3, #16
 800547a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800547c:	0200      	lsls	r0, r0, #8
 800547e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005482:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8005484:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800548c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800548e:	4770      	bx	lr
 8005490:	e000ed00 	.word	0xe000ed00

08005494 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005494:	b510      	push	{r4, lr}
 8005496:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005498:	4b05      	ldr	r3, [pc, #20]	@ (80054b0 <HAL_NVIC_SetPriority+0x1c>)
 800549a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800549c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80054a0:	f7ff ffc6 	bl	8005430 <NVIC_EncodePriority>
 80054a4:	4601      	mov	r1, r0
 80054a6:	4620      	mov	r0, r4
 80054a8:	f7ff ffae 	bl	8005408 <__NVIC_SetPriority>
}
 80054ac:	bd10      	pop	{r4, pc}
 80054ae:	bf00      	nop
 80054b0:	e000ed00 	.word	0xe000ed00

080054b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054b4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80054b6:	f7ff ff99 	bl	80053ec <__NVIC_EnableIRQ>
}
 80054ba:	bd08      	pop	{r3, pc}

080054bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80054bc:	3801      	subs	r0, #1
 80054be:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80054c2:	d20b      	bcs.n	80054dc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054c4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80054c8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054ca:	4a05      	ldr	r2, [pc, #20]	@ (80054e0 <HAL_SYSTICK_Config+0x24>)
 80054cc:	21f0      	movs	r1, #240	@ 0xf0
 80054ce:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054d2:	2000      	movs	r0, #0
 80054d4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054d6:	2207      	movs	r2, #7
 80054d8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054da:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80054dc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80054de:	4770      	bx	lr
 80054e0:	e000ed00 	.word	0xe000ed00

080054e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054e4:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054e6:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 80054e8:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 80054ea:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80054ec:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80054ee:	b114      	cbz	r4, 80054f6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054f0:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 80054f2:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80054f4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80054f6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80054f8:	f004 0c1f 	and.w	ip, r4, #31
 80054fc:	2401      	movs	r4, #1
 80054fe:	fa04 f40c 	lsl.w	r4, r4, ip
 8005502:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8005504:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005506:	6804      	ldr	r4, [r0, #0]
 8005508:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800550a:	6883      	ldr	r3, [r0, #8]
 800550c:	2b10      	cmp	r3, #16
 800550e:	d005      	beq.n	800551c <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8005510:	6803      	ldr	r3, [r0, #0]
 8005512:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8005514:	6803      	ldr	r3, [r0, #0]
 8005516:	60da      	str	r2, [r3, #12]
  }
}
 8005518:	bc30      	pop	{r4, r5}
 800551a:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800551c:	6803      	ldr	r3, [r0, #0]
 800551e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005520:	6803      	ldr	r3, [r0, #0]
 8005522:	60d9      	str	r1, [r3, #12]
 8005524:	e7f8      	b.n	8005518 <DMA_SetConfig+0x34>
	...

08005528 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005528:	6803      	ldr	r3, [r0, #0]
 800552a:	4a0c      	ldr	r2, [pc, #48]	@ (800555c <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d813      	bhi.n	8005558 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005530:	490b      	ldr	r1, [pc, #44]	@ (8005560 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005532:	b2db      	uxtb	r3, r3
 8005534:	3b08      	subs	r3, #8
 8005536:	4a0b      	ldr	r2, [pc, #44]	@ (8005564 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8005538:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800553c:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800553e:	f022 0203 	bic.w	r2, r2, #3
 8005542:	440a      	add	r2, r1
 8005544:	6482      	str	r2, [r0, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005546:	4a08      	ldr	r2, [pc, #32]	@ (8005568 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8005548:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800554a:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800554e:	2201      	movs	r2, #1
 8005550:	fa02 f303 	lsl.w	r3, r2, r3
 8005554:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8005556:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005558:	4904      	ldr	r1, [pc, #16]	@ (800556c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 800555a:	e7ea      	b.n	8005532 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 800555c:	40020407 	.word	0x40020407
 8005560:	40020800 	.word	0x40020800
 8005564:	cccccccd 	.word	0xcccccccd
 8005568:	40020880 	.word	0x40020880
 800556c:	40020820 	.word	0x40020820

08005570 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005570:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005572:	4a07      	ldr	r2, [pc, #28]	@ (8005590 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8005574:	441a      	add	r2, r3
 8005576:	0092      	lsls	r2, r2, #2
 8005578:	6542      	str	r2, [r0, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800557a:	4a06      	ldr	r2, [pc, #24]	@ (8005594 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 800557c:	6582      	str	r2, [r0, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800557e:	3b01      	subs	r3, #1
 8005580:	f003 031f 	and.w	r3, r3, #31
 8005584:	2201      	movs	r2, #1
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	65c3      	str	r3, [r0, #92]	@ 0x5c
}
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	1000823f 	.word	0x1000823f
 8005594:	40020940 	.word	0x40020940

08005598 <HAL_DMA_Init>:
  if (hdma == NULL)
 8005598:	2800      	cmp	r0, #0
 800559a:	d05b      	beq.n	8005654 <HAL_DMA_Init+0xbc>
{
 800559c:	b510      	push	{r4, lr}
 800559e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80055a0:	6801      	ldr	r1, [r0, #0]
 80055a2:	4b2d      	ldr	r3, [pc, #180]	@ (8005658 <HAL_DMA_Init+0xc0>)
 80055a4:	4299      	cmp	r1, r3
 80055a6:	d83d      	bhi.n	8005624 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80055a8:	4b2c      	ldr	r3, [pc, #176]	@ (800565c <HAL_DMA_Init+0xc4>)
 80055aa:	440b      	add	r3, r1
 80055ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005660 <HAL_DMA_Init+0xc8>)
 80055ae:	fba2 2303 	umull	r2, r3, r2, r3
 80055b2:	091b      	lsrs	r3, r3, #4
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80055b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005664 <HAL_DMA_Init+0xcc>)
 80055ba:	6403      	str	r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80055bc:	2302      	movs	r3, #2
 80055be:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  tmp = hdma->Instance->CCR;
 80055c2:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80055c4:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 80055c8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmp |=  hdma->Init.Direction        |
 80055cc:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055ce:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 80055d0:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055d2:	6920      	ldr	r0, [r4, #16]
 80055d4:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055d6:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055d8:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055da:	69a0      	ldr	r0, [r4, #24]
 80055dc:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80055de:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055e0:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80055e2:	6a20      	ldr	r0, [r4, #32]
 80055e4:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80055e6:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80055e8:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80055ea:	4620      	mov	r0, r4
 80055ec:	f7ff ff9c 	bl	8005528 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80055f0:	68a3      	ldr	r3, [r4, #8]
 80055f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f6:	d020      	beq.n	800563a <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80055f8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80055fa:	7922      	ldrb	r2, [r4, #4]
 80055fc:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055fe:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8005600:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005602:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005604:	6863      	ldr	r3, [r4, #4]
 8005606:	3b01      	subs	r3, #1
 8005608:	2b03      	cmp	r3, #3
 800560a:	d919      	bls.n	8005640 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005610:	65a3      	str	r3, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005612:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005614:	2000      	movs	r0, #0
 8005616:	63e0      	str	r0, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8005618:	2301      	movs	r3, #1
 800561a:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  hdma->Lock = HAL_UNLOCKED;
 800561e:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 8005622:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005624:	4b10      	ldr	r3, [pc, #64]	@ (8005668 <HAL_DMA_Init+0xd0>)
 8005626:	440b      	add	r3, r1
 8005628:	4a0d      	ldr	r2, [pc, #52]	@ (8005660 <HAL_DMA_Init+0xc8>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	091b      	lsrs	r3, r3, #4
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	6443      	str	r3, [r0, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005634:	4b0d      	ldr	r3, [pc, #52]	@ (800566c <HAL_DMA_Init+0xd4>)
 8005636:	6403      	str	r3, [r0, #64]	@ 0x40
 8005638:	e7c0      	b.n	80055bc <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800563a:	2300      	movs	r3, #0
 800563c:	6063      	str	r3, [r4, #4]
 800563e:	e7db      	b.n	80055f8 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005640:	4620      	mov	r0, r4
 8005642:	f7ff ff95 	bl	8005570 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005646:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800564c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800564e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005650:	605a      	str	r2, [r3, #4]
 8005652:	e7df      	b.n	8005614 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8005654:	2001      	movs	r0, #1
}
 8005656:	4770      	bx	lr
 8005658:	40020407 	.word	0x40020407
 800565c:	bffdfff8 	.word	0xbffdfff8
 8005660:	cccccccd 	.word	0xcccccccd
 8005664:	40020000 	.word	0x40020000
 8005668:	bffdfbf8 	.word	0xbffdfbf8
 800566c:	40020400 	.word	0x40020400

08005670 <HAL_DMA_Start_IT>:
{
 8005670:	b538      	push	{r3, r4, r5, lr}
 8005672:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8005674:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 8005678:	2801      	cmp	r0, #1
 800567a:	d041      	beq.n	8005700 <HAL_DMA_Start_IT+0x90>
 800567c:	2001      	movs	r0, #1
 800567e:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8005682:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 8005686:	b2c0      	uxtb	r0, r0
 8005688:	2801      	cmp	r0, #1
 800568a:	d004      	beq.n	8005696 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 800568c:	2300      	movs	r3, #0
 800568e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    status = HAL_BUSY;
 8005692:	2002      	movs	r0, #2
}
 8005694:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8005696:	2002      	movs	r0, #2
 8005698:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800569c:	2000      	movs	r0, #0
 800569e:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80056a0:	6825      	ldr	r5, [r4, #0]
 80056a2:	6828      	ldr	r0, [r5, #0]
 80056a4:	f020 0001 	bic.w	r0, r0, #1
 80056a8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056aa:	4620      	mov	r0, r4
 80056ac:	f7ff ff1a 	bl	80054e4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80056b0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80056b2:	b1d3      	cbz	r3, 80056ea <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	6813      	ldr	r3, [r2, #0]
 80056b8:	f043 030e 	orr.w	r3, r3, #14
 80056bc:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80056be:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80056c6:	d003      	beq.n	80056d0 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056ce:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80056d0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80056d2:	b11b      	cbz	r3, 80056dc <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056da:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80056dc:	6822      	ldr	r2, [r4, #0]
 80056de:	6813      	ldr	r3, [r2, #0]
 80056e0:	f043 0301 	orr.w	r3, r3, #1
 80056e4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056e6:	2000      	movs	r0, #0
 80056e8:	e7d4      	b.n	8005694 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056ea:	6822      	ldr	r2, [r4, #0]
 80056ec:	6813      	ldr	r3, [r2, #0]
 80056ee:	f023 0304 	bic.w	r3, r3, #4
 80056f2:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80056f4:	6822      	ldr	r2, [r4, #0]
 80056f6:	6813      	ldr	r3, [r2, #0]
 80056f8:	f043 030a 	orr.w	r3, r3, #10
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	e7de      	b.n	80056be <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8005700:	2002      	movs	r0, #2
 8005702:	e7c7      	b.n	8005694 <HAL_DMA_Start_IT+0x24>

08005704 <HAL_DMA_Abort>:
{
 8005704:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005706:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 800570a:	b2d2      	uxtb	r2, r2
 800570c:	2a02      	cmp	r2, #2
 800570e:	d009      	beq.n	8005724 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005710:	2204      	movs	r2, #4
 8005712:	63c2      	str	r2, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8005714:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8005722:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005724:	6801      	ldr	r1, [r0, #0]
 8005726:	680a      	ldr	r2, [r1, #0]
 8005728:	f022 020e 	bic.w	r2, r2, #14
 800572c:	600a      	str	r2, [r1, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800572e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005730:	680a      	ldr	r2, [r1, #0]
 8005732:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005736:	600a      	str	r2, [r1, #0]
     __HAL_DMA_DISABLE(hdma);
 8005738:	6801      	ldr	r1, [r0, #0]
 800573a:	680a      	ldr	r2, [r1, #0]
 800573c:	f022 0201 	bic.w	r2, r2, #1
 8005740:	600a      	str	r2, [r1, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005742:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8005744:	f002 011f 	and.w	r1, r2, #31
 8005748:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 800574a:	2201      	movs	r2, #1
 800574c:	408a      	lsls	r2, r1
 800574e:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005750:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005752:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005754:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8005756:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005758:	b142      	cbz	r2, 800576c <HAL_DMA_Abort+0x68>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800575a:	6811      	ldr	r1, [r2, #0]
 800575c:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8005760:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005762:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005764:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8005766:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005768:	2000      	movs	r0, #0
 800576a:	e7d4      	b.n	8005716 <HAL_DMA_Abort+0x12>
 800576c:	2000      	movs	r0, #0
 800576e:	e7d2      	b.n	8005716 <HAL_DMA_Abort+0x12>

08005770 <HAL_DMA_Abort_IT>:
{
 8005770:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005772:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d009      	beq.n	8005790 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800577c:	2304      	movs	r3, #4
 800577e:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8005780:	2301      	movs	r3, #1
 8005782:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8005786:	2200      	movs	r2, #0
 8005788:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    status = HAL_ERROR;
 800578c:	4618      	mov	r0, r3
}
 800578e:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005790:	6802      	ldr	r2, [r0, #0]
 8005792:	6813      	ldr	r3, [r2, #0]
 8005794:	f023 030e 	bic.w	r3, r3, #14
 8005798:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800579a:	6802      	ldr	r2, [r0, #0]
 800579c:	6813      	ldr	r3, [r2, #0]
 800579e:	f023 0301 	bic.w	r3, r3, #1
 80057a2:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80057a4:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 80057a6:	6813      	ldr	r3, [r2, #0]
 80057a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057ac:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80057ae:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80057b0:	f003 021f 	and.w	r2, r3, #31
 80057b4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80057b6:	2301      	movs	r3, #1
 80057b8:	4093      	lsls	r3, r2
 80057ba:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80057bc:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80057be:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80057c0:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80057c2:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80057c4:	b133      	cbz	r3, 80057d4 <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80057cc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80057ce:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80057d0:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80057d2:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80057da:	2300      	movs	r3, #0
 80057dc:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 80057e0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80057e2:	b113      	cbz	r3, 80057ea <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 80057e4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80057e6:	2000      	movs	r0, #0
 80057e8:	e7d1      	b.n	800578e <HAL_DMA_Abort_IT+0x1e>
 80057ea:	2000      	movs	r0, #0
 80057ec:	e7cf      	b.n	800578e <HAL_DMA_Abort_IT+0x1e>

080057ee <HAL_DMA_IRQHandler>:
{
 80057ee:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80057f0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80057f2:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80057f4:	6804      	ldr	r4, [r0, #0]
 80057f6:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80057f8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80057fa:	f003 031f 	and.w	r3, r3, #31
 80057fe:	2204      	movs	r2, #4
 8005800:	409a      	lsls	r2, r3
 8005802:	420a      	tst	r2, r1
 8005804:	d015      	beq.n	8005832 <HAL_DMA_IRQHandler+0x44>
 8005806:	f015 0f04 	tst.w	r5, #4
 800580a:	d012      	beq.n	8005832 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	f013 0f20 	tst.w	r3, #32
 8005812:	d103      	bne.n	800581c <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	f023 0304 	bic.w	r3, r3, #4
 800581a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800581c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800581e:	f003 021f 	and.w	r2, r3, #31
 8005822:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8005824:	2304      	movs	r3, #4
 8005826:	4093      	lsls	r3, r2
 8005828:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800582a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800582c:	b103      	cbz	r3, 8005830 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 800582e:	4798      	blx	r3
}
 8005830:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005832:	2202      	movs	r2, #2
 8005834:	409a      	lsls	r2, r3
 8005836:	420a      	tst	r2, r1
 8005838:	d01c      	beq.n	8005874 <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 800583a:	f015 0f02 	tst.w	r5, #2
 800583e:	d019      	beq.n	8005874 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005840:	6823      	ldr	r3, [r4, #0]
 8005842:	f013 0f20 	tst.w	r3, #32
 8005846:	d106      	bne.n	8005856 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	f023 030a 	bic.w	r3, r3, #10
 800584e:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005850:	2301      	movs	r3, #1
 8005852:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005856:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005858:	f003 021f 	and.w	r2, r3, #31
 800585c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800585e:	2302      	movs	r3, #2
 8005860:	4093      	lsls	r3, r2
 8005862:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005864:	2300      	movs	r3, #0
 8005866:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 800586a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800586c:	2b00      	cmp	r3, #0
 800586e:	d0df      	beq.n	8005830 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8005870:	4798      	blx	r3
 8005872:	e7dd      	b.n	8005830 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005874:	2208      	movs	r2, #8
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	420b      	tst	r3, r1
 800587c:	d0d8      	beq.n	8005830 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 800587e:	f015 0f08 	tst.w	r5, #8
 8005882:	d0d5      	beq.n	8005830 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005884:	6823      	ldr	r3, [r4, #0]
 8005886:	f023 030e 	bic.w	r3, r3, #14
 800588a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800588c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800588e:	f003 031f 	and.w	r3, r3, #31
 8005892:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8005894:	2201      	movs	r2, #1
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800589c:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800589e:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80058a2:	2300      	movs	r3, #0
 80058a4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 80058a8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0c0      	beq.n	8005830 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 80058ae:	4798      	blx	r3
  return;
 80058b0:	e7be      	b.n	8005830 <HAL_DMA_IRQHandler+0x42>
	...

080058b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058b6:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80058b8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80058ba:	e062      	b.n	8005982 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058bc:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80058be:	005e      	lsls	r6, r3, #1
 80058c0:	2403      	movs	r4, #3
 80058c2:	40b4      	lsls	r4, r6
 80058c4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058c8:	68cc      	ldr	r4, [r1, #12]
 80058ca:	40b4      	lsls	r4, r6
 80058cc:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80058ce:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058d0:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058d2:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058d6:	684c      	ldr	r4, [r1, #4]
 80058d8:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80058dc:	409c      	lsls	r4, r3
 80058de:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80058e0:	6044      	str	r4, [r0, #4]
 80058e2:	e05f      	b.n	80059a4 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058e4:	08dd      	lsrs	r5, r3, #3
 80058e6:	3508      	adds	r5, #8
 80058e8:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058ec:	f003 0c07 	and.w	ip, r3, #7
 80058f0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80058f4:	f04f 0e0f 	mov.w	lr, #15
 80058f8:	fa0e fe0c 	lsl.w	lr, lr, ip
 80058fc:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005900:	690c      	ldr	r4, [r1, #16]
 8005902:	fa04 f40c 	lsl.w	r4, r4, ip
 8005906:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 800590a:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800590e:	e060      	b.n	80059d2 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005910:	2405      	movs	r4, #5
 8005912:	e000      	b.n	8005916 <HAL_GPIO_Init+0x62>
 8005914:	2400      	movs	r4, #0
 8005916:	fa04 f40e 	lsl.w	r4, r4, lr
 800591a:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800591c:	f10c 0c02 	add.w	ip, ip, #2
 8005920:	4d55      	ldr	r5, [pc, #340]	@ (8005a78 <HAL_GPIO_Init+0x1c4>)
 8005922:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005926:	4c55      	ldr	r4, [pc, #340]	@ (8005a7c <HAL_GPIO_Init+0x1c8>)
 8005928:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800592a:	43d4      	mvns	r4, r2
 800592c:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005930:	684f      	ldr	r7, [r1, #4]
 8005932:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8005936:	d001      	beq.n	800593c <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8005938:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800593c:	4d4f      	ldr	r5, [pc, #316]	@ (8005a7c <HAL_GPIO_Init+0x1c8>)
 800593e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8005940:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8005942:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005946:	684f      	ldr	r7, [r1, #4]
 8005948:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800594c:	d001      	beq.n	8005952 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800594e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8005952:	4d4a      	ldr	r5, [pc, #296]	@ (8005a7c <HAL_GPIO_Init+0x1c8>)
 8005954:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8005956:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8005958:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800595c:	684f      	ldr	r7, [r1, #4]
 800595e:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8005962:	d001      	beq.n	8005968 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8005964:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8005968:	4d44      	ldr	r5, [pc, #272]	@ (8005a7c <HAL_GPIO_Init+0x1c8>)
 800596a:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800596c:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 800596e:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005970:	684e      	ldr	r6, [r1, #4]
 8005972:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8005976:	d001      	beq.n	800597c <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8005978:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800597c:	4a3f      	ldr	r2, [pc, #252]	@ (8005a7c <HAL_GPIO_Init+0x1c8>)
 800597e:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8005980:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005982:	680a      	ldr	r2, [r1, #0]
 8005984:	fa32 f403 	lsrs.w	r4, r2, r3
 8005988:	d074      	beq.n	8005a74 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800598a:	f04f 0c01 	mov.w	ip, #1
 800598e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8005992:	ea1c 0202 	ands.w	r2, ip, r2
 8005996:	d0f3      	beq.n	8005980 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005998:	684c      	ldr	r4, [r1, #4]
 800599a:	f004 0403 	and.w	r4, r4, #3
 800599e:	3c01      	subs	r4, #1
 80059a0:	2c01      	cmp	r4, #1
 80059a2:	d98b      	bls.n	80058bc <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059a4:	684c      	ldr	r4, [r1, #4]
 80059a6:	f004 0403 	and.w	r4, r4, #3
 80059aa:	2c03      	cmp	r4, #3
 80059ac:	d00c      	beq.n	80059c8 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80059ae:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059b0:	005d      	lsls	r5, r3, #1
 80059b2:	f04f 0c03 	mov.w	ip, #3
 80059b6:	fa0c fc05 	lsl.w	ip, ip, r5
 80059ba:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059be:	688c      	ldr	r4, [r1, #8]
 80059c0:	40ac      	lsls	r4, r5
 80059c2:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80059c6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059c8:	684c      	ldr	r4, [r1, #4]
 80059ca:	f004 0403 	and.w	r4, r4, #3
 80059ce:	2c02      	cmp	r4, #2
 80059d0:	d088      	beq.n	80058e4 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80059d2:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80059d4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80059d8:	f04f 0c03 	mov.w	ip, #3
 80059dc:	fa0c fc0e 	lsl.w	ip, ip, lr
 80059e0:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059e4:	684c      	ldr	r4, [r1, #4]
 80059e6:	f004 0403 	and.w	r4, r4, #3
 80059ea:	fa04 f40e 	lsl.w	r4, r4, lr
 80059ee:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80059f2:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059f4:	684c      	ldr	r4, [r1, #4]
 80059f6:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80059fa:	d0c1      	beq.n	8005980 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059fc:	4c20      	ldr	r4, [pc, #128]	@ (8005a80 <HAL_GPIO_Init+0x1cc>)
 80059fe:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8005a00:	f045 0501 	orr.w	r5, r5, #1
 8005a04:	6625      	str	r5, [r4, #96]	@ 0x60
 8005a06:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8005a08:	f004 0401 	and.w	r4, r4, #1
 8005a0c:	9401      	str	r4, [sp, #4]
 8005a0e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005a10:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8005a14:	f10c 0502 	add.w	r5, ip, #2
 8005a18:	4c17      	ldr	r4, [pc, #92]	@ (8005a78 <HAL_GPIO_Init+0x1c4>)
 8005a1a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a1e:	f003 0e03 	and.w	lr, r3, #3
 8005a22:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8005a26:	240f      	movs	r4, #15
 8005a28:	fa04 f40e 	lsl.w	r4, r4, lr
 8005a2c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005a30:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8005a34:	f43f af6e 	beq.w	8005914 <HAL_GPIO_Init+0x60>
 8005a38:	4c12      	ldr	r4, [pc, #72]	@ (8005a84 <HAL_GPIO_Init+0x1d0>)
 8005a3a:	42a0      	cmp	r0, r4
 8005a3c:	d012      	beq.n	8005a64 <HAL_GPIO_Init+0x1b0>
 8005a3e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a42:	42a0      	cmp	r0, r4
 8005a44:	d010      	beq.n	8005a68 <HAL_GPIO_Init+0x1b4>
 8005a46:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a4a:	42a0      	cmp	r0, r4
 8005a4c:	d00e      	beq.n	8005a6c <HAL_GPIO_Init+0x1b8>
 8005a4e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a52:	42a0      	cmp	r0, r4
 8005a54:	d00c      	beq.n	8005a70 <HAL_GPIO_Init+0x1bc>
 8005a56:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a5a:	42a0      	cmp	r0, r4
 8005a5c:	f43f af58 	beq.w	8005910 <HAL_GPIO_Init+0x5c>
 8005a60:	2406      	movs	r4, #6
 8005a62:	e758      	b.n	8005916 <HAL_GPIO_Init+0x62>
 8005a64:	2401      	movs	r4, #1
 8005a66:	e756      	b.n	8005916 <HAL_GPIO_Init+0x62>
 8005a68:	2402      	movs	r4, #2
 8005a6a:	e754      	b.n	8005916 <HAL_GPIO_Init+0x62>
 8005a6c:	2403      	movs	r4, #3
 8005a6e:	e752      	b.n	8005916 <HAL_GPIO_Init+0x62>
 8005a70:	2404      	movs	r4, #4
 8005a72:	e750      	b.n	8005916 <HAL_GPIO_Init+0x62>
  }
}
 8005a74:	b003      	add	sp, #12
 8005a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a78:	40010000 	.word	0x40010000
 8005a7c:	40010400 	.word	0x40010400
 8005a80:	40021000 	.word	0x40021000
 8005a84:	48000400 	.word	0x48000400

08005a88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a88:	b10a      	cbz	r2, 8005a8e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a8a:	6181      	str	r1, [r0, #24]
 8005a8c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a8e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005a90:	4770      	bx	lr
	...

08005a94 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d136      	bne.n	8005b06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a98:	4b3e      	ldr	r3, [pc, #248]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aa4:	d008      	beq.n	8005ab8 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005aa6:	4a3b      	ldr	r2, [pc, #236]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005aa8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ab0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005ab4:	2000      	movs	r0, #0
 8005ab6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ab8:	4a36      	ldr	r2, [pc, #216]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005aba:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005abe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ac2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ac6:	6813      	ldr	r3, [r2, #0]
 8005ac8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005acc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ad0:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ad2:	4b31      	ldr	r3, [pc, #196]	@ (8005b98 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2232      	movs	r2, #50	@ 0x32
 8005ad8:	fb02 f303 	mul.w	r3, r2, r3
 8005adc:	4a2f      	ldr	r2, [pc, #188]	@ (8005b9c <HAL_PWREx_ControlVoltageScaling+0x108>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	0c9b      	lsrs	r3, r3, #18
 8005ae4:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ae6:	e000      	b.n	8005aea <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8005ae8:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005aea:	4a2a      	ldr	r2, [pc, #168]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005aec:	6952      	ldr	r2, [r2, #20]
 8005aee:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8005af2:	d001      	beq.n	8005af8 <HAL_PWREx_ControlVoltageScaling+0x64>
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f7      	bne.n	8005ae8 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005af8:	4b26      	ldr	r3, [pc, #152]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005b00:	d144      	bne.n	8005b8c <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8005b02:	2000      	movs	r0, #0
 8005b04:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b06:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005b0a:	d008      	beq.n	8005b1e <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005b0c:	4a21      	ldr	r2, [pc, #132]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b0e:	6813      	ldr	r3, [r2, #0]
 8005b10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b14:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b18:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b2a:	d008      	beq.n	8005b3e <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b2c:	4a19      	ldr	r2, [pc, #100]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b2e:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b36:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b3e:	4a15      	ldr	r2, [pc, #84]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b40:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8005b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b4c:	6813      	ldr	r3, [r2, #0]
 8005b4e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b56:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b58:	4b0f      	ldr	r3, [pc, #60]	@ (8005b98 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2232      	movs	r2, #50	@ 0x32
 8005b5e:	fb02 f303 	mul.w	r3, r2, r3
 8005b62:	4a0e      	ldr	r2, [pc, #56]	@ (8005b9c <HAL_PWREx_ControlVoltageScaling+0x108>)
 8005b64:	fba2 2303 	umull	r2, r3, r2, r3
 8005b68:	0c9b      	lsrs	r3, r3, #18
 8005b6a:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b6c:	e000      	b.n	8005b70 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8005b6e:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b70:	4a08      	ldr	r2, [pc, #32]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b72:	6952      	ldr	r2, [r2, #20]
 8005b74:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8005b78:	d001      	beq.n	8005b7e <HAL_PWREx_ControlVoltageScaling+0xea>
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1f7      	bne.n	8005b6e <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b7e:	4b05      	ldr	r3, [pc, #20]	@ (8005b94 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005b86:	d103      	bne.n	8005b90 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8005b88:	2000      	movs	r0, #0
 8005b8a:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005b8c:	2003      	movs	r0, #3
 8005b8e:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005b90:	2003      	movs	r0, #3
}
 8005b92:	4770      	bx	lr
 8005b94:	40007000 	.word	0x40007000
 8005b98:	20000000 	.word	0x20000000
 8005b9c:	431bde83 	.word	0x431bde83

08005ba0 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005ba0:	4a02      	ldr	r2, [pc, #8]	@ (8005bac <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005ba2:	6893      	ldr	r3, [r2, #8]
 8005ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ba8:	6093      	str	r3, [r2, #8]
}
 8005baa:	4770      	bx	lr
 8005bac:	40007000 	.word	0x40007000

08005bb0 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bb0:	4b12      	ldr	r3, [pc, #72]	@ (8005bfc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005bbe:	3301      	adds	r3, #1

  switch (pllsource)
 8005bc0:	2a03      	cmp	r2, #3
 8005bc2:	d011      	beq.n	8005be8 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bc4:	480e      	ldr	r0, [pc, #56]	@ (8005c00 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8005bc6:	fbb0 f0f3 	udiv	r0, r0, r3
 8005bca:	4b0c      	ldr	r3, [pc, #48]	@ (8005bfc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8005bd2:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005bd6:	4b09      	ldr	r3, [pc, #36]	@ (8005bfc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005bde:	3301      	adds	r3, #1
 8005be0:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8005be2:	fbb0 f0f3 	udiv	r0, r0, r3
 8005be6:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005be8:	4806      	ldr	r0, [pc, #24]	@ (8005c04 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8005bea:	fbb0 f0f3 	udiv	r0, r0, r3
 8005bee:	4b03      	ldr	r3, [pc, #12]	@ (8005bfc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8005bf6:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8005bfa:	e7ec      	b.n	8005bd6 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8005bfc:	40021000 	.word	0x40021000
 8005c00:	00f42400 	.word	0x00f42400
 8005c04:	007a1200 	.word	0x007a1200

08005c08 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	f000 824f 	beq.w	80060ac <HAL_RCC_OscConfig+0x4a4>
{
 8005c0e:	b570      	push	{r4, r5, r6, lr}
 8005c10:	b082      	sub	sp, #8
 8005c12:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c14:	6803      	ldr	r3, [r0, #0]
 8005c16:	f013 0f01 	tst.w	r3, #1
 8005c1a:	d037      	beq.n	8005c8c <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c1c:	4aa4      	ldr	r2, [pc, #656]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005c1e:	6893      	ldr	r3, [r2, #8]
 8005c20:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c24:	68d2      	ldr	r2, [r2, #12]
 8005c26:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005c2a:	2b0c      	cmp	r3, #12
 8005c2c:	d023      	beq.n	8005c76 <HAL_RCC_OscConfig+0x6e>
 8005c2e:	2b08      	cmp	r3, #8
 8005c30:	d023      	beq.n	8005c7a <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c32:	6863      	ldr	r3, [r4, #4]
 8005c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c38:	d04e      	beq.n	8005cd8 <HAL_RCC_OscConfig+0xd0>
 8005c3a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c3e:	d051      	beq.n	8005ce4 <HAL_RCC_OscConfig+0xdc>
 8005c40:	4b9b      	ldr	r3, [pc, #620]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005c50:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c52:	6863      	ldr	r3, [r4, #4]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d052      	beq.n	8005cfe <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8005c58:	f7fe fd96 	bl	8004788 <HAL_GetTick>
 8005c5c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c5e:	4b94      	ldr	r3, [pc, #592]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005c66:	d111      	bne.n	8005c8c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c68:	f7fe fd8e 	bl	8004788 <HAL_GetTick>
 8005c6c:	1b40      	subs	r0, r0, r5
 8005c6e:	2864      	cmp	r0, #100	@ 0x64
 8005c70:	d9f5      	bls.n	8005c5e <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8005c72:	2003      	movs	r0, #3
 8005c74:	e223      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005c76:	2a03      	cmp	r2, #3
 8005c78:	d1d9      	bne.n	8005c2e <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c7a:	4b8d      	ldr	r3, [pc, #564]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005c82:	d003      	beq.n	8005c8c <HAL_RCC_OscConfig+0x84>
 8005c84:	6863      	ldr	r3, [r4, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 8212 	beq.w	80060b0 <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c8c:	6823      	ldr	r3, [r4, #0]
 8005c8e:	f013 0f02 	tst.w	r3, #2
 8005c92:	d05d      	beq.n	8005d50 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c94:	4a86      	ldr	r2, [pc, #536]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005c96:	6893      	ldr	r3, [r2, #8]
 8005c98:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c9c:	68d2      	ldr	r2, [r2, #12]
 8005c9e:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005ca2:	2b0c      	cmp	r3, #12
 8005ca4:	d03a      	beq.n	8005d1c <HAL_RCC_OscConfig+0x114>
 8005ca6:	2b04      	cmp	r3, #4
 8005ca8:	d03a      	beq.n	8005d20 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005caa:	68e3      	ldr	r3, [r4, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d075      	beq.n	8005d9c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8005cb0:	4a7f      	ldr	r2, [pc, #508]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005cb2:	6813      	ldr	r3, [r2, #0]
 8005cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cb8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005cba:	f7fe fd65 	bl	8004788 <HAL_GetTick>
 8005cbe:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005cc0:	4b7b      	ldr	r3, [pc, #492]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005cc8:	d15f      	bne.n	8005d8a <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cca:	f7fe fd5d 	bl	8004788 <HAL_GetTick>
 8005cce:	1b40      	subs	r0, r0, r5
 8005cd0:	2802      	cmp	r0, #2
 8005cd2:	d9f5      	bls.n	8005cc0 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8005cd4:	2003      	movs	r0, #3
 8005cd6:	e1f2      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cd8:	4a75      	ldr	r2, [pc, #468]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005cda:	6813      	ldr	r3, [r2, #0]
 8005cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	e7b6      	b.n	8005c52 <HAL_RCC_OscConfig+0x4a>
 8005ce4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ce8:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005cfa:	601a      	str	r2, [r3, #0]
 8005cfc:	e7a9      	b.n	8005c52 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8005cfe:	f7fe fd43 	bl	8004788 <HAL_GetTick>
 8005d02:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d04:	4b6a      	ldr	r3, [pc, #424]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005d0c:	d0be      	beq.n	8005c8c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d0e:	f7fe fd3b 	bl	8004788 <HAL_GetTick>
 8005d12:	1b40      	subs	r0, r0, r5
 8005d14:	2864      	cmp	r0, #100	@ 0x64
 8005d16:	d9f5      	bls.n	8005d04 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8005d18:	2003      	movs	r0, #3
 8005d1a:	e1d0      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005d1c:	2a02      	cmp	r2, #2
 8005d1e:	d1c2      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d20:	4b63      	ldr	r3, [pc, #396]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005d28:	d003      	beq.n	8005d32 <HAL_RCC_OscConfig+0x12a>
 8005d2a:	68e3      	ldr	r3, [r4, #12]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 81c1 	beq.w	80060b4 <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d32:	4a5f      	ldr	r2, [pc, #380]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d34:	6853      	ldr	r3, [r2, #4]
 8005d36:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005d3a:	6921      	ldr	r1, [r4, #16]
 8005d3c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005d40:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005d42:	4b5c      	ldr	r3, [pc, #368]	@ (8005eb4 <HAL_RCC_OscConfig+0x2ac>)
 8005d44:	6818      	ldr	r0, [r3, #0]
 8005d46:	f7fe fcdb 	bl	8004700 <HAL_InitTick>
 8005d4a:	2800      	cmp	r0, #0
 8005d4c:	f040 81b4 	bne.w	80060b8 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	f013 0f08 	tst.w	r3, #8
 8005d56:	d04c      	beq.n	8005df2 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d58:	6963      	ldr	r3, [r4, #20]
 8005d5a:	b39b      	cbz	r3, 8005dc4 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8005d5c:	4a54      	ldr	r2, [pc, #336]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d5e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005d62:	f043 0301 	orr.w	r3, r3, #1
 8005d66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005d6a:	f7fe fd0d 	bl	8004788 <HAL_GetTick>
 8005d6e:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d70:	4b4f      	ldr	r3, [pc, #316]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d76:	f013 0f02 	tst.w	r3, #2
 8005d7a:	d13a      	bne.n	8005df2 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d7c:	f7fe fd04 	bl	8004788 <HAL_GetTick>
 8005d80:	1b40      	subs	r0, r0, r5
 8005d82:	2802      	cmp	r0, #2
 8005d84:	d9f4      	bls.n	8005d70 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8005d86:	2003      	movs	r0, #3
 8005d88:	e199      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d8a:	4a49      	ldr	r2, [pc, #292]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d8c:	6853      	ldr	r3, [r2, #4]
 8005d8e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005d92:	6921      	ldr	r1, [r4, #16]
 8005d94:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005d98:	6053      	str	r3, [r2, #4]
 8005d9a:	e7d9      	b.n	8005d50 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8005d9c:	4a44      	ldr	r2, [pc, #272]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005d9e:	6813      	ldr	r3, [r2, #0]
 8005da0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005da4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005da6:	f7fe fcef 	bl	8004788 <HAL_GetTick>
 8005daa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005dac:	4b40      	ldr	r3, [pc, #256]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005db4:	d0cc      	beq.n	8005d50 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005db6:	f7fe fce7 	bl	8004788 <HAL_GetTick>
 8005dba:	1b40      	subs	r0, r0, r5
 8005dbc:	2802      	cmp	r0, #2
 8005dbe:	d9f5      	bls.n	8005dac <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8005dc0:	2003      	movs	r0, #3
 8005dc2:	e17c      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8005dc4:	4a3a      	ldr	r2, [pc, #232]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005dc6:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8005dca:	f023 0301 	bic.w	r3, r3, #1
 8005dce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005dd2:	f7fe fcd9 	bl	8004788 <HAL_GetTick>
 8005dd6:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005dd8:	4b35      	ldr	r3, [pc, #212]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dde:	f013 0f02 	tst.w	r3, #2
 8005de2:	d006      	beq.n	8005df2 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005de4:	f7fe fcd0 	bl	8004788 <HAL_GetTick>
 8005de8:	1b40      	subs	r0, r0, r5
 8005dea:	2802      	cmp	r0, #2
 8005dec:	d9f4      	bls.n	8005dd8 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8005dee:	2003      	movs	r0, #3
 8005df0:	e165      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005df2:	6823      	ldr	r3, [r4, #0]
 8005df4:	f013 0f04 	tst.w	r3, #4
 8005df8:	f000 8081 	beq.w	8005efe <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005dfc:	4b2c      	ldr	r3, [pc, #176]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e00:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005e04:	d136      	bne.n	8005e74 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e06:	4b2a      	ldr	r3, [pc, #168]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005e08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e0a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005e0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e16:	9301      	str	r3, [sp, #4]
 8005e18:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005e1a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e1c:	4b26      	ldr	r3, [pc, #152]	@ (8005eb8 <HAL_RCC_OscConfig+0x2b0>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005e24:	d028      	beq.n	8005e78 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e26:	68a3      	ldr	r3, [r4, #8]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d039      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x298>
 8005e2c:	2b05      	cmp	r3, #5
 8005e2e:	d045      	beq.n	8005ebc <HAL_RCC_OscConfig+0x2b4>
 8005e30:	4b1f      	ldr	r3, [pc, #124]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005e32:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e36:	f022 0201 	bic.w	r2, r2, #1
 8005e3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005e3e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005e42:	f022 0204 	bic.w	r2, r2, #4
 8005e46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e4a:	68a3      	ldr	r3, [r4, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d043      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8005e50:	f7fe fc9a 	bl	8004788 <HAL_GetTick>
 8005e54:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e56:	4b16      	ldr	r3, [pc, #88]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e5c:	f013 0f02 	tst.w	r3, #2
 8005e60:	d14c      	bne.n	8005efc <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e62:	f7fe fc91 	bl	8004788 <HAL_GetTick>
 8005e66:	1b80      	subs	r0, r0, r6
 8005e68:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e6c:	4298      	cmp	r0, r3
 8005e6e:	d9f2      	bls.n	8005e56 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8005e70:	2003      	movs	r0, #3
 8005e72:	e124      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 8005e74:	2500      	movs	r5, #0
 8005e76:	e7d1      	b.n	8005e1c <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e78:	4a0f      	ldr	r2, [pc, #60]	@ (8005eb8 <HAL_RCC_OscConfig+0x2b0>)
 8005e7a:	6813      	ldr	r3, [r2, #0]
 8005e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e80:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005e82:	f7fe fc81 	bl	8004788 <HAL_GetTick>
 8005e86:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e88:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb8 <HAL_RCC_OscConfig+0x2b0>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005e90:	d1c9      	bne.n	8005e26 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e92:	f7fe fc79 	bl	8004788 <HAL_GetTick>
 8005e96:	1b80      	subs	r0, r0, r6
 8005e98:	2802      	cmp	r0, #2
 8005e9a:	d9f5      	bls.n	8005e88 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8005e9c:	2003      	movs	r0, #3
 8005e9e:	e10e      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ea0:	4a03      	ldr	r2, [pc, #12]	@ (8005eb0 <HAL_RCC_OscConfig+0x2a8>)
 8005ea2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005ea6:	f043 0301 	orr.w	r3, r3, #1
 8005eaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005eae:	e7cc      	b.n	8005e4a <HAL_RCC_OscConfig+0x242>
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	20000014 	.word	0x20000014
 8005eb8:	40007000 	.word	0x40007000
 8005ebc:	4b88      	ldr	r3, [pc, #544]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005ebe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005ec2:	f042 0204 	orr.w	r2, r2, #4
 8005ec6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005eca:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005ed6:	e7b8      	b.n	8005e4a <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8005ed8:	f7fe fc56 	bl	8004788 <HAL_GetTick>
 8005edc:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ede:	4b80      	ldr	r3, [pc, #512]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee4:	f013 0f02 	tst.w	r3, #2
 8005ee8:	d008      	beq.n	8005efc <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eea:	f7fe fc4d 	bl	8004788 <HAL_GetTick>
 8005eee:	1b80      	subs	r0, r0, r6
 8005ef0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ef4:	4298      	cmp	r0, r3
 8005ef6:	d9f2      	bls.n	8005ede <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8005ef8:	2003      	movs	r0, #3
 8005efa:	e0e0      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 8005efc:	b9e5      	cbnz	r5, 8005f38 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	f013 0f20 	tst.w	r3, #32
 8005f04:	d035      	beq.n	8005f72 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f06:	69a3      	ldr	r3, [r4, #24]
 8005f08:	b1e3      	cbz	r3, 8005f44 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8005f0a:	4a75      	ldr	r2, [pc, #468]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f0c:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8005f10:	f043 0301 	orr.w	r3, r3, #1
 8005f14:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005f18:	f7fe fc36 	bl	8004788 <HAL_GetTick>
 8005f1c:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005f1e:	4b70      	ldr	r3, [pc, #448]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f24:	f013 0f02 	tst.w	r3, #2
 8005f28:	d123      	bne.n	8005f72 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f2a:	f7fe fc2d 	bl	8004788 <HAL_GetTick>
 8005f2e:	1b40      	subs	r0, r0, r5
 8005f30:	2802      	cmp	r0, #2
 8005f32:	d9f4      	bls.n	8005f1e <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8005f34:	2003      	movs	r0, #3
 8005f36:	e0c2      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f38:	4a69      	ldr	r2, [pc, #420]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f3a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005f3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f40:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f42:	e7dc      	b.n	8005efe <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8005f44:	4a66      	ldr	r2, [pc, #408]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f46:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8005f4a:	f023 0301 	bic.w	r3, r3, #1
 8005f4e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005f52:	f7fe fc19 	bl	8004788 <HAL_GetTick>
 8005f56:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f58:	4b61      	ldr	r3, [pc, #388]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f5e:	f013 0f02 	tst.w	r3, #2
 8005f62:	d006      	beq.n	8005f72 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f64:	f7fe fc10 	bl	8004788 <HAL_GetTick>
 8005f68:	1b40      	subs	r0, r0, r5
 8005f6a:	2802      	cmp	r0, #2
 8005f6c:	d9f4      	bls.n	8005f58 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8005f6e:	2003      	movs	r0, #3
 8005f70:	e0a5      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f72:	69e3      	ldr	r3, [r4, #28]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f000 80a1 	beq.w	80060bc <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f7a:	4a59      	ldr	r2, [pc, #356]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f7c:	6892      	ldr	r2, [r2, #8]
 8005f7e:	f002 020c 	and.w	r2, r2, #12
 8005f82:	2a0c      	cmp	r2, #12
 8005f84:	d064      	beq.n	8006050 <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d013      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8005f8a:	4a55      	ldr	r2, [pc, #340]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f8c:	6813      	ldr	r3, [r2, #0]
 8005f8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f92:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005f94:	f7fe fbf8 	bl	8004788 <HAL_GetTick>
 8005f98:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f9a:	4b51      	ldr	r3, [pc, #324]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005fa2:	d04e      	beq.n	8006042 <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fa4:	f7fe fbf0 	bl	8004788 <HAL_GetTick>
 8005fa8:	1b00      	subs	r0, r0, r4
 8005faa:	2802      	cmp	r0, #2
 8005fac:	d9f5      	bls.n	8005f9a <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8005fae:	2003      	movs	r0, #3
 8005fb0:	e085      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 8005fb2:	4a4b      	ldr	r2, [pc, #300]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005fb4:	6813      	ldr	r3, [r2, #0]
 8005fb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fba:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005fbc:	f7fe fbe4 	bl	8004788 <HAL_GetTick>
 8005fc0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fc2:	4b47      	ldr	r3, [pc, #284]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005fca:	d006      	beq.n	8005fda <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fcc:	f7fe fbdc 	bl	8004788 <HAL_GetTick>
 8005fd0:	1b40      	subs	r0, r0, r5
 8005fd2:	2802      	cmp	r0, #2
 8005fd4:	d9f5      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8005fd6:	2003      	movs	r0, #3
 8005fd8:	e071      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fda:	4a41      	ldr	r2, [pc, #260]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8005fdc:	68d3      	ldr	r3, [r2, #12]
 8005fde:	4941      	ldr	r1, [pc, #260]	@ (80060e4 <HAL_RCC_OscConfig+0x4dc>)
 8005fe0:	4019      	ands	r1, r3
 8005fe2:	6a23      	ldr	r3, [r4, #32]
 8005fe4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005fe6:	3801      	subs	r0, #1
 8005fe8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005fec:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005fee:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005ff2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005ff4:	0840      	lsrs	r0, r0, #1
 8005ff6:	3801      	subs	r0, #1
 8005ff8:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8005ffc:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005ffe:	0840      	lsrs	r0, r0, #1
 8006000:	3801      	subs	r0, #1
 8006002:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8006006:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006008:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800600c:	4319      	orrs	r1, r3
 800600e:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8006010:	6813      	ldr	r3, [r2, #0]
 8006012:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006016:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006018:	68d3      	ldr	r3, [r2, #12]
 800601a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800601e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8006020:	f7fe fbb2 	bl	8004788 <HAL_GetTick>
 8006024:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006026:	4b2e      	ldr	r3, [pc, #184]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800602e:	d106      	bne.n	800603e <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006030:	f7fe fbaa 	bl	8004788 <HAL_GetTick>
 8006034:	1b00      	subs	r0, r0, r4
 8006036:	2802      	cmp	r0, #2
 8006038:	d9f5      	bls.n	8006026 <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 800603a:	2003      	movs	r0, #3
 800603c:	e03f      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 800603e:	2000      	movs	r0, #0
 8006040:	e03d      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006042:	4a27      	ldr	r2, [pc, #156]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8006044:	68d1      	ldr	r1, [r2, #12]
 8006046:	4b28      	ldr	r3, [pc, #160]	@ (80060e8 <HAL_RCC_OscConfig+0x4e0>)
 8006048:	400b      	ands	r3, r1
 800604a:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800604c:	2000      	movs	r0, #0
 800604e:	e036      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006050:	2b01      	cmp	r3, #1
 8006052:	d036      	beq.n	80060c2 <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 8006054:	4b22      	ldr	r3, [pc, #136]	@ (80060e0 <HAL_RCC_OscConfig+0x4d8>)
 8006056:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006058:	f003 0103 	and.w	r1, r3, #3
 800605c:	6a22      	ldr	r2, [r4, #32]
 800605e:	4291      	cmp	r1, r2
 8006060:	d131      	bne.n	80060c6 <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006062:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006066:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006068:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800606a:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800606e:	d12c      	bne.n	80060ca <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006070:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006074:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006076:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800607a:	d128      	bne.n	80060ce <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800607c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006080:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006082:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006086:	d124      	bne.n	80060d2 <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006088:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800608c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800608e:	0852      	lsrs	r2, r2, #1
 8006090:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006092:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006096:	d11e      	bne.n	80060d6 <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006098:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800609c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800609e:	0852      	lsrs	r2, r2, #1
 80060a0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060a2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80060a6:	d118      	bne.n	80060da <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 80060a8:	2000      	movs	r0, #0
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 80060ac:	2001      	movs	r0, #1
}
 80060ae:	4770      	bx	lr
        return HAL_ERROR;
 80060b0:	2001      	movs	r0, #1
 80060b2:	e004      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 80060b4:	2001      	movs	r0, #1
 80060b6:	e002      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 80060b8:	2001      	movs	r0, #1
 80060ba:	e000      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80060bc:	2000      	movs	r0, #0
}
 80060be:	b002      	add	sp, #8
 80060c0:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80060c2:	2001      	movs	r0, #1
 80060c4:	e7fb      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 80060c6:	2001      	movs	r0, #1
 80060c8:	e7f9      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
 80060ca:	2001      	movs	r0, #1
 80060cc:	e7f7      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
 80060ce:	2001      	movs	r0, #1
 80060d0:	e7f5      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
 80060d2:	2001      	movs	r0, #1
 80060d4:	e7f3      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
 80060d6:	2001      	movs	r0, #1
 80060d8:	e7f1      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
 80060da:	2001      	movs	r0, #1
 80060dc:	e7ef      	b.n	80060be <HAL_RCC_OscConfig+0x4b6>
 80060de:	bf00      	nop
 80060e0:	40021000 	.word	0x40021000
 80060e4:	019f800c 	.word	0x019f800c
 80060e8:	feeefffc 	.word	0xfeeefffc

080060ec <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80060ec:	4b1e      	ldr	r3, [pc, #120]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f003 030c 	and.w	r3, r3, #12
 80060f4:	2b04      	cmp	r3, #4
 80060f6:	d033      	beq.n	8006160 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80060f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 030c 	and.w	r3, r3, #12
 8006100:	2b08      	cmp	r3, #8
 8006102:	d02f      	beq.n	8006164 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006104:	4b18      	ldr	r3, [pc, #96]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f003 030c 	and.w	r3, r3, #12
 800610c:	2b0c      	cmp	r3, #12
 800610e:	d001      	beq.n	8006114 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8006110:	2000      	movs	r0, #0
}
 8006112:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006114:	4b14      	ldr	r3, [pc, #80]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006116:	68da      	ldr	r2, [r3, #12]
 8006118:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006122:	3301      	adds	r3, #1
    switch (pllsource)
 8006124:	2a03      	cmp	r2, #3
 8006126:	d011      	beq.n	800614c <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006128:	4810      	ldr	r0, [pc, #64]	@ (800616c <HAL_RCC_GetSysClockFreq+0x80>)
 800612a:	fbb0 f0f3 	udiv	r0, r0, r3
 800612e:	4b0e      	ldr	r3, [pc, #56]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8006136:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800613a:	4b0b      	ldr	r3, [pc, #44]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006142:	3301      	adds	r3, #1
 8006144:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8006146:	fbb0 f0f3 	udiv	r0, r0, r3
 800614a:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800614c:	4808      	ldr	r0, [pc, #32]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x84>)
 800614e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006152:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800615a:	fb03 f000 	mul.w	r0, r3, r0
      break;
 800615e:	e7ec      	b.n	800613a <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8006160:	4802      	ldr	r0, [pc, #8]	@ (800616c <HAL_RCC_GetSysClockFreq+0x80>)
 8006162:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006164:	4802      	ldr	r0, [pc, #8]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x84>)
 8006166:	4770      	bx	lr
 8006168:	40021000 	.word	0x40021000
 800616c:	00f42400 	.word	0x00f42400
 8006170:	007a1200 	.word	0x007a1200

08006174 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006174:	2800      	cmp	r0, #0
 8006176:	f000 80e6 	beq.w	8006346 <HAL_RCC_ClockConfig+0x1d2>
{
 800617a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617c:	460c      	mov	r4, r1
 800617e:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006180:	4b74      	ldr	r3, [pc, #464]	@ (8006354 <HAL_RCC_ClockConfig+0x1e0>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 030f 	and.w	r3, r3, #15
 8006188:	428b      	cmp	r3, r1
 800618a:	d20b      	bcs.n	80061a4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800618c:	4a71      	ldr	r2, [pc, #452]	@ (8006354 <HAL_RCC_ClockConfig+0x1e0>)
 800618e:	6813      	ldr	r3, [r2, #0]
 8006190:	f023 030f 	bic.w	r3, r3, #15
 8006194:	430b      	orrs	r3, r1
 8006196:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006198:	6813      	ldr	r3, [r2, #0]
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	428b      	cmp	r3, r1
 80061a0:	f040 80d3 	bne.w	800634a <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061a4:	682e      	ldr	r6, [r5, #0]
 80061a6:	f016 0601 	ands.w	r6, r6, #1
 80061aa:	d05f      	beq.n	800626c <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061ac:	686b      	ldr	r3, [r5, #4]
 80061ae:	2b03      	cmp	r3, #3
 80061b0:	d02f      	beq.n	8006212 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d04d      	beq.n	8006252 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061b6:	4b68      	ldr	r3, [pc, #416]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80061be:	f000 80c6 	beq.w	800634e <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80061c2:	f7ff ff93 	bl	80060ec <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80061c6:	4b65      	ldr	r3, [pc, #404]	@ (800635c <HAL_RCC_ClockConfig+0x1e8>)
 80061c8:	4298      	cmp	r0, r3
 80061ca:	d94d      	bls.n	8006268 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061cc:	4a62      	ldr	r2, [pc, #392]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80061ce:	6893      	ldr	r3, [r2, #8]
 80061d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80061da:	2680      	movs	r6, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061dc:	4a5e      	ldr	r2, [pc, #376]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80061de:	6893      	ldr	r3, [r2, #8]
 80061e0:	f023 0303 	bic.w	r3, r3, #3
 80061e4:	6869      	ldr	r1, [r5, #4]
 80061e6:	430b      	orrs	r3, r1
 80061e8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80061ea:	f7fe facd 	bl	8004788 <HAL_GetTick>
 80061ee:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061f0:	4b59      	ldr	r3, [pc, #356]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 030c 	and.w	r3, r3, #12
 80061f8:	686a      	ldr	r2, [r5, #4]
 80061fa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80061fe:	d035      	beq.n	800626c <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006200:	f7fe fac2 	bl	8004788 <HAL_GetTick>
 8006204:	1bc0      	subs	r0, r0, r7
 8006206:	f241 3388 	movw	r3, #5000	@ 0x1388
 800620a:	4298      	cmp	r0, r3
 800620c:	d9f0      	bls.n	80061f0 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 800620e:	2003      	movs	r0, #3
 8006210:	e078      	b.n	8006304 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006212:	4b51      	ldr	r3, [pc, #324]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800621a:	d101      	bne.n	8006220 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 800621c:	2001      	movs	r0, #1
 800621e:	e071      	b.n	8006304 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006220:	f7ff fcc6 	bl	8005bb0 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8006224:	4b4d      	ldr	r3, [pc, #308]	@ (800635c <HAL_RCC_ClockConfig+0x1e8>)
 8006226:	4298      	cmp	r0, r3
 8006228:	d91a      	bls.n	8006260 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800622a:	4b4b      	ldr	r3, [pc, #300]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8006232:	d005      	beq.n	8006240 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006234:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006236:	f016 0602 	ands.w	r6, r6, #2
 800623a:	d0cf      	beq.n	80061dc <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800623c:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800623e:	b98b      	cbnz	r3, 8006264 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006240:	4a45      	ldr	r2, [pc, #276]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 8006242:	6893      	ldr	r3, [r2, #8]
 8006244:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800624c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800624e:	2680      	movs	r6, #128	@ 0x80
 8006250:	e7c4      	b.n	80061dc <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006252:	4b41      	ldr	r3, [pc, #260]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800625a:	d1b2      	bne.n	80061c2 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 800625c:	2001      	movs	r0, #1
 800625e:	e051      	b.n	8006304 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006260:	2600      	movs	r6, #0
 8006262:	e7bb      	b.n	80061dc <HAL_RCC_ClockConfig+0x68>
 8006264:	2600      	movs	r6, #0
 8006266:	e7b9      	b.n	80061dc <HAL_RCC_ClockConfig+0x68>
 8006268:	2600      	movs	r6, #0
 800626a:	e7b7      	b.n	80061dc <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800626c:	682b      	ldr	r3, [r5, #0]
 800626e:	f013 0f02 	tst.w	r3, #2
 8006272:	d048      	beq.n	8006306 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006274:	f013 0f04 	tst.w	r3, #4
 8006278:	d004      	beq.n	8006284 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800627a:	4a37      	ldr	r2, [pc, #220]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 800627c:	6893      	ldr	r3, [r2, #8]
 800627e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006282:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006284:	682b      	ldr	r3, [r5, #0]
 8006286:	f013 0f08 	tst.w	r3, #8
 800628a:	d006      	beq.n	800629a <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800628c:	4a32      	ldr	r2, [pc, #200]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 800628e:	6893      	ldr	r3, [r2, #8]
 8006290:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006294:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006298:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800629a:	4a2f      	ldr	r2, [pc, #188]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 800629c:	6893      	ldr	r3, [r2, #8]
 800629e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062a2:	68a9      	ldr	r1, [r5, #8]
 80062a4:	430b      	orrs	r3, r1
 80062a6:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006354 <HAL_RCC_ClockConfig+0x1e0>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 030f 	and.w	r3, r3, #15
 80062b0:	42a3      	cmp	r3, r4
 80062b2:	d830      	bhi.n	8006316 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062b4:	682b      	ldr	r3, [r5, #0]
 80062b6:	f013 0f04 	tst.w	r3, #4
 80062ba:	d006      	beq.n	80062ca <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062bc:	4a26      	ldr	r2, [pc, #152]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80062be:	6893      	ldr	r3, [r2, #8]
 80062c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80062c4:	68e9      	ldr	r1, [r5, #12]
 80062c6:	430b      	orrs	r3, r1
 80062c8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062ca:	682b      	ldr	r3, [r5, #0]
 80062cc:	f013 0f08 	tst.w	r3, #8
 80062d0:	d007      	beq.n	80062e2 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062d2:	4a21      	ldr	r2, [pc, #132]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80062d4:	6893      	ldr	r3, [r2, #8]
 80062d6:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80062da:	6929      	ldr	r1, [r5, #16]
 80062dc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80062e0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80062e2:	f7ff ff03 	bl	80060ec <HAL_RCC_GetSysClockFreq>
 80062e6:	4b1c      	ldr	r3, [pc, #112]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80062ee:	4a1c      	ldr	r2, [pc, #112]	@ (8006360 <HAL_RCC_ClockConfig+0x1ec>)
 80062f0:	5cd3      	ldrb	r3, [r2, r3]
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	40d8      	lsrs	r0, r3
 80062f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006364 <HAL_RCC_ClockConfig+0x1f0>)
 80062fa:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80062fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006368 <HAL_RCC_ClockConfig+0x1f4>)
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	f7fe f9fe 	bl	8004700 <HAL_InitTick>
}
 8006304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8006306:	2e80      	cmp	r6, #128	@ 0x80
 8006308:	d1ce      	bne.n	80062a8 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800630a:	4a13      	ldr	r2, [pc, #76]	@ (8006358 <HAL_RCC_ClockConfig+0x1e4>)
 800630c:	6893      	ldr	r3, [r2, #8]
 800630e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006312:	6093      	str	r3, [r2, #8]
 8006314:	e7c8      	b.n	80062a8 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006316:	4a0f      	ldr	r2, [pc, #60]	@ (8006354 <HAL_RCC_ClockConfig+0x1e0>)
 8006318:	6813      	ldr	r3, [r2, #0]
 800631a:	f023 030f 	bic.w	r3, r3, #15
 800631e:	4323      	orrs	r3, r4
 8006320:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006322:	f7fe fa31 	bl	8004788 <HAL_GetTick>
 8006326:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006328:	4b0a      	ldr	r3, [pc, #40]	@ (8006354 <HAL_RCC_ClockConfig+0x1e0>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 030f 	and.w	r3, r3, #15
 8006330:	42a3      	cmp	r3, r4
 8006332:	d0bf      	beq.n	80062b4 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006334:	f7fe fa28 	bl	8004788 <HAL_GetTick>
 8006338:	1b80      	subs	r0, r0, r6
 800633a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800633e:	4298      	cmp	r0, r3
 8006340:	d9f2      	bls.n	8006328 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8006342:	2003      	movs	r0, #3
 8006344:	e7de      	b.n	8006304 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8006346:	2001      	movs	r0, #1
}
 8006348:	4770      	bx	lr
      return HAL_ERROR;
 800634a:	2001      	movs	r0, #1
 800634c:	e7da      	b.n	8006304 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 800634e:	2001      	movs	r0, #1
 8006350:	e7d8      	b.n	8006304 <HAL_RCC_ClockConfig+0x190>
 8006352:	bf00      	nop
 8006354:	40022000 	.word	0x40022000
 8006358:	40021000 	.word	0x40021000
 800635c:	04c4b400 	.word	0x04c4b400
 8006360:	0800d0dc 	.word	0x0800d0dc
 8006364:	20000000 	.word	0x20000000
 8006368:	20000014 	.word	0x20000014

0800636c <HAL_RCC_GetHCLKFreq>:
}
 800636c:	4b01      	ldr	r3, [pc, #4]	@ (8006374 <HAL_RCC_GetHCLKFreq+0x8>)
 800636e:	6818      	ldr	r0, [r3, #0]
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	20000000 	.word	0x20000000

08006378 <HAL_RCC_GetPCLK1Freq>:
{
 8006378:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800637a:	f7ff fff7 	bl	800636c <HAL_RCC_GetHCLKFreq>
 800637e:	4b05      	ldr	r3, [pc, #20]	@ (8006394 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006386:	4a04      	ldr	r2, [pc, #16]	@ (8006398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006388:	5cd3      	ldrb	r3, [r2, r3]
 800638a:	f003 031f 	and.w	r3, r3, #31
}
 800638e:	40d8      	lsrs	r0, r3
 8006390:	bd08      	pop	{r3, pc}
 8006392:	bf00      	nop
 8006394:	40021000 	.word	0x40021000
 8006398:	0800d0d4 	.word	0x0800d0d4

0800639c <HAL_RCC_GetPCLK2Freq>:
{
 800639c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800639e:	f7ff ffe5 	bl	800636c <HAL_RCC_GetHCLKFreq>
 80063a2:	4b05      	ldr	r3, [pc, #20]	@ (80063b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80063aa:	4a04      	ldr	r2, [pc, #16]	@ (80063bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80063ac:	5cd3      	ldrb	r3, [r2, r3]
 80063ae:	f003 031f 	and.w	r3, r3, #31
}
 80063b2:	40d8      	lsrs	r0, r3
 80063b4:	bd08      	pop	{r3, pc}
 80063b6:	bf00      	nop
 80063b8:	40021000 	.word	0x40021000
 80063bc:	0800d0d4 	.word	0x0800d0d4

080063c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063c2:	b083      	sub	sp, #12
 80063c4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063c6:	6803      	ldr	r3, [r0, #0]
 80063c8:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80063cc:	d069      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ce:	4bae      	ldr	r3, [pc, #696]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80063d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063d2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80063d6:	d11e      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063d8:	4bab      	ldr	r3, [pc, #684]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80063da:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80063dc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80063e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80063e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80063ec:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063ee:	4aa7      	ldr	r2, [pc, #668]	@ (800668c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80063f0:	6813      	ldr	r3, [r2, #0]
 80063f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80063f8:	f7fe f9c6 	bl	8004788 <HAL_GetTick>
 80063fc:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063fe:	4ba3      	ldr	r3, [pc, #652]	@ (800668c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006406:	d108      	bne.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006408:	f7fe f9be 	bl	8004788 <HAL_GetTick>
 800640c:	1b40      	subs	r0, r0, r5
 800640e:	2802      	cmp	r0, #2
 8006410:	d9f5      	bls.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8006412:	2503      	movs	r5, #3
 8006414:	e002      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8006416:	2600      	movs	r6, #0
 8006418:	e7e9      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800641a:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 800641c:	bb45      	cbnz	r5, 8006470 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800641e:	4b9a      	ldr	r3, [pc, #616]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006424:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8006428:	d015      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x96>
 800642a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800642c:	429a      	cmp	r2, r3
 800642e:	d012      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006430:	4a95      	ldr	r2, [pc, #596]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006432:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006436:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800643a:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800643e:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8006442:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006446:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800644a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800644e:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006452:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006456:	f013 0f01 	tst.w	r3, #1
 800645a:	d110      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 800645c:	b945      	cbnz	r5, 8006470 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800645e:	4a8a      	ldr	r2, [pc, #552]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006460:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006464:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006468:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800646a:	430b      	orrs	r3, r1
 800646c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006470:	b1c6      	cbz	r6, 80064a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006472:	4a85      	ldr	r2, [pc, #532]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006474:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647a:	6593      	str	r3, [r2, #88]	@ 0x58
 800647c:	e012      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 800647e:	f7fe f983 	bl	8004788 <HAL_GetTick>
 8006482:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006484:	4b80      	ldr	r3, [pc, #512]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800648a:	f013 0f02 	tst.w	r3, #2
 800648e:	d1e5      	bne.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006490:	f7fe f97a 	bl	8004788 <HAL_GetTick>
 8006494:	1bc0      	subs	r0, r0, r7
 8006496:	f241 3388 	movw	r3, #5000	@ 0x1388
 800649a:	4298      	cmp	r0, r3
 800649c:	d9f2      	bls.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 800649e:	2503      	movs	r5, #3
 80064a0:	e7dc      	b.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064a2:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	f013 0f01 	tst.w	r3, #1
 80064aa:	d008      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064ac:	4a76      	ldr	r2, [pc, #472]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80064b2:	f023 0303 	bic.w	r3, r3, #3
 80064b6:	6861      	ldr	r1, [r4, #4]
 80064b8:	430b      	orrs	r3, r1
 80064ba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064be:	6823      	ldr	r3, [r4, #0]
 80064c0:	f013 0f02 	tst.w	r3, #2
 80064c4:	d008      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064c6:	4a70      	ldr	r2, [pc, #448]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064c8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80064cc:	f023 030c 	bic.w	r3, r3, #12
 80064d0:	68a1      	ldr	r1, [r4, #8]
 80064d2:	430b      	orrs	r3, r1
 80064d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	f013 0f04 	tst.w	r3, #4
 80064de:	d008      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064e0:	4a69      	ldr	r2, [pc, #420]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80064e6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80064ea:	68e1      	ldr	r1, [r4, #12]
 80064ec:	430b      	orrs	r3, r1
 80064ee:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	f013 0f08 	tst.w	r3, #8
 80064f8:	d008      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80064fa:	4a63      	ldr	r2, [pc, #396]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80064fc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006500:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006504:	6921      	ldr	r1, [r4, #16]
 8006506:	430b      	orrs	r3, r1
 8006508:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	f013 0f20 	tst.w	r3, #32
 8006512:	d008      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006514:	4a5c      	ldr	r2, [pc, #368]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006516:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800651a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800651e:	6961      	ldr	r1, [r4, #20]
 8006520:	430b      	orrs	r3, r1
 8006522:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800652c:	d008      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800652e:	4a56      	ldr	r2, [pc, #344]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006530:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006534:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006538:	69a1      	ldr	r1, [r4, #24]
 800653a:	430b      	orrs	r3, r1
 800653c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006546:	d008      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006548:	4a4f      	ldr	r2, [pc, #316]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800654a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800654e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006552:	69e1      	ldr	r1, [r4, #28]
 8006554:	430b      	orrs	r3, r1
 8006556:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006560:	d008      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006562:	4a49      	ldr	r2, [pc, #292]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006564:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006568:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800656c:	6a21      	ldr	r1, [r4, #32]
 800656e:	430b      	orrs	r3, r1
 8006570:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800657a:	d008      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800657c:	4a42      	ldr	r2, [pc, #264]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800657e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006582:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8006586:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006588:	430b      	orrs	r3, r1
 800658a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006594:	d00c      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006596:	4a3c      	ldr	r2, [pc, #240]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006598:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800659c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80065a0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80065a2:	430b      	orrs	r3, r1
 80065a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80065a8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80065aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065ae:	d057      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80065b0:	6823      	ldr	r3, [r4, #0]
 80065b2:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80065b6:	d00c      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80065b8:	4a33      	ldr	r2, [pc, #204]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80065ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80065be:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80065c2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80065c4:	430b      	orrs	r3, r1
 80065c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80065ca:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80065cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065d0:	d04b      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80065d8:	d00c      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80065da:	4a2b      	ldr	r2, [pc, #172]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80065dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80065e0:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80065e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80065e6:	430b      	orrs	r3, r1
 80065e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80065ec:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80065ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065f2:	d03f      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80065fa:	d00c      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065fc:	4a22      	ldr	r2, [pc, #136]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80065fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006602:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8006606:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006608:	430b      	orrs	r3, r1
 800660a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800660e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006614:	d033      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800661c:	d00c      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800661e:	4a1a      	ldr	r2, [pc, #104]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006620:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006624:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8006628:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800662a:	430b      	orrs	r3, r1
 800662c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006630:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006636:	d02b      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800663e:	d00c      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006640:	4a11      	ldr	r2, [pc, #68]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006642:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006646:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800664a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800664c:	430b      	orrs	r3, r1
 800664e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006652:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006654:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006658:	d01f      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  }

#endif /* QUADSPI */

  return status;
}
 800665a:	4628      	mov	r0, r5
 800665c:	b003      	add	sp, #12
 800665e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006660:	68d3      	ldr	r3, [r2, #12]
 8006662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006666:	60d3      	str	r3, [r2, #12]
 8006668:	e7a2      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800666a:	68d3      	ldr	r3, [r2, #12]
 800666c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006670:	60d3      	str	r3, [r2, #12]
 8006672:	e7ae      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006674:	68d3      	ldr	r3, [r2, #12]
 8006676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800667a:	60d3      	str	r3, [r2, #12]
 800667c:	e7ba      	b.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800667e:	68d3      	ldr	r3, [r2, #12]
 8006680:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006684:	60d3      	str	r3, [r2, #12]
 8006686:	e7c6      	b.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8006688:	40021000 	.word	0x40021000
 800668c:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006690:	68d3      	ldr	r3, [r2, #12]
 8006692:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006696:	60d3      	str	r3, [r2, #12]
 8006698:	e7ce      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800669a:	68d3      	ldr	r3, [r2, #12]
 800669c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066a0:	60d3      	str	r3, [r2, #12]
 80066a2:	e7da      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x29a>

080066a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a8:	b082      	sub	sp, #8
 80066aa:	4605      	mov	r5, r0
 80066ac:	4688      	mov	r8, r1
 80066ae:	4617      	mov	r7, r2
 80066b0:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066b2:	f7fe f869 	bl	8004788 <HAL_GetTick>
 80066b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066b8:	1a1b      	subs	r3, r3, r0
 80066ba:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 80066be:	f7fe f863 	bl	8004788 <HAL_GetTick>
 80066c2:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066c4:	4b28      	ldr	r3, [pc, #160]	@ (8006768 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80066cc:	fb09 f303 	mul.w	r3, r9, r3
 80066d0:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066d2:	682b      	ldr	r3, [r5, #0]
 80066d4:	689c      	ldr	r4, [r3, #8]
 80066d6:	ea38 0404 	bics.w	r4, r8, r4
 80066da:	bf0c      	ite	eq
 80066dc:	2301      	moveq	r3, #1
 80066de:	2300      	movne	r3, #0
 80066e0:	42bb      	cmp	r3, r7
 80066e2:	d03d      	beq.n	8006760 <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066e4:	f1b6 3fff 	cmp.w	r6, #4294967295
 80066e8:	d0f3      	beq.n	80066d2 <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066ea:	f7fe f84d 	bl	8004788 <HAL_GetTick>
 80066ee:	eba0 000a 	sub.w	r0, r0, sl
 80066f2:	4548      	cmp	r0, r9
 80066f4:	d207      	bcs.n	8006706 <SPI_WaitFlagStateUntilTimeout+0x62>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066f6:	9a01      	ldr	r2, [sp, #4]
 80066f8:	b102      	cbz	r2, 80066fc <SPI_WaitFlagStateUntilTimeout+0x58>
 80066fa:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 80066fc:	9b01      	ldr	r3, [sp, #4]
 80066fe:	3b01      	subs	r3, #1
 8006700:	9301      	str	r3, [sp, #4]
 8006702:	4691      	mov	r9, r2
 8006704:	e7e5      	b.n	80066d2 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006706:	682a      	ldr	r2, [r5, #0]
 8006708:	6853      	ldr	r3, [r2, #4]
 800670a:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800670e:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006710:	686b      	ldr	r3, [r5, #4]
 8006712:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006716:	d00b      	beq.n	8006730 <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006718:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800671a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800671e:	d014      	beq.n	800674a <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 8006720:	2301      	movs	r3, #1
 8006722:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006726:	2300      	movs	r3, #0
 8006728:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800672c:	2003      	movs	r0, #3
 800672e:	e018      	b.n	8006762 <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006730:	68ab      	ldr	r3, [r5, #8]
 8006732:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006736:	d002      	beq.n	800673e <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006738:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800673c:	d1ec      	bne.n	8006718 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 800673e:	682a      	ldr	r2, [r5, #0]
 8006740:	6813      	ldr	r3, [r2, #0]
 8006742:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006746:	6013      	str	r3, [r2, #0]
 8006748:	e7e6      	b.n	8006718 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 800674a:	682a      	ldr	r2, [r5, #0]
 800674c:	6813      	ldr	r3, [r2, #0]
 800674e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006752:	6013      	str	r3, [r2, #0]
 8006754:	682a      	ldr	r2, [r5, #0]
 8006756:	6813      	ldr	r3, [r2, #0]
 8006758:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800675c:	6013      	str	r3, [r2, #0]
 800675e:	e7df      	b.n	8006720 <SPI_WaitFlagStateUntilTimeout+0x7c>
    }
  }

  return HAL_OK;
 8006760:	2000      	movs	r0, #0
}
 8006762:	b002      	add	sp, #8
 8006764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006768:	20000000 	.word	0x20000000

0800676c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800676c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006770:	b082      	sub	sp, #8
 8006772:	4606      	mov	r6, r0
 8006774:	460c      	mov	r4, r1
 8006776:	4615      	mov	r5, r2
 8006778:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800677a:	2300      	movs	r3, #0
 800677c:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006780:	f7fe f802 	bl	8004788 <HAL_GetTick>
 8006784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006786:	1a1b      	subs	r3, r3, r0
 8006788:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 800678c:	f7fd fffc 	bl	8004788 <HAL_GetTick>
 8006790:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006792:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006796:	4b30      	ldr	r3, [pc, #192]	@ (8006858 <SPI_WaitFifoStateUntilTimeout+0xec>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800679e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80067a2:	0d1b      	lsrs	r3, r3, #20
 80067a4:	fb08 f303 	mul.w	r3, r8, r3
 80067a8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80067aa:	e002      	b.n	80067b2 <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 80067ac:	f1b7 3fff 	cmp.w	r7, #4294967295
 80067b0:	d112      	bne.n	80067d8 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 80067b2:	6833      	ldr	r3, [r6, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	ea03 0c04 	and.w	ip, r3, r4
 80067ba:	45ac      	cmp	ip, r5
 80067bc:	d047      	beq.n	800684e <SPI_WaitFifoStateUntilTimeout+0xe2>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80067be:	f5b4 6fc0 	cmp.w	r4, #1536	@ 0x600
 80067c2:	d1f3      	bne.n	80067ac <SPI_WaitFifoStateUntilTimeout+0x40>
 80067c4:	2d00      	cmp	r5, #0
 80067c6:	d1f1      	bne.n	80067ac <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 80067c8:	f89a 300c 	ldrb.w	r3, [sl, #12]
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80067d2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80067d6:	e7e9      	b.n	80067ac <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067d8:	f7fd ffd6 	bl	8004788 <HAL_GetTick>
 80067dc:	eba0 0009 	sub.w	r0, r0, r9
 80067e0:	4540      	cmp	r0, r8
 80067e2:	d207      	bcs.n	80067f4 <SPI_WaitFifoStateUntilTimeout+0x88>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80067e4:	9a01      	ldr	r2, [sp, #4]
 80067e6:	b102      	cbz	r2, 80067ea <SPI_WaitFifoStateUntilTimeout+0x7e>
 80067e8:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 80067ea:	9b01      	ldr	r3, [sp, #4]
 80067ec:	3b01      	subs	r3, #1
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	4690      	mov	r8, r2
 80067f2:	e7de      	b.n	80067b2 <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067f4:	6832      	ldr	r2, [r6, #0]
 80067f6:	6853      	ldr	r3, [r2, #4]
 80067f8:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80067fc:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067fe:	6873      	ldr	r3, [r6, #4]
 8006800:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006804:	d00b      	beq.n	800681e <SPI_WaitFifoStateUntilTimeout+0xb2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006806:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800680c:	d014      	beq.n	8006838 <SPI_WaitFifoStateUntilTimeout+0xcc>
        hspi->State = HAL_SPI_STATE_READY;
 800680e:	2301      	movs	r3, #1
 8006810:	f886 305d 	strb.w	r3, [r6, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006814:	2300      	movs	r3, #0
 8006816:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800681a:	2003      	movs	r0, #3
 800681c:	e018      	b.n	8006850 <SPI_WaitFifoStateUntilTimeout+0xe4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800681e:	68b3      	ldr	r3, [r6, #8]
 8006820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006824:	d002      	beq.n	800682c <SPI_WaitFifoStateUntilTimeout+0xc0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800682a:	d1ec      	bne.n	8006806 <SPI_WaitFifoStateUntilTimeout+0x9a>
          __HAL_SPI_DISABLE(hspi);
 800682c:	6832      	ldr	r2, [r6, #0]
 800682e:	6813      	ldr	r3, [r2, #0]
 8006830:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006834:	6013      	str	r3, [r2, #0]
 8006836:	e7e6      	b.n	8006806 <SPI_WaitFifoStateUntilTimeout+0x9a>
          SPI_RESET_CRC(hspi);
 8006838:	6832      	ldr	r2, [r6, #0]
 800683a:	6813      	ldr	r3, [r2, #0]
 800683c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	6832      	ldr	r2, [r6, #0]
 8006844:	6813      	ldr	r3, [r2, #0]
 8006846:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800684a:	6013      	str	r3, [r2, #0]
 800684c:	e7df      	b.n	800680e <SPI_WaitFifoStateUntilTimeout+0xa2>
    }
  }

  return HAL_OK;
 800684e:	2000      	movs	r0, #0
}
 8006850:	b002      	add	sp, #8
 8006852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006856:	bf00      	nop
 8006858:	20000000 	.word	0x20000000

0800685c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800685c:	b570      	push	{r4, r5, r6, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	4604      	mov	r4, r0
 8006862:	460d      	mov	r5, r1
 8006864:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006866:	9200      	str	r2, [sp, #0]
 8006868:	460b      	mov	r3, r1
 800686a:	2200      	movs	r2, #0
 800686c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006870:	f7ff ff7c 	bl	800676c <SPI_WaitFifoStateUntilTimeout>
 8006874:	b9b0      	cbnz	r0, 80068a4 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006876:	9600      	str	r6, [sp, #0]
 8006878:	462b      	mov	r3, r5
 800687a:	2200      	movs	r2, #0
 800687c:	2180      	movs	r1, #128	@ 0x80
 800687e:	4620      	mov	r0, r4
 8006880:	f7ff ff10 	bl	80066a4 <SPI_WaitFlagStateUntilTimeout>
 8006884:	b9a8      	cbnz	r0, 80068b2 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006886:	9600      	str	r6, [sp, #0]
 8006888:	462b      	mov	r3, r5
 800688a:	2200      	movs	r2, #0
 800688c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006890:	4620      	mov	r0, r4
 8006892:	f7ff ff6b 	bl	800676c <SPI_WaitFifoStateUntilTimeout>
 8006896:	b150      	cbz	r0, 80068ae <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006898:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800689a:	f043 0320 	orr.w	r3, r3, #32
 800689e:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068a0:	2003      	movs	r0, #3
 80068a2:	e004      	b.n	80068ae <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068a4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80068a6:	f043 0320 	orr.w	r3, r3, #32
 80068aa:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068ac:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 80068ae:	b002      	add	sp, #8
 80068b0:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068b2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80068b4:	f043 0320 	orr.w	r3, r3, #32
 80068b8:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068ba:	2003      	movs	r0, #3
 80068bc:	e7f7      	b.n	80068ae <SPI_EndRxTxTransaction+0x52>

080068be <HAL_SPI_MspInit>:
}
 80068be:	4770      	bx	lr

080068c0 <HAL_SPI_Init>:
  if (hspi == NULL)
 80068c0:	2800      	cmp	r0, #0
 80068c2:	d06f      	beq.n	80069a4 <HAL_SPI_Init+0xe4>
{
 80068c4:	b510      	push	{r4, lr}
 80068c6:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068c8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80068ca:	b933      	cbnz	r3, 80068da <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068cc:	6843      	ldr	r3, [r0, #4]
 80068ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068d2:	d005      	beq.n	80068e0 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61c3      	str	r3, [r0, #28]
 80068d8:	e002      	b.n	80068e0 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80068da:	2300      	movs	r3, #0
 80068dc:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80068de:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068e0:	2300      	movs	r3, #0
 80068e2:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80068e4:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d052      	beq.n	8006992 <HAL_SPI_Init+0xd2>
  hspi->State = HAL_SPI_STATE_BUSY;
 80068ec:	2302      	movs	r3, #2
 80068ee:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80068f2:	6822      	ldr	r2, [r4, #0]
 80068f4:	6813      	ldr	r3, [r2, #0]
 80068f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068fa:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068fc:	68e3      	ldr	r3, [r4, #12]
 80068fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006902:	d94c      	bls.n	800699e <HAL_SPI_Init+0xde>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006904:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006906:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800690a:	d004      	beq.n	8006916 <HAL_SPI_Init+0x56>
 800690c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006910:	d001      	beq.n	8006916 <HAL_SPI_Init+0x56>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006912:	2300      	movs	r3, #0
 8006914:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006916:	6863      	ldr	r3, [r4, #4]
 8006918:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 800691c:	68a1      	ldr	r1, [r4, #8]
 800691e:	f401 4104 	and.w	r1, r1, #33792	@ 0x8400
 8006922:	430b      	orrs	r3, r1
 8006924:	6921      	ldr	r1, [r4, #16]
 8006926:	f001 0102 	and.w	r1, r1, #2
 800692a:	430b      	orrs	r3, r1
 800692c:	6961      	ldr	r1, [r4, #20]
 800692e:	f001 0101 	and.w	r1, r1, #1
 8006932:	430b      	orrs	r3, r1
 8006934:	69a1      	ldr	r1, [r4, #24]
 8006936:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 800693a:	430b      	orrs	r3, r1
 800693c:	69e1      	ldr	r1, [r4, #28]
 800693e:	f001 0138 	and.w	r1, r1, #56	@ 0x38
 8006942:	430b      	orrs	r3, r1
 8006944:	6a21      	ldr	r1, [r4, #32]
 8006946:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800694a:	430b      	orrs	r3, r1
 800694c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800694e:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8006952:	6820      	ldr	r0, [r4, #0]
 8006954:	430b      	orrs	r3, r1
 8006956:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006958:	8b63      	ldrh	r3, [r4, #26]
 800695a:	f003 0304 	and.w	r3, r3, #4
 800695e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006960:	f001 0110 	and.w	r1, r1, #16
 8006964:	430b      	orrs	r3, r1
 8006966:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006968:	f001 0108 	and.w	r1, r1, #8
 800696c:	430b      	orrs	r3, r1
 800696e:	68e1      	ldr	r1, [r4, #12]
 8006970:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 8006974:	430b      	orrs	r3, r1
 8006976:	6821      	ldr	r1, [r4, #0]
 8006978:	431a      	orrs	r2, r3
 800697a:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800697c:	6822      	ldr	r2, [r4, #0]
 800697e:	69d3      	ldr	r3, [r2, #28]
 8006980:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006984:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006986:	2000      	movs	r0, #0
 8006988:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800698a:	2301      	movs	r3, #1
 800698c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8006990:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8006992:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8006996:	4620      	mov	r0, r4
 8006998:	f7ff ff91 	bl	80068be <HAL_SPI_MspInit>
 800699c:	e7a6      	b.n	80068ec <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800699e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80069a2:	e7b0      	b.n	8006906 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 80069a4:	2001      	movs	r0, #1
}
 80069a6:	4770      	bx	lr

080069a8 <HAL_SPI_Transmit>:
{
 80069a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069ac:	b083      	sub	sp, #12
 80069ae:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 80069b0:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	f000 80f4 	beq.w	8006ba2 <HAL_SPI_Transmit+0x1fa>
 80069ba:	4604      	mov	r4, r0
 80069bc:	4688      	mov	r8, r1
 80069be:	4691      	mov	r9, r2
 80069c0:	2301      	movs	r3, #1
 80069c2:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 80069c6:	f7fd fedf 	bl	8004788 <HAL_GetTick>
 80069ca:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80069cc:	f894 605d 	ldrb.w	r6, [r4, #93]	@ 0x5d
 80069d0:	b2f6      	uxtb	r6, r6
 80069d2:	2e01      	cmp	r6, #1
 80069d4:	f040 80dd 	bne.w	8006b92 <HAL_SPI_Transmit+0x1ea>
  if ((pData == NULL) || (Size == 0U))
 80069d8:	f1b8 0f00 	cmp.w	r8, #0
 80069dc:	f000 80da 	beq.w	8006b94 <HAL_SPI_Transmit+0x1ec>
 80069e0:	f1b9 0f00 	cmp.w	r9, #0
 80069e4:	f000 80d6 	beq.w	8006b94 <HAL_SPI_Transmit+0x1ec>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069e8:	2303      	movs	r3, #3
 80069ea:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ee:	2300      	movs	r3, #0
 80069f0:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80069f2:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80069f6:	f8a4 903c 	strh.w	r9, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80069fa:	f8a4 903e 	strh.w	r9, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80069fe:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006a00:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006a04:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006a08:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006a0a:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a0c:	68a3      	ldr	r3, [r4, #8]
 8006a0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a12:	d01e      	beq.n	8006a52 <HAL_SPI_Transmit+0xaa>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006a1c:	d103      	bne.n	8006a26 <HAL_SPI_Transmit+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a24:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a26:	68e3      	ldr	r3, [r4, #12]
 8006a28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a2c:	d944      	bls.n	8006ab8 <HAL_SPI_Transmit+0x110>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a2e:	6863      	ldr	r3, [r4, #4]
 8006a30:	b113      	cbz	r3, 8006a38 <HAL_SPI_Transmit+0x90>
 8006a32:	f1b9 0f01 	cmp.w	r9, #1
 8006a36:	d120      	bne.n	8006a7a <HAL_SPI_Transmit+0xd2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a38:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a3a:	6823      	ldr	r3, [r4, #0]
 8006a3c:	8812      	ldrh	r2, [r2, #0]
 8006a3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a42:	3302      	adds	r3, #2
 8006a44:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8006a46:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006a50:	e013      	b.n	8006a7a <HAL_SPI_Transmit+0xd2>
    __HAL_SPI_DISABLE(hspi);
 8006a52:	6822      	ldr	r2, [r4, #0]
 8006a54:	6813      	ldr	r3, [r2, #0]
 8006a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a5a:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006a5c:	6822      	ldr	r2, [r4, #0]
 8006a5e:	6813      	ldr	r3, [r2, #0]
 8006a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a64:	6013      	str	r3, [r2, #0]
 8006a66:	e7d5      	b.n	8006a14 <HAL_SPI_Transmit+0x6c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a68:	f7fd fe8e 	bl	8004788 <HAL_GetTick>
 8006a6c:	1bc0      	subs	r0, r0, r7
 8006a6e:	42a8      	cmp	r0, r5
 8006a70:	d302      	bcc.n	8006a78 <HAL_SPI_Transmit+0xd0>
 8006a72:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006a76:	d11a      	bne.n	8006aae <HAL_SPI_Transmit+0x106>
 8006a78:	b1cd      	cbz	r5, 8006aae <HAL_SPI_Transmit+0x106>
    while (hspi->TxXferCount > 0U)
 8006a7a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d06f      	beq.n	8006b62 <HAL_SPI_Transmit+0x1ba>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	689a      	ldr	r2, [r3, #8]
 8006a86:	f012 0f02 	tst.w	r2, #2
 8006a8a:	d0ed      	beq.n	8006a68 <HAL_SPI_Transmit+0xc0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a8c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a8e:	8812      	ldrh	r2, [r2, #0]
 8006a90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a92:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a94:	3302      	adds	r3, #2
 8006a96:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a98:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8006a9c:	fa1f fc8c 	uxth.w	ip, ip
 8006aa0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006aa4:	fa1f fc8c 	uxth.w	ip, ip
 8006aa8:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8006aac:	e7e5      	b.n	8006a7a <HAL_SPI_Transmit+0xd2>
          hspi->State = HAL_SPI_STATE_READY;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006ab4:	2603      	movs	r6, #3
          goto error;
 8006ab6:	e06d      	b.n	8006b94 <HAL_SPI_Transmit+0x1ec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ab8:	6863      	ldr	r3, [r4, #4]
 8006aba:	b113      	cbz	r3, 8006ac2 <HAL_SPI_Transmit+0x11a>
 8006abc:	f1b9 0f01 	cmp.w	r9, #1
 8006ac0:	d132      	bne.n	8006b28 <HAL_SPI_Transmit+0x180>
      if (hspi->TxXferCount > 1U)
 8006ac2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d90c      	bls.n	8006ae4 <HAL_SPI_Transmit+0x13c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006aca:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	8812      	ldrh	r2, [r2, #0]
 8006ad0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006ad4:	3302      	adds	r3, #2
 8006ad6:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006ad8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b02      	subs	r3, #2
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006ae2:	e021      	b.n	8006b28 <HAL_SPI_Transmit+0x180>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ae4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006ae6:	6823      	ldr	r3, [r4, #0]
 8006ae8:	7812      	ldrb	r2, [r2, #0]
 8006aea:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8006aec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006aee:	3301      	adds	r3, #1
 8006af0:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006af2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	3b01      	subs	r3, #1
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006afc:	e014      	b.n	8006b28 <HAL_SPI_Transmit+0x180>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006afe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006b04:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b06:	3301      	adds	r3, #1
 8006b08:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b0a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	3b01      	subs	r3, #1
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006b14:	e008      	b.n	8006b28 <HAL_SPI_Transmit+0x180>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b16:	f7fd fe37 	bl	8004788 <HAL_GetTick>
 8006b1a:	1bc0      	subs	r0, r0, r7
 8006b1c:	42a8      	cmp	r0, r5
 8006b1e:	d302      	bcc.n	8006b26 <HAL_SPI_Transmit+0x17e>
 8006b20:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006b24:	d118      	bne.n	8006b58 <HAL_SPI_Transmit+0x1b0>
 8006b26:	b1bd      	cbz	r5, 8006b58 <HAL_SPI_Transmit+0x1b0>
    while (hspi->TxXferCount > 0U)
 8006b28:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	b1cb      	cbz	r3, 8006b62 <HAL_SPI_Transmit+0x1ba>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b2e:	6822      	ldr	r2, [r4, #0]
 8006b30:	6893      	ldr	r3, [r2, #8]
 8006b32:	f013 0f02 	tst.w	r3, #2
 8006b36:	d0ee      	beq.n	8006b16 <HAL_SPI_Transmit+0x16e>
        if (hspi->TxXferCount > 1U)
 8006b38:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d9de      	bls.n	8006afe <HAL_SPI_Transmit+0x156>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b46:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b48:	3302      	adds	r3, #2
 8006b4a:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b4c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	3b02      	subs	r3, #2
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006b56:	e7e7      	b.n	8006b28 <HAL_SPI_Transmit+0x180>
          hspi->State = HAL_SPI_STATE_READY;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006b5e:	2603      	movs	r6, #3
          goto error;
 8006b60:	e018      	b.n	8006b94 <HAL_SPI_Transmit+0x1ec>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b62:	463a      	mov	r2, r7
 8006b64:	4629      	mov	r1, r5
 8006b66:	4620      	mov	r0, r4
 8006b68:	f7ff fe78 	bl	800685c <SPI_EndRxTxTransaction>
 8006b6c:	b108      	cbz	r0, 8006b72 <HAL_SPI_Transmit+0x1ca>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b6e:	2320      	movs	r3, #32
 8006b70:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b72:	68a3      	ldr	r3, [r4, #8]
 8006b74:	b933      	cbnz	r3, 8006b84 <HAL_SPI_Transmit+0x1dc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b76:	9301      	str	r3, [sp, #4]
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	9201      	str	r2, [sp, #4]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	9301      	str	r3, [sp, #4]
 8006b82:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b84:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006b86:	b92b      	cbnz	r3, 8006b94 <HAL_SPI_Transmit+0x1ec>
    hspi->State = HAL_SPI_STATE_READY;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b8e:	2600      	movs	r6, #0
 8006b90:	e000      	b.n	8006b94 <HAL_SPI_Transmit+0x1ec>
    errorcode = HAL_BUSY;
 8006b92:	2602      	movs	r6, #2
  __HAL_UNLOCK(hspi);
 8006b94:	2300      	movs	r3, #0
 8006b96:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	b003      	add	sp, #12
 8006b9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006ba2:	2602      	movs	r6, #2
 8006ba4:	e7f9      	b.n	8006b9a <HAL_SPI_Transmit+0x1f2>
	...

08006ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bac:	6a03      	ldr	r3, [r0, #32]
 8006bae:	f023 0301 	bic.w	r3, r3, #1
 8006bb2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bb6:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bbc:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc0:	680d      	ldr	r5, [r1, #0]
 8006bc2:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bc4:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bc8:	688b      	ldr	r3, [r1, #8]
 8006bca:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bcc:	4a1c      	ldr	r2, [pc, #112]	@ (8006c40 <TIM_OC1_SetConfig+0x98>)
 8006bce:	4290      	cmp	r0, r2
 8006bd0:	d00f      	beq.n	8006bf2 <TIM_OC1_SetConfig+0x4a>
 8006bd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bd6:	4290      	cmp	r0, r2
 8006bd8:	d00b      	beq.n	8006bf2 <TIM_OC1_SetConfig+0x4a>
 8006bda:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006bde:	4290      	cmp	r0, r2
 8006be0:	d007      	beq.n	8006bf2 <TIM_OC1_SetConfig+0x4a>
 8006be2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006be6:	4290      	cmp	r0, r2
 8006be8:	d003      	beq.n	8006bf2 <TIM_OC1_SetConfig+0x4a>
 8006bea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006bee:	4290      	cmp	r0, r2
 8006bf0:	d105      	bne.n	8006bfe <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bf2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006bf6:	68ca      	ldr	r2, [r1, #12]
 8006bf8:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bfa:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bfe:	4a10      	ldr	r2, [pc, #64]	@ (8006c40 <TIM_OC1_SetConfig+0x98>)
 8006c00:	4290      	cmp	r0, r2
 8006c02:	d00f      	beq.n	8006c24 <TIM_OC1_SetConfig+0x7c>
 8006c04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c08:	4290      	cmp	r0, r2
 8006c0a:	d00b      	beq.n	8006c24 <TIM_OC1_SetConfig+0x7c>
 8006c0c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006c10:	4290      	cmp	r0, r2
 8006c12:	d007      	beq.n	8006c24 <TIM_OC1_SetConfig+0x7c>
 8006c14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006c18:	4290      	cmp	r0, r2
 8006c1a:	d003      	beq.n	8006c24 <TIM_OC1_SetConfig+0x7c>
 8006c1c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006c20:	4290      	cmp	r0, r2
 8006c22:	d105      	bne.n	8006c30 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c24:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c28:	694a      	ldr	r2, [r1, #20]
 8006c2a:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c2c:	698c      	ldr	r4, [r1, #24]
 8006c2e:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c30:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c32:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c34:	684a      	ldr	r2, [r1, #4]
 8006c36:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c38:	6203      	str	r3, [r0, #32]
}
 8006c3a:	bc30      	pop	{r4, r5}
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	40012c00 	.word	0x40012c00

08006c44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c44:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c46:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c48:	6a02      	ldr	r2, [r0, #32]
 8006c4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c4e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c50:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c52:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c54:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006c58:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c5c:	680d      	ldr	r5, [r1, #0]
 8006c5e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c64:	688a      	ldr	r2, [r1, #8]
 8006c66:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c6a:	4a18      	ldr	r2, [pc, #96]	@ (8006ccc <TIM_OC3_SetConfig+0x88>)
 8006c6c:	4290      	cmp	r0, r2
 8006c6e:	d003      	beq.n	8006c78 <TIM_OC3_SetConfig+0x34>
 8006c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c74:	4290      	cmp	r0, r2
 8006c76:	d106      	bne.n	8006c86 <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c7c:	68ca      	ldr	r2, [r1, #12]
 8006c7e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c86:	4a11      	ldr	r2, [pc, #68]	@ (8006ccc <TIM_OC3_SetConfig+0x88>)
 8006c88:	4290      	cmp	r0, r2
 8006c8a:	d00f      	beq.n	8006cac <TIM_OC3_SetConfig+0x68>
 8006c8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c90:	4290      	cmp	r0, r2
 8006c92:	d00b      	beq.n	8006cac <TIM_OC3_SetConfig+0x68>
 8006c94:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006c98:	4290      	cmp	r0, r2
 8006c9a:	d007      	beq.n	8006cac <TIM_OC3_SetConfig+0x68>
 8006c9c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ca0:	4290      	cmp	r0, r2
 8006ca2:	d003      	beq.n	8006cac <TIM_OC3_SetConfig+0x68>
 8006ca4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ca8:	4290      	cmp	r0, r2
 8006caa:	d107      	bne.n	8006cbc <TIM_OC3_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cac:	f424 5240 	bic.w	r2, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006cb0:	694c      	ldr	r4, [r1, #20]
 8006cb2:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cb6:	698c      	ldr	r4, [r1, #24]
 8006cb8:	ea42 1404 	orr.w	r4, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cbc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cbe:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cc0:	684a      	ldr	r2, [r1, #4]
 8006cc2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc4:	6203      	str	r3, [r0, #32]
}
 8006cc6:	bc30      	pop	{r4, r5}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	40012c00 	.word	0x40012c00

08006cd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cd0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cd4:	6a02      	ldr	r2, [r0, #32]
 8006cd6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006cda:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cdc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cde:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ce0:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006ce4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce8:	680d      	ldr	r5, [r1, #0]
 8006cea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cf2:	688d      	ldr	r5, [r1, #8]
 8006cf4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006cf8:	4d17      	ldr	r5, [pc, #92]	@ (8006d58 <TIM_OC4_SetConfig+0x88>)
 8006cfa:	42a8      	cmp	r0, r5
 8006cfc:	d003      	beq.n	8006d06 <TIM_OC4_SetConfig+0x36>
 8006cfe:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006d02:	42a8      	cmp	r0, r5
 8006d04:	d106      	bne.n	8006d14 <TIM_OC4_SetConfig+0x44>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006d06:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006d0a:	68cd      	ldr	r5, [r1, #12]
 8006d0c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006d10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d14:	4d10      	ldr	r5, [pc, #64]	@ (8006d58 <TIM_OC4_SetConfig+0x88>)
 8006d16:	42a8      	cmp	r0, r5
 8006d18:	d00f      	beq.n	8006d3a <TIM_OC4_SetConfig+0x6a>
 8006d1a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006d1e:	42a8      	cmp	r0, r5
 8006d20:	d00b      	beq.n	8006d3a <TIM_OC4_SetConfig+0x6a>
 8006d22:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006d26:	42a8      	cmp	r0, r5
 8006d28:	d007      	beq.n	8006d3a <TIM_OC4_SetConfig+0x6a>
 8006d2a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006d2e:	42a8      	cmp	r0, r5
 8006d30:	d003      	beq.n	8006d3a <TIM_OC4_SetConfig+0x6a>
 8006d32:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006d36:	42a8      	cmp	r0, r5
 8006d38:	d107      	bne.n	8006d4a <TIM_OC4_SetConfig+0x7a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006d3a:	f424 4c40 	bic.w	ip, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d3e:	694c      	ldr	r4, [r1, #20]
 8006d40:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006d44:	698c      	ldr	r4, [r1, #24]
 8006d46:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d4a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d4c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d4e:	684a      	ldr	r2, [r1, #4]
 8006d50:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d52:	6203      	str	r3, [r0, #32]
}
 8006d54:	bc30      	pop	{r4, r5}
 8006d56:	4770      	bx	lr
 8006d58:	40012c00 	.word	0x40012c00

08006d5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d5c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d60:	6a02      	ldr	r2, [r0, #32]
 8006d62:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006d66:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d68:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d6a:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d6c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006d70:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d74:	680d      	ldr	r5, [r1, #0]
 8006d76:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d78:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d7c:	688a      	ldr	r2, [r1, #8]
 8006d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d82:	4a0f      	ldr	r2, [pc, #60]	@ (8006dc0 <TIM_OC5_SetConfig+0x64>)
 8006d84:	4290      	cmp	r0, r2
 8006d86:	d00f      	beq.n	8006da8 <TIM_OC5_SetConfig+0x4c>
 8006d88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d8c:	4290      	cmp	r0, r2
 8006d8e:	d00b      	beq.n	8006da8 <TIM_OC5_SetConfig+0x4c>
 8006d90:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006d94:	4290      	cmp	r0, r2
 8006d96:	d007      	beq.n	8006da8 <TIM_OC5_SetConfig+0x4c>
 8006d98:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006d9c:	4290      	cmp	r0, r2
 8006d9e:	d003      	beq.n	8006da8 <TIM_OC5_SetConfig+0x4c>
 8006da0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006da4:	4290      	cmp	r0, r2
 8006da6:	d104      	bne.n	8006db2 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006da8:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006dac:	694a      	ldr	r2, [r1, #20]
 8006dae:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006db2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006db4:	6505      	str	r5, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006db6:	684a      	ldr	r2, [r1, #4]
 8006db8:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dba:	6203      	str	r3, [r0, #32]
}
 8006dbc:	bc30      	pop	{r4, r5}
 8006dbe:	4770      	bx	lr
 8006dc0:	40012c00 	.word	0x40012c00

08006dc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006dc4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006dc8:	6a02      	ldr	r2, [r0, #32]
 8006dca:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006dce:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dd2:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006dd4:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006dd8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ddc:	680d      	ldr	r5, [r1, #0]
 8006dde:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006de2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006de6:	688d      	ldr	r5, [r1, #8]
 8006de8:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dec:	4d0f      	ldr	r5, [pc, #60]	@ (8006e2c <TIM_OC6_SetConfig+0x68>)
 8006dee:	42a8      	cmp	r0, r5
 8006df0:	d00f      	beq.n	8006e12 <TIM_OC6_SetConfig+0x4e>
 8006df2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006df6:	42a8      	cmp	r0, r5
 8006df8:	d00b      	beq.n	8006e12 <TIM_OC6_SetConfig+0x4e>
 8006dfa:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006dfe:	42a8      	cmp	r0, r5
 8006e00:	d007      	beq.n	8006e12 <TIM_OC6_SetConfig+0x4e>
 8006e02:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006e06:	42a8      	cmp	r0, r5
 8006e08:	d003      	beq.n	8006e12 <TIM_OC6_SetConfig+0x4e>
 8006e0a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006e0e:	42a8      	cmp	r0, r5
 8006e10:	d104      	bne.n	8006e1c <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e12:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e16:	694d      	ldr	r5, [r1, #20]
 8006e18:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e1c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e1e:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e20:	684a      	ldr	r2, [r1, #4]
 8006e22:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e24:	6203      	str	r3, [r0, #32]
}
 8006e26:	bc30      	pop	{r4, r5}
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40012c00 	.word	0x40012c00

08006e30 <HAL_TIM_Base_MspInit>:
}
 8006e30:	4770      	bx	lr
	...

08006e34 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006e34:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d132      	bne.n	8006ea4 <HAL_TIM_Base_Start_IT+0x70>
  htim->State = HAL_TIM_STATE_BUSY;
 8006e3e:	2302      	movs	r3, #2
 8006e40:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e44:	6802      	ldr	r2, [r0, #0]
 8006e46:	68d3      	ldr	r3, [r2, #12]
 8006e48:	f043 0301 	orr.w	r3, r3, #1
 8006e4c:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e4e:	6803      	ldr	r3, [r0, #0]
 8006e50:	4a17      	ldr	r2, [pc, #92]	@ (8006eb0 <HAL_TIM_Base_Start_IT+0x7c>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d018      	beq.n	8006e88 <HAL_TIM_Base_Start_IT+0x54>
 8006e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e5a:	d015      	beq.n	8006e88 <HAL_TIM_Base_Start_IT+0x54>
 8006e5c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d011      	beq.n	8006e88 <HAL_TIM_Base_Start_IT+0x54>
 8006e64:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00d      	beq.n	8006e88 <HAL_TIM_Base_Start_IT+0x54>
 8006e6c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d009      	beq.n	8006e88 <HAL_TIM_Base_Start_IT+0x54>
 8006e74:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d005      	beq.n	8006e88 <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	f042 0201 	orr.w	r2, r2, #1
 8006e82:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006e84:	2000      	movs	r0, #0
 8006e86:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e88:	6899      	ldr	r1, [r3, #8]
 8006e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8006eb4 <HAL_TIM_Base_Start_IT+0x80>)
 8006e8c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e8e:	2a06      	cmp	r2, #6
 8006e90:	d00a      	beq.n	8006ea8 <HAL_TIM_Base_Start_IT+0x74>
 8006e92:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8006e96:	d009      	beq.n	8006eac <HAL_TIM_Base_Start_IT+0x78>
      __HAL_TIM_ENABLE(htim);
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	f042 0201 	orr.w	r2, r2, #1
 8006e9e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	4770      	bx	lr
    return HAL_ERROR;
 8006ea4:	2001      	movs	r0, #1
 8006ea6:	4770      	bx	lr
  return HAL_OK;
 8006ea8:	2000      	movs	r0, #0
 8006eaa:	4770      	bx	lr
 8006eac:	2000      	movs	r0, #0
}
 8006eae:	4770      	bx	lr
 8006eb0:	40012c00 	.word	0x40012c00
 8006eb4:	00010007 	.word	0x00010007

08006eb8 <HAL_TIM_PWM_MspInit>:
}
 8006eb8:	4770      	bx	lr

08006eba <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 8006eba:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d00e      	beq.n	8006ee0 <HAL_TIM_GenerateEvent+0x26>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec8:	2202      	movs	r2, #2
 8006eca:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  htim->Instance->EGR = EventSource;
 8006ece:	6802      	ldr	r2, [r0, #0]
 8006ed0:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8006ed2:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  return HAL_OK;
 8006edc:	4618      	mov	r0, r3
 8006ede:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006ee0:	2002      	movs	r0, #2
}
 8006ee2:	4770      	bx	lr

08006ee4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006ee4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ee6:	4a30      	ldr	r2, [pc, #192]	@ (8006fa8 <TIM_Base_SetConfig+0xc4>)
 8006ee8:	4290      	cmp	r0, r2
 8006eea:	d00e      	beq.n	8006f0a <TIM_Base_SetConfig+0x26>
 8006eec:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006ef0:	d00b      	beq.n	8006f0a <TIM_Base_SetConfig+0x26>
 8006ef2:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006ef6:	4290      	cmp	r0, r2
 8006ef8:	d007      	beq.n	8006f0a <TIM_Base_SetConfig+0x26>
 8006efa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006efe:	4290      	cmp	r0, r2
 8006f00:	d003      	beq.n	8006f0a <TIM_Base_SetConfig+0x26>
 8006f02:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006f06:	4290      	cmp	r0, r2
 8006f08:	d103      	bne.n	8006f12 <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006f0e:	684a      	ldr	r2, [r1, #4]
 8006f10:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f12:	4a25      	ldr	r2, [pc, #148]	@ (8006fa8 <TIM_Base_SetConfig+0xc4>)
 8006f14:	4290      	cmp	r0, r2
 8006f16:	d01a      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f18:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006f1c:	d017      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f1e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006f22:	4290      	cmp	r0, r2
 8006f24:	d013      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f26:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f2a:	4290      	cmp	r0, r2
 8006f2c:	d00f      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f2e:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006f32:	4290      	cmp	r0, r2
 8006f34:	d00b      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f36:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006f3a:	4290      	cmp	r0, r2
 8006f3c:	d007      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f42:	4290      	cmp	r0, r2
 8006f44:	d003      	beq.n	8006f4e <TIM_Base_SetConfig+0x6a>
 8006f46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f4a:	4290      	cmp	r0, r2
 8006f4c:	d103      	bne.n	8006f56 <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f52:	68ca      	ldr	r2, [r1, #12]
 8006f54:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f5a:	694a      	ldr	r2, [r1, #20]
 8006f5c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006f5e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f60:	688b      	ldr	r3, [r1, #8]
 8006f62:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006f64:	680b      	ldr	r3, [r1, #0]
 8006f66:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f68:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa8 <TIM_Base_SetConfig+0xc4>)
 8006f6a:	4298      	cmp	r0, r3
 8006f6c:	d00f      	beq.n	8006f8e <TIM_Base_SetConfig+0xaa>
 8006f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f72:	4298      	cmp	r0, r3
 8006f74:	d00b      	beq.n	8006f8e <TIM_Base_SetConfig+0xaa>
 8006f76:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8006f7a:	4298      	cmp	r0, r3
 8006f7c:	d007      	beq.n	8006f8e <TIM_Base_SetConfig+0xaa>
 8006f7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f82:	4298      	cmp	r0, r3
 8006f84:	d003      	beq.n	8006f8e <TIM_Base_SetConfig+0xaa>
 8006f86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f8a:	4298      	cmp	r0, r3
 8006f8c:	d101      	bne.n	8006f92 <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 8006f8e:	690b      	ldr	r3, [r1, #16]
 8006f90:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006f92:	2301      	movs	r3, #1
 8006f94:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f96:	6903      	ldr	r3, [r0, #16]
 8006f98:	f013 0f01 	tst.w	r3, #1
 8006f9c:	d003      	beq.n	8006fa6 <TIM_Base_SetConfig+0xc2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f9e:	6903      	ldr	r3, [r0, #16]
 8006fa0:	f023 0301 	bic.w	r3, r3, #1
 8006fa4:	6103      	str	r3, [r0, #16]
}
 8006fa6:	4770      	bx	lr
 8006fa8:	40012c00 	.word	0x40012c00

08006fac <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006fac:	b360      	cbz	r0, 8007008 <HAL_TIM_Base_Init+0x5c>
{
 8006fae:	b510      	push	{r4, lr}
 8006fb0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006fb2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006fb6:	b313      	cbz	r3, 8006ffe <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	f851 0b04 	ldr.w	r0, [r1], #4
 8006fc4:	f7ff ff8e 	bl	8006ee4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fce:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006fd2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006fd6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006fda:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006fde:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fe6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006fea:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006fee:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006ff2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006ff6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006ffa:	2000      	movs	r0, #0
}
 8006ffc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006ffe:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007002:	f7ff ff15 	bl	8006e30 <HAL_TIM_Base_MspInit>
 8007006:	e7d7      	b.n	8006fb8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8007008:	2001      	movs	r0, #1
}
 800700a:	4770      	bx	lr

0800700c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800700c:	b360      	cbz	r0, 8007068 <HAL_TIM_PWM_Init+0x5c>
{
 800700e:	b510      	push	{r4, lr}
 8007010:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007012:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007016:	b313      	cbz	r3, 800705e <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007018:	2302      	movs	r3, #2
 800701a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800701e:	4621      	mov	r1, r4
 8007020:	f851 0b04 	ldr.w	r0, [r1], #4
 8007024:	f7ff ff5e 	bl	8006ee4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007028:	2301      	movs	r3, #1
 800702a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800702e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007032:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007036:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800703a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800703e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007046:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800704a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800704e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007052:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007056:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800705a:	2000      	movs	r0, #0
}
 800705c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800705e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007062:	f7ff ff29 	bl	8006eb8 <HAL_TIM_PWM_MspInit>
 8007066:	e7d7      	b.n	8007018 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8007068:	2001      	movs	r0, #1
}
 800706a:	4770      	bx	lr

0800706c <TIM_OC2_SetConfig>:
{
 800706c:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 800706e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007070:	6a02      	ldr	r2, [r0, #32]
 8007072:	f022 0210 	bic.w	r2, r2, #16
 8007076:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8007078:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800707a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800707c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007080:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007084:	680d      	ldr	r5, [r1, #0]
 8007086:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800708a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800708e:	688d      	ldr	r5, [r1, #8]
 8007090:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007094:	4d17      	ldr	r5, [pc, #92]	@ (80070f4 <TIM_OC2_SetConfig+0x88>)
 8007096:	42a8      	cmp	r0, r5
 8007098:	d003      	beq.n	80070a2 <TIM_OC2_SetConfig+0x36>
 800709a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800709e:	42a8      	cmp	r0, r5
 80070a0:	d106      	bne.n	80070b0 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 80070a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070a6:	68cd      	ldr	r5, [r1, #12]
 80070a8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80070ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070b0:	4d10      	ldr	r5, [pc, #64]	@ (80070f4 <TIM_OC2_SetConfig+0x88>)
 80070b2:	42a8      	cmp	r0, r5
 80070b4:	d00f      	beq.n	80070d6 <TIM_OC2_SetConfig+0x6a>
 80070b6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80070ba:	42a8      	cmp	r0, r5
 80070bc:	d00b      	beq.n	80070d6 <TIM_OC2_SetConfig+0x6a>
 80070be:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80070c2:	42a8      	cmp	r0, r5
 80070c4:	d007      	beq.n	80070d6 <TIM_OC2_SetConfig+0x6a>
 80070c6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80070ca:	42a8      	cmp	r0, r5
 80070cc:	d003      	beq.n	80070d6 <TIM_OC2_SetConfig+0x6a>
 80070ce:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80070d2:	42a8      	cmp	r0, r5
 80070d4:	d107      	bne.n	80070e6 <TIM_OC2_SetConfig+0x7a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80070d6:	f424 6c40 	bic.w	ip, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80070da:	694c      	ldr	r4, [r1, #20]
 80070dc:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070e0:	698c      	ldr	r4, [r1, #24]
 80070e2:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 80070e6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80070e8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80070ea:	684a      	ldr	r2, [r1, #4]
 80070ec:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80070ee:	6203      	str	r3, [r0, #32]
}
 80070f0:	bc30      	pop	{r4, r5}
 80070f2:	4770      	bx	lr
 80070f4:	40012c00 	.word	0x40012c00

080070f8 <HAL_TIM_PWM_ConfigChannel>:
{
 80070f8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80070fa:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80070fe:	2b01      	cmp	r3, #1
 8007100:	f000 8095 	beq.w	800722e <HAL_TIM_PWM_ConfigChannel+0x136>
 8007104:	4604      	mov	r4, r0
 8007106:	460d      	mov	r5, r1
 8007108:	2301      	movs	r3, #1
 800710a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800710e:	2a14      	cmp	r2, #20
 8007110:	f200 8088 	bhi.w	8007224 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8007114:	e8df f002 	tbb	[pc, r2]
 8007118:	8686860b 	.word	0x8686860b
 800711c:	8686861f 	.word	0x8686861f
 8007120:	86868634 	.word	0x86868634
 8007124:	86868648 	.word	0x86868648
 8007128:	8686865d 	.word	0x8686865d
 800712c:	71          	.byte	0x71
 800712d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800712e:	6800      	ldr	r0, [r0, #0]
 8007130:	f7ff fd3a 	bl	8006ba8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007134:	6822      	ldr	r2, [r4, #0]
 8007136:	6993      	ldr	r3, [r2, #24]
 8007138:	f043 0308 	orr.w	r3, r3, #8
 800713c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800713e:	6822      	ldr	r2, [r4, #0]
 8007140:	6993      	ldr	r3, [r2, #24]
 8007142:	f023 0304 	bic.w	r3, r3, #4
 8007146:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007148:	6822      	ldr	r2, [r4, #0]
 800714a:	6993      	ldr	r3, [r2, #24]
 800714c:	6929      	ldr	r1, [r5, #16]
 800714e:	430b      	orrs	r3, r1
 8007150:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8007152:	2000      	movs	r0, #0
      break;
 8007154:	e067      	b.n	8007226 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007156:	6800      	ldr	r0, [r0, #0]
 8007158:	f7ff ff88 	bl	800706c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800715c:	6822      	ldr	r2, [r4, #0]
 800715e:	6993      	ldr	r3, [r2, #24]
 8007160:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007164:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007166:	6822      	ldr	r2, [r4, #0]
 8007168:	6993      	ldr	r3, [r2, #24]
 800716a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800716e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007170:	6822      	ldr	r2, [r4, #0]
 8007172:	6993      	ldr	r3, [r2, #24]
 8007174:	6929      	ldr	r1, [r5, #16]
 8007176:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800717a:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800717c:	2000      	movs	r0, #0
      break;
 800717e:	e052      	b.n	8007226 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007180:	6800      	ldr	r0, [r0, #0]
 8007182:	f7ff fd5f 	bl	8006c44 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007186:	6822      	ldr	r2, [r4, #0]
 8007188:	69d3      	ldr	r3, [r2, #28]
 800718a:	f043 0308 	orr.w	r3, r3, #8
 800718e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007190:	6822      	ldr	r2, [r4, #0]
 8007192:	69d3      	ldr	r3, [r2, #28]
 8007194:	f023 0304 	bic.w	r3, r3, #4
 8007198:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800719a:	6822      	ldr	r2, [r4, #0]
 800719c:	69d3      	ldr	r3, [r2, #28]
 800719e:	6929      	ldr	r1, [r5, #16]
 80071a0:	430b      	orrs	r3, r1
 80071a2:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80071a4:	2000      	movs	r0, #0
      break;
 80071a6:	e03e      	b.n	8007226 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80071a8:	6800      	ldr	r0, [r0, #0]
 80071aa:	f7ff fd91 	bl	8006cd0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071ae:	6822      	ldr	r2, [r4, #0]
 80071b0:	69d3      	ldr	r3, [r2, #28]
 80071b2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80071b6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071b8:	6822      	ldr	r2, [r4, #0]
 80071ba:	69d3      	ldr	r3, [r2, #28]
 80071bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80071c0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071c2:	6822      	ldr	r2, [r4, #0]
 80071c4:	69d3      	ldr	r3, [r2, #28]
 80071c6:	6929      	ldr	r1, [r5, #16]
 80071c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80071cc:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80071ce:	2000      	movs	r0, #0
      break;
 80071d0:	e029      	b.n	8007226 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071d2:	6800      	ldr	r0, [r0, #0]
 80071d4:	f7ff fdc2 	bl	8006d5c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80071d8:	6822      	ldr	r2, [r4, #0]
 80071da:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80071dc:	f043 0308 	orr.w	r3, r3, #8
 80071e0:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80071e2:	6822      	ldr	r2, [r4, #0]
 80071e4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80071e6:	f023 0304 	bic.w	r3, r3, #4
 80071ea:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80071ec:	6822      	ldr	r2, [r4, #0]
 80071ee:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80071f0:	6929      	ldr	r1, [r5, #16]
 80071f2:	430b      	orrs	r3, r1
 80071f4:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80071f6:	2000      	movs	r0, #0
      break;
 80071f8:	e015      	b.n	8007226 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80071fa:	6800      	ldr	r0, [r0, #0]
 80071fc:	f7ff fde2 	bl	8006dc4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007200:	6822      	ldr	r2, [r4, #0]
 8007202:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007204:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007208:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800720a:	6822      	ldr	r2, [r4, #0]
 800720c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800720e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007212:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007214:	6822      	ldr	r2, [r4, #0]
 8007216:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007218:	6929      	ldr	r1, [r5, #16]
 800721a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800721e:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8007220:	2000      	movs	r0, #0
      break;
 8007222:	e000      	b.n	8007226 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8007224:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8007226:	2300      	movs	r3, #0
 8007228:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800722c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800722e:	2002      	movs	r0, #2
 8007230:	e7fc      	b.n	800722c <HAL_TIM_PWM_ConfigChannel+0x134>

08007232 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007232:	f001 011f 	and.w	r1, r1, #31
 8007236:	f04f 0c01 	mov.w	ip, #1
 800723a:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800723e:	6a03      	ldr	r3, [r0, #32]
 8007240:	ea23 030c 	bic.w	r3, r3, ip
 8007244:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007246:	6a03      	ldr	r3, [r0, #32]
 8007248:	408a      	lsls	r2, r1
 800724a:	4313      	orrs	r3, r2
 800724c:	6203      	str	r3, [r0, #32]
}
 800724e:	4770      	bx	lr

08007250 <HAL_TIM_PWM_Start>:
{
 8007250:	b510      	push	{r4, lr}
 8007252:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007254:	2910      	cmp	r1, #16
 8007256:	d83c      	bhi.n	80072d2 <HAL_TIM_PWM_Start+0x82>
 8007258:	e8df f001 	tbb	[pc, r1]
 800725c:	3b3b3b09 	.word	0x3b3b3b09
 8007260:	3b3b3b1f 	.word	0x3b3b3b1f
 8007264:	3b3b3b26 	.word	0x3b3b3b26
 8007268:	3b3b3b2d 	.word	0x3b3b3b2d
 800726c:	34          	.byte	0x34
 800726d:	00          	.byte	0x00
 800726e:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8007272:	b2db      	uxtb	r3, r3
 8007274:	3b01      	subs	r3, #1
 8007276:	bf18      	it	ne
 8007278:	2301      	movne	r3, #1
 800727a:	2b00      	cmp	r3, #0
 800727c:	f040 808e 	bne.w	800739c <HAL_TIM_PWM_Start+0x14c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007280:	2910      	cmp	r1, #16
 8007282:	d879      	bhi.n	8007378 <HAL_TIM_PWM_Start+0x128>
 8007284:	e8df f001 	tbb	[pc, r1]
 8007288:	7878782c 	.word	0x7878782c
 800728c:	78787868 	.word	0x78787868
 8007290:	7878786c 	.word	0x7878786c
 8007294:	78787870 	.word	0x78787870
 8007298:	74          	.byte	0x74
 8007299:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800729a:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	3b01      	subs	r3, #1
 80072a2:	bf18      	it	ne
 80072a4:	2301      	movne	r3, #1
 80072a6:	e7e8      	b.n	800727a <HAL_TIM_PWM_Start+0x2a>
 80072a8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	bf18      	it	ne
 80072b2:	2301      	movne	r3, #1
 80072b4:	e7e1      	b.n	800727a <HAL_TIM_PWM_Start+0x2a>
 80072b6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	3b01      	subs	r3, #1
 80072be:	bf18      	it	ne
 80072c0:	2301      	movne	r3, #1
 80072c2:	e7da      	b.n	800727a <HAL_TIM_PWM_Start+0x2a>
 80072c4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	3b01      	subs	r3, #1
 80072cc:	bf18      	it	ne
 80072ce:	2301      	movne	r3, #1
 80072d0:	e7d3      	b.n	800727a <HAL_TIM_PWM_Start+0x2a>
 80072d2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	3b01      	subs	r3, #1
 80072da:	bf18      	it	ne
 80072dc:	2301      	movne	r3, #1
 80072de:	e7cc      	b.n	800727a <HAL_TIM_PWM_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072e0:	2302      	movs	r3, #2
 80072e2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072e6:	2201      	movs	r2, #1
 80072e8:	6820      	ldr	r0, [r4, #0]
 80072ea:	f7ff ffa2 	bl	8007232 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072ee:	6823      	ldr	r3, [r4, #0]
 80072f0:	4a2d      	ldr	r2, [pc, #180]	@ (80073a8 <HAL_TIM_PWM_Start+0x158>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d00f      	beq.n	8007316 <HAL_TIM_PWM_Start+0xc6>
 80072f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d00b      	beq.n	8007316 <HAL_TIM_PWM_Start+0xc6>
 80072fe:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007302:	4293      	cmp	r3, r2
 8007304:	d007      	beq.n	8007316 <HAL_TIM_PWM_Start+0xc6>
 8007306:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800730a:	4293      	cmp	r3, r2
 800730c:	d003      	beq.n	8007316 <HAL_TIM_PWM_Start+0xc6>
 800730e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007312:	4293      	cmp	r3, r2
 8007314:	d103      	bne.n	800731e <HAL_TIM_PWM_Start+0xce>
    __HAL_TIM_MOE_ENABLE(htim);
 8007316:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007318:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800731c:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	4a21      	ldr	r2, [pc, #132]	@ (80073a8 <HAL_TIM_PWM_Start+0x158>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d02c      	beq.n	8007380 <HAL_TIM_PWM_Start+0x130>
 8007326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800732a:	d029      	beq.n	8007380 <HAL_TIM_PWM_Start+0x130>
 800732c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8007330:	4293      	cmp	r3, r2
 8007332:	d025      	beq.n	8007380 <HAL_TIM_PWM_Start+0x130>
 8007334:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007338:	4293      	cmp	r3, r2
 800733a:	d021      	beq.n	8007380 <HAL_TIM_PWM_Start+0x130>
 800733c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007340:	4293      	cmp	r3, r2
 8007342:	d01d      	beq.n	8007380 <HAL_TIM_PWM_Start+0x130>
 8007344:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007348:	4293      	cmp	r3, r2
 800734a:	d019      	beq.n	8007380 <HAL_TIM_PWM_Start+0x130>
    __HAL_TIM_ENABLE(htim);
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	f042 0201 	orr.w	r2, r2, #1
 8007352:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007354:	2000      	movs	r0, #0
 8007356:	e022      	b.n	800739e <HAL_TIM_PWM_Start+0x14e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007358:	2302      	movs	r3, #2
 800735a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800735e:	e7c2      	b.n	80072e6 <HAL_TIM_PWM_Start+0x96>
 8007360:	2302      	movs	r3, #2
 8007362:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007366:	e7be      	b.n	80072e6 <HAL_TIM_PWM_Start+0x96>
 8007368:	2302      	movs	r3, #2
 800736a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800736e:	e7ba      	b.n	80072e6 <HAL_TIM_PWM_Start+0x96>
 8007370:	2302      	movs	r3, #2
 8007372:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007376:	e7b6      	b.n	80072e6 <HAL_TIM_PWM_Start+0x96>
 8007378:	2302      	movs	r3, #2
 800737a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800737e:	e7b2      	b.n	80072e6 <HAL_TIM_PWM_Start+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007380:	6899      	ldr	r1, [r3, #8]
 8007382:	4a0a      	ldr	r2, [pc, #40]	@ (80073ac <HAL_TIM_PWM_Start+0x15c>)
 8007384:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007386:	2a06      	cmp	r2, #6
 8007388:	d00a      	beq.n	80073a0 <HAL_TIM_PWM_Start+0x150>
 800738a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800738e:	d009      	beq.n	80073a4 <HAL_TIM_PWM_Start+0x154>
      __HAL_TIM_ENABLE(htim);
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	f042 0201 	orr.w	r2, r2, #1
 8007396:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007398:	2000      	movs	r0, #0
 800739a:	e000      	b.n	800739e <HAL_TIM_PWM_Start+0x14e>
    return HAL_ERROR;
 800739c:	2001      	movs	r0, #1
}
 800739e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80073a0:	2000      	movs	r0, #0
 80073a2:	e7fc      	b.n	800739e <HAL_TIM_PWM_Start+0x14e>
 80073a4:	2000      	movs	r0, #0
 80073a6:	e7fa      	b.n	800739e <HAL_TIM_PWM_Start+0x14e>
 80073a8:	40012c00 	.word	0x40012c00
 80073ac:	00010007 	.word	0x00010007

080073b0 <HAL_TIM_PWM_Stop>:
{
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	4604      	mov	r4, r0
 80073b4:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80073b6:	2200      	movs	r2, #0
 80073b8:	6800      	ldr	r0, [r0, #0]
 80073ba:	f7ff ff3a 	bl	8007232 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	4a2a      	ldr	r2, [pc, #168]	@ (800746c <HAL_TIM_PWM_Stop+0xbc>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d00f      	beq.n	80073e6 <HAL_TIM_PWM_Stop+0x36>
 80073c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d00b      	beq.n	80073e6 <HAL_TIM_PWM_Stop+0x36>
 80073ce:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d007      	beq.n	80073e6 <HAL_TIM_PWM_Stop+0x36>
 80073d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80073da:	4293      	cmp	r3, r2
 80073dc:	d003      	beq.n	80073e6 <HAL_TIM_PWM_Stop+0x36>
 80073de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d10d      	bne.n	8007402 <HAL_TIM_PWM_Stop+0x52>
    __HAL_TIM_MOE_DISABLE(htim);
 80073e6:	6a19      	ldr	r1, [r3, #32]
 80073e8:	f241 1211 	movw	r2, #4369	@ 0x1111
 80073ec:	4211      	tst	r1, r2
 80073ee:	d108      	bne.n	8007402 <HAL_TIM_PWM_Stop+0x52>
 80073f0:	6a19      	ldr	r1, [r3, #32]
 80073f2:	f244 4244 	movw	r2, #17476	@ 0x4444
 80073f6:	4211      	tst	r1, r2
 80073f8:	d103      	bne.n	8007402 <HAL_TIM_PWM_Stop+0x52>
 80073fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007400:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 8007402:	6823      	ldr	r3, [r4, #0]
 8007404:	6a19      	ldr	r1, [r3, #32]
 8007406:	f241 1211 	movw	r2, #4369	@ 0x1111
 800740a:	4211      	tst	r1, r2
 800740c:	d108      	bne.n	8007420 <HAL_TIM_PWM_Stop+0x70>
 800740e:	6a19      	ldr	r1, [r3, #32]
 8007410:	f244 4244 	movw	r2, #17476	@ 0x4444
 8007414:	4211      	tst	r1, r2
 8007416:	d103      	bne.n	8007420 <HAL_TIM_PWM_Stop+0x70>
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	f022 0201 	bic.w	r2, r2, #1
 800741e:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007420:	b925      	cbnz	r5, 800742c <HAL_TIM_PWM_Stop+0x7c>
 8007422:	2301      	movs	r3, #1
 8007424:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 8007428:	2000      	movs	r0, #0
 800742a:	bd38      	pop	{r3, r4, r5, pc}
 800742c:	3d04      	subs	r5, #4
 800742e:	2d0c      	cmp	r5, #12
 8007430:	d818      	bhi.n	8007464 <HAL_TIM_PWM_Stop+0xb4>
 8007432:	e8df f005 	tbb	[pc, r5]
 8007436:	1707      	.short	0x1707
 8007438:	170b1717 	.word	0x170b1717
 800743c:	170f1717 	.word	0x170f1717
 8007440:	1717      	.short	0x1717
 8007442:	13          	.byte	0x13
 8007443:	00          	.byte	0x00
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007444:	2301      	movs	r3, #1
 8007446:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800744a:	e7ed      	b.n	8007428 <HAL_TIM_PWM_Stop+0x78>
 800744c:	2301      	movs	r3, #1
 800744e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007452:	e7e9      	b.n	8007428 <HAL_TIM_PWM_Stop+0x78>
 8007454:	2301      	movs	r3, #1
 8007456:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800745a:	e7e5      	b.n	8007428 <HAL_TIM_PWM_Stop+0x78>
 800745c:	2301      	movs	r3, #1
 800745e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007462:	e7e1      	b.n	8007428 <HAL_TIM_PWM_Stop+0x78>
 8007464:	2301      	movs	r3, #1
 8007466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800746a:	e7dd      	b.n	8007428 <HAL_TIM_PWM_Stop+0x78>
 800746c:	40012c00 	.word	0x40012c00

08007470 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007470:	f001 010f 	and.w	r1, r1, #15
 8007474:	f04f 0c04 	mov.w	ip, #4
 8007478:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800747c:	6a03      	ldr	r3, [r0, #32]
 800747e:	ea23 030c 	bic.w	r3, r3, ip
 8007482:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007484:	6a03      	ldr	r3, [r0, #32]
 8007486:	408a      	lsls	r2, r1
 8007488:	4313      	orrs	r3, r2
 800748a:	6203      	str	r3, [r0, #32]
}
 800748c:	4770      	bx	lr
	...

08007490 <HAL_TIMEx_PWMN_Start>:
{
 8007490:	b510      	push	{r4, lr}
 8007492:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007494:	4608      	mov	r0, r1
 8007496:	2900      	cmp	r1, #0
 8007498:	d133      	bne.n	8007502 <HAL_TIMEx_PWMN_Start+0x72>
 800749a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	3b01      	subs	r3, #1
 80074a2:	bf18      	it	ne
 80074a4:	2301      	movne	r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d162      	bne.n	8007570 <HAL_TIMEx_PWMN_Start+0xe0>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d142      	bne.n	8007534 <HAL_TIMEx_PWMN_Start+0xa4>
 80074ae:	2302      	movs	r3, #2
 80074b0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80074b4:	2204      	movs	r2, #4
 80074b6:	4601      	mov	r1, r0
 80074b8:	6820      	ldr	r0, [r4, #0]
 80074ba:	f7ff ffd9 	bl	8007470 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80074be:	6822      	ldr	r2, [r4, #0]
 80074c0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80074c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074c6:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074c8:	6823      	ldr	r3, [r4, #0]
 80074ca:	4a2c      	ldr	r2, [pc, #176]	@ (800757c <HAL_TIMEx_PWMN_Start+0xec>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d041      	beq.n	8007554 <HAL_TIMEx_PWMN_Start+0xc4>
 80074d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074d4:	d03e      	beq.n	8007554 <HAL_TIMEx_PWMN_Start+0xc4>
 80074d6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80074da:	4293      	cmp	r3, r2
 80074dc:	d03a      	beq.n	8007554 <HAL_TIMEx_PWMN_Start+0xc4>
 80074de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d036      	beq.n	8007554 <HAL_TIMEx_PWMN_Start+0xc4>
 80074e6:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d032      	beq.n	8007554 <HAL_TIMEx_PWMN_Start+0xc4>
 80074ee:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d02e      	beq.n	8007554 <HAL_TIMEx_PWMN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	f042 0201 	orr.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80074fe:	2000      	movs	r0, #0
 8007500:	e037      	b.n	8007572 <HAL_TIMEx_PWMN_Start+0xe2>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007502:	2904      	cmp	r1, #4
 8007504:	d008      	beq.n	8007518 <HAL_TIMEx_PWMN_Start+0x88>
 8007506:	2908      	cmp	r1, #8
 8007508:	d00d      	beq.n	8007526 <HAL_TIMEx_PWMN_Start+0x96>
 800750a:	f894 3047 	ldrb.w	r3, [r4, #71]	@ 0x47
 800750e:	b2db      	uxtb	r3, r3
 8007510:	3b01      	subs	r3, #1
 8007512:	bf18      	it	ne
 8007514:	2301      	movne	r3, #1
 8007516:	e7c6      	b.n	80074a6 <HAL_TIMEx_PWMN_Start+0x16>
 8007518:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800751c:	b2db      	uxtb	r3, r3
 800751e:	3b01      	subs	r3, #1
 8007520:	bf18      	it	ne
 8007522:	2301      	movne	r3, #1
 8007524:	e7bf      	b.n	80074a6 <HAL_TIMEx_PWMN_Start+0x16>
 8007526:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800752a:	b2db      	uxtb	r3, r3
 800752c:	3b01      	subs	r3, #1
 800752e:	bf18      	it	ne
 8007530:	2301      	movne	r3, #1
 8007532:	e7b8      	b.n	80074a6 <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007534:	2804      	cmp	r0, #4
 8007536:	d005      	beq.n	8007544 <HAL_TIMEx_PWMN_Start+0xb4>
 8007538:	2808      	cmp	r0, #8
 800753a:	d007      	beq.n	800754c <HAL_TIMEx_PWMN_Start+0xbc>
 800753c:	2302      	movs	r3, #2
 800753e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
 8007542:	e7b7      	b.n	80074b4 <HAL_TIMEx_PWMN_Start+0x24>
 8007544:	2302      	movs	r3, #2
 8007546:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800754a:	e7b3      	b.n	80074b4 <HAL_TIMEx_PWMN_Start+0x24>
 800754c:	2302      	movs	r3, #2
 800754e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007552:	e7af      	b.n	80074b4 <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007554:	6899      	ldr	r1, [r3, #8]
 8007556:	4a0a      	ldr	r2, [pc, #40]	@ (8007580 <HAL_TIMEx_PWMN_Start+0xf0>)
 8007558:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800755a:	2a06      	cmp	r2, #6
 800755c:	d00a      	beq.n	8007574 <HAL_TIMEx_PWMN_Start+0xe4>
 800755e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8007562:	d009      	beq.n	8007578 <HAL_TIMEx_PWMN_Start+0xe8>
      __HAL_TIM_ENABLE(htim);
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	f042 0201 	orr.w	r2, r2, #1
 800756a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800756c:	2000      	movs	r0, #0
 800756e:	e000      	b.n	8007572 <HAL_TIMEx_PWMN_Start+0xe2>
    return HAL_ERROR;
 8007570:	2001      	movs	r0, #1
}
 8007572:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8007574:	2000      	movs	r0, #0
 8007576:	e7fc      	b.n	8007572 <HAL_TIMEx_PWMN_Start+0xe2>
 8007578:	2000      	movs	r0, #0
 800757a:	e7fa      	b.n	8007572 <HAL_TIMEx_PWMN_Start+0xe2>
 800757c:	40012c00 	.word	0x40012c00
 8007580:	00010007 	.word	0x00010007

08007584 <HAL_TIMEx_PWMN_Stop>:
{
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	4604      	mov	r4, r0
 8007588:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800758a:	2200      	movs	r2, #0
 800758c:	6800      	ldr	r0, [r0, #0]
 800758e:	f7ff ff6f 	bl	8007470 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	6a19      	ldr	r1, [r3, #32]
 8007596:	f241 1211 	movw	r2, #4369	@ 0x1111
 800759a:	4211      	tst	r1, r2
 800759c:	d108      	bne.n	80075b0 <HAL_TIMEx_PWMN_Stop+0x2c>
 800759e:	6a19      	ldr	r1, [r3, #32]
 80075a0:	f244 4244 	movw	r2, #17476	@ 0x4444
 80075a4:	4211      	tst	r1, r2
 80075a6:	d103      	bne.n	80075b0 <HAL_TIMEx_PWMN_Stop+0x2c>
 80075a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80075ae:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 80075b0:	6823      	ldr	r3, [r4, #0]
 80075b2:	6a19      	ldr	r1, [r3, #32]
 80075b4:	f241 1211 	movw	r2, #4369	@ 0x1111
 80075b8:	4211      	tst	r1, r2
 80075ba:	d108      	bne.n	80075ce <HAL_TIMEx_PWMN_Stop+0x4a>
 80075bc:	6a19      	ldr	r1, [r3, #32]
 80075be:	f244 4244 	movw	r2, #17476	@ 0x4444
 80075c2:	4211      	tst	r1, r2
 80075c4:	d103      	bne.n	80075ce <HAL_TIMEx_PWMN_Stop+0x4a>
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	f022 0201 	bic.w	r2, r2, #1
 80075cc:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80075ce:	b925      	cbnz	r5, 80075da <HAL_TIMEx_PWMN_Stop+0x56>
 80075d0:	2301      	movs	r3, #1
 80075d2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 80075d6:	2000      	movs	r0, #0
 80075d8:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80075da:	2d04      	cmp	r5, #4
 80075dc:	d005      	beq.n	80075ea <HAL_TIMEx_PWMN_Stop+0x66>
 80075de:	2d08      	cmp	r5, #8
 80075e0:	d007      	beq.n	80075f2 <HAL_TIMEx_PWMN_Stop+0x6e>
 80075e2:	2301      	movs	r3, #1
 80075e4:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
 80075e8:	e7f5      	b.n	80075d6 <HAL_TIMEx_PWMN_Stop+0x52>
 80075ea:	2301      	movs	r3, #1
 80075ec:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80075f0:	e7f1      	b.n	80075d6 <HAL_TIMEx_PWMN_Stop+0x52>
 80075f2:	2301      	movs	r3, #1
 80075f4:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80075f8:	e7ed      	b.n	80075d6 <HAL_TIMEx_PWMN_Stop+0x52>
	...

080075fc <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80075fc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8007600:	2a01      	cmp	r2, #1
 8007602:	d040      	beq.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
{
 8007604:	b430      	push	{r4, r5}
 8007606:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8007608:	2201      	movs	r2, #1
 800760a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800760e:	2202      	movs	r2, #2
 8007610:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8007614:	6800      	ldr	r0, [r0, #0]
 8007616:	6842      	ldr	r2, [r0, #4]
  tmpsmcr = htim->Instance->SMCR;
 8007618:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800761a:	4d1c      	ldr	r5, [pc, #112]	@ (800768c <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 800761c:	42a8      	cmp	r0, r5
 800761e:	d003      	beq.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 8007620:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007624:	42a8      	cmp	r0, r5
 8007626:	d103      	bne.n	8007630 <HAL_TIMEx_MasterConfigSynchronization+0x34>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007628:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800762c:	684d      	ldr	r5, [r1, #4]
 800762e:	432a      	orrs	r2, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8007630:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8007634:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007638:	680d      	ldr	r5, [r1, #0]
 800763a:	432a      	orrs	r2, r5
  htim->Instance->CR2 = tmpcr2;
 800763c:	6042      	str	r2, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	4812      	ldr	r0, [pc, #72]	@ (800768c <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8007642:	4282      	cmp	r2, r0
 8007644:	d012      	beq.n	800766c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007646:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800764a:	d00f      	beq.n	800766c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800764c:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8007650:	4282      	cmp	r2, r0
 8007652:	d00b      	beq.n	800766c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007654:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8007658:	4282      	cmp	r2, r0
 800765a:	d007      	beq.n	800766c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800765c:	f500 3096 	add.w	r0, r0, #76800	@ 0x12c00
 8007660:	4282      	cmp	r2, r0
 8007662:	d003      	beq.n	800766c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007664:	f500 6040 	add.w	r0, r0, #3072	@ 0xc00
 8007668:	4282      	cmp	r2, r0
 800766a:	d104      	bne.n	8007676 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
    tmpsmcr &= ~TIM_SMCR_MSM;
 800766c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007670:	6889      	ldr	r1, [r1, #8]
 8007672:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 8007674:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8007676:	2201      	movs	r2, #1
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800767c:	2000      	movs	r0, #0
 800767e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8007682:	bc30      	pop	{r4, r5}
 8007684:	4770      	bx	lr
  __HAL_LOCK(htim);
 8007686:	2002      	movs	r0, #2
}
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	40012c00 	.word	0x40012c00

08007690 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007690:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007692:	e852 3f00 	ldrex	r3, [r2]
 8007696:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769a:	e842 3100 	strex	r1, r3, [r2]
 800769e:	2900      	cmp	r1, #0
 80076a0:	d1f6      	bne.n	8007690 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076a2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a4:	f102 0308 	add.w	r3, r2, #8
 80076a8:	e853 3f00 	ldrex	r3, [r3]
 80076ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076b0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	3208      	adds	r2, #8
 80076b6:	e842 3100 	strex	r1, r3, [r2]
 80076ba:	2900      	cmp	r1, #0
 80076bc:	d1f1      	bne.n	80076a2 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076be:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d006      	beq.n	80076d2 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076c4:	2320      	movs	r3, #32
 80076c6:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ca:	2300      	movs	r3, #0
 80076cc:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076ce:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80076d0:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076d2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d4:	e852 3f00 	ldrex	r3, [r2]
 80076d8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	e842 3100 	strex	r1, r3, [r2]
 80076e0:	2900      	cmp	r1, #0
 80076e2:	d1f6      	bne.n	80076d2 <UART_EndRxTransfer+0x42>
 80076e4:	e7ee      	b.n	80076c4 <UART_EndRxTransfer+0x34>

080076e6 <HAL_UART_TxCpltCallback>:
}
 80076e6:	4770      	bx	lr

080076e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80076e8:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80076ea:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	e852 3f00 	ldrex	r3, [r2]
 80076f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f4:	e842 3100 	strex	r1, r3, [r2]
 80076f8:	2900      	cmp	r1, #0
 80076fa:	d1f6      	bne.n	80076ea <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076fc:	2320      	movs	r3, #32
 80076fe:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007702:	2300      	movs	r3, #0
 8007704:	6783      	str	r3, [r0, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007706:	f7ff ffee 	bl	80076e6 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800770a:	bd08      	pop	{r3, pc}

0800770c <UART_DMAAbortOnError>:
{
 800770c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800770e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8007710:	2300      	movs	r3, #0
 8007712:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007716:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 800771a:	f7fc fb5f 	bl	8003ddc <HAL_UART_ErrorCallback>
}
 800771e:	bd08      	pop	{r3, pc}

08007720 <HAL_UARTEx_RxEventCallback>:
}
 8007720:	4770      	bx	lr
	...

08007724 <HAL_UART_IRQHandler>:
{
 8007724:	b570      	push	{r4, r5, r6, lr}
 8007726:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007728:	6802      	ldr	r2, [r0, #0]
 800772a:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800772c:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800772e:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8007730:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 8007734:	ea13 0f0c 	tst.w	r3, ip
 8007738:	d10d      	bne.n	8007756 <HAL_UART_IRQHandler+0x32>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800773a:	f013 0f20 	tst.w	r3, #32
 800773e:	d010      	beq.n	8007762 <HAL_UART_IRQHandler+0x3e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007740:	f010 0f20 	tst.w	r0, #32
 8007744:	d102      	bne.n	800774c <HAL_UART_IRQHandler+0x28>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007746:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 800774a:	d00a      	beq.n	8007762 <HAL_UART_IRQHandler+0x3e>
      if (huart->RxISR != NULL)
 800774c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800774e:	b393      	cbz	r3, 80077b6 <HAL_UART_IRQHandler+0x92>
        huart->RxISR(huart);
 8007750:	4620      	mov	r0, r4
 8007752:	4798      	blx	r3
      return;
 8007754:	e02f      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007756:	4db4      	ldr	r5, [pc, #720]	@ (8007a28 <HAL_UART_IRQHandler+0x304>)
 8007758:	400d      	ands	r5, r1
 800775a:	d12d      	bne.n	80077b8 <HAL_UART_IRQHandler+0x94>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800775c:	4eb3      	ldr	r6, [pc, #716]	@ (8007a2c <HAL_UART_IRQHandler+0x308>)
 800775e:	4230      	tst	r0, r6
 8007760:	d12a      	bne.n	80077b8 <HAL_UART_IRQHandler+0x94>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007762:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 8007764:	2d01      	cmp	r5, #1
 8007766:	f000 80c0 	beq.w	80078ea <HAL_UART_IRQHandler+0x1c6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800776a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800776e:	d003      	beq.n	8007778 <HAL_UART_IRQHandler+0x54>
 8007770:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 8007774:	f040 815e 	bne.w	8007a34 <HAL_UART_IRQHandler+0x310>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007778:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800777c:	d007      	beq.n	800778e <HAL_UART_IRQHandler+0x6a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800777e:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8007782:	f040 815e 	bne.w	8007a42 <HAL_UART_IRQHandler+0x31e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007786:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 800778a:	f040 815a 	bne.w	8007a42 <HAL_UART_IRQHandler+0x31e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800778e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007792:	d003      	beq.n	800779c <HAL_UART_IRQHandler+0x78>
 8007794:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8007798:	f040 815a 	bne.w	8007a50 <HAL_UART_IRQHandler+0x32c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800779c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80077a0:	d003      	beq.n	80077aa <HAL_UART_IRQHandler+0x86>
 80077a2:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 80077a6:	f040 8157 	bne.w	8007a58 <HAL_UART_IRQHandler+0x334>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80077aa:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80077ae:	d002      	beq.n	80077b6 <HAL_UART_IRQHandler+0x92>
 80077b0:	2800      	cmp	r0, #0
 80077b2:	f2c0 8155 	blt.w	8007a60 <HAL_UART_IRQHandler+0x33c>
}
 80077b6:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077b8:	f013 0f01 	tst.w	r3, #1
 80077bc:	d009      	beq.n	80077d2 <HAL_UART_IRQHandler+0xae>
 80077be:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80077c2:	d006      	beq.n	80077d2 <HAL_UART_IRQHandler+0xae>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077c4:	2601      	movs	r6, #1
 80077c6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077c8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80077cc:	4332      	orrs	r2, r6
 80077ce:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077d2:	f013 0f02 	tst.w	r3, #2
 80077d6:	d00b      	beq.n	80077f0 <HAL_UART_IRQHandler+0xcc>
 80077d8:	f011 0f01 	tst.w	r1, #1
 80077dc:	d008      	beq.n	80077f0 <HAL_UART_IRQHandler+0xcc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077de:	6822      	ldr	r2, [r4, #0]
 80077e0:	2602      	movs	r6, #2
 80077e2:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077e4:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80077e8:	f042 0204 	orr.w	r2, r2, #4
 80077ec:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077f0:	f013 0f04 	tst.w	r3, #4
 80077f4:	d00b      	beq.n	800780e <HAL_UART_IRQHandler+0xea>
 80077f6:	f011 0f01 	tst.w	r1, #1
 80077fa:	d008      	beq.n	800780e <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077fc:	6822      	ldr	r2, [r4, #0]
 80077fe:	2604      	movs	r6, #4
 8007800:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007802:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007806:	f042 0202 	orr.w	r2, r2, #2
 800780a:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 800780e:	f013 0f08 	tst.w	r3, #8
 8007812:	d00b      	beq.n	800782c <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007814:	f010 0f20 	tst.w	r0, #32
 8007818:	d100      	bne.n	800781c <HAL_UART_IRQHandler+0xf8>
 800781a:	b13d      	cbz	r5, 800782c <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800781c:	6822      	ldr	r2, [r4, #0]
 800781e:	2508      	movs	r5, #8
 8007820:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007822:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007826:	432a      	orrs	r2, r5
 8007828:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800782c:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8007830:	d00c      	beq.n	800784c <HAL_UART_IRQHandler+0x128>
 8007832:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 8007836:	d009      	beq.n	800784c <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007838:	6822      	ldr	r2, [r4, #0]
 800783a:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800783e:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007840:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007844:	f042 0220 	orr.w	r2, r2, #32
 8007848:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800784c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007850:	2a00      	cmp	r2, #0
 8007852:	d0b0      	beq.n	80077b6 <HAL_UART_IRQHandler+0x92>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007854:	f013 0f20 	tst.w	r3, #32
 8007858:	d009      	beq.n	800786e <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800785a:	f010 0f20 	tst.w	r0, #32
 800785e:	d102      	bne.n	8007866 <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007860:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 8007864:	d003      	beq.n	800786e <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 8007866:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8007868:	b10b      	cbz	r3, 800786e <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 800786a:	4620      	mov	r0, r4
 800786c:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800786e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800787a:	d102      	bne.n	8007882 <HAL_UART_IRQHandler+0x15e>
 800787c:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8007880:	d02c      	beq.n	80078dc <HAL_UART_IRQHandler+0x1b8>
        UART_EndRxTransfer(huart);
 8007882:	4620      	mov	r0, r4
 8007884:	f7ff ff04 	bl	8007690 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007888:	6823      	ldr	r3, [r4, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007890:	d020      	beq.n	80078d4 <HAL_UART_IRQHandler+0x1b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007892:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007894:	f102 0308 	add.w	r3, r2, #8
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a0:	3208      	adds	r2, #8
 80078a2:	e842 3100 	strex	r1, r3, [r2]
 80078a6:	2900      	cmp	r1, #0
 80078a8:	d1f3      	bne.n	8007892 <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 80078aa:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80078ae:	b16b      	cbz	r3, 80078cc <HAL_UART_IRQHandler+0x1a8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078b0:	4a5f      	ldr	r2, [pc, #380]	@ (8007a30 <HAL_UART_IRQHandler+0x30c>)
 80078b2:	639a      	str	r2, [r3, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078b4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80078b8:	f7fd ff5a 	bl	8005770 <HAL_DMA_Abort_IT>
 80078bc:	2800      	cmp	r0, #0
 80078be:	f43f af7a 	beq.w	80077b6 <HAL_UART_IRQHandler+0x92>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078c2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80078c6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80078c8:	4798      	blx	r3
 80078ca:	e774      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
            HAL_UART_ErrorCallback(huart);
 80078cc:	4620      	mov	r0, r4
 80078ce:	f7fc fa85 	bl	8003ddc <HAL_UART_ErrorCallback>
 80078d2:	e770      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
          HAL_UART_ErrorCallback(huart);
 80078d4:	4620      	mov	r0, r4
 80078d6:	f7fc fa81 	bl	8003ddc <HAL_UART_ErrorCallback>
 80078da:	e76c      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
        HAL_UART_ErrorCallback(huart);
 80078dc:	4620      	mov	r0, r4
 80078de:	f7fc fa7d 	bl	8003ddc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078e2:	2300      	movs	r3, #0
 80078e4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    return;
 80078e8:	e765      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80078ea:	f013 0f10 	tst.w	r3, #16
 80078ee:	f43f af3c 	beq.w	800776a <HAL_UART_IRQHandler+0x46>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80078f2:	f010 0f10 	tst.w	r0, #16
 80078f6:	f43f af38 	beq.w	800776a <HAL_UART_IRQHandler+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078fa:	2310      	movs	r3, #16
 80078fc:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078fe:	6823      	ldr	r3, [r4, #0]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007906:	d053      	beq.n	80079b0 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007908:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800790c:	6813      	ldr	r3, [r2, #0]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8007912:	2b00      	cmp	r3, #0
 8007914:	f43f af4f 	beq.w	80077b6 <HAL_UART_IRQHandler+0x92>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007918:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800791c:	4299      	cmp	r1, r3
 800791e:	f67f af4a 	bls.w	80077b6 <HAL_UART_IRQHandler+0x92>
        huart->RxXferCount = nb_remaining_rx_data;
 8007922:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007926:	6813      	ldr	r3, [r2, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f013 0f20 	tst.w	r3, #32
 800792e:	d132      	bne.n	8007996 <HAL_UART_IRQHandler+0x272>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007930:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007932:	e852 3f00 	ldrex	r3, [r2]
 8007936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	e842 3100 	strex	r1, r3, [r2]
 800793e:	2900      	cmp	r1, #0
 8007940:	d1f6      	bne.n	8007930 <HAL_UART_IRQHandler+0x20c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007942:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007944:	f102 0308 	add.w	r3, r2, #8
 8007948:	e853 3f00 	ldrex	r3, [r3]
 800794c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007950:	3208      	adds	r2, #8
 8007952:	e842 3100 	strex	r1, r3, [r2]
 8007956:	2900      	cmp	r1, #0
 8007958:	d1f3      	bne.n	8007942 <HAL_UART_IRQHandler+0x21e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800795a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795c:	f102 0308 	add.w	r3, r2, #8
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	3208      	adds	r2, #8
 800796a:	e842 3100 	strex	r1, r3, [r2]
 800796e:	2900      	cmp	r1, #0
 8007970:	d1f3      	bne.n	800795a <HAL_UART_IRQHandler+0x236>
          huart->RxState = HAL_UART_STATE_READY;
 8007972:	2320      	movs	r3, #32
 8007974:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007978:	2300      	movs	r3, #0
 800797a:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800797c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797e:	e852 3f00 	ldrex	r3, [r2]
 8007982:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007986:	e842 3100 	strex	r1, r3, [r2]
 800798a:	2900      	cmp	r1, #0
 800798c:	d1f6      	bne.n	800797c <HAL_UART_IRQHandler+0x258>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800798e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007992:	f7fd feb7 	bl	8005704 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007996:	2302      	movs	r3, #2
 8007998:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800799a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800799e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	1ac9      	subs	r1, r1, r3
 80079a6:	b289      	uxth	r1, r1
 80079a8:	4620      	mov	r0, r4
 80079aa:	f7ff feb9 	bl	8007720 <HAL_UARTEx_RxEventCallback>
      return;
 80079ae:	e702      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079b0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80079b4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	1ac9      	subs	r1, r1, r3
 80079bc:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80079be:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f43f aef6 	beq.w	80077b6 <HAL_UART_IRQHandler+0x92>
          && (nb_rx_data > 0U))
 80079ca:	2900      	cmp	r1, #0
 80079cc:	f43f aef3 	beq.w	80077b6 <HAL_UART_IRQHandler+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079d0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d2:	e852 3f00 	ldrex	r3, [r2]
 80079d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079da:	e842 3000 	strex	r0, r3, [r2]
 80079de:	2800      	cmp	r0, #0
 80079e0:	d1f6      	bne.n	80079d0 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079e2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e4:	f102 0308 	add.w	r3, r2, #8
 80079e8:	e853 3f00 	ldrex	r3, [r3]
 80079ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079f0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f4:	3208      	adds	r2, #8
 80079f6:	e842 3000 	strex	r0, r3, [r2]
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d1f1      	bne.n	80079e2 <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 80079fe:	2320      	movs	r3, #32
 8007a00:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a04:	2300      	movs	r3, #0
 8007a06:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8007a08:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a0a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0c:	e852 3f00 	ldrex	r3, [r2]
 8007a10:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a14:	e842 3000 	strex	r0, r3, [r2]
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	d1f6      	bne.n	8007a0a <HAL_UART_IRQHandler+0x2e6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a1c:	2302      	movs	r3, #2
 8007a1e:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a20:	4620      	mov	r0, r4
 8007a22:	f7ff fe7d 	bl	8007720 <HAL_UARTEx_RxEventCallback>
      return;
 8007a26:	e6c6      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
 8007a28:	10000001 	.word	0x10000001
 8007a2c:	04000120 	.word	0x04000120
 8007a30:	0800770d 	.word	0x0800770d
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a34:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007a38:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f000 fefa 	bl	8008834 <HAL_UARTEx_WakeupCallback>
    return;
 8007a40:	e6b9      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
    if (huart->TxISR != NULL)
 8007a42:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f43f aeb6 	beq.w	80077b6 <HAL_UART_IRQHandler+0x92>
      huart->TxISR(huart);
 8007a4a:	4620      	mov	r0, r4
 8007a4c:	4798      	blx	r3
    return;
 8007a4e:	e6b2      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
    UART_EndTransmit_IT(huart);
 8007a50:	4620      	mov	r0, r4
 8007a52:	f7ff fe49 	bl	80076e8 <UART_EndTransmit_IT>
    return;
 8007a56:	e6ae      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007a58:	4620      	mov	r0, r4
 8007a5a:	f000 feed 	bl	8008838 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8007a5e:	e6aa      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007a60:	4620      	mov	r0, r4
 8007a62:	f000 fee8 	bl	8008836 <HAL_UARTEx_RxFifoFullCallback>
    return;
 8007a66:	e6a6      	b.n	80077b6 <HAL_UART_IRQHandler+0x92>

08007a68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a68:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8007a6a:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a6e:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007a72:	2a22      	cmp	r2, #34	@ 0x22
 8007a74:	d005      	beq.n	8007a82 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a76:	6802      	ldr	r2, [r0, #0]
 8007a78:	6993      	ldr	r3, [r2, #24]
 8007a7a:	f043 0308 	orr.w	r3, r3, #8
 8007a7e:	6193      	str	r3, [r2, #24]
  }
}
 8007a80:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a82:	6802      	ldr	r2, [r0, #0]
 8007a84:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8007a8a:	400b      	ands	r3, r1
 8007a8c:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8007a8e:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8007a90:	3301      	adds	r3, #1
 8007a92:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8007a94:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8007aa2:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1e9      	bne.n	8007a80 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aae:	e852 3f00 	ldrex	r3, [r2]
 8007ab2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab6:	e842 3100 	strex	r1, r3, [r2]
 8007aba:	2900      	cmp	r1, #0
 8007abc:	d1f6      	bne.n	8007aac <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007abe:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac0:	f102 0308 	add.w	r3, r2, #8
 8007ac4:	e853 3f00 	ldrex	r3, [r3]
 8007ac8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007acc:	3208      	adds	r2, #8
 8007ace:	e842 3100 	strex	r1, r3, [r2]
 8007ad2:	2900      	cmp	r1, #0
 8007ad4:	d1f3      	bne.n	8007abe <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	2320      	movs	r3, #32
 8007ad8:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 8007adc:	2300      	movs	r3, #0
 8007ade:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ae0:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ae2:	6803      	ldr	r3, [r0, #0]
 8007ae4:	4a16      	ldr	r2, [pc, #88]	@ (8007b40 <UART_RxISR_8BIT+0xd8>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d00c      	beq.n	8007b04 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007af0:	d008      	beq.n	8007b04 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007af2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	e852 3f00 	ldrex	r3, [r2]
 8007af8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afc:	e842 3100 	strex	r1, r3, [r2]
 8007b00:	2900      	cmp	r1, #0
 8007b02:	d1f6      	bne.n	8007af2 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b04:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d116      	bne.n	8007b38 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b0e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b10:	e852 3f00 	ldrex	r3, [r2]
 8007b14:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b18:	e842 3100 	strex	r1, r3, [r2]
 8007b1c:	2900      	cmp	r1, #0
 8007b1e:	d1f6      	bne.n	8007b0e <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b20:	6803      	ldr	r3, [r0, #0]
 8007b22:	69da      	ldr	r2, [r3, #28]
 8007b24:	f012 0f10 	tst.w	r2, #16
 8007b28:	d001      	beq.n	8007b2e <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b2a:	2210      	movs	r2, #16
 8007b2c:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b2e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8007b32:	f7ff fdf5 	bl	8007720 <HAL_UARTEx_RxEventCallback>
 8007b36:	e7a3      	b.n	8007a80 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007b38:	f7fc f960 	bl	8003dfc <HAL_UART_RxCpltCallback>
 8007b3c:	e7a0      	b.n	8007a80 <UART_RxISR_8BIT+0x18>
 8007b3e:	bf00      	nop
 8007b40:	40008000 	.word	0x40008000

08007b44 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007b44:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007b46:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b4a:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8007b4e:	2b22      	cmp	r3, #34	@ 0x22
 8007b50:	d005      	beq.n	8007b5e <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b52:	6802      	ldr	r2, [r0, #0]
 8007b54:	6993      	ldr	r3, [r2, #24]
 8007b56:	f043 0308 	orr.w	r3, r3, #8
 8007b5a:	6193      	str	r3, [r2, #24]
  }
}
 8007b5c:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b5e:	6803      	ldr	r3, [r0, #0]
 8007b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b62:	6d81      	ldr	r1, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8007b64:	4013      	ands	r3, r2
 8007b66:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8007b68:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8007b6a:	3302      	adds	r3, #2
 8007b6c:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8007b6e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	3b01      	subs	r3, #1
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8007b7c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1ea      	bne.n	8007b5c <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b86:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	e852 3f00 	ldrex	r3, [r2]
 8007b8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b90:	e842 3100 	strex	r1, r3, [r2]
 8007b94:	2900      	cmp	r1, #0
 8007b96:	d1f6      	bne.n	8007b86 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b98:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9a:	f102 0308 	add.w	r3, r2, #8
 8007b9e:	e853 3f00 	ldrex	r3, [r3]
 8007ba2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba6:	3208      	adds	r2, #8
 8007ba8:	e842 3100 	strex	r1, r3, [r2]
 8007bac:	2900      	cmp	r1, #0
 8007bae:	d1f3      	bne.n	8007b98 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8007bb0:	2320      	movs	r3, #32
 8007bb2:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bba:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007bbc:	6803      	ldr	r3, [r0, #0]
 8007bbe:	4a16      	ldr	r2, [pc, #88]	@ (8007c18 <UART_RxISR_16BIT+0xd4>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d00c      	beq.n	8007bde <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007bca:	d008      	beq.n	8007bde <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007bcc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bce:	e852 3f00 	ldrex	r3, [r2]
 8007bd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd6:	e842 3100 	strex	r1, r3, [r2]
 8007bda:	2900      	cmp	r1, #0
 8007bdc:	d1f6      	bne.n	8007bcc <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bde:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d116      	bne.n	8007c12 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be4:	2300      	movs	r3, #0
 8007be6:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bea:	e852 3f00 	ldrex	r3, [r2]
 8007bee:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf2:	e842 3100 	strex	r1, r3, [r2]
 8007bf6:	2900      	cmp	r1, #0
 8007bf8:	d1f6      	bne.n	8007be8 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bfa:	6803      	ldr	r3, [r0, #0]
 8007bfc:	69da      	ldr	r2, [r3, #28]
 8007bfe:	f012 0f10 	tst.w	r2, #16
 8007c02:	d001      	beq.n	8007c08 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c04:	2210      	movs	r2, #16
 8007c06:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c08:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8007c0c:	f7ff fd88 	bl	8007720 <HAL_UARTEx_RxEventCallback>
 8007c10:	e7a4      	b.n	8007b5c <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8007c12:	f7fc f8f3 	bl	8003dfc <HAL_UART_RxCpltCallback>
 8007c16:	e7a1      	b.n	8007b5c <UART_RxISR_16BIT+0x18>
 8007c18:	40008000 	.word	0x40008000

08007c1c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8007c20:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007c24:	6803      	ldr	r3, [r0, #0]
 8007c26:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007c28:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c2c:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c30:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007c34:	2a22      	cmp	r2, #34	@ 0x22
 8007c36:	d005      	beq.n	8007c44 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c38:	699a      	ldr	r2, [r3, #24]
 8007c3a:	f042 0208 	orr.w	r2, r2, #8
 8007c3e:	619a      	str	r2, [r3, #24]
  }
}
 8007c40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c44:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007c46:	f8b0 7068 	ldrh.w	r7, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c4a:	e008      	b.n	8007c5e <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c4c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d14c      	bne.n	8007cee <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8007c54:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d04e      	beq.n	8007cfc <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c5e:	2f00      	cmp	r7, #0
 8007c60:	f000 809a 	beq.w	8007d98 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8007c64:	f015 0f20 	tst.w	r5, #32
 8007c68:	f000 8096 	beq.w	8007d98 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c70:	b2f3      	uxtb	r3, r6
 8007c72:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8007c74:	400b      	ands	r3, r1
 8007c76:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8007c78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8007c7e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	3b01      	subs	r3, #1
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c8c:	6823      	ldr	r3, [r4, #0]
 8007c8e:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c90:	f015 0f07 	tst.w	r5, #7
 8007c94:	d0de      	beq.n	8007c54 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c96:	f015 0f01 	tst.w	r5, #1
 8007c9a:	d009      	beq.n	8007cb0 <UART_RxISR_8BIT_FIFOEN+0x94>
 8007c9c:	f419 7f80 	tst.w	r9, #256	@ 0x100
 8007ca0:	d006      	beq.n	8007cb0 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ca6:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007caa:	4313      	orrs	r3, r2
 8007cac:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cb0:	f015 0f02 	tst.w	r5, #2
 8007cb4:	d00b      	beq.n	8007cce <UART_RxISR_8BIT_FIFOEN+0xb2>
 8007cb6:	f018 0f01 	tst.w	r8, #1
 8007cba:	d008      	beq.n	8007cce <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cbc:	6823      	ldr	r3, [r4, #0]
 8007cbe:	2202      	movs	r2, #2
 8007cc0:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cc2:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007cc6:	f043 0304 	orr.w	r3, r3, #4
 8007cca:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cce:	f015 0f04 	tst.w	r5, #4
 8007cd2:	d0bb      	beq.n	8007c4c <UART_RxISR_8BIT_FIFOEN+0x30>
 8007cd4:	f018 0f01 	tst.w	r8, #1
 8007cd8:	d0b8      	beq.n	8007c4c <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	2204      	movs	r2, #4
 8007cde:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ce0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007ce4:	f043 0302 	orr.w	r3, r3, #2
 8007ce8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007cec:	e7ae      	b.n	8007c4c <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007cee:	4620      	mov	r0, r4
 8007cf0:	f7fc f874 	bl	8003ddc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007cfa:	e7ab      	b.n	8007c54 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cfc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfe:	e852 3f00 	ldrex	r3, [r2]
 8007d02:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d06:	e842 3100 	strex	r1, r3, [r2]
 8007d0a:	2900      	cmp	r1, #0
 8007d0c:	d1f6      	bne.n	8007cfc <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d0e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	f102 0308 	add.w	r3, r2, #8
 8007d14:	e853 3f00 	ldrex	r3, [r3]
 8007d18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d1c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d20:	3208      	adds	r2, #8
 8007d22:	e842 3100 	strex	r1, r3, [r2]
 8007d26:	2900      	cmp	r1, #0
 8007d28:	d1f1      	bne.n	8007d0e <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 8007d2a:	2320      	movs	r3, #32
 8007d2c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8007d30:	2300      	movs	r3, #0
 8007d32:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d34:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	4a29      	ldr	r2, [pc, #164]	@ (8007de0 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d003      	beq.n	8007d46 <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007d44:	d106      	bne.n	8007d54 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d46:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d00d      	beq.n	8007d68 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f7fc f855 	bl	8003dfc <HAL_UART_RxCpltCallback>
 8007d52:	e784      	b.n	8007c5e <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d54:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d56:	e852 3f00 	ldrex	r3, [r2]
 8007d5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	e842 3100 	strex	r1, r3, [r2]
 8007d62:	2900      	cmp	r1, #0
 8007d64:	d1f6      	bne.n	8007d54 <UART_RxISR_8BIT_FIFOEN+0x138>
 8007d66:	e7ee      	b.n	8007d46 <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d6c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6e:	e852 3f00 	ldrex	r3, [r2]
 8007d72:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d76:	e842 3100 	strex	r1, r3, [r2]
 8007d7a:	2900      	cmp	r1, #0
 8007d7c:	d1f6      	bne.n	8007d6c <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	69da      	ldr	r2, [r3, #28]
 8007d82:	f012 0f10 	tst.w	r2, #16
 8007d86:	d001      	beq.n	8007d8c <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d88:	2210      	movs	r2, #16
 8007d8a:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d8c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007d90:	4620      	mov	r0, r4
 8007d92:	f7ff fcc5 	bl	8007720 <HAL_UARTEx_RxEventCallback>
 8007d96:	e762      	b.n	8007c5e <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8007d98:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007d9c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f43f af4e 	beq.w	8007c40 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007da4:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8007da8:	429a      	cmp	r2, r3
 8007daa:	f67f af49 	bls.w	8007c40 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007dae:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db0:	f102 0308 	add.w	r3, r2, #8
 8007db4:	e853 3f00 	ldrex	r3, [r3]
 8007db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbc:	3208      	adds	r2, #8
 8007dbe:	e842 3100 	strex	r1, r3, [r2]
 8007dc2:	2900      	cmp	r1, #0
 8007dc4:	d1f3      	bne.n	8007dae <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8007dc6:	4b07      	ldr	r3, [pc, #28]	@ (8007de4 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8007dc8:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007dca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dcc:	e852 3f00 	ldrex	r3, [r2]
 8007dd0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd4:	e842 3100 	strex	r1, r3, [r2]
 8007dd8:	2900      	cmp	r1, #0
 8007dda:	d1f6      	bne.n	8007dca <UART_RxISR_8BIT_FIFOEN+0x1ae>
 8007ddc:	e730      	b.n	8007c40 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007dde:	bf00      	nop
 8007de0:	40008000 	.word	0x40008000
 8007de4:	08007a69 	.word	0x08007a69

08007de8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007dec:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007df0:	6803      	ldr	r3, [r0, #0]
 8007df2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007df4:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007df8:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007dfc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8007e00:	2a22      	cmp	r2, #34	@ 0x22
 8007e02:	d005      	beq.n	8007e10 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e04:	699a      	ldr	r2, [r3, #24]
 8007e06:	f042 0208 	orr.w	r2, r2, #8
 8007e0a:	619a      	str	r2, [r3, #24]
  }
}
 8007e0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e10:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007e12:	f8b0 7068 	ldrh.w	r7, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e16:	e008      	b.n	8007e2a <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e18:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d14b      	bne.n	8007eb8 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8007e20:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d04d      	beq.n	8007ec6 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e2a:	2f00      	cmp	r7, #0
 8007e2c:	f000 8099 	beq.w	8007f62 <UART_RxISR_16BIT_FIFOEN+0x17a>
 8007e30:	f015 0f20 	tst.w	r5, #32
 8007e34:	f000 8095 	beq.w	8007f62 <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007e3c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8007e3e:	4033      	ands	r3, r6
 8007e40:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8007e42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e44:	3302      	adds	r3, #2
 8007e46:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8007e48:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007e56:	6823      	ldr	r3, [r4, #0]
 8007e58:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007e5a:	f015 0f07 	tst.w	r5, #7
 8007e5e:	d0df      	beq.n	8007e20 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e60:	f015 0f01 	tst.w	r5, #1
 8007e64:	d009      	beq.n	8007e7a <UART_RxISR_16BIT_FIFOEN+0x92>
 8007e66:	f419 7f80 	tst.w	r9, #256	@ 0x100
 8007e6a:	d006      	beq.n	8007e7a <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e70:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007e74:	4313      	orrs	r3, r2
 8007e76:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e7a:	f015 0f02 	tst.w	r5, #2
 8007e7e:	d00b      	beq.n	8007e98 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8007e80:	f018 0f01 	tst.w	r8, #1
 8007e84:	d008      	beq.n	8007e98 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	2202      	movs	r2, #2
 8007e8a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e8c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007e90:	f043 0304 	orr.w	r3, r3, #4
 8007e94:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e98:	f015 0f04 	tst.w	r5, #4
 8007e9c:	d0bc      	beq.n	8007e18 <UART_RxISR_16BIT_FIFOEN+0x30>
 8007e9e:	f018 0f01 	tst.w	r8, #1
 8007ea2:	d0b9      	beq.n	8007e18 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	2204      	movs	r2, #4
 8007ea8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007eaa:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007eae:	f043 0302 	orr.w	r3, r3, #2
 8007eb2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007eb6:	e7af      	b.n	8007e18 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f7fb ff8f 	bl	8003ddc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8007ec4:	e7ac      	b.n	8007e20 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ec6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	e852 3f00 	ldrex	r3, [r2]
 8007ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	e842 3100 	strex	r1, r3, [r2]
 8007ed4:	2900      	cmp	r1, #0
 8007ed6:	d1f6      	bne.n	8007ec6 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ed8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	f102 0308 	add.w	r3, r2, #8
 8007ede:	e853 3f00 	ldrex	r3, [r3]
 8007ee2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ee6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eea:	3208      	adds	r2, #8
 8007eec:	e842 3100 	strex	r1, r3, [r2]
 8007ef0:	2900      	cmp	r1, #0
 8007ef2:	d1f1      	bne.n	8007ed8 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8007ef4:	2320      	movs	r3, #32
 8007ef6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8007efa:	2300      	movs	r3, #0
 8007efc:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007efe:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f00:	6823      	ldr	r3, [r4, #0]
 8007f02:	4a29      	ldr	r2, [pc, #164]	@ (8007fa8 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d003      	beq.n	8007f10 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007f0e:	d106      	bne.n	8007f1e <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f10:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d00d      	beq.n	8007f32 <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 8007f16:	4620      	mov	r0, r4
 8007f18:	f7fb ff70 	bl	8003dfc <HAL_UART_RxCpltCallback>
 8007f1c:	e785      	b.n	8007e2a <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f1e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	e852 3f00 	ldrex	r3, [r2]
 8007f24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f28:	e842 3100 	strex	r1, r3, [r2]
 8007f2c:	2900      	cmp	r1, #0
 8007f2e:	d1f6      	bne.n	8007f1e <UART_RxISR_16BIT_FIFOEN+0x136>
 8007f30:	e7ee      	b.n	8007f10 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f32:	2300      	movs	r3, #0
 8007f34:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f36:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f38:	e852 3f00 	ldrex	r3, [r2]
 8007f3c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f40:	e842 3100 	strex	r1, r3, [r2]
 8007f44:	2900      	cmp	r1, #0
 8007f46:	d1f6      	bne.n	8007f36 <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f48:	6823      	ldr	r3, [r4, #0]
 8007f4a:	69da      	ldr	r2, [r3, #28]
 8007f4c:	f012 0f10 	tst.w	r2, #16
 8007f50:	d001      	beq.n	8007f56 <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f52:	2210      	movs	r2, #16
 8007f54:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f56:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f7ff fbe0 	bl	8007720 <HAL_UARTEx_RxEventCallback>
 8007f60:	e763      	b.n	8007e2a <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8007f62:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007f66:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	f43f af4f 	beq.w	8007e0c <UART_RxISR_16BIT_FIFOEN+0x24>
 8007f6e:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8007f72:	429a      	cmp	r2, r3
 8007f74:	f67f af4a 	bls.w	8007e0c <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f78:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7a:	f102 0308 	add.w	r3, r2, #8
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f86:	3208      	adds	r2, #8
 8007f88:	e842 3100 	strex	r1, r3, [r2]
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	d1f3      	bne.n	8007f78 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8007f90:	4b06      	ldr	r3, [pc, #24]	@ (8007fac <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8007f92:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f94:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f96:	e852 3f00 	ldrex	r3, [r2]
 8007f9a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9e:	e842 3100 	strex	r1, r3, [r2]
 8007fa2:	2900      	cmp	r1, #0
 8007fa4:	d1f6      	bne.n	8007f94 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8007fa6:	e731      	b.n	8007e0c <UART_RxISR_16BIT_FIFOEN+0x24>
 8007fa8:	40008000 	.word	0x40008000
 8007fac:	08007b45 	.word	0x08007b45

08007fb0 <UART_SetConfig>:
{
 8007fb0:	b570      	push	{r4, r5, r6, lr}
 8007fb2:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fb4:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fb6:	6883      	ldr	r3, [r0, #8]
 8007fb8:	6902      	ldr	r2, [r0, #16]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	6942      	ldr	r2, [r0, #20]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	69c2      	ldr	r2, [r0, #28]
 8007fc2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fc4:	6808      	ldr	r0, [r1, #0]
 8007fc6:	4a8b      	ldr	r2, [pc, #556]	@ (80081f4 <UART_SetConfig+0x244>)
 8007fc8:	4002      	ands	r2, r0
 8007fca:	431a      	orrs	r2, r3
 8007fcc:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fce:	6822      	ldr	r2, [r4, #0]
 8007fd0:	6853      	ldr	r3, [r2, #4]
 8007fd2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007fd6:	68e1      	ldr	r1, [r4, #12]
 8007fd8:	430b      	orrs	r3, r1
 8007fda:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007fdc:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007fde:	6822      	ldr	r2, [r4, #0]
 8007fe0:	4b85      	ldr	r3, [pc, #532]	@ (80081f8 <UART_SetConfig+0x248>)
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d001      	beq.n	8007fea <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8007fe6:	6a23      	ldr	r3, [r4, #32]
 8007fe8:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007fea:	6893      	ldr	r3, [r2, #8]
 8007fec:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007ff0:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007ff4:	430b      	orrs	r3, r1
 8007ff6:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ff8:	6822      	ldr	r2, [r4, #0]
 8007ffa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007ffc:	f023 030f 	bic.w	r3, r3, #15
 8008000:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008002:	430b      	orrs	r3, r1
 8008004:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008006:	6823      	ldr	r3, [r4, #0]
 8008008:	4a7c      	ldr	r2, [pc, #496]	@ (80081fc <UART_SetConfig+0x24c>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d023      	beq.n	8008056 <UART_SetConfig+0xa6>
 800800e:	4a7c      	ldr	r2, [pc, #496]	@ (8008200 <UART_SetConfig+0x250>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d034      	beq.n	800807e <UART_SetConfig+0xce>
 8008014:	4a7b      	ldr	r2, [pc, #492]	@ (8008204 <UART_SetConfig+0x254>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d04a      	beq.n	80080b0 <UART_SetConfig+0x100>
 800801a:	4a7b      	ldr	r2, [pc, #492]	@ (8008208 <UART_SetConfig+0x258>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d059      	beq.n	80080d4 <UART_SetConfig+0x124>
 8008020:	4a75      	ldr	r2, [pc, #468]	@ (80081f8 <UART_SetConfig+0x248>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d068      	beq.n	80080f8 <UART_SetConfig+0x148>
 8008026:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8008028:	4973      	ldr	r1, [pc, #460]	@ (80081f8 <UART_SetConfig+0x248>)
 800802a:	428b      	cmp	r3, r1
 800802c:	f000 8095 	beq.w	800815a <UART_SetConfig+0x1aa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008030:	69e0      	ldr	r0, [r4, #28]
 8008032:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008036:	f000 80d2 	beq.w	80081de <UART_SetConfig+0x22e>
    switch (clocksource)
 800803a:	2a08      	cmp	r2, #8
 800803c:	f200 814f 	bhi.w	80082de <UART_SetConfig+0x32e>
 8008040:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008044:	01340112 	.word	0x01340112
 8008048:	014d0110 	.word	0x014d0110
 800804c:	014d0137 	.word	0x014d0137
 8008050:	014d014d 	.word	0x014d014d
 8008054:	013a      	.short	0x013a
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008056:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 800805a:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 800805e:	f002 0203 	and.w	r2, r2, #3
 8008062:	2a03      	cmp	r2, #3
 8008064:	d809      	bhi.n	800807a <UART_SetConfig+0xca>
 8008066:	e8df f002 	tbb	[pc, r2]
 800806a:	0402      	.short	0x0402
 800806c:	065c      	.short	0x065c
 800806e:	2201      	movs	r2, #1
 8008070:	e7da      	b.n	8008028 <UART_SetConfig+0x78>
 8008072:	2204      	movs	r2, #4
 8008074:	e7d8      	b.n	8008028 <UART_SetConfig+0x78>
 8008076:	2208      	movs	r2, #8
 8008078:	e7d6      	b.n	8008028 <UART_SetConfig+0x78>
 800807a:	2210      	movs	r2, #16
 800807c:	e7d4      	b.n	8008028 <UART_SetConfig+0x78>
 800807e:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 8008082:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8008086:	f002 020c 	and.w	r2, r2, #12
 800808a:	2a0c      	cmp	r2, #12
 800808c:	d80e      	bhi.n	80080ac <UART_SetConfig+0xfc>
 800808e:	e8df f002 	tbb	[pc, r2]
 8008092:	0d07      	.short	0x0d07
 8008094:	0d090d0d 	.word	0x0d090d0d
 8008098:	0d4a0d0d 	.word	0x0d4a0d0d
 800809c:	0d0d      	.short	0x0d0d
 800809e:	0b          	.byte	0x0b
 800809f:	00          	.byte	0x00
 80080a0:	2200      	movs	r2, #0
 80080a2:	e7c1      	b.n	8008028 <UART_SetConfig+0x78>
 80080a4:	2204      	movs	r2, #4
 80080a6:	e7bf      	b.n	8008028 <UART_SetConfig+0x78>
 80080a8:	2208      	movs	r2, #8
 80080aa:	e7bd      	b.n	8008028 <UART_SetConfig+0x78>
 80080ac:	2210      	movs	r2, #16
 80080ae:	e7bb      	b.n	8008028 <UART_SetConfig+0x78>
 80080b0:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 80080b4:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80080b8:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 80080bc:	2a20      	cmp	r2, #32
 80080be:	d034      	beq.n	800812a <UART_SetConfig+0x17a>
 80080c0:	d804      	bhi.n	80080cc <UART_SetConfig+0x11c>
 80080c2:	b3a2      	cbz	r2, 800812e <UART_SetConfig+0x17e>
 80080c4:	2a10      	cmp	r2, #16
 80080c6:	d134      	bne.n	8008132 <UART_SetConfig+0x182>
 80080c8:	2204      	movs	r2, #4
 80080ca:	e7ad      	b.n	8008028 <UART_SetConfig+0x78>
 80080cc:	2a30      	cmp	r2, #48	@ 0x30
 80080ce:	d132      	bne.n	8008136 <UART_SetConfig+0x186>
 80080d0:	2208      	movs	r2, #8
 80080d2:	e7a9      	b.n	8008028 <UART_SetConfig+0x78>
 80080d4:	f502 32e2 	add.w	r2, r2, #115712	@ 0x1c400
 80080d8:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80080dc:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 80080e0:	2a80      	cmp	r2, #128	@ 0x80
 80080e2:	d02a      	beq.n	800813a <UART_SetConfig+0x18a>
 80080e4:	d804      	bhi.n	80080f0 <UART_SetConfig+0x140>
 80080e6:	b352      	cbz	r2, 800813e <UART_SetConfig+0x18e>
 80080e8:	2a40      	cmp	r2, #64	@ 0x40
 80080ea:	d12a      	bne.n	8008142 <UART_SetConfig+0x192>
 80080ec:	2204      	movs	r2, #4
 80080ee:	e79b      	b.n	8008028 <UART_SetConfig+0x78>
 80080f0:	2ac0      	cmp	r2, #192	@ 0xc0
 80080f2:	d128      	bne.n	8008146 <UART_SetConfig+0x196>
 80080f4:	2208      	movs	r2, #8
 80080f6:	e797      	b.n	8008028 <UART_SetConfig+0x78>
 80080f8:	f502 32c8 	add.w	r2, r2, #102400	@ 0x19000
 80080fc:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8008100:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 8008104:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8008108:	d01f      	beq.n	800814a <UART_SetConfig+0x19a>
 800810a:	d805      	bhi.n	8008118 <UART_SetConfig+0x168>
 800810c:	b1fa      	cbz	r2, 800814e <UART_SetConfig+0x19e>
 800810e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8008112:	d11e      	bne.n	8008152 <UART_SetConfig+0x1a2>
 8008114:	2204      	movs	r2, #4
 8008116:	e787      	b.n	8008028 <UART_SetConfig+0x78>
 8008118:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 800811c:	d11b      	bne.n	8008156 <UART_SetConfig+0x1a6>
 800811e:	2208      	movs	r2, #8
 8008120:	e782      	b.n	8008028 <UART_SetConfig+0x78>
 8008122:	2202      	movs	r2, #2
 8008124:	e780      	b.n	8008028 <UART_SetConfig+0x78>
 8008126:	2202      	movs	r2, #2
 8008128:	e77e      	b.n	8008028 <UART_SetConfig+0x78>
 800812a:	2202      	movs	r2, #2
 800812c:	e77c      	b.n	8008028 <UART_SetConfig+0x78>
 800812e:	2200      	movs	r2, #0
 8008130:	e77a      	b.n	8008028 <UART_SetConfig+0x78>
 8008132:	2210      	movs	r2, #16
 8008134:	e778      	b.n	8008028 <UART_SetConfig+0x78>
 8008136:	2210      	movs	r2, #16
 8008138:	e776      	b.n	8008028 <UART_SetConfig+0x78>
 800813a:	2202      	movs	r2, #2
 800813c:	e774      	b.n	8008028 <UART_SetConfig+0x78>
 800813e:	2200      	movs	r2, #0
 8008140:	e772      	b.n	8008028 <UART_SetConfig+0x78>
 8008142:	2210      	movs	r2, #16
 8008144:	e770      	b.n	8008028 <UART_SetConfig+0x78>
 8008146:	2210      	movs	r2, #16
 8008148:	e76e      	b.n	8008028 <UART_SetConfig+0x78>
 800814a:	2202      	movs	r2, #2
 800814c:	e76c      	b.n	8008028 <UART_SetConfig+0x78>
 800814e:	2200      	movs	r2, #0
 8008150:	e76a      	b.n	8008028 <UART_SetConfig+0x78>
 8008152:	2210      	movs	r2, #16
 8008154:	e768      	b.n	8008028 <UART_SetConfig+0x78>
 8008156:	2210      	movs	r2, #16
 8008158:	e766      	b.n	8008028 <UART_SetConfig+0x78>
    switch (clocksource)
 800815a:	2a08      	cmp	r2, #8
 800815c:	f200 80af 	bhi.w	80082be <UART_SetConfig+0x30e>
 8008160:	e8df f002 	tbb	[pc, r2]
 8008164:	ad3bad08 	.word	0xad3bad08
 8008168:	adadad38 	.word	0xadadad38
 800816c:	05          	.byte	0x05
 800816d:	00          	.byte	0x00
 800816e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008172:	e004      	b.n	800817e <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008174:	f7fe f900 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008178:	2800      	cmp	r0, #0
 800817a:	f000 80a2 	beq.w	80082c2 <UART_SetConfig+0x312>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800817e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008180:	4b22      	ldr	r3, [pc, #136]	@ (800820c <UART_SetConfig+0x25c>)
 8008182:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8008186:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800818a:	6865      	ldr	r5, [r4, #4]
 800818c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008190:	4299      	cmp	r1, r3
 8008192:	f200 8098 	bhi.w	80082c6 <UART_SetConfig+0x316>
 8008196:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800819a:	f200 8096 	bhi.w	80082ca <UART_SetConfig+0x31a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800819e:	2600      	movs	r6, #0
 80081a0:	4633      	mov	r3, r6
 80081a2:	4631      	mov	r1, r6
 80081a4:	f7f9 fcd8 	bl	8001b58 <__aeabi_uldivmod>
 80081a8:	0209      	lsls	r1, r1, #8
 80081aa:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80081ae:	0200      	lsls	r0, r0, #8
 80081b0:	086b      	lsrs	r3, r5, #1
 80081b2:	18c0      	adds	r0, r0, r3
 80081b4:	462a      	mov	r2, r5
 80081b6:	4633      	mov	r3, r6
 80081b8:	f141 0100 	adc.w	r1, r1, #0
 80081bc:	f7f9 fccc 	bl	8001b58 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80081c0:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80081c4:	4b12      	ldr	r3, [pc, #72]	@ (8008210 <UART_SetConfig+0x260>)
 80081c6:	429a      	cmp	r2, r3
 80081c8:	f200 8081 	bhi.w	80082ce <UART_SetConfig+0x31e>
          huart->Instance->BRR = usartdiv;
 80081cc:	6823      	ldr	r3, [r4, #0]
 80081ce:	60d8      	str	r0, [r3, #12]
 80081d0:	4630      	mov	r0, r6
 80081d2:	e062      	b.n	800829a <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetSysClockFreq();
 80081d4:	f7fd ff8a 	bl	80060ec <HAL_RCC_GetSysClockFreq>
        break;
 80081d8:	e7ce      	b.n	8008178 <UART_SetConfig+0x1c8>
        pclk = (uint32_t) HSI_VALUE;
 80081da:	480e      	ldr	r0, [pc, #56]	@ (8008214 <UART_SetConfig+0x264>)
 80081dc:	e7cf      	b.n	800817e <UART_SetConfig+0x1ce>
    switch (clocksource)
 80081de:	2a08      	cmp	r2, #8
 80081e0:	d877      	bhi.n	80082d2 <UART_SetConfig+0x322>
 80081e2:	e8df f002 	tbb	[pc, r2]
 80081e6:	3919      	.short	0x3919
 80081e8:	763c7605 	.word	0x763c7605
 80081ec:	7676      	.short	0x7676
 80081ee:	1d          	.byte	0x1d
 80081ef:	00          	.byte	0x00
 80081f0:	4808      	ldr	r0, [pc, #32]	@ (8008214 <UART_SetConfig+0x264>)
 80081f2:	e015      	b.n	8008220 <UART_SetConfig+0x270>
 80081f4:	cfff69f3 	.word	0xcfff69f3
 80081f8:	40008000 	.word	0x40008000
 80081fc:	40013800 	.word	0x40013800
 8008200:	40004400 	.word	0x40004400
 8008204:	40004800 	.word	0x40004800
 8008208:	40004c00 	.word	0x40004c00
 800820c:	0800d880 	.word	0x0800d880
 8008210:	000ffcff 	.word	0x000ffcff
 8008214:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK1Freq();
 8008218:	f7fe f8ae 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800821c:	2800      	cmp	r0, #0
 800821e:	d05a      	beq.n	80082d6 <UART_SetConfig+0x326>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008220:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008222:	4b32      	ldr	r3, [pc, #200]	@ (80082ec <UART_SetConfig+0x33c>)
 8008224:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008228:	fbb0 f0f3 	udiv	r0, r0, r3
 800822c:	6862      	ldr	r2, [r4, #4]
 800822e:	0853      	lsrs	r3, r2, #1
 8008230:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008234:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008238:	f1a3 0110 	sub.w	r1, r3, #16
 800823c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8008240:	4291      	cmp	r1, r2
 8008242:	d84a      	bhi.n	80082da <UART_SetConfig+0x32a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008244:	b29a      	uxth	r2, r3
 8008246:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800824a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800824e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8008250:	6822      	ldr	r2, [r4, #0]
 8008252:	60d3      	str	r3, [r2, #12]
 8008254:	2000      	movs	r0, #0
 8008256:	e020      	b.n	800829a <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008258:	f7fe f8a0 	bl	800639c <HAL_RCC_GetPCLK2Freq>
        break;
 800825c:	e7de      	b.n	800821c <UART_SetConfig+0x26c>
        pclk = HAL_RCC_GetSysClockFreq();
 800825e:	f7fd ff45 	bl	80060ec <HAL_RCC_GetSysClockFreq>
        break;
 8008262:	e7db      	b.n	800821c <UART_SetConfig+0x26c>
    switch (clocksource)
 8008264:	4822      	ldr	r0, [pc, #136]	@ (80082f0 <UART_SetConfig+0x340>)
 8008266:	e003      	b.n	8008270 <UART_SetConfig+0x2c0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008268:	f7fe f886 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800826c:	2800      	cmp	r0, #0
 800826e:	d038      	beq.n	80082e2 <UART_SetConfig+0x332>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008270:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008272:	4b1e      	ldr	r3, [pc, #120]	@ (80082ec <UART_SetConfig+0x33c>)
 8008274:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008278:	fbb0 f0f3 	udiv	r0, r0, r3
 800827c:	6863      	ldr	r3, [r4, #4]
 800827e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8008282:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008286:	f1a0 0210 	sub.w	r2, r0, #16
 800828a:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800828e:	429a      	cmp	r2, r3
 8008290:	d829      	bhi.n	80082e6 <UART_SetConfig+0x336>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	b280      	uxth	r0, r0
 8008296:	60d8      	str	r0, [r3, #12]
 8008298:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 800829a:	2301      	movs	r3, #1
 800829c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80082a0:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80082a4:	2300      	movs	r3, #0
 80082a6:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80082a8:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80082aa:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80082ac:	f7fe f876 	bl	800639c <HAL_RCC_GetPCLK2Freq>
        break;
 80082b0:	e7dc      	b.n	800826c <UART_SetConfig+0x2bc>
        pclk = HAL_RCC_GetSysClockFreq();
 80082b2:	f7fd ff1b 	bl	80060ec <HAL_RCC_GetSysClockFreq>
        break;
 80082b6:	e7d9      	b.n	800826c <UART_SetConfig+0x2bc>
        pclk = (uint32_t) LSE_VALUE;
 80082b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80082bc:	e7d8      	b.n	8008270 <UART_SetConfig+0x2c0>
    switch (clocksource)
 80082be:	2001      	movs	r0, #1
 80082c0:	e7eb      	b.n	800829a <UART_SetConfig+0x2ea>
 80082c2:	2000      	movs	r0, #0
 80082c4:	e7e9      	b.n	800829a <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 80082c6:	2001      	movs	r0, #1
 80082c8:	e7e7      	b.n	800829a <UART_SetConfig+0x2ea>
 80082ca:	2001      	movs	r0, #1
 80082cc:	e7e5      	b.n	800829a <UART_SetConfig+0x2ea>
          ret = HAL_ERROR;
 80082ce:	2001      	movs	r0, #1
 80082d0:	e7e3      	b.n	800829a <UART_SetConfig+0x2ea>
    switch (clocksource)
 80082d2:	2001      	movs	r0, #1
 80082d4:	e7e1      	b.n	800829a <UART_SetConfig+0x2ea>
 80082d6:	2000      	movs	r0, #0
 80082d8:	e7df      	b.n	800829a <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 80082da:	2001      	movs	r0, #1
 80082dc:	e7dd      	b.n	800829a <UART_SetConfig+0x2ea>
    switch (clocksource)
 80082de:	2001      	movs	r0, #1
 80082e0:	e7db      	b.n	800829a <UART_SetConfig+0x2ea>
 80082e2:	2000      	movs	r0, #0
 80082e4:	e7d9      	b.n	800829a <UART_SetConfig+0x2ea>
        ret = HAL_ERROR;
 80082e6:	2001      	movs	r0, #1
 80082e8:	e7d7      	b.n	800829a <UART_SetConfig+0x2ea>
 80082ea:	bf00      	nop
 80082ec:	0800d880 	.word	0x0800d880
 80082f0:	00f42400 	.word	0x00f42400

080082f4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082f4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80082f6:	f013 0f08 	tst.w	r3, #8
 80082fa:	d006      	beq.n	800830a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082fc:	6802      	ldr	r2, [r0, #0]
 80082fe:	6853      	ldr	r3, [r2, #4]
 8008300:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008304:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8008306:	430b      	orrs	r3, r1
 8008308:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800830a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800830c:	f013 0f01 	tst.w	r3, #1
 8008310:	d006      	beq.n	8008320 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008312:	6802      	ldr	r2, [r0, #0]
 8008314:	6853      	ldr	r3, [r2, #4]
 8008316:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800831a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800831c:	430b      	orrs	r3, r1
 800831e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008320:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008322:	f013 0f02 	tst.w	r3, #2
 8008326:	d006      	beq.n	8008336 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008328:	6802      	ldr	r2, [r0, #0]
 800832a:	6853      	ldr	r3, [r2, #4]
 800832c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008330:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8008332:	430b      	orrs	r3, r1
 8008334:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008336:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008338:	f013 0f04 	tst.w	r3, #4
 800833c:	d006      	beq.n	800834c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800833e:	6802      	ldr	r2, [r0, #0]
 8008340:	6853      	ldr	r3, [r2, #4]
 8008342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008346:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8008348:	430b      	orrs	r3, r1
 800834a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800834c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800834e:	f013 0f10 	tst.w	r3, #16
 8008352:	d006      	beq.n	8008362 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008354:	6802      	ldr	r2, [r0, #0]
 8008356:	6893      	ldr	r3, [r2, #8]
 8008358:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800835c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800835e:	430b      	orrs	r3, r1
 8008360:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008362:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008364:	f013 0f20 	tst.w	r3, #32
 8008368:	d006      	beq.n	8008378 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800836a:	6802      	ldr	r2, [r0, #0]
 800836c:	6893      	ldr	r3, [r2, #8]
 800836e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008372:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8008374:	430b      	orrs	r3, r1
 8008376:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008378:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800837a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800837e:	d00a      	beq.n	8008396 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008380:	6802      	ldr	r2, [r0, #0]
 8008382:	6853      	ldr	r3, [r2, #4]
 8008384:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008388:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800838a:	430b      	orrs	r3, r1
 800838c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800838e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8008390:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008394:	d00b      	beq.n	80083ae <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008396:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8008398:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800839c:	d006      	beq.n	80083ac <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800839e:	6802      	ldr	r2, [r0, #0]
 80083a0:	6853      	ldr	r3, [r2, #4]
 80083a2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80083a6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80083a8:	430b      	orrs	r3, r1
 80083aa:	6053      	str	r3, [r2, #4]
}
 80083ac:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083ae:	6802      	ldr	r2, [r0, #0]
 80083b0:	6853      	ldr	r3, [r2, #4]
 80083b2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80083b6:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80083b8:	430b      	orrs	r3, r1
 80083ba:	6053      	str	r3, [r2, #4]
 80083bc:	e7eb      	b.n	8008396 <UART_AdvFeatureConfig+0xa2>

080083be <UART_WaitOnFlagUntilTimeout>:
{
 80083be:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083c2:	4605      	mov	r5, r0
 80083c4:	460e      	mov	r6, r1
 80083c6:	4617      	mov	r7, r2
 80083c8:	4699      	mov	r9, r3
 80083ca:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ce:	682b      	ldr	r3, [r5, #0]
 80083d0:	69dc      	ldr	r4, [r3, #28]
 80083d2:	ea36 0404 	bics.w	r4, r6, r4
 80083d6:	bf0c      	ite	eq
 80083d8:	2401      	moveq	r4, #1
 80083da:	2400      	movne	r4, #0
 80083dc:	42bc      	cmp	r4, r7
 80083de:	d136      	bne.n	800844e <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 80083e0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80083e4:	d0f3      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083e6:	f7fc f9cf 	bl	8004788 <HAL_GetTick>
 80083ea:	eba0 0009 	sub.w	r0, r0, r9
 80083ee:	4540      	cmp	r0, r8
 80083f0:	d830      	bhi.n	8008454 <UART_WaitOnFlagUntilTimeout+0x96>
 80083f2:	f1b8 0f00 	cmp.w	r8, #0
 80083f6:	d02f      	beq.n	8008458 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80083f8:	682b      	ldr	r3, [r5, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	f012 0f04 	tst.w	r2, #4
 8008400:	d0e5      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0x10>
 8008402:	2e80      	cmp	r6, #128	@ 0x80
 8008404:	d0e3      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0x10>
 8008406:	2e40      	cmp	r6, #64	@ 0x40
 8008408:	d0e1      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800840a:	69da      	ldr	r2, [r3, #28]
 800840c:	f012 0f08 	tst.w	r2, #8
 8008410:	d111      	bne.n	8008436 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008412:	69da      	ldr	r2, [r3, #28]
 8008414:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8008418:	d0d9      	beq.n	80083ce <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800841a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800841e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8008420:	4628      	mov	r0, r5
 8008422:	f7ff f935 	bl	8007690 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008426:	2320      	movs	r3, #32
 8008428:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800842c:	2300      	movs	r3, #0
 800842e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8008432:	2003      	movs	r0, #3
 8008434:	e00c      	b.n	8008450 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008436:	2408      	movs	r4, #8
 8008438:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800843a:	4628      	mov	r0, r5
 800843c:	f7ff f928 	bl	8007690 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008440:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8008444:	2300      	movs	r3, #0
 8008446:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 800844a:	2001      	movs	r0, #1
 800844c:	e000      	b.n	8008450 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 800844e:	2000      	movs	r0, #0
}
 8008450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8008454:	2003      	movs	r0, #3
 8008456:	e7fb      	b.n	8008450 <UART_WaitOnFlagUntilTimeout+0x92>
 8008458:	2003      	movs	r0, #3
 800845a:	e7f9      	b.n	8008450 <UART_WaitOnFlagUntilTimeout+0x92>

0800845c <HAL_UART_Transmit>:
{
 800845c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008460:	b082      	sub	sp, #8
 8008462:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8008464:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8008468:	2b20      	cmp	r3, #32
 800846a:	d15a      	bne.n	8008522 <HAL_UART_Transmit+0xc6>
 800846c:	4604      	mov	r4, r0
 800846e:	460d      	mov	r5, r1
 8008470:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8008472:	2900      	cmp	r1, #0
 8008474:	d059      	beq.n	800852a <HAL_UART_Transmit+0xce>
 8008476:	b90a      	cbnz	r2, 800847c <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8008478:	2001      	movs	r0, #1
 800847a:	e053      	b.n	8008524 <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800847c:	2300      	movs	r3, #0
 800847e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008482:	2321      	movs	r3, #33	@ 0x21
 8008484:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8008488:	f7fc f97e 	bl	8004788 <HAL_GetTick>
 800848c:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 800848e:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008492:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008496:	68a3      	ldr	r3, [r4, #8]
 8008498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800849c:	d002      	beq.n	80084a4 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800849e:	f04f 0800 	mov.w	r8, #0
 80084a2:	e016      	b.n	80084d2 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084a4:	6923      	ldr	r3, [r4, #16]
 80084a6:	b343      	cbz	r3, 80084fa <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 80084a8:	f04f 0800 	mov.w	r8, #0
 80084ac:	e011      	b.n	80084d2 <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 80084ae:	2320      	movs	r3, #32
 80084b0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 80084b4:	2003      	movs	r0, #3
 80084b6:	e035      	b.n	8008524 <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084b8:	f838 3b02 	ldrh.w	r3, [r8], #2
 80084bc:	6822      	ldr	r2, [r4, #0]
 80084be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084c2:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80084c4:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 80084c8:	b292      	uxth	r2, r2
 80084ca:	3a01      	subs	r2, #1
 80084cc:	b292      	uxth	r2, r2
 80084ce:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80084d2:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	b193      	cbz	r3, 8008500 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084da:	9600      	str	r6, [sp, #0]
 80084dc:	463b      	mov	r3, r7
 80084de:	2200      	movs	r2, #0
 80084e0:	2180      	movs	r1, #128	@ 0x80
 80084e2:	4620      	mov	r0, r4
 80084e4:	f7ff ff6b 	bl	80083be <UART_WaitOnFlagUntilTimeout>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	d1e0      	bne.n	80084ae <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 80084ec:	2d00      	cmp	r5, #0
 80084ee:	d0e3      	beq.n	80084b8 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80084f0:	f815 2b01 	ldrb.w	r2, [r5], #1
 80084f4:	6823      	ldr	r3, [r4, #0]
 80084f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80084f8:	e7e4      	b.n	80084c4 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 80084fa:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80084fc:	2500      	movs	r5, #0
 80084fe:	e7e8      	b.n	80084d2 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008500:	9600      	str	r6, [sp, #0]
 8008502:	463b      	mov	r3, r7
 8008504:	2200      	movs	r2, #0
 8008506:	2140      	movs	r1, #64	@ 0x40
 8008508:	4620      	mov	r0, r4
 800850a:	f7ff ff58 	bl	80083be <UART_WaitOnFlagUntilTimeout>
 800850e:	b918      	cbnz	r0, 8008518 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 8008510:	2320      	movs	r3, #32
 8008512:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 8008516:	e005      	b.n	8008524 <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 8008518:	2320      	movs	r3, #32
 800851a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800851e:	2003      	movs	r0, #3
 8008520:	e000      	b.n	8008524 <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 8008522:	2002      	movs	r0, #2
}
 8008524:	b002      	add	sp, #8
 8008526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800852a:	2001      	movs	r0, #1
 800852c:	e7fa      	b.n	8008524 <HAL_UART_Transmit+0xc8>

0800852e <UART_CheckIdleState>:
{
 800852e:	b530      	push	{r4, r5, lr}
 8008530:	b083      	sub	sp, #12
 8008532:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008534:	2300      	movs	r3, #0
 8008536:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800853a:	f7fc f925 	bl	8004788 <HAL_GetTick>
 800853e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008540:	6822      	ldr	r2, [r4, #0]
 8008542:	6812      	ldr	r2, [r2, #0]
 8008544:	f012 0f08 	tst.w	r2, #8
 8008548:	d110      	bne.n	800856c <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800854a:	6823      	ldr	r3, [r4, #0]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f013 0f04 	tst.w	r3, #4
 8008552:	d128      	bne.n	80085a6 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8008554:	2320      	movs	r3, #32
 8008556:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800855a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800855e:	2000      	movs	r0, #0
 8008560:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008562:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8008564:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008568:	b003      	add	sp, #12
 800856a:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800856c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008570:	9300      	str	r3, [sp, #0]
 8008572:	4603      	mov	r3, r0
 8008574:	2200      	movs	r2, #0
 8008576:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800857a:	4620      	mov	r0, r4
 800857c:	f7ff ff1f 	bl	80083be <UART_WaitOnFlagUntilTimeout>
 8008580:	2800      	cmp	r0, #0
 8008582:	d0e2      	beq.n	800854a <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008584:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008586:	e852 3f00 	ldrex	r3, [r2]
 800858a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	e842 3100 	strex	r1, r3, [r2]
 8008592:	2900      	cmp	r1, #0
 8008594:	d1f6      	bne.n	8008584 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8008596:	2320      	movs	r3, #32
 8008598:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800859c:	2300      	movs	r3, #0
 800859e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80085a2:	2003      	movs	r0, #3
 80085a4:	e7e0      	b.n	8008568 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80085aa:	9300      	str	r3, [sp, #0]
 80085ac:	462b      	mov	r3, r5
 80085ae:	2200      	movs	r2, #0
 80085b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80085b4:	4620      	mov	r0, r4
 80085b6:	f7ff ff02 	bl	80083be <UART_WaitOnFlagUntilTimeout>
 80085ba:	2800      	cmp	r0, #0
 80085bc:	d0ca      	beq.n	8008554 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c0:	e852 3f00 	ldrex	r3, [r2]
 80085c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c8:	e842 3100 	strex	r1, r3, [r2]
 80085cc:	2900      	cmp	r1, #0
 80085ce:	d1f6      	bne.n	80085be <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085d0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d2:	f102 0308 	add.w	r3, r2, #8
 80085d6:	e853 3f00 	ldrex	r3, [r3]
 80085da:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	3208      	adds	r2, #8
 80085e0:	e842 3100 	strex	r1, r3, [r2]
 80085e4:	2900      	cmp	r1, #0
 80085e6:	d1f3      	bne.n	80085d0 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80085e8:	2320      	movs	r3, #32
 80085ea:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80085ee:	2300      	movs	r3, #0
 80085f0:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80085f4:	2003      	movs	r0, #3
 80085f6:	e7b7      	b.n	8008568 <UART_CheckIdleState+0x3a>

080085f8 <HAL_UART_Init>:
  if (huart == NULL)
 80085f8:	b378      	cbz	r0, 800865a <HAL_UART_Init+0x62>
{
 80085fa:	b510      	push	{r4, lr}
 80085fc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80085fe:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8008602:	b30b      	cbz	r3, 8008648 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8008604:	2324      	movs	r3, #36	@ 0x24
 8008606:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800860a:	6822      	ldr	r2, [r4, #0]
 800860c:	6813      	ldr	r3, [r2, #0]
 800860e:	f023 0301 	bic.w	r3, r3, #1
 8008612:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008614:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008616:	b9e3      	cbnz	r3, 8008652 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008618:	4620      	mov	r0, r4
 800861a:	f7ff fcc9 	bl	8007fb0 <UART_SetConfig>
 800861e:	2801      	cmp	r0, #1
 8008620:	d011      	beq.n	8008646 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008622:	6822      	ldr	r2, [r4, #0]
 8008624:	6853      	ldr	r3, [r2, #4]
 8008626:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800862a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800862c:	6822      	ldr	r2, [r4, #0]
 800862e:	6893      	ldr	r3, [r2, #8]
 8008630:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8008634:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8008636:	6822      	ldr	r2, [r4, #0]
 8008638:	6813      	ldr	r3, [r2, #0]
 800863a:	f043 0301 	orr.w	r3, r3, #1
 800863e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8008640:	4620      	mov	r0, r4
 8008642:	f7ff ff74 	bl	800852e <UART_CheckIdleState>
}
 8008646:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8008648:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800864c:	f7fb fb4a 	bl	8003ce4 <HAL_UART_MspInit>
 8008650:	e7d8      	b.n	8008604 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8008652:	4620      	mov	r0, r4
 8008654:	f7ff fe4e 	bl	80082f4 <UART_AdvFeatureConfig>
 8008658:	e7de      	b.n	8008618 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 800865a:	2001      	movs	r0, #1
}
 800865c:	4770      	bx	lr
	...

08008660 <UART_Start_Receive_IT>:
{
 8008660:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 8008662:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008664:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008668:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800866c:	2300      	movs	r3, #0
 800866e:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8008670:	6883      	ldr	r3, [r0, #8]
 8008672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008676:	d006      	beq.n	8008686 <UART_Start_Receive_IT+0x26>
 8008678:	b9a3      	cbnz	r3, 80086a4 <UART_Start_Receive_IT+0x44>
 800867a:	6903      	ldr	r3, [r0, #16]
 800867c:	b973      	cbnz	r3, 800869c <UART_Start_Receive_IT+0x3c>
 800867e:	23ff      	movs	r3, #255	@ 0xff
 8008680:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8008684:	e014      	b.n	80086b0 <UART_Start_Receive_IT+0x50>
 8008686:	6903      	ldr	r3, [r0, #16]
 8008688:	b923      	cbnz	r3, 8008694 <UART_Start_Receive_IT+0x34>
 800868a:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800868e:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8008692:	e00d      	b.n	80086b0 <UART_Start_Receive_IT+0x50>
 8008694:	23ff      	movs	r3, #255	@ 0xff
 8008696:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800869a:	e009      	b.n	80086b0 <UART_Start_Receive_IT+0x50>
 800869c:	237f      	movs	r3, #127	@ 0x7f
 800869e:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 80086a2:	e005      	b.n	80086b0 <UART_Start_Receive_IT+0x50>
 80086a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086a8:	d02e      	beq.n	8008708 <UART_Start_Receive_IT+0xa8>
 80086aa:	2300      	movs	r3, #0
 80086ac:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b0:	2300      	movs	r3, #0
 80086b2:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086b6:	2322      	movs	r3, #34	@ 0x22
 80086b8:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086bc:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086be:	f101 0308 	add.w	r3, r1, #8
 80086c2:	e853 3f00 	ldrex	r3, [r3]
 80086c6:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ca:	3108      	adds	r1, #8
 80086cc:	e841 3400 	strex	r4, r3, [r1]
 80086d0:	2c00      	cmp	r4, #0
 80086d2:	d1f3      	bne.n	80086bc <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80086d4:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80086d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086da:	d01f      	beq.n	800871c <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086dc:	6883      	ldr	r3, [r0, #8]
 80086de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086e2:	d043      	beq.n	800876c <UART_Start_Receive_IT+0x10c>
      huart->RxISR = UART_RxISR_8BIT;
 80086e4:	4b29      	ldr	r3, [pc, #164]	@ (800878c <UART_Start_Receive_IT+0x12c>)
 80086e6:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80086e8:	6903      	ldr	r3, [r0, #16]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d044      	beq.n	8008778 <UART_Start_Receive_IT+0x118>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80086ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f0:	e852 3f00 	ldrex	r3, [r2]
 80086f4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f8:	e842 3100 	strex	r1, r3, [r2]
 80086fc:	2900      	cmp	r1, #0
 80086fe:	d1f6      	bne.n	80086ee <UART_Start_Receive_IT+0x8e>
}
 8008700:	2000      	movs	r0, #0
 8008702:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008706:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8008708:	6903      	ldr	r3, [r0, #16]
 800870a:	b91b      	cbnz	r3, 8008714 <UART_Start_Receive_IT+0xb4>
 800870c:	237f      	movs	r3, #127	@ 0x7f
 800870e:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 8008712:	e7cd      	b.n	80086b0 <UART_Start_Receive_IT+0x50>
 8008714:	233f      	movs	r3, #63	@ 0x3f
 8008716:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800871a:	e7c9      	b.n	80086b0 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800871c:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8008720:	4293      	cmp	r3, r2
 8008722:	d8db      	bhi.n	80086dc <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008724:	6883      	ldr	r3, [r0, #8]
 8008726:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800872a:	d019      	beq.n	8008760 <UART_Start_Receive_IT+0x100>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800872c:	4b18      	ldr	r3, [pc, #96]	@ (8008790 <UART_Start_Receive_IT+0x130>)
 800872e:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008730:	6903      	ldr	r3, [r0, #16]
 8008732:	b143      	cbz	r3, 8008746 <UART_Start_Receive_IT+0xe6>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008734:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008736:	e852 3f00 	ldrex	r3, [r2]
 800873a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873e:	e842 3100 	strex	r1, r3, [r2]
 8008742:	2900      	cmp	r1, #0
 8008744:	d1f6      	bne.n	8008734 <UART_Start_Receive_IT+0xd4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008746:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008748:	f102 0308 	add.w	r3, r2, #8
 800874c:	e853 3f00 	ldrex	r3, [r3]
 8008750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008754:	3208      	adds	r2, #8
 8008756:	e842 3100 	strex	r1, r3, [r2]
 800875a:	2900      	cmp	r1, #0
 800875c:	d1f3      	bne.n	8008746 <UART_Start_Receive_IT+0xe6>
 800875e:	e7cf      	b.n	8008700 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008760:	6903      	ldr	r3, [r0, #16]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e2      	bne.n	800872c <UART_Start_Receive_IT+0xcc>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008766:	4b0b      	ldr	r3, [pc, #44]	@ (8008794 <UART_Start_Receive_IT+0x134>)
 8008768:	6743      	str	r3, [r0, #116]	@ 0x74
 800876a:	e7e1      	b.n	8008730 <UART_Start_Receive_IT+0xd0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800876c:	6903      	ldr	r3, [r0, #16]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1b8      	bne.n	80086e4 <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8008772:	4b09      	ldr	r3, [pc, #36]	@ (8008798 <UART_Start_Receive_IT+0x138>)
 8008774:	6743      	str	r3, [r0, #116]	@ 0x74
 8008776:	e7b7      	b.n	80086e8 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008778:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877a:	e852 3f00 	ldrex	r3, [r2]
 800877e:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008782:	e842 3100 	strex	r1, r3, [r2]
 8008786:	2900      	cmp	r1, #0
 8008788:	d1f6      	bne.n	8008778 <UART_Start_Receive_IT+0x118>
 800878a:	e7b9      	b.n	8008700 <UART_Start_Receive_IT+0xa0>
 800878c:	08007a69 	.word	0x08007a69
 8008790:	08007c1d 	.word	0x08007c1d
 8008794:	08007de9 	.word	0x08007de9
 8008798:	08007b45 	.word	0x08007b45

0800879c <HAL_UART_Receive_IT>:
{
 800879c:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800879e:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 80087a2:	2b20      	cmp	r3, #32
 80087a4:	d117      	bne.n	80087d6 <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80087a6:	b1c1      	cbz	r1, 80087da <HAL_UART_Receive_IT+0x3e>
 80087a8:	b1ca      	cbz	r2, 80087de <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087aa:	2300      	movs	r3, #0
 80087ac:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087ae:	6803      	ldr	r3, [r0, #0]
 80087b0:	4c0c      	ldr	r4, [pc, #48]	@ (80087e4 <HAL_UART_Receive_IT+0x48>)
 80087b2:	42a3      	cmp	r3, r4
 80087b4:	d00c      	beq.n	80087d0 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80087bc:	d008      	beq.n	80087d0 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80087be:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c0:	e854 3f00 	ldrex	r3, [r4]
 80087c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c8:	e844 3500 	strex	r5, r3, [r4]
 80087cc:	2d00      	cmp	r5, #0
 80087ce:	d1f6      	bne.n	80087be <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 80087d0:	f7ff ff46 	bl	8008660 <UART_Start_Receive_IT>
 80087d4:	e000      	b.n	80087d8 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 80087d6:	2002      	movs	r0, #2
}
 80087d8:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80087da:	2001      	movs	r0, #1
 80087dc:	e7fc      	b.n	80087d8 <HAL_UART_Receive_IT+0x3c>
 80087de:	2001      	movs	r0, #1
 80087e0:	e7fa      	b.n	80087d8 <HAL_UART_Receive_IT+0x3c>
 80087e2:	bf00      	nop
 80087e4:	40008000 	.word	0x40008000

080087e8 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80087e8:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80087ea:	b92b      	cbnz	r3, 80087f8 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80087ec:	2301      	movs	r3, #1
 80087ee:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80087f2:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 80087f6:	4770      	bx	lr
{
 80087f8:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80087fa:	6803      	ldr	r3, [r0, #0]
 80087fc:	689a      	ldr	r2, [r3, #8]
 80087fe:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008802:	6899      	ldr	r1, [r3, #8]
 8008804:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008806:	4d09      	ldr	r5, [pc, #36]	@ (800882c <UARTEx_SetNbDataToProcess+0x44>)
 8008808:	5c6b      	ldrb	r3, [r5, r1]
 800880a:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800880c:	4c08      	ldr	r4, [pc, #32]	@ (8008830 <UARTEx_SetNbDataToProcess+0x48>)
 800880e:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008810:	fb93 f3f1 	sdiv	r3, r3, r1
 8008814:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008818:	5cab      	ldrb	r3, [r5, r2]
 800881a:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800881c:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800881e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008822:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8008826:	bc30      	pop	{r4, r5}
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	0800d8a0 	.word	0x0800d8a0
 8008830:	0800d898 	.word	0x0800d898

08008834 <HAL_UARTEx_WakeupCallback>:
}
 8008834:	4770      	bx	lr

08008836 <HAL_UARTEx_RxFifoFullCallback>:
}
 8008836:	4770      	bx	lr

08008838 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8008838:	4770      	bx	lr

0800883a <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800883a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800883e:	2b01      	cmp	r3, #1
 8008840:	d018      	beq.n	8008874 <HAL_UARTEx_DisableFifoMode+0x3a>
 8008842:	2301      	movs	r3, #1
 8008844:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8008848:	2324      	movs	r3, #36	@ 0x24
 800884a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800884e:	6803      	ldr	r3, [r0, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008852:	6819      	ldr	r1, [r3, #0]
 8008854:	f021 0101 	bic.w	r1, r1, #1
 8008858:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800885a:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800885e:	2300      	movs	r3, #0
 8008860:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008862:	6801      	ldr	r1, [r0, #0]
 8008864:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008866:	2220      	movs	r2, #32
 8008868:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800886c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8008870:	4618      	mov	r0, r3
 8008872:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008874:	2002      	movs	r0, #2
}
 8008876:	4770      	bx	lr

08008878 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8008878:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800887a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800887e:	2b01      	cmp	r3, #1
 8008880:	d01d      	beq.n	80088be <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8008882:	4604      	mov	r4, r0
 8008884:	2301      	movs	r3, #1
 8008886:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800888a:	2324      	movs	r3, #36	@ 0x24
 800888c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008890:	6803      	ldr	r3, [r0, #0]
 8008892:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	f022 0201 	bic.w	r2, r2, #1
 800889a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800889c:	6802      	ldr	r2, [r0, #0]
 800889e:	6893      	ldr	r3, [r2, #8]
 80088a0:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80088a4:	4319      	orrs	r1, r3
 80088a6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80088a8:	f7ff ff9e 	bl	80087e8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80088b0:	2320      	movs	r3, #32
 80088b2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80088b6:	2000      	movs	r0, #0
 80088b8:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80088bc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80088be:	2002      	movs	r0, #2
 80088c0:	e7fc      	b.n	80088bc <HAL_UARTEx_SetTxFifoThreshold+0x44>

080088c2 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80088c2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80088c4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d01d      	beq.n	8008908 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80088cc:	4604      	mov	r4, r0
 80088ce:	2301      	movs	r3, #1
 80088d0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80088d4:	2324      	movs	r3, #36	@ 0x24
 80088d6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088da:	6803      	ldr	r3, [r0, #0]
 80088dc:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	f022 0201 	bic.w	r2, r2, #1
 80088e4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80088e6:	6802      	ldr	r2, [r0, #0]
 80088e8:	6893      	ldr	r3, [r2, #8]
 80088ea:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80088ee:	4319      	orrs	r1, r3
 80088f0:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80088f2:	f7ff ff79 	bl	80087e8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088f6:	6823      	ldr	r3, [r4, #0]
 80088f8:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80088fa:	2320      	movs	r3, #32
 80088fc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8008900:	2000      	movs	r0, #0
 8008902:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8008906:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008908:	2002      	movs	r0, #2
 800890a:	e7fc      	b.n	8008906 <HAL_UARTEx_SetRxFifoThreshold+0x44>

0800890c <__assert_func>:
 800890c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800890e:	4614      	mov	r4, r2
 8008910:	461a      	mov	r2, r3
 8008912:	4b09      	ldr	r3, [pc, #36]	@ (8008938 <__assert_func+0x2c>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4605      	mov	r5, r0
 8008918:	68d8      	ldr	r0, [r3, #12]
 800891a:	b954      	cbnz	r4, 8008932 <__assert_func+0x26>
 800891c:	4b07      	ldr	r3, [pc, #28]	@ (800893c <__assert_func+0x30>)
 800891e:	461c      	mov	r4, r3
 8008920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008924:	9100      	str	r1, [sp, #0]
 8008926:	462b      	mov	r3, r5
 8008928:	4905      	ldr	r1, [pc, #20]	@ (8008940 <__assert_func+0x34>)
 800892a:	f000 fdbf 	bl	80094ac <fiprintf>
 800892e:	f001 f898 	bl	8009a62 <abort>
 8008932:	4b04      	ldr	r3, [pc, #16]	@ (8008944 <__assert_func+0x38>)
 8008934:	e7f4      	b.n	8008920 <__assert_func+0x14>
 8008936:	bf00      	nop
 8008938:	20000024 	.word	0x20000024
 800893c:	0800d8e3 	.word	0x0800d8e3
 8008940:	0800d8b5 	.word	0x0800d8b5
 8008944:	0800d8a8 	.word	0x0800d8a8

08008948 <malloc>:
 8008948:	4b02      	ldr	r3, [pc, #8]	@ (8008954 <malloc+0xc>)
 800894a:	4601      	mov	r1, r0
 800894c:	6818      	ldr	r0, [r3, #0]
 800894e:	f000 b825 	b.w	800899c <_malloc_r>
 8008952:	bf00      	nop
 8008954:	20000024 	.word	0x20000024

08008958 <sbrk_aligned>:
 8008958:	b570      	push	{r4, r5, r6, lr}
 800895a:	4e0f      	ldr	r6, [pc, #60]	@ (8008998 <sbrk_aligned+0x40>)
 800895c:	460c      	mov	r4, r1
 800895e:	6831      	ldr	r1, [r6, #0]
 8008960:	4605      	mov	r5, r0
 8008962:	b911      	cbnz	r1, 800896a <sbrk_aligned+0x12>
 8008964:	f001 f82e 	bl	80099c4 <_sbrk_r>
 8008968:	6030      	str	r0, [r6, #0]
 800896a:	4621      	mov	r1, r4
 800896c:	4628      	mov	r0, r5
 800896e:	f001 f829 	bl	80099c4 <_sbrk_r>
 8008972:	1c43      	adds	r3, r0, #1
 8008974:	d103      	bne.n	800897e <sbrk_aligned+0x26>
 8008976:	f04f 34ff 	mov.w	r4, #4294967295
 800897a:	4620      	mov	r0, r4
 800897c:	bd70      	pop	{r4, r5, r6, pc}
 800897e:	1cc4      	adds	r4, r0, #3
 8008980:	f024 0403 	bic.w	r4, r4, #3
 8008984:	42a0      	cmp	r0, r4
 8008986:	d0f8      	beq.n	800897a <sbrk_aligned+0x22>
 8008988:	1a21      	subs	r1, r4, r0
 800898a:	4628      	mov	r0, r5
 800898c:	f001 f81a 	bl	80099c4 <_sbrk_r>
 8008990:	3001      	adds	r0, #1
 8008992:	d1f2      	bne.n	800897a <sbrk_aligned+0x22>
 8008994:	e7ef      	b.n	8008976 <sbrk_aligned+0x1e>
 8008996:	bf00      	nop
 8008998:	20000988 	.word	0x20000988

0800899c <_malloc_r>:
 800899c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089a0:	1ccd      	adds	r5, r1, #3
 80089a2:	f025 0503 	bic.w	r5, r5, #3
 80089a6:	3508      	adds	r5, #8
 80089a8:	2d0c      	cmp	r5, #12
 80089aa:	bf38      	it	cc
 80089ac:	250c      	movcc	r5, #12
 80089ae:	2d00      	cmp	r5, #0
 80089b0:	4606      	mov	r6, r0
 80089b2:	db01      	blt.n	80089b8 <_malloc_r+0x1c>
 80089b4:	42a9      	cmp	r1, r5
 80089b6:	d904      	bls.n	80089c2 <_malloc_r+0x26>
 80089b8:	230c      	movs	r3, #12
 80089ba:	6033      	str	r3, [r6, #0]
 80089bc:	2000      	movs	r0, #0
 80089be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a98 <_malloc_r+0xfc>
 80089c6:	f000 f869 	bl	8008a9c <__malloc_lock>
 80089ca:	f8d8 3000 	ldr.w	r3, [r8]
 80089ce:	461c      	mov	r4, r3
 80089d0:	bb44      	cbnz	r4, 8008a24 <_malloc_r+0x88>
 80089d2:	4629      	mov	r1, r5
 80089d4:	4630      	mov	r0, r6
 80089d6:	f7ff ffbf 	bl	8008958 <sbrk_aligned>
 80089da:	1c43      	adds	r3, r0, #1
 80089dc:	4604      	mov	r4, r0
 80089de:	d158      	bne.n	8008a92 <_malloc_r+0xf6>
 80089e0:	f8d8 4000 	ldr.w	r4, [r8]
 80089e4:	4627      	mov	r7, r4
 80089e6:	2f00      	cmp	r7, #0
 80089e8:	d143      	bne.n	8008a72 <_malloc_r+0xd6>
 80089ea:	2c00      	cmp	r4, #0
 80089ec:	d04b      	beq.n	8008a86 <_malloc_r+0xea>
 80089ee:	6823      	ldr	r3, [r4, #0]
 80089f0:	4639      	mov	r1, r7
 80089f2:	4630      	mov	r0, r6
 80089f4:	eb04 0903 	add.w	r9, r4, r3
 80089f8:	f000 ffe4 	bl	80099c4 <_sbrk_r>
 80089fc:	4581      	cmp	r9, r0
 80089fe:	d142      	bne.n	8008a86 <_malloc_r+0xea>
 8008a00:	6821      	ldr	r1, [r4, #0]
 8008a02:	1a6d      	subs	r5, r5, r1
 8008a04:	4629      	mov	r1, r5
 8008a06:	4630      	mov	r0, r6
 8008a08:	f7ff ffa6 	bl	8008958 <sbrk_aligned>
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	d03a      	beq.n	8008a86 <_malloc_r+0xea>
 8008a10:	6823      	ldr	r3, [r4, #0]
 8008a12:	442b      	add	r3, r5
 8008a14:	6023      	str	r3, [r4, #0]
 8008a16:	f8d8 3000 	ldr.w	r3, [r8]
 8008a1a:	685a      	ldr	r2, [r3, #4]
 8008a1c:	bb62      	cbnz	r2, 8008a78 <_malloc_r+0xdc>
 8008a1e:	f8c8 7000 	str.w	r7, [r8]
 8008a22:	e00f      	b.n	8008a44 <_malloc_r+0xa8>
 8008a24:	6822      	ldr	r2, [r4, #0]
 8008a26:	1b52      	subs	r2, r2, r5
 8008a28:	d420      	bmi.n	8008a6c <_malloc_r+0xd0>
 8008a2a:	2a0b      	cmp	r2, #11
 8008a2c:	d917      	bls.n	8008a5e <_malloc_r+0xc2>
 8008a2e:	1961      	adds	r1, r4, r5
 8008a30:	42a3      	cmp	r3, r4
 8008a32:	6025      	str	r5, [r4, #0]
 8008a34:	bf18      	it	ne
 8008a36:	6059      	strne	r1, [r3, #4]
 8008a38:	6863      	ldr	r3, [r4, #4]
 8008a3a:	bf08      	it	eq
 8008a3c:	f8c8 1000 	streq.w	r1, [r8]
 8008a40:	5162      	str	r2, [r4, r5]
 8008a42:	604b      	str	r3, [r1, #4]
 8008a44:	4630      	mov	r0, r6
 8008a46:	f000 f82f 	bl	8008aa8 <__malloc_unlock>
 8008a4a:	f104 000b 	add.w	r0, r4, #11
 8008a4e:	1d23      	adds	r3, r4, #4
 8008a50:	f020 0007 	bic.w	r0, r0, #7
 8008a54:	1ac2      	subs	r2, r0, r3
 8008a56:	bf1c      	itt	ne
 8008a58:	1a1b      	subne	r3, r3, r0
 8008a5a:	50a3      	strne	r3, [r4, r2]
 8008a5c:	e7af      	b.n	80089be <_malloc_r+0x22>
 8008a5e:	6862      	ldr	r2, [r4, #4]
 8008a60:	42a3      	cmp	r3, r4
 8008a62:	bf0c      	ite	eq
 8008a64:	f8c8 2000 	streq.w	r2, [r8]
 8008a68:	605a      	strne	r2, [r3, #4]
 8008a6a:	e7eb      	b.n	8008a44 <_malloc_r+0xa8>
 8008a6c:	4623      	mov	r3, r4
 8008a6e:	6864      	ldr	r4, [r4, #4]
 8008a70:	e7ae      	b.n	80089d0 <_malloc_r+0x34>
 8008a72:	463c      	mov	r4, r7
 8008a74:	687f      	ldr	r7, [r7, #4]
 8008a76:	e7b6      	b.n	80089e6 <_malloc_r+0x4a>
 8008a78:	461a      	mov	r2, r3
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	42a3      	cmp	r3, r4
 8008a7e:	d1fb      	bne.n	8008a78 <_malloc_r+0xdc>
 8008a80:	2300      	movs	r3, #0
 8008a82:	6053      	str	r3, [r2, #4]
 8008a84:	e7de      	b.n	8008a44 <_malloc_r+0xa8>
 8008a86:	230c      	movs	r3, #12
 8008a88:	6033      	str	r3, [r6, #0]
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f000 f80c 	bl	8008aa8 <__malloc_unlock>
 8008a90:	e794      	b.n	80089bc <_malloc_r+0x20>
 8008a92:	6005      	str	r5, [r0, #0]
 8008a94:	e7d6      	b.n	8008a44 <_malloc_r+0xa8>
 8008a96:	bf00      	nop
 8008a98:	2000098c 	.word	0x2000098c

08008a9c <__malloc_lock>:
 8008a9c:	4801      	ldr	r0, [pc, #4]	@ (8008aa4 <__malloc_lock+0x8>)
 8008a9e:	f000 bfde 	b.w	8009a5e <__retarget_lock_acquire_recursive>
 8008aa2:	bf00      	nop
 8008aa4:	20000ad0 	.word	0x20000ad0

08008aa8 <__malloc_unlock>:
 8008aa8:	4801      	ldr	r0, [pc, #4]	@ (8008ab0 <__malloc_unlock+0x8>)
 8008aaa:	f000 bfd9 	b.w	8009a60 <__retarget_lock_release_recursive>
 8008aae:	bf00      	nop
 8008ab0:	20000ad0 	.word	0x20000ad0

08008ab4 <__cvt>:
 8008ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab8:	ec57 6b10 	vmov	r6, r7, d0
 8008abc:	2f00      	cmp	r7, #0
 8008abe:	460c      	mov	r4, r1
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	463b      	mov	r3, r7
 8008ac4:	bfbb      	ittet	lt
 8008ac6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008aca:	461f      	movlt	r7, r3
 8008acc:	2300      	movge	r3, #0
 8008ace:	232d      	movlt	r3, #45	@ 0x2d
 8008ad0:	700b      	strb	r3, [r1, #0]
 8008ad2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ad4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008ad8:	4691      	mov	r9, r2
 8008ada:	f023 0820 	bic.w	r8, r3, #32
 8008ade:	bfbc      	itt	lt
 8008ae0:	4632      	movlt	r2, r6
 8008ae2:	4616      	movlt	r6, r2
 8008ae4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ae8:	d005      	beq.n	8008af6 <__cvt+0x42>
 8008aea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008aee:	d100      	bne.n	8008af2 <__cvt+0x3e>
 8008af0:	3401      	adds	r4, #1
 8008af2:	2102      	movs	r1, #2
 8008af4:	e000      	b.n	8008af8 <__cvt+0x44>
 8008af6:	2103      	movs	r1, #3
 8008af8:	ab03      	add	r3, sp, #12
 8008afa:	9301      	str	r3, [sp, #4]
 8008afc:	ab02      	add	r3, sp, #8
 8008afe:	9300      	str	r3, [sp, #0]
 8008b00:	ec47 6b10 	vmov	d0, r6, r7
 8008b04:	4653      	mov	r3, sl
 8008b06:	4622      	mov	r2, r4
 8008b08:	f001 f83a 	bl	8009b80 <_dtoa_r>
 8008b0c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008b10:	4605      	mov	r5, r0
 8008b12:	d119      	bne.n	8008b48 <__cvt+0x94>
 8008b14:	f019 0f01 	tst.w	r9, #1
 8008b18:	d00e      	beq.n	8008b38 <__cvt+0x84>
 8008b1a:	eb00 0904 	add.w	r9, r0, r4
 8008b1e:	2200      	movs	r2, #0
 8008b20:	2300      	movs	r3, #0
 8008b22:	4630      	mov	r0, r6
 8008b24:	4639      	mov	r1, r7
 8008b26:	f7f8 ff07 	bl	8001938 <__aeabi_dcmpeq>
 8008b2a:	b108      	cbz	r0, 8008b30 <__cvt+0x7c>
 8008b2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b30:	2230      	movs	r2, #48	@ 0x30
 8008b32:	9b03      	ldr	r3, [sp, #12]
 8008b34:	454b      	cmp	r3, r9
 8008b36:	d31e      	bcc.n	8008b76 <__cvt+0xc2>
 8008b38:	9b03      	ldr	r3, [sp, #12]
 8008b3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b3c:	1b5b      	subs	r3, r3, r5
 8008b3e:	4628      	mov	r0, r5
 8008b40:	6013      	str	r3, [r2, #0]
 8008b42:	b004      	add	sp, #16
 8008b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b4c:	eb00 0904 	add.w	r9, r0, r4
 8008b50:	d1e5      	bne.n	8008b1e <__cvt+0x6a>
 8008b52:	7803      	ldrb	r3, [r0, #0]
 8008b54:	2b30      	cmp	r3, #48	@ 0x30
 8008b56:	d10a      	bne.n	8008b6e <__cvt+0xba>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	4639      	mov	r1, r7
 8008b60:	f7f8 feea 	bl	8001938 <__aeabi_dcmpeq>
 8008b64:	b918      	cbnz	r0, 8008b6e <__cvt+0xba>
 8008b66:	f1c4 0401 	rsb	r4, r4, #1
 8008b6a:	f8ca 4000 	str.w	r4, [sl]
 8008b6e:	f8da 3000 	ldr.w	r3, [sl]
 8008b72:	4499      	add	r9, r3
 8008b74:	e7d3      	b.n	8008b1e <__cvt+0x6a>
 8008b76:	1c59      	adds	r1, r3, #1
 8008b78:	9103      	str	r1, [sp, #12]
 8008b7a:	701a      	strb	r2, [r3, #0]
 8008b7c:	e7d9      	b.n	8008b32 <__cvt+0x7e>

08008b7e <__exponent>:
 8008b7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b80:	2900      	cmp	r1, #0
 8008b82:	bfba      	itte	lt
 8008b84:	4249      	neglt	r1, r1
 8008b86:	232d      	movlt	r3, #45	@ 0x2d
 8008b88:	232b      	movge	r3, #43	@ 0x2b
 8008b8a:	2909      	cmp	r1, #9
 8008b8c:	7002      	strb	r2, [r0, #0]
 8008b8e:	7043      	strb	r3, [r0, #1]
 8008b90:	dd29      	ble.n	8008be6 <__exponent+0x68>
 8008b92:	f10d 0307 	add.w	r3, sp, #7
 8008b96:	461d      	mov	r5, r3
 8008b98:	270a      	movs	r7, #10
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008ba0:	fb07 1416 	mls	r4, r7, r6, r1
 8008ba4:	3430      	adds	r4, #48	@ 0x30
 8008ba6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008baa:	460c      	mov	r4, r1
 8008bac:	2c63      	cmp	r4, #99	@ 0x63
 8008bae:	f103 33ff 	add.w	r3, r3, #4294967295
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	dcf1      	bgt.n	8008b9a <__exponent+0x1c>
 8008bb6:	3130      	adds	r1, #48	@ 0x30
 8008bb8:	1e94      	subs	r4, r2, #2
 8008bba:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008bbe:	1c41      	adds	r1, r0, #1
 8008bc0:	4623      	mov	r3, r4
 8008bc2:	42ab      	cmp	r3, r5
 8008bc4:	d30a      	bcc.n	8008bdc <__exponent+0x5e>
 8008bc6:	f10d 0309 	add.w	r3, sp, #9
 8008bca:	1a9b      	subs	r3, r3, r2
 8008bcc:	42ac      	cmp	r4, r5
 8008bce:	bf88      	it	hi
 8008bd0:	2300      	movhi	r3, #0
 8008bd2:	3302      	adds	r3, #2
 8008bd4:	4403      	add	r3, r0
 8008bd6:	1a18      	subs	r0, r3, r0
 8008bd8:	b003      	add	sp, #12
 8008bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bdc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008be0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008be4:	e7ed      	b.n	8008bc2 <__exponent+0x44>
 8008be6:	2330      	movs	r3, #48	@ 0x30
 8008be8:	3130      	adds	r1, #48	@ 0x30
 8008bea:	7083      	strb	r3, [r0, #2]
 8008bec:	70c1      	strb	r1, [r0, #3]
 8008bee:	1d03      	adds	r3, r0, #4
 8008bf0:	e7f1      	b.n	8008bd6 <__exponent+0x58>
	...

08008bf4 <_printf_float>:
 8008bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf8:	b08d      	sub	sp, #52	@ 0x34
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008c00:	4616      	mov	r6, r2
 8008c02:	461f      	mov	r7, r3
 8008c04:	4605      	mov	r5, r0
 8008c06:	f000 fea5 	bl	8009954 <_localeconv_r>
 8008c0a:	6803      	ldr	r3, [r0, #0]
 8008c0c:	9304      	str	r3, [sp, #16]
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7f8 fa66 	bl	80010e0 <strlen>
 8008c14:	2300      	movs	r3, #0
 8008c16:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c18:	f8d8 3000 	ldr.w	r3, [r8]
 8008c1c:	9005      	str	r0, [sp, #20]
 8008c1e:	3307      	adds	r3, #7
 8008c20:	f023 0307 	bic.w	r3, r3, #7
 8008c24:	f103 0208 	add.w	r2, r3, #8
 8008c28:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008c2c:	f8d4 b000 	ldr.w	fp, [r4]
 8008c30:	f8c8 2000 	str.w	r2, [r8]
 8008c34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c38:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008c3c:	9307      	str	r3, [sp, #28]
 8008c3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c42:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008c46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c4a:	4b9c      	ldr	r3, [pc, #624]	@ (8008ebc <_printf_float+0x2c8>)
 8008c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c50:	f7f8 fea4 	bl	800199c <__aeabi_dcmpun>
 8008c54:	bb70      	cbnz	r0, 8008cb4 <_printf_float+0xc0>
 8008c56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c5a:	4b98      	ldr	r3, [pc, #608]	@ (8008ebc <_printf_float+0x2c8>)
 8008c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c60:	f7f8 fe7e 	bl	8001960 <__aeabi_dcmple>
 8008c64:	bb30      	cbnz	r0, 8008cb4 <_printf_float+0xc0>
 8008c66:	2200      	movs	r2, #0
 8008c68:	2300      	movs	r3, #0
 8008c6a:	4640      	mov	r0, r8
 8008c6c:	4649      	mov	r1, r9
 8008c6e:	f7f8 fe6d 	bl	800194c <__aeabi_dcmplt>
 8008c72:	b110      	cbz	r0, 8008c7a <_printf_float+0x86>
 8008c74:	232d      	movs	r3, #45	@ 0x2d
 8008c76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c7a:	4a91      	ldr	r2, [pc, #580]	@ (8008ec0 <_printf_float+0x2cc>)
 8008c7c:	4b91      	ldr	r3, [pc, #580]	@ (8008ec4 <_printf_float+0x2d0>)
 8008c7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008c82:	bf94      	ite	ls
 8008c84:	4690      	movls	r8, r2
 8008c86:	4698      	movhi	r8, r3
 8008c88:	2303      	movs	r3, #3
 8008c8a:	6123      	str	r3, [r4, #16]
 8008c8c:	f02b 0304 	bic.w	r3, fp, #4
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	f04f 0900 	mov.w	r9, #0
 8008c96:	9700      	str	r7, [sp, #0]
 8008c98:	4633      	mov	r3, r6
 8008c9a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	f000 f9d2 	bl	8009048 <_printf_common>
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	f040 808d 	bne.w	8008dc4 <_printf_float+0x1d0>
 8008caa:	f04f 30ff 	mov.w	r0, #4294967295
 8008cae:	b00d      	add	sp, #52	@ 0x34
 8008cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb4:	4642      	mov	r2, r8
 8008cb6:	464b      	mov	r3, r9
 8008cb8:	4640      	mov	r0, r8
 8008cba:	4649      	mov	r1, r9
 8008cbc:	f7f8 fe6e 	bl	800199c <__aeabi_dcmpun>
 8008cc0:	b140      	cbz	r0, 8008cd4 <_printf_float+0xe0>
 8008cc2:	464b      	mov	r3, r9
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	bfbc      	itt	lt
 8008cc8:	232d      	movlt	r3, #45	@ 0x2d
 8008cca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008cce:	4a7e      	ldr	r2, [pc, #504]	@ (8008ec8 <_printf_float+0x2d4>)
 8008cd0:	4b7e      	ldr	r3, [pc, #504]	@ (8008ecc <_printf_float+0x2d8>)
 8008cd2:	e7d4      	b.n	8008c7e <_printf_float+0x8a>
 8008cd4:	6863      	ldr	r3, [r4, #4]
 8008cd6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008cda:	9206      	str	r2, [sp, #24]
 8008cdc:	1c5a      	adds	r2, r3, #1
 8008cde:	d13b      	bne.n	8008d58 <_printf_float+0x164>
 8008ce0:	2306      	movs	r3, #6
 8008ce2:	6063      	str	r3, [r4, #4]
 8008ce4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008ce8:	2300      	movs	r3, #0
 8008cea:	6022      	str	r2, [r4, #0]
 8008cec:	9303      	str	r3, [sp, #12]
 8008cee:	ab0a      	add	r3, sp, #40	@ 0x28
 8008cf0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008cf4:	ab09      	add	r3, sp, #36	@ 0x24
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	6861      	ldr	r1, [r4, #4]
 8008cfa:	ec49 8b10 	vmov	d0, r8, r9
 8008cfe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008d02:	4628      	mov	r0, r5
 8008d04:	f7ff fed6 	bl	8008ab4 <__cvt>
 8008d08:	9b06      	ldr	r3, [sp, #24]
 8008d0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d0c:	2b47      	cmp	r3, #71	@ 0x47
 8008d0e:	4680      	mov	r8, r0
 8008d10:	d129      	bne.n	8008d66 <_printf_float+0x172>
 8008d12:	1cc8      	adds	r0, r1, #3
 8008d14:	db02      	blt.n	8008d1c <_printf_float+0x128>
 8008d16:	6863      	ldr	r3, [r4, #4]
 8008d18:	4299      	cmp	r1, r3
 8008d1a:	dd41      	ble.n	8008da0 <_printf_float+0x1ac>
 8008d1c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008d20:	fa5f fa8a 	uxtb.w	sl, sl
 8008d24:	3901      	subs	r1, #1
 8008d26:	4652      	mov	r2, sl
 8008d28:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008d2c:	9109      	str	r1, [sp, #36]	@ 0x24
 8008d2e:	f7ff ff26 	bl	8008b7e <__exponent>
 8008d32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d34:	1813      	adds	r3, r2, r0
 8008d36:	2a01      	cmp	r2, #1
 8008d38:	4681      	mov	r9, r0
 8008d3a:	6123      	str	r3, [r4, #16]
 8008d3c:	dc02      	bgt.n	8008d44 <_printf_float+0x150>
 8008d3e:	6822      	ldr	r2, [r4, #0]
 8008d40:	07d2      	lsls	r2, r2, #31
 8008d42:	d501      	bpl.n	8008d48 <_printf_float+0x154>
 8008d44:	3301      	adds	r3, #1
 8008d46:	6123      	str	r3, [r4, #16]
 8008d48:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d0a2      	beq.n	8008c96 <_printf_float+0xa2>
 8008d50:	232d      	movs	r3, #45	@ 0x2d
 8008d52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d56:	e79e      	b.n	8008c96 <_printf_float+0xa2>
 8008d58:	9a06      	ldr	r2, [sp, #24]
 8008d5a:	2a47      	cmp	r2, #71	@ 0x47
 8008d5c:	d1c2      	bne.n	8008ce4 <_printf_float+0xf0>
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1c0      	bne.n	8008ce4 <_printf_float+0xf0>
 8008d62:	2301      	movs	r3, #1
 8008d64:	e7bd      	b.n	8008ce2 <_printf_float+0xee>
 8008d66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d6a:	d9db      	bls.n	8008d24 <_printf_float+0x130>
 8008d6c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008d70:	d118      	bne.n	8008da4 <_printf_float+0x1b0>
 8008d72:	2900      	cmp	r1, #0
 8008d74:	6863      	ldr	r3, [r4, #4]
 8008d76:	dd0b      	ble.n	8008d90 <_printf_float+0x19c>
 8008d78:	6121      	str	r1, [r4, #16]
 8008d7a:	b913      	cbnz	r3, 8008d82 <_printf_float+0x18e>
 8008d7c:	6822      	ldr	r2, [r4, #0]
 8008d7e:	07d0      	lsls	r0, r2, #31
 8008d80:	d502      	bpl.n	8008d88 <_printf_float+0x194>
 8008d82:	3301      	adds	r3, #1
 8008d84:	440b      	add	r3, r1
 8008d86:	6123      	str	r3, [r4, #16]
 8008d88:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008d8a:	f04f 0900 	mov.w	r9, #0
 8008d8e:	e7db      	b.n	8008d48 <_printf_float+0x154>
 8008d90:	b913      	cbnz	r3, 8008d98 <_printf_float+0x1a4>
 8008d92:	6822      	ldr	r2, [r4, #0]
 8008d94:	07d2      	lsls	r2, r2, #31
 8008d96:	d501      	bpl.n	8008d9c <_printf_float+0x1a8>
 8008d98:	3302      	adds	r3, #2
 8008d9a:	e7f4      	b.n	8008d86 <_printf_float+0x192>
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e7f2      	b.n	8008d86 <_printf_float+0x192>
 8008da0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008da4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008da6:	4299      	cmp	r1, r3
 8008da8:	db05      	blt.n	8008db6 <_printf_float+0x1c2>
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	6121      	str	r1, [r4, #16]
 8008dae:	07d8      	lsls	r0, r3, #31
 8008db0:	d5ea      	bpl.n	8008d88 <_printf_float+0x194>
 8008db2:	1c4b      	adds	r3, r1, #1
 8008db4:	e7e7      	b.n	8008d86 <_printf_float+0x192>
 8008db6:	2900      	cmp	r1, #0
 8008db8:	bfd4      	ite	le
 8008dba:	f1c1 0202 	rsble	r2, r1, #2
 8008dbe:	2201      	movgt	r2, #1
 8008dc0:	4413      	add	r3, r2
 8008dc2:	e7e0      	b.n	8008d86 <_printf_float+0x192>
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	055a      	lsls	r2, r3, #21
 8008dc8:	d407      	bmi.n	8008dda <_printf_float+0x1e6>
 8008dca:	6923      	ldr	r3, [r4, #16]
 8008dcc:	4642      	mov	r2, r8
 8008dce:	4631      	mov	r1, r6
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	47b8      	blx	r7
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d12b      	bne.n	8008e30 <_printf_float+0x23c>
 8008dd8:	e767      	b.n	8008caa <_printf_float+0xb6>
 8008dda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008dde:	f240 80dd 	bls.w	8008f9c <_printf_float+0x3a8>
 8008de2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008de6:	2200      	movs	r2, #0
 8008de8:	2300      	movs	r3, #0
 8008dea:	f7f8 fda5 	bl	8001938 <__aeabi_dcmpeq>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d033      	beq.n	8008e5a <_printf_float+0x266>
 8008df2:	4a37      	ldr	r2, [pc, #220]	@ (8008ed0 <_printf_float+0x2dc>)
 8008df4:	2301      	movs	r3, #1
 8008df6:	4631      	mov	r1, r6
 8008df8:	4628      	mov	r0, r5
 8008dfa:	47b8      	blx	r7
 8008dfc:	3001      	adds	r0, #1
 8008dfe:	f43f af54 	beq.w	8008caa <_printf_float+0xb6>
 8008e02:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008e06:	4543      	cmp	r3, r8
 8008e08:	db02      	blt.n	8008e10 <_printf_float+0x21c>
 8008e0a:	6823      	ldr	r3, [r4, #0]
 8008e0c:	07d8      	lsls	r0, r3, #31
 8008e0e:	d50f      	bpl.n	8008e30 <_printf_float+0x23c>
 8008e10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e14:	4631      	mov	r1, r6
 8008e16:	4628      	mov	r0, r5
 8008e18:	47b8      	blx	r7
 8008e1a:	3001      	adds	r0, #1
 8008e1c:	f43f af45 	beq.w	8008caa <_printf_float+0xb6>
 8008e20:	f04f 0900 	mov.w	r9, #0
 8008e24:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e28:	f104 0a1a 	add.w	sl, r4, #26
 8008e2c:	45c8      	cmp	r8, r9
 8008e2e:	dc09      	bgt.n	8008e44 <_printf_float+0x250>
 8008e30:	6823      	ldr	r3, [r4, #0]
 8008e32:	079b      	lsls	r3, r3, #30
 8008e34:	f100 8103 	bmi.w	800903e <_printf_float+0x44a>
 8008e38:	68e0      	ldr	r0, [r4, #12]
 8008e3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e3c:	4298      	cmp	r0, r3
 8008e3e:	bfb8      	it	lt
 8008e40:	4618      	movlt	r0, r3
 8008e42:	e734      	b.n	8008cae <_printf_float+0xba>
 8008e44:	2301      	movs	r3, #1
 8008e46:	4652      	mov	r2, sl
 8008e48:	4631      	mov	r1, r6
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	47b8      	blx	r7
 8008e4e:	3001      	adds	r0, #1
 8008e50:	f43f af2b 	beq.w	8008caa <_printf_float+0xb6>
 8008e54:	f109 0901 	add.w	r9, r9, #1
 8008e58:	e7e8      	b.n	8008e2c <_printf_float+0x238>
 8008e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	dc39      	bgt.n	8008ed4 <_printf_float+0x2e0>
 8008e60:	4a1b      	ldr	r2, [pc, #108]	@ (8008ed0 <_printf_float+0x2dc>)
 8008e62:	2301      	movs	r3, #1
 8008e64:	4631      	mov	r1, r6
 8008e66:	4628      	mov	r0, r5
 8008e68:	47b8      	blx	r7
 8008e6a:	3001      	adds	r0, #1
 8008e6c:	f43f af1d 	beq.w	8008caa <_printf_float+0xb6>
 8008e70:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008e74:	ea59 0303 	orrs.w	r3, r9, r3
 8008e78:	d102      	bne.n	8008e80 <_printf_float+0x28c>
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	07d9      	lsls	r1, r3, #31
 8008e7e:	d5d7      	bpl.n	8008e30 <_printf_float+0x23c>
 8008e80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e84:	4631      	mov	r1, r6
 8008e86:	4628      	mov	r0, r5
 8008e88:	47b8      	blx	r7
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	f43f af0d 	beq.w	8008caa <_printf_float+0xb6>
 8008e90:	f04f 0a00 	mov.w	sl, #0
 8008e94:	f104 0b1a 	add.w	fp, r4, #26
 8008e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e9a:	425b      	negs	r3, r3
 8008e9c:	4553      	cmp	r3, sl
 8008e9e:	dc01      	bgt.n	8008ea4 <_printf_float+0x2b0>
 8008ea0:	464b      	mov	r3, r9
 8008ea2:	e793      	b.n	8008dcc <_printf_float+0x1d8>
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	465a      	mov	r2, fp
 8008ea8:	4631      	mov	r1, r6
 8008eaa:	4628      	mov	r0, r5
 8008eac:	47b8      	blx	r7
 8008eae:	3001      	adds	r0, #1
 8008eb0:	f43f aefb 	beq.w	8008caa <_printf_float+0xb6>
 8008eb4:	f10a 0a01 	add.w	sl, sl, #1
 8008eb8:	e7ee      	b.n	8008e98 <_printf_float+0x2a4>
 8008eba:	bf00      	nop
 8008ebc:	7fefffff 	.word	0x7fefffff
 8008ec0:	0800d8e4 	.word	0x0800d8e4
 8008ec4:	0800d8e8 	.word	0x0800d8e8
 8008ec8:	0800d8ec 	.word	0x0800d8ec
 8008ecc:	0800d8f0 	.word	0x0800d8f0
 8008ed0:	0800d8f4 	.word	0x0800d8f4
 8008ed4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008ed6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008eda:	4553      	cmp	r3, sl
 8008edc:	bfa8      	it	ge
 8008ede:	4653      	movge	r3, sl
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	4699      	mov	r9, r3
 8008ee4:	dc36      	bgt.n	8008f54 <_printf_float+0x360>
 8008ee6:	f04f 0b00 	mov.w	fp, #0
 8008eea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008eee:	f104 021a 	add.w	r2, r4, #26
 8008ef2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008ef4:	9306      	str	r3, [sp, #24]
 8008ef6:	eba3 0309 	sub.w	r3, r3, r9
 8008efa:	455b      	cmp	r3, fp
 8008efc:	dc31      	bgt.n	8008f62 <_printf_float+0x36e>
 8008efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f00:	459a      	cmp	sl, r3
 8008f02:	dc3a      	bgt.n	8008f7a <_printf_float+0x386>
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	07da      	lsls	r2, r3, #31
 8008f08:	d437      	bmi.n	8008f7a <_printf_float+0x386>
 8008f0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f0c:	ebaa 0903 	sub.w	r9, sl, r3
 8008f10:	9b06      	ldr	r3, [sp, #24]
 8008f12:	ebaa 0303 	sub.w	r3, sl, r3
 8008f16:	4599      	cmp	r9, r3
 8008f18:	bfa8      	it	ge
 8008f1a:	4699      	movge	r9, r3
 8008f1c:	f1b9 0f00 	cmp.w	r9, #0
 8008f20:	dc33      	bgt.n	8008f8a <_printf_float+0x396>
 8008f22:	f04f 0800 	mov.w	r8, #0
 8008f26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f2a:	f104 0b1a 	add.w	fp, r4, #26
 8008f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f30:	ebaa 0303 	sub.w	r3, sl, r3
 8008f34:	eba3 0309 	sub.w	r3, r3, r9
 8008f38:	4543      	cmp	r3, r8
 8008f3a:	f77f af79 	ble.w	8008e30 <_printf_float+0x23c>
 8008f3e:	2301      	movs	r3, #1
 8008f40:	465a      	mov	r2, fp
 8008f42:	4631      	mov	r1, r6
 8008f44:	4628      	mov	r0, r5
 8008f46:	47b8      	blx	r7
 8008f48:	3001      	adds	r0, #1
 8008f4a:	f43f aeae 	beq.w	8008caa <_printf_float+0xb6>
 8008f4e:	f108 0801 	add.w	r8, r8, #1
 8008f52:	e7ec      	b.n	8008f2e <_printf_float+0x33a>
 8008f54:	4642      	mov	r2, r8
 8008f56:	4631      	mov	r1, r6
 8008f58:	4628      	mov	r0, r5
 8008f5a:	47b8      	blx	r7
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	d1c2      	bne.n	8008ee6 <_printf_float+0x2f2>
 8008f60:	e6a3      	b.n	8008caa <_printf_float+0xb6>
 8008f62:	2301      	movs	r3, #1
 8008f64:	4631      	mov	r1, r6
 8008f66:	4628      	mov	r0, r5
 8008f68:	9206      	str	r2, [sp, #24]
 8008f6a:	47b8      	blx	r7
 8008f6c:	3001      	adds	r0, #1
 8008f6e:	f43f ae9c 	beq.w	8008caa <_printf_float+0xb6>
 8008f72:	9a06      	ldr	r2, [sp, #24]
 8008f74:	f10b 0b01 	add.w	fp, fp, #1
 8008f78:	e7bb      	b.n	8008ef2 <_printf_float+0x2fe>
 8008f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f7e:	4631      	mov	r1, r6
 8008f80:	4628      	mov	r0, r5
 8008f82:	47b8      	blx	r7
 8008f84:	3001      	adds	r0, #1
 8008f86:	d1c0      	bne.n	8008f0a <_printf_float+0x316>
 8008f88:	e68f      	b.n	8008caa <_printf_float+0xb6>
 8008f8a:	9a06      	ldr	r2, [sp, #24]
 8008f8c:	464b      	mov	r3, r9
 8008f8e:	4442      	add	r2, r8
 8008f90:	4631      	mov	r1, r6
 8008f92:	4628      	mov	r0, r5
 8008f94:	47b8      	blx	r7
 8008f96:	3001      	adds	r0, #1
 8008f98:	d1c3      	bne.n	8008f22 <_printf_float+0x32e>
 8008f9a:	e686      	b.n	8008caa <_printf_float+0xb6>
 8008f9c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008fa0:	f1ba 0f01 	cmp.w	sl, #1
 8008fa4:	dc01      	bgt.n	8008faa <_printf_float+0x3b6>
 8008fa6:	07db      	lsls	r3, r3, #31
 8008fa8:	d536      	bpl.n	8009018 <_printf_float+0x424>
 8008faa:	2301      	movs	r3, #1
 8008fac:	4642      	mov	r2, r8
 8008fae:	4631      	mov	r1, r6
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	47b8      	blx	r7
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	f43f ae78 	beq.w	8008caa <_printf_float+0xb6>
 8008fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fbe:	4631      	mov	r1, r6
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	47b8      	blx	r7
 8008fc4:	3001      	adds	r0, #1
 8008fc6:	f43f ae70 	beq.w	8008caa <_printf_float+0xb6>
 8008fca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008fce:	2200      	movs	r2, #0
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008fd6:	f7f8 fcaf 	bl	8001938 <__aeabi_dcmpeq>
 8008fda:	b9c0      	cbnz	r0, 800900e <_printf_float+0x41a>
 8008fdc:	4653      	mov	r3, sl
 8008fde:	f108 0201 	add.w	r2, r8, #1
 8008fe2:	4631      	mov	r1, r6
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	47b8      	blx	r7
 8008fe8:	3001      	adds	r0, #1
 8008fea:	d10c      	bne.n	8009006 <_printf_float+0x412>
 8008fec:	e65d      	b.n	8008caa <_printf_float+0xb6>
 8008fee:	2301      	movs	r3, #1
 8008ff0:	465a      	mov	r2, fp
 8008ff2:	4631      	mov	r1, r6
 8008ff4:	4628      	mov	r0, r5
 8008ff6:	47b8      	blx	r7
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	f43f ae56 	beq.w	8008caa <_printf_float+0xb6>
 8008ffe:	f108 0801 	add.w	r8, r8, #1
 8009002:	45d0      	cmp	r8, sl
 8009004:	dbf3      	blt.n	8008fee <_printf_float+0x3fa>
 8009006:	464b      	mov	r3, r9
 8009008:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800900c:	e6df      	b.n	8008dce <_printf_float+0x1da>
 800900e:	f04f 0800 	mov.w	r8, #0
 8009012:	f104 0b1a 	add.w	fp, r4, #26
 8009016:	e7f4      	b.n	8009002 <_printf_float+0x40e>
 8009018:	2301      	movs	r3, #1
 800901a:	4642      	mov	r2, r8
 800901c:	e7e1      	b.n	8008fe2 <_printf_float+0x3ee>
 800901e:	2301      	movs	r3, #1
 8009020:	464a      	mov	r2, r9
 8009022:	4631      	mov	r1, r6
 8009024:	4628      	mov	r0, r5
 8009026:	47b8      	blx	r7
 8009028:	3001      	adds	r0, #1
 800902a:	f43f ae3e 	beq.w	8008caa <_printf_float+0xb6>
 800902e:	f108 0801 	add.w	r8, r8, #1
 8009032:	68e3      	ldr	r3, [r4, #12]
 8009034:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009036:	1a5b      	subs	r3, r3, r1
 8009038:	4543      	cmp	r3, r8
 800903a:	dcf0      	bgt.n	800901e <_printf_float+0x42a>
 800903c:	e6fc      	b.n	8008e38 <_printf_float+0x244>
 800903e:	f04f 0800 	mov.w	r8, #0
 8009042:	f104 0919 	add.w	r9, r4, #25
 8009046:	e7f4      	b.n	8009032 <_printf_float+0x43e>

08009048 <_printf_common>:
 8009048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800904c:	4616      	mov	r6, r2
 800904e:	4698      	mov	r8, r3
 8009050:	688a      	ldr	r2, [r1, #8]
 8009052:	690b      	ldr	r3, [r1, #16]
 8009054:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009058:	4293      	cmp	r3, r2
 800905a:	bfb8      	it	lt
 800905c:	4613      	movlt	r3, r2
 800905e:	6033      	str	r3, [r6, #0]
 8009060:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009064:	4607      	mov	r7, r0
 8009066:	460c      	mov	r4, r1
 8009068:	b10a      	cbz	r2, 800906e <_printf_common+0x26>
 800906a:	3301      	adds	r3, #1
 800906c:	6033      	str	r3, [r6, #0]
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	0699      	lsls	r1, r3, #26
 8009072:	bf42      	ittt	mi
 8009074:	6833      	ldrmi	r3, [r6, #0]
 8009076:	3302      	addmi	r3, #2
 8009078:	6033      	strmi	r3, [r6, #0]
 800907a:	6825      	ldr	r5, [r4, #0]
 800907c:	f015 0506 	ands.w	r5, r5, #6
 8009080:	d106      	bne.n	8009090 <_printf_common+0x48>
 8009082:	f104 0a19 	add.w	sl, r4, #25
 8009086:	68e3      	ldr	r3, [r4, #12]
 8009088:	6832      	ldr	r2, [r6, #0]
 800908a:	1a9b      	subs	r3, r3, r2
 800908c:	42ab      	cmp	r3, r5
 800908e:	dc26      	bgt.n	80090de <_printf_common+0x96>
 8009090:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009094:	6822      	ldr	r2, [r4, #0]
 8009096:	3b00      	subs	r3, #0
 8009098:	bf18      	it	ne
 800909a:	2301      	movne	r3, #1
 800909c:	0692      	lsls	r2, r2, #26
 800909e:	d42b      	bmi.n	80090f8 <_printf_common+0xb0>
 80090a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80090a4:	4641      	mov	r1, r8
 80090a6:	4638      	mov	r0, r7
 80090a8:	47c8      	blx	r9
 80090aa:	3001      	adds	r0, #1
 80090ac:	d01e      	beq.n	80090ec <_printf_common+0xa4>
 80090ae:	6823      	ldr	r3, [r4, #0]
 80090b0:	6922      	ldr	r2, [r4, #16]
 80090b2:	f003 0306 	and.w	r3, r3, #6
 80090b6:	2b04      	cmp	r3, #4
 80090b8:	bf02      	ittt	eq
 80090ba:	68e5      	ldreq	r5, [r4, #12]
 80090bc:	6833      	ldreq	r3, [r6, #0]
 80090be:	1aed      	subeq	r5, r5, r3
 80090c0:	68a3      	ldr	r3, [r4, #8]
 80090c2:	bf0c      	ite	eq
 80090c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090c8:	2500      	movne	r5, #0
 80090ca:	4293      	cmp	r3, r2
 80090cc:	bfc4      	itt	gt
 80090ce:	1a9b      	subgt	r3, r3, r2
 80090d0:	18ed      	addgt	r5, r5, r3
 80090d2:	2600      	movs	r6, #0
 80090d4:	341a      	adds	r4, #26
 80090d6:	42b5      	cmp	r5, r6
 80090d8:	d11a      	bne.n	8009110 <_printf_common+0xc8>
 80090da:	2000      	movs	r0, #0
 80090dc:	e008      	b.n	80090f0 <_printf_common+0xa8>
 80090de:	2301      	movs	r3, #1
 80090e0:	4652      	mov	r2, sl
 80090e2:	4641      	mov	r1, r8
 80090e4:	4638      	mov	r0, r7
 80090e6:	47c8      	blx	r9
 80090e8:	3001      	adds	r0, #1
 80090ea:	d103      	bne.n	80090f4 <_printf_common+0xac>
 80090ec:	f04f 30ff 	mov.w	r0, #4294967295
 80090f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090f4:	3501      	adds	r5, #1
 80090f6:	e7c6      	b.n	8009086 <_printf_common+0x3e>
 80090f8:	18e1      	adds	r1, r4, r3
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	2030      	movs	r0, #48	@ 0x30
 80090fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009102:	4422      	add	r2, r4
 8009104:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009108:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800910c:	3302      	adds	r3, #2
 800910e:	e7c7      	b.n	80090a0 <_printf_common+0x58>
 8009110:	2301      	movs	r3, #1
 8009112:	4622      	mov	r2, r4
 8009114:	4641      	mov	r1, r8
 8009116:	4638      	mov	r0, r7
 8009118:	47c8      	blx	r9
 800911a:	3001      	adds	r0, #1
 800911c:	d0e6      	beq.n	80090ec <_printf_common+0xa4>
 800911e:	3601      	adds	r6, #1
 8009120:	e7d9      	b.n	80090d6 <_printf_common+0x8e>
	...

08009124 <_printf_i>:
 8009124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009128:	7e0f      	ldrb	r7, [r1, #24]
 800912a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800912c:	2f78      	cmp	r7, #120	@ 0x78
 800912e:	4691      	mov	r9, r2
 8009130:	4680      	mov	r8, r0
 8009132:	460c      	mov	r4, r1
 8009134:	469a      	mov	sl, r3
 8009136:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800913a:	d807      	bhi.n	800914c <_printf_i+0x28>
 800913c:	2f62      	cmp	r7, #98	@ 0x62
 800913e:	d80a      	bhi.n	8009156 <_printf_i+0x32>
 8009140:	2f00      	cmp	r7, #0
 8009142:	f000 80d2 	beq.w	80092ea <_printf_i+0x1c6>
 8009146:	2f58      	cmp	r7, #88	@ 0x58
 8009148:	f000 80b9 	beq.w	80092be <_printf_i+0x19a>
 800914c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009150:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009154:	e03a      	b.n	80091cc <_printf_i+0xa8>
 8009156:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800915a:	2b15      	cmp	r3, #21
 800915c:	d8f6      	bhi.n	800914c <_printf_i+0x28>
 800915e:	a101      	add	r1, pc, #4	@ (adr r1, 8009164 <_printf_i+0x40>)
 8009160:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009164:	080091bd 	.word	0x080091bd
 8009168:	080091d1 	.word	0x080091d1
 800916c:	0800914d 	.word	0x0800914d
 8009170:	0800914d 	.word	0x0800914d
 8009174:	0800914d 	.word	0x0800914d
 8009178:	0800914d 	.word	0x0800914d
 800917c:	080091d1 	.word	0x080091d1
 8009180:	0800914d 	.word	0x0800914d
 8009184:	0800914d 	.word	0x0800914d
 8009188:	0800914d 	.word	0x0800914d
 800918c:	0800914d 	.word	0x0800914d
 8009190:	080092d1 	.word	0x080092d1
 8009194:	080091fb 	.word	0x080091fb
 8009198:	0800928b 	.word	0x0800928b
 800919c:	0800914d 	.word	0x0800914d
 80091a0:	0800914d 	.word	0x0800914d
 80091a4:	080092f3 	.word	0x080092f3
 80091a8:	0800914d 	.word	0x0800914d
 80091ac:	080091fb 	.word	0x080091fb
 80091b0:	0800914d 	.word	0x0800914d
 80091b4:	0800914d 	.word	0x0800914d
 80091b8:	08009293 	.word	0x08009293
 80091bc:	6833      	ldr	r3, [r6, #0]
 80091be:	1d1a      	adds	r2, r3, #4
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	6032      	str	r2, [r6, #0]
 80091c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80091cc:	2301      	movs	r3, #1
 80091ce:	e09d      	b.n	800930c <_printf_i+0x1e8>
 80091d0:	6833      	ldr	r3, [r6, #0]
 80091d2:	6820      	ldr	r0, [r4, #0]
 80091d4:	1d19      	adds	r1, r3, #4
 80091d6:	6031      	str	r1, [r6, #0]
 80091d8:	0606      	lsls	r6, r0, #24
 80091da:	d501      	bpl.n	80091e0 <_printf_i+0xbc>
 80091dc:	681d      	ldr	r5, [r3, #0]
 80091de:	e003      	b.n	80091e8 <_printf_i+0xc4>
 80091e0:	0645      	lsls	r5, r0, #25
 80091e2:	d5fb      	bpl.n	80091dc <_printf_i+0xb8>
 80091e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80091e8:	2d00      	cmp	r5, #0
 80091ea:	da03      	bge.n	80091f4 <_printf_i+0xd0>
 80091ec:	232d      	movs	r3, #45	@ 0x2d
 80091ee:	426d      	negs	r5, r5
 80091f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091f4:	4859      	ldr	r0, [pc, #356]	@ (800935c <_printf_i+0x238>)
 80091f6:	230a      	movs	r3, #10
 80091f8:	e011      	b.n	800921e <_printf_i+0xfa>
 80091fa:	6821      	ldr	r1, [r4, #0]
 80091fc:	6833      	ldr	r3, [r6, #0]
 80091fe:	0608      	lsls	r0, r1, #24
 8009200:	f853 5b04 	ldr.w	r5, [r3], #4
 8009204:	d402      	bmi.n	800920c <_printf_i+0xe8>
 8009206:	0649      	lsls	r1, r1, #25
 8009208:	bf48      	it	mi
 800920a:	b2ad      	uxthmi	r5, r5
 800920c:	2f6f      	cmp	r7, #111	@ 0x6f
 800920e:	4853      	ldr	r0, [pc, #332]	@ (800935c <_printf_i+0x238>)
 8009210:	6033      	str	r3, [r6, #0]
 8009212:	bf14      	ite	ne
 8009214:	230a      	movne	r3, #10
 8009216:	2308      	moveq	r3, #8
 8009218:	2100      	movs	r1, #0
 800921a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800921e:	6866      	ldr	r6, [r4, #4]
 8009220:	60a6      	str	r6, [r4, #8]
 8009222:	2e00      	cmp	r6, #0
 8009224:	bfa2      	ittt	ge
 8009226:	6821      	ldrge	r1, [r4, #0]
 8009228:	f021 0104 	bicge.w	r1, r1, #4
 800922c:	6021      	strge	r1, [r4, #0]
 800922e:	b90d      	cbnz	r5, 8009234 <_printf_i+0x110>
 8009230:	2e00      	cmp	r6, #0
 8009232:	d04b      	beq.n	80092cc <_printf_i+0x1a8>
 8009234:	4616      	mov	r6, r2
 8009236:	fbb5 f1f3 	udiv	r1, r5, r3
 800923a:	fb03 5711 	mls	r7, r3, r1, r5
 800923e:	5dc7      	ldrb	r7, [r0, r7]
 8009240:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009244:	462f      	mov	r7, r5
 8009246:	42bb      	cmp	r3, r7
 8009248:	460d      	mov	r5, r1
 800924a:	d9f4      	bls.n	8009236 <_printf_i+0x112>
 800924c:	2b08      	cmp	r3, #8
 800924e:	d10b      	bne.n	8009268 <_printf_i+0x144>
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	07df      	lsls	r7, r3, #31
 8009254:	d508      	bpl.n	8009268 <_printf_i+0x144>
 8009256:	6923      	ldr	r3, [r4, #16]
 8009258:	6861      	ldr	r1, [r4, #4]
 800925a:	4299      	cmp	r1, r3
 800925c:	bfde      	ittt	le
 800925e:	2330      	movle	r3, #48	@ 0x30
 8009260:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009264:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009268:	1b92      	subs	r2, r2, r6
 800926a:	6122      	str	r2, [r4, #16]
 800926c:	f8cd a000 	str.w	sl, [sp]
 8009270:	464b      	mov	r3, r9
 8009272:	aa03      	add	r2, sp, #12
 8009274:	4621      	mov	r1, r4
 8009276:	4640      	mov	r0, r8
 8009278:	f7ff fee6 	bl	8009048 <_printf_common>
 800927c:	3001      	adds	r0, #1
 800927e:	d14a      	bne.n	8009316 <_printf_i+0x1f2>
 8009280:	f04f 30ff 	mov.w	r0, #4294967295
 8009284:	b004      	add	sp, #16
 8009286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800928a:	6823      	ldr	r3, [r4, #0]
 800928c:	f043 0320 	orr.w	r3, r3, #32
 8009290:	6023      	str	r3, [r4, #0]
 8009292:	4833      	ldr	r0, [pc, #204]	@ (8009360 <_printf_i+0x23c>)
 8009294:	2778      	movs	r7, #120	@ 0x78
 8009296:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800929a:	6823      	ldr	r3, [r4, #0]
 800929c:	6831      	ldr	r1, [r6, #0]
 800929e:	061f      	lsls	r7, r3, #24
 80092a0:	f851 5b04 	ldr.w	r5, [r1], #4
 80092a4:	d402      	bmi.n	80092ac <_printf_i+0x188>
 80092a6:	065f      	lsls	r7, r3, #25
 80092a8:	bf48      	it	mi
 80092aa:	b2ad      	uxthmi	r5, r5
 80092ac:	6031      	str	r1, [r6, #0]
 80092ae:	07d9      	lsls	r1, r3, #31
 80092b0:	bf44      	itt	mi
 80092b2:	f043 0320 	orrmi.w	r3, r3, #32
 80092b6:	6023      	strmi	r3, [r4, #0]
 80092b8:	b11d      	cbz	r5, 80092c2 <_printf_i+0x19e>
 80092ba:	2310      	movs	r3, #16
 80092bc:	e7ac      	b.n	8009218 <_printf_i+0xf4>
 80092be:	4827      	ldr	r0, [pc, #156]	@ (800935c <_printf_i+0x238>)
 80092c0:	e7e9      	b.n	8009296 <_printf_i+0x172>
 80092c2:	6823      	ldr	r3, [r4, #0]
 80092c4:	f023 0320 	bic.w	r3, r3, #32
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	e7f6      	b.n	80092ba <_printf_i+0x196>
 80092cc:	4616      	mov	r6, r2
 80092ce:	e7bd      	b.n	800924c <_printf_i+0x128>
 80092d0:	6833      	ldr	r3, [r6, #0]
 80092d2:	6825      	ldr	r5, [r4, #0]
 80092d4:	6961      	ldr	r1, [r4, #20]
 80092d6:	1d18      	adds	r0, r3, #4
 80092d8:	6030      	str	r0, [r6, #0]
 80092da:	062e      	lsls	r6, r5, #24
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	d501      	bpl.n	80092e4 <_printf_i+0x1c0>
 80092e0:	6019      	str	r1, [r3, #0]
 80092e2:	e002      	b.n	80092ea <_printf_i+0x1c6>
 80092e4:	0668      	lsls	r0, r5, #25
 80092e6:	d5fb      	bpl.n	80092e0 <_printf_i+0x1bc>
 80092e8:	8019      	strh	r1, [r3, #0]
 80092ea:	2300      	movs	r3, #0
 80092ec:	6123      	str	r3, [r4, #16]
 80092ee:	4616      	mov	r6, r2
 80092f0:	e7bc      	b.n	800926c <_printf_i+0x148>
 80092f2:	6833      	ldr	r3, [r6, #0]
 80092f4:	1d1a      	adds	r2, r3, #4
 80092f6:	6032      	str	r2, [r6, #0]
 80092f8:	681e      	ldr	r6, [r3, #0]
 80092fa:	6862      	ldr	r2, [r4, #4]
 80092fc:	2100      	movs	r1, #0
 80092fe:	4630      	mov	r0, r6
 8009300:	f7f7 fe9e 	bl	8001040 <memchr>
 8009304:	b108      	cbz	r0, 800930a <_printf_i+0x1e6>
 8009306:	1b80      	subs	r0, r0, r6
 8009308:	6060      	str	r0, [r4, #4]
 800930a:	6863      	ldr	r3, [r4, #4]
 800930c:	6123      	str	r3, [r4, #16]
 800930e:	2300      	movs	r3, #0
 8009310:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009314:	e7aa      	b.n	800926c <_printf_i+0x148>
 8009316:	6923      	ldr	r3, [r4, #16]
 8009318:	4632      	mov	r2, r6
 800931a:	4649      	mov	r1, r9
 800931c:	4640      	mov	r0, r8
 800931e:	47d0      	blx	sl
 8009320:	3001      	adds	r0, #1
 8009322:	d0ad      	beq.n	8009280 <_printf_i+0x15c>
 8009324:	6823      	ldr	r3, [r4, #0]
 8009326:	079b      	lsls	r3, r3, #30
 8009328:	d413      	bmi.n	8009352 <_printf_i+0x22e>
 800932a:	68e0      	ldr	r0, [r4, #12]
 800932c:	9b03      	ldr	r3, [sp, #12]
 800932e:	4298      	cmp	r0, r3
 8009330:	bfb8      	it	lt
 8009332:	4618      	movlt	r0, r3
 8009334:	e7a6      	b.n	8009284 <_printf_i+0x160>
 8009336:	2301      	movs	r3, #1
 8009338:	4632      	mov	r2, r6
 800933a:	4649      	mov	r1, r9
 800933c:	4640      	mov	r0, r8
 800933e:	47d0      	blx	sl
 8009340:	3001      	adds	r0, #1
 8009342:	d09d      	beq.n	8009280 <_printf_i+0x15c>
 8009344:	3501      	adds	r5, #1
 8009346:	68e3      	ldr	r3, [r4, #12]
 8009348:	9903      	ldr	r1, [sp, #12]
 800934a:	1a5b      	subs	r3, r3, r1
 800934c:	42ab      	cmp	r3, r5
 800934e:	dcf2      	bgt.n	8009336 <_printf_i+0x212>
 8009350:	e7eb      	b.n	800932a <_printf_i+0x206>
 8009352:	2500      	movs	r5, #0
 8009354:	f104 0619 	add.w	r6, r4, #25
 8009358:	e7f5      	b.n	8009346 <_printf_i+0x222>
 800935a:	bf00      	nop
 800935c:	0800d8f6 	.word	0x0800d8f6
 8009360:	0800d907 	.word	0x0800d907

08009364 <std>:
 8009364:	2300      	movs	r3, #0
 8009366:	b510      	push	{r4, lr}
 8009368:	4604      	mov	r4, r0
 800936a:	e9c0 3300 	strd	r3, r3, [r0]
 800936e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009372:	6083      	str	r3, [r0, #8]
 8009374:	8181      	strh	r1, [r0, #12]
 8009376:	6643      	str	r3, [r0, #100]	@ 0x64
 8009378:	81c2      	strh	r2, [r0, #14]
 800937a:	6183      	str	r3, [r0, #24]
 800937c:	4619      	mov	r1, r3
 800937e:	2208      	movs	r2, #8
 8009380:	305c      	adds	r0, #92	@ 0x5c
 8009382:	f000 fadf 	bl	8009944 <memset>
 8009386:	4b0d      	ldr	r3, [pc, #52]	@ (80093bc <std+0x58>)
 8009388:	6263      	str	r3, [r4, #36]	@ 0x24
 800938a:	4b0d      	ldr	r3, [pc, #52]	@ (80093c0 <std+0x5c>)
 800938c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800938e:	4b0d      	ldr	r3, [pc, #52]	@ (80093c4 <std+0x60>)
 8009390:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009392:	4b0d      	ldr	r3, [pc, #52]	@ (80093c8 <std+0x64>)
 8009394:	6323      	str	r3, [r4, #48]	@ 0x30
 8009396:	4b0d      	ldr	r3, [pc, #52]	@ (80093cc <std+0x68>)
 8009398:	6224      	str	r4, [r4, #32]
 800939a:	429c      	cmp	r4, r3
 800939c:	d006      	beq.n	80093ac <std+0x48>
 800939e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093a2:	4294      	cmp	r4, r2
 80093a4:	d002      	beq.n	80093ac <std+0x48>
 80093a6:	33d0      	adds	r3, #208	@ 0xd0
 80093a8:	429c      	cmp	r4, r3
 80093aa:	d105      	bne.n	80093b8 <std+0x54>
 80093ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80093b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093b4:	f000 bb52 	b.w	8009a5c <__retarget_lock_init_recursive>
 80093b8:	bd10      	pop	{r4, pc}
 80093ba:	bf00      	nop
 80093bc:	08009795 	.word	0x08009795
 80093c0:	080097b7 	.word	0x080097b7
 80093c4:	080097ef 	.word	0x080097ef
 80093c8:	08009813 	.word	0x08009813
 80093cc:	20000990 	.word	0x20000990

080093d0 <stdio_exit_handler>:
 80093d0:	4a02      	ldr	r2, [pc, #8]	@ (80093dc <stdio_exit_handler+0xc>)
 80093d2:	4903      	ldr	r1, [pc, #12]	@ (80093e0 <stdio_exit_handler+0x10>)
 80093d4:	4803      	ldr	r0, [pc, #12]	@ (80093e4 <stdio_exit_handler+0x14>)
 80093d6:	f000 b87b 	b.w	80094d0 <_fwalk_sglue>
 80093da:	bf00      	nop
 80093dc:	20000018 	.word	0x20000018
 80093e0:	0800b4dd 	.word	0x0800b4dd
 80093e4:	20000028 	.word	0x20000028

080093e8 <cleanup_stdio>:
 80093e8:	6841      	ldr	r1, [r0, #4]
 80093ea:	4b0c      	ldr	r3, [pc, #48]	@ (800941c <cleanup_stdio+0x34>)
 80093ec:	4299      	cmp	r1, r3
 80093ee:	b510      	push	{r4, lr}
 80093f0:	4604      	mov	r4, r0
 80093f2:	d001      	beq.n	80093f8 <cleanup_stdio+0x10>
 80093f4:	f002 f872 	bl	800b4dc <_fflush_r>
 80093f8:	68a1      	ldr	r1, [r4, #8]
 80093fa:	4b09      	ldr	r3, [pc, #36]	@ (8009420 <cleanup_stdio+0x38>)
 80093fc:	4299      	cmp	r1, r3
 80093fe:	d002      	beq.n	8009406 <cleanup_stdio+0x1e>
 8009400:	4620      	mov	r0, r4
 8009402:	f002 f86b 	bl	800b4dc <_fflush_r>
 8009406:	68e1      	ldr	r1, [r4, #12]
 8009408:	4b06      	ldr	r3, [pc, #24]	@ (8009424 <cleanup_stdio+0x3c>)
 800940a:	4299      	cmp	r1, r3
 800940c:	d004      	beq.n	8009418 <cleanup_stdio+0x30>
 800940e:	4620      	mov	r0, r4
 8009410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009414:	f002 b862 	b.w	800b4dc <_fflush_r>
 8009418:	bd10      	pop	{r4, pc}
 800941a:	bf00      	nop
 800941c:	20000990 	.word	0x20000990
 8009420:	200009f8 	.word	0x200009f8
 8009424:	20000a60 	.word	0x20000a60

08009428 <global_stdio_init.part.0>:
 8009428:	b510      	push	{r4, lr}
 800942a:	4b0b      	ldr	r3, [pc, #44]	@ (8009458 <global_stdio_init.part.0+0x30>)
 800942c:	4c0b      	ldr	r4, [pc, #44]	@ (800945c <global_stdio_init.part.0+0x34>)
 800942e:	4a0c      	ldr	r2, [pc, #48]	@ (8009460 <global_stdio_init.part.0+0x38>)
 8009430:	601a      	str	r2, [r3, #0]
 8009432:	4620      	mov	r0, r4
 8009434:	2200      	movs	r2, #0
 8009436:	2104      	movs	r1, #4
 8009438:	f7ff ff94 	bl	8009364 <std>
 800943c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009440:	2201      	movs	r2, #1
 8009442:	2109      	movs	r1, #9
 8009444:	f7ff ff8e 	bl	8009364 <std>
 8009448:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800944c:	2202      	movs	r2, #2
 800944e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009452:	2112      	movs	r1, #18
 8009454:	f7ff bf86 	b.w	8009364 <std>
 8009458:	20000ac8 	.word	0x20000ac8
 800945c:	20000990 	.word	0x20000990
 8009460:	080093d1 	.word	0x080093d1

08009464 <__sfp_lock_acquire>:
 8009464:	4801      	ldr	r0, [pc, #4]	@ (800946c <__sfp_lock_acquire+0x8>)
 8009466:	f000 bafa 	b.w	8009a5e <__retarget_lock_acquire_recursive>
 800946a:	bf00      	nop
 800946c:	20000ad1 	.word	0x20000ad1

08009470 <__sfp_lock_release>:
 8009470:	4801      	ldr	r0, [pc, #4]	@ (8009478 <__sfp_lock_release+0x8>)
 8009472:	f000 baf5 	b.w	8009a60 <__retarget_lock_release_recursive>
 8009476:	bf00      	nop
 8009478:	20000ad1 	.word	0x20000ad1

0800947c <__sinit>:
 800947c:	b510      	push	{r4, lr}
 800947e:	4604      	mov	r4, r0
 8009480:	f7ff fff0 	bl	8009464 <__sfp_lock_acquire>
 8009484:	6a23      	ldr	r3, [r4, #32]
 8009486:	b11b      	cbz	r3, 8009490 <__sinit+0x14>
 8009488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800948c:	f7ff bff0 	b.w	8009470 <__sfp_lock_release>
 8009490:	4b04      	ldr	r3, [pc, #16]	@ (80094a4 <__sinit+0x28>)
 8009492:	6223      	str	r3, [r4, #32]
 8009494:	4b04      	ldr	r3, [pc, #16]	@ (80094a8 <__sinit+0x2c>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d1f5      	bne.n	8009488 <__sinit+0xc>
 800949c:	f7ff ffc4 	bl	8009428 <global_stdio_init.part.0>
 80094a0:	e7f2      	b.n	8009488 <__sinit+0xc>
 80094a2:	bf00      	nop
 80094a4:	080093e9 	.word	0x080093e9
 80094a8:	20000ac8 	.word	0x20000ac8

080094ac <fiprintf>:
 80094ac:	b40e      	push	{r1, r2, r3}
 80094ae:	b503      	push	{r0, r1, lr}
 80094b0:	4601      	mov	r1, r0
 80094b2:	ab03      	add	r3, sp, #12
 80094b4:	4805      	ldr	r0, [pc, #20]	@ (80094cc <fiprintf+0x20>)
 80094b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80094ba:	6800      	ldr	r0, [r0, #0]
 80094bc:	9301      	str	r3, [sp, #4]
 80094be:	f001 fe71 	bl	800b1a4 <_vfiprintf_r>
 80094c2:	b002      	add	sp, #8
 80094c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80094c8:	b003      	add	sp, #12
 80094ca:	4770      	bx	lr
 80094cc:	20000024 	.word	0x20000024

080094d0 <_fwalk_sglue>:
 80094d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094d4:	4607      	mov	r7, r0
 80094d6:	4688      	mov	r8, r1
 80094d8:	4614      	mov	r4, r2
 80094da:	2600      	movs	r6, #0
 80094dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094e0:	f1b9 0901 	subs.w	r9, r9, #1
 80094e4:	d505      	bpl.n	80094f2 <_fwalk_sglue+0x22>
 80094e6:	6824      	ldr	r4, [r4, #0]
 80094e8:	2c00      	cmp	r4, #0
 80094ea:	d1f7      	bne.n	80094dc <_fwalk_sglue+0xc>
 80094ec:	4630      	mov	r0, r6
 80094ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094f2:	89ab      	ldrh	r3, [r5, #12]
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d907      	bls.n	8009508 <_fwalk_sglue+0x38>
 80094f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094fc:	3301      	adds	r3, #1
 80094fe:	d003      	beq.n	8009508 <_fwalk_sglue+0x38>
 8009500:	4629      	mov	r1, r5
 8009502:	4638      	mov	r0, r7
 8009504:	47c0      	blx	r8
 8009506:	4306      	orrs	r6, r0
 8009508:	3568      	adds	r5, #104	@ 0x68
 800950a:	e7e9      	b.n	80094e0 <_fwalk_sglue+0x10>

0800950c <iprintf>:
 800950c:	b40f      	push	{r0, r1, r2, r3}
 800950e:	b507      	push	{r0, r1, r2, lr}
 8009510:	4906      	ldr	r1, [pc, #24]	@ (800952c <iprintf+0x20>)
 8009512:	ab04      	add	r3, sp, #16
 8009514:	6808      	ldr	r0, [r1, #0]
 8009516:	f853 2b04 	ldr.w	r2, [r3], #4
 800951a:	6881      	ldr	r1, [r0, #8]
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	f001 fe41 	bl	800b1a4 <_vfiprintf_r>
 8009522:	b003      	add	sp, #12
 8009524:	f85d eb04 	ldr.w	lr, [sp], #4
 8009528:	b004      	add	sp, #16
 800952a:	4770      	bx	lr
 800952c:	20000024 	.word	0x20000024

08009530 <_puts_r>:
 8009530:	6a03      	ldr	r3, [r0, #32]
 8009532:	b570      	push	{r4, r5, r6, lr}
 8009534:	6884      	ldr	r4, [r0, #8]
 8009536:	4605      	mov	r5, r0
 8009538:	460e      	mov	r6, r1
 800953a:	b90b      	cbnz	r3, 8009540 <_puts_r+0x10>
 800953c:	f7ff ff9e 	bl	800947c <__sinit>
 8009540:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009542:	07db      	lsls	r3, r3, #31
 8009544:	d405      	bmi.n	8009552 <_puts_r+0x22>
 8009546:	89a3      	ldrh	r3, [r4, #12]
 8009548:	0598      	lsls	r0, r3, #22
 800954a:	d402      	bmi.n	8009552 <_puts_r+0x22>
 800954c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800954e:	f000 fa86 	bl	8009a5e <__retarget_lock_acquire_recursive>
 8009552:	89a3      	ldrh	r3, [r4, #12]
 8009554:	0719      	lsls	r1, r3, #28
 8009556:	d502      	bpl.n	800955e <_puts_r+0x2e>
 8009558:	6923      	ldr	r3, [r4, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d135      	bne.n	80095ca <_puts_r+0x9a>
 800955e:	4621      	mov	r1, r4
 8009560:	4628      	mov	r0, r5
 8009562:	f000 f999 	bl	8009898 <__swsetup_r>
 8009566:	b380      	cbz	r0, 80095ca <_puts_r+0x9a>
 8009568:	f04f 35ff 	mov.w	r5, #4294967295
 800956c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800956e:	07da      	lsls	r2, r3, #31
 8009570:	d405      	bmi.n	800957e <_puts_r+0x4e>
 8009572:	89a3      	ldrh	r3, [r4, #12]
 8009574:	059b      	lsls	r3, r3, #22
 8009576:	d402      	bmi.n	800957e <_puts_r+0x4e>
 8009578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800957a:	f000 fa71 	bl	8009a60 <__retarget_lock_release_recursive>
 800957e:	4628      	mov	r0, r5
 8009580:	bd70      	pop	{r4, r5, r6, pc}
 8009582:	2b00      	cmp	r3, #0
 8009584:	da04      	bge.n	8009590 <_puts_r+0x60>
 8009586:	69a2      	ldr	r2, [r4, #24]
 8009588:	429a      	cmp	r2, r3
 800958a:	dc17      	bgt.n	80095bc <_puts_r+0x8c>
 800958c:	290a      	cmp	r1, #10
 800958e:	d015      	beq.n	80095bc <_puts_r+0x8c>
 8009590:	6823      	ldr	r3, [r4, #0]
 8009592:	1c5a      	adds	r2, r3, #1
 8009594:	6022      	str	r2, [r4, #0]
 8009596:	7019      	strb	r1, [r3, #0]
 8009598:	68a3      	ldr	r3, [r4, #8]
 800959a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800959e:	3b01      	subs	r3, #1
 80095a0:	60a3      	str	r3, [r4, #8]
 80095a2:	2900      	cmp	r1, #0
 80095a4:	d1ed      	bne.n	8009582 <_puts_r+0x52>
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	da11      	bge.n	80095ce <_puts_r+0x9e>
 80095aa:	4622      	mov	r2, r4
 80095ac:	210a      	movs	r1, #10
 80095ae:	4628      	mov	r0, r5
 80095b0:	f000 f933 	bl	800981a <__swbuf_r>
 80095b4:	3001      	adds	r0, #1
 80095b6:	d0d7      	beq.n	8009568 <_puts_r+0x38>
 80095b8:	250a      	movs	r5, #10
 80095ba:	e7d7      	b.n	800956c <_puts_r+0x3c>
 80095bc:	4622      	mov	r2, r4
 80095be:	4628      	mov	r0, r5
 80095c0:	f000 f92b 	bl	800981a <__swbuf_r>
 80095c4:	3001      	adds	r0, #1
 80095c6:	d1e7      	bne.n	8009598 <_puts_r+0x68>
 80095c8:	e7ce      	b.n	8009568 <_puts_r+0x38>
 80095ca:	3e01      	subs	r6, #1
 80095cc:	e7e4      	b.n	8009598 <_puts_r+0x68>
 80095ce:	6823      	ldr	r3, [r4, #0]
 80095d0:	1c5a      	adds	r2, r3, #1
 80095d2:	6022      	str	r2, [r4, #0]
 80095d4:	220a      	movs	r2, #10
 80095d6:	701a      	strb	r2, [r3, #0]
 80095d8:	e7ee      	b.n	80095b8 <_puts_r+0x88>
	...

080095dc <puts>:
 80095dc:	4b02      	ldr	r3, [pc, #8]	@ (80095e8 <puts+0xc>)
 80095de:	4601      	mov	r1, r0
 80095e0:	6818      	ldr	r0, [r3, #0]
 80095e2:	f7ff bfa5 	b.w	8009530 <_puts_r>
 80095e6:	bf00      	nop
 80095e8:	20000024 	.word	0x20000024

080095ec <setvbuf>:
 80095ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095f0:	461d      	mov	r5, r3
 80095f2:	4b57      	ldr	r3, [pc, #348]	@ (8009750 <setvbuf+0x164>)
 80095f4:	681f      	ldr	r7, [r3, #0]
 80095f6:	4604      	mov	r4, r0
 80095f8:	460e      	mov	r6, r1
 80095fa:	4690      	mov	r8, r2
 80095fc:	b127      	cbz	r7, 8009608 <setvbuf+0x1c>
 80095fe:	6a3b      	ldr	r3, [r7, #32]
 8009600:	b913      	cbnz	r3, 8009608 <setvbuf+0x1c>
 8009602:	4638      	mov	r0, r7
 8009604:	f7ff ff3a 	bl	800947c <__sinit>
 8009608:	f1b8 0f02 	cmp.w	r8, #2
 800960c:	d006      	beq.n	800961c <setvbuf+0x30>
 800960e:	f1b8 0f01 	cmp.w	r8, #1
 8009612:	f200 809a 	bhi.w	800974a <setvbuf+0x15e>
 8009616:	2d00      	cmp	r5, #0
 8009618:	f2c0 8097 	blt.w	800974a <setvbuf+0x15e>
 800961c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800961e:	07d9      	lsls	r1, r3, #31
 8009620:	d405      	bmi.n	800962e <setvbuf+0x42>
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	059a      	lsls	r2, r3, #22
 8009626:	d402      	bmi.n	800962e <setvbuf+0x42>
 8009628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800962a:	f000 fa18 	bl	8009a5e <__retarget_lock_acquire_recursive>
 800962e:	4621      	mov	r1, r4
 8009630:	4638      	mov	r0, r7
 8009632:	f001 ff53 	bl	800b4dc <_fflush_r>
 8009636:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009638:	b141      	cbz	r1, 800964c <setvbuf+0x60>
 800963a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800963e:	4299      	cmp	r1, r3
 8009640:	d002      	beq.n	8009648 <setvbuf+0x5c>
 8009642:	4638      	mov	r0, r7
 8009644:	f001 f860 	bl	800a708 <_free_r>
 8009648:	2300      	movs	r3, #0
 800964a:	6363      	str	r3, [r4, #52]	@ 0x34
 800964c:	2300      	movs	r3, #0
 800964e:	61a3      	str	r3, [r4, #24]
 8009650:	6063      	str	r3, [r4, #4]
 8009652:	89a3      	ldrh	r3, [r4, #12]
 8009654:	061b      	lsls	r3, r3, #24
 8009656:	d503      	bpl.n	8009660 <setvbuf+0x74>
 8009658:	6921      	ldr	r1, [r4, #16]
 800965a:	4638      	mov	r0, r7
 800965c:	f001 f854 	bl	800a708 <_free_r>
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8009666:	f023 0303 	bic.w	r3, r3, #3
 800966a:	f1b8 0f02 	cmp.w	r8, #2
 800966e:	81a3      	strh	r3, [r4, #12]
 8009670:	d061      	beq.n	8009736 <setvbuf+0x14a>
 8009672:	ab01      	add	r3, sp, #4
 8009674:	466a      	mov	r2, sp
 8009676:	4621      	mov	r1, r4
 8009678:	4638      	mov	r0, r7
 800967a:	f001 ff57 	bl	800b52c <__swhatbuf_r>
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	4318      	orrs	r0, r3
 8009682:	81a0      	strh	r0, [r4, #12]
 8009684:	bb2d      	cbnz	r5, 80096d2 <setvbuf+0xe6>
 8009686:	9d00      	ldr	r5, [sp, #0]
 8009688:	4628      	mov	r0, r5
 800968a:	f7ff f95d 	bl	8008948 <malloc>
 800968e:	4606      	mov	r6, r0
 8009690:	2800      	cmp	r0, #0
 8009692:	d152      	bne.n	800973a <setvbuf+0x14e>
 8009694:	f8dd 9000 	ldr.w	r9, [sp]
 8009698:	45a9      	cmp	r9, r5
 800969a:	d140      	bne.n	800971e <setvbuf+0x132>
 800969c:	f04f 35ff 	mov.w	r5, #4294967295
 80096a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a4:	f043 0202 	orr.w	r2, r3, #2
 80096a8:	81a2      	strh	r2, [r4, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	60a2      	str	r2, [r4, #8]
 80096ae:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80096b2:	6022      	str	r2, [r4, #0]
 80096b4:	6122      	str	r2, [r4, #16]
 80096b6:	2201      	movs	r2, #1
 80096b8:	6162      	str	r2, [r4, #20]
 80096ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096bc:	07d6      	lsls	r6, r2, #31
 80096be:	d404      	bmi.n	80096ca <setvbuf+0xde>
 80096c0:	0598      	lsls	r0, r3, #22
 80096c2:	d402      	bmi.n	80096ca <setvbuf+0xde>
 80096c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096c6:	f000 f9cb 	bl	8009a60 <__retarget_lock_release_recursive>
 80096ca:	4628      	mov	r0, r5
 80096cc:	b003      	add	sp, #12
 80096ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096d2:	2e00      	cmp	r6, #0
 80096d4:	d0d8      	beq.n	8009688 <setvbuf+0x9c>
 80096d6:	6a3b      	ldr	r3, [r7, #32]
 80096d8:	b913      	cbnz	r3, 80096e0 <setvbuf+0xf4>
 80096da:	4638      	mov	r0, r7
 80096dc:	f7ff fece 	bl	800947c <__sinit>
 80096e0:	f1b8 0f01 	cmp.w	r8, #1
 80096e4:	bf08      	it	eq
 80096e6:	89a3      	ldrheq	r3, [r4, #12]
 80096e8:	6026      	str	r6, [r4, #0]
 80096ea:	bf04      	itt	eq
 80096ec:	f043 0301 	orreq.w	r3, r3, #1
 80096f0:	81a3      	strheq	r3, [r4, #12]
 80096f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096f6:	f013 0208 	ands.w	r2, r3, #8
 80096fa:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80096fe:	d01e      	beq.n	800973e <setvbuf+0x152>
 8009700:	07d9      	lsls	r1, r3, #31
 8009702:	bf41      	itttt	mi
 8009704:	2200      	movmi	r2, #0
 8009706:	426d      	negmi	r5, r5
 8009708:	60a2      	strmi	r2, [r4, #8]
 800970a:	61a5      	strmi	r5, [r4, #24]
 800970c:	bf58      	it	pl
 800970e:	60a5      	strpl	r5, [r4, #8]
 8009710:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009712:	07d2      	lsls	r2, r2, #31
 8009714:	d401      	bmi.n	800971a <setvbuf+0x12e>
 8009716:	059b      	lsls	r3, r3, #22
 8009718:	d513      	bpl.n	8009742 <setvbuf+0x156>
 800971a:	2500      	movs	r5, #0
 800971c:	e7d5      	b.n	80096ca <setvbuf+0xde>
 800971e:	4648      	mov	r0, r9
 8009720:	f7ff f912 	bl	8008948 <malloc>
 8009724:	4606      	mov	r6, r0
 8009726:	2800      	cmp	r0, #0
 8009728:	d0b8      	beq.n	800969c <setvbuf+0xb0>
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009730:	81a3      	strh	r3, [r4, #12]
 8009732:	464d      	mov	r5, r9
 8009734:	e7cf      	b.n	80096d6 <setvbuf+0xea>
 8009736:	2500      	movs	r5, #0
 8009738:	e7b2      	b.n	80096a0 <setvbuf+0xb4>
 800973a:	46a9      	mov	r9, r5
 800973c:	e7f5      	b.n	800972a <setvbuf+0x13e>
 800973e:	60a2      	str	r2, [r4, #8]
 8009740:	e7e6      	b.n	8009710 <setvbuf+0x124>
 8009742:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009744:	f000 f98c 	bl	8009a60 <__retarget_lock_release_recursive>
 8009748:	e7e7      	b.n	800971a <setvbuf+0x12e>
 800974a:	f04f 35ff 	mov.w	r5, #4294967295
 800974e:	e7bc      	b.n	80096ca <setvbuf+0xde>
 8009750:	20000024 	.word	0x20000024

08009754 <siprintf>:
 8009754:	b40e      	push	{r1, r2, r3}
 8009756:	b500      	push	{lr}
 8009758:	b09c      	sub	sp, #112	@ 0x70
 800975a:	ab1d      	add	r3, sp, #116	@ 0x74
 800975c:	9002      	str	r0, [sp, #8]
 800975e:	9006      	str	r0, [sp, #24]
 8009760:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009764:	4809      	ldr	r0, [pc, #36]	@ (800978c <siprintf+0x38>)
 8009766:	9107      	str	r1, [sp, #28]
 8009768:	9104      	str	r1, [sp, #16]
 800976a:	4909      	ldr	r1, [pc, #36]	@ (8009790 <siprintf+0x3c>)
 800976c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009770:	9105      	str	r1, [sp, #20]
 8009772:	6800      	ldr	r0, [r0, #0]
 8009774:	9301      	str	r3, [sp, #4]
 8009776:	a902      	add	r1, sp, #8
 8009778:	f001 fbee 	bl	800af58 <_svfiprintf_r>
 800977c:	9b02      	ldr	r3, [sp, #8]
 800977e:	2200      	movs	r2, #0
 8009780:	701a      	strb	r2, [r3, #0]
 8009782:	b01c      	add	sp, #112	@ 0x70
 8009784:	f85d eb04 	ldr.w	lr, [sp], #4
 8009788:	b003      	add	sp, #12
 800978a:	4770      	bx	lr
 800978c:	20000024 	.word	0x20000024
 8009790:	ffff0208 	.word	0xffff0208

08009794 <__sread>:
 8009794:	b510      	push	{r4, lr}
 8009796:	460c      	mov	r4, r1
 8009798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800979c:	f000 f900 	bl	80099a0 <_read_r>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	bfab      	itete	ge
 80097a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80097a6:	89a3      	ldrhlt	r3, [r4, #12]
 80097a8:	181b      	addge	r3, r3, r0
 80097aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80097ae:	bfac      	ite	ge
 80097b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80097b2:	81a3      	strhlt	r3, [r4, #12]
 80097b4:	bd10      	pop	{r4, pc}

080097b6 <__swrite>:
 80097b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ba:	461f      	mov	r7, r3
 80097bc:	898b      	ldrh	r3, [r1, #12]
 80097be:	05db      	lsls	r3, r3, #23
 80097c0:	4605      	mov	r5, r0
 80097c2:	460c      	mov	r4, r1
 80097c4:	4616      	mov	r6, r2
 80097c6:	d505      	bpl.n	80097d4 <__swrite+0x1e>
 80097c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097cc:	2302      	movs	r3, #2
 80097ce:	2200      	movs	r2, #0
 80097d0:	f000 f8d4 	bl	800997c <_lseek_r>
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097de:	81a3      	strh	r3, [r4, #12]
 80097e0:	4632      	mov	r2, r6
 80097e2:	463b      	mov	r3, r7
 80097e4:	4628      	mov	r0, r5
 80097e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097ea:	f000 b8fb 	b.w	80099e4 <_write_r>

080097ee <__sseek>:
 80097ee:	b510      	push	{r4, lr}
 80097f0:	460c      	mov	r4, r1
 80097f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097f6:	f000 f8c1 	bl	800997c <_lseek_r>
 80097fa:	1c43      	adds	r3, r0, #1
 80097fc:	89a3      	ldrh	r3, [r4, #12]
 80097fe:	bf15      	itete	ne
 8009800:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009802:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009806:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800980a:	81a3      	strheq	r3, [r4, #12]
 800980c:	bf18      	it	ne
 800980e:	81a3      	strhne	r3, [r4, #12]
 8009810:	bd10      	pop	{r4, pc}

08009812 <__sclose>:
 8009812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009816:	f000 b8a1 	b.w	800995c <_close_r>

0800981a <__swbuf_r>:
 800981a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800981c:	460e      	mov	r6, r1
 800981e:	4614      	mov	r4, r2
 8009820:	4605      	mov	r5, r0
 8009822:	b118      	cbz	r0, 800982c <__swbuf_r+0x12>
 8009824:	6a03      	ldr	r3, [r0, #32]
 8009826:	b90b      	cbnz	r3, 800982c <__swbuf_r+0x12>
 8009828:	f7ff fe28 	bl	800947c <__sinit>
 800982c:	69a3      	ldr	r3, [r4, #24]
 800982e:	60a3      	str	r3, [r4, #8]
 8009830:	89a3      	ldrh	r3, [r4, #12]
 8009832:	071a      	lsls	r2, r3, #28
 8009834:	d501      	bpl.n	800983a <__swbuf_r+0x20>
 8009836:	6923      	ldr	r3, [r4, #16]
 8009838:	b943      	cbnz	r3, 800984c <__swbuf_r+0x32>
 800983a:	4621      	mov	r1, r4
 800983c:	4628      	mov	r0, r5
 800983e:	f000 f82b 	bl	8009898 <__swsetup_r>
 8009842:	b118      	cbz	r0, 800984c <__swbuf_r+0x32>
 8009844:	f04f 37ff 	mov.w	r7, #4294967295
 8009848:	4638      	mov	r0, r7
 800984a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	6922      	ldr	r2, [r4, #16]
 8009850:	1a98      	subs	r0, r3, r2
 8009852:	6963      	ldr	r3, [r4, #20]
 8009854:	b2f6      	uxtb	r6, r6
 8009856:	4283      	cmp	r3, r0
 8009858:	4637      	mov	r7, r6
 800985a:	dc05      	bgt.n	8009868 <__swbuf_r+0x4e>
 800985c:	4621      	mov	r1, r4
 800985e:	4628      	mov	r0, r5
 8009860:	f001 fe3c 	bl	800b4dc <_fflush_r>
 8009864:	2800      	cmp	r0, #0
 8009866:	d1ed      	bne.n	8009844 <__swbuf_r+0x2a>
 8009868:	68a3      	ldr	r3, [r4, #8]
 800986a:	3b01      	subs	r3, #1
 800986c:	60a3      	str	r3, [r4, #8]
 800986e:	6823      	ldr	r3, [r4, #0]
 8009870:	1c5a      	adds	r2, r3, #1
 8009872:	6022      	str	r2, [r4, #0]
 8009874:	701e      	strb	r6, [r3, #0]
 8009876:	6962      	ldr	r2, [r4, #20]
 8009878:	1c43      	adds	r3, r0, #1
 800987a:	429a      	cmp	r2, r3
 800987c:	d004      	beq.n	8009888 <__swbuf_r+0x6e>
 800987e:	89a3      	ldrh	r3, [r4, #12]
 8009880:	07db      	lsls	r3, r3, #31
 8009882:	d5e1      	bpl.n	8009848 <__swbuf_r+0x2e>
 8009884:	2e0a      	cmp	r6, #10
 8009886:	d1df      	bne.n	8009848 <__swbuf_r+0x2e>
 8009888:	4621      	mov	r1, r4
 800988a:	4628      	mov	r0, r5
 800988c:	f001 fe26 	bl	800b4dc <_fflush_r>
 8009890:	2800      	cmp	r0, #0
 8009892:	d0d9      	beq.n	8009848 <__swbuf_r+0x2e>
 8009894:	e7d6      	b.n	8009844 <__swbuf_r+0x2a>
	...

08009898 <__swsetup_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4b29      	ldr	r3, [pc, #164]	@ (8009940 <__swsetup_r+0xa8>)
 800989c:	4605      	mov	r5, r0
 800989e:	6818      	ldr	r0, [r3, #0]
 80098a0:	460c      	mov	r4, r1
 80098a2:	b118      	cbz	r0, 80098ac <__swsetup_r+0x14>
 80098a4:	6a03      	ldr	r3, [r0, #32]
 80098a6:	b90b      	cbnz	r3, 80098ac <__swsetup_r+0x14>
 80098a8:	f7ff fde8 	bl	800947c <__sinit>
 80098ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098b0:	0719      	lsls	r1, r3, #28
 80098b2:	d422      	bmi.n	80098fa <__swsetup_r+0x62>
 80098b4:	06da      	lsls	r2, r3, #27
 80098b6:	d407      	bmi.n	80098c8 <__swsetup_r+0x30>
 80098b8:	2209      	movs	r2, #9
 80098ba:	602a      	str	r2, [r5, #0]
 80098bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098c0:	81a3      	strh	r3, [r4, #12]
 80098c2:	f04f 30ff 	mov.w	r0, #4294967295
 80098c6:	e033      	b.n	8009930 <__swsetup_r+0x98>
 80098c8:	0758      	lsls	r0, r3, #29
 80098ca:	d512      	bpl.n	80098f2 <__swsetup_r+0x5a>
 80098cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098ce:	b141      	cbz	r1, 80098e2 <__swsetup_r+0x4a>
 80098d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098d4:	4299      	cmp	r1, r3
 80098d6:	d002      	beq.n	80098de <__swsetup_r+0x46>
 80098d8:	4628      	mov	r0, r5
 80098da:	f000 ff15 	bl	800a708 <_free_r>
 80098de:	2300      	movs	r3, #0
 80098e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80098e2:	89a3      	ldrh	r3, [r4, #12]
 80098e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098e8:	81a3      	strh	r3, [r4, #12]
 80098ea:	2300      	movs	r3, #0
 80098ec:	6063      	str	r3, [r4, #4]
 80098ee:	6923      	ldr	r3, [r4, #16]
 80098f0:	6023      	str	r3, [r4, #0]
 80098f2:	89a3      	ldrh	r3, [r4, #12]
 80098f4:	f043 0308 	orr.w	r3, r3, #8
 80098f8:	81a3      	strh	r3, [r4, #12]
 80098fa:	6923      	ldr	r3, [r4, #16]
 80098fc:	b94b      	cbnz	r3, 8009912 <__swsetup_r+0x7a>
 80098fe:	89a3      	ldrh	r3, [r4, #12]
 8009900:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009908:	d003      	beq.n	8009912 <__swsetup_r+0x7a>
 800990a:	4621      	mov	r1, r4
 800990c:	4628      	mov	r0, r5
 800990e:	f001 fe33 	bl	800b578 <__smakebuf_r>
 8009912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009916:	f013 0201 	ands.w	r2, r3, #1
 800991a:	d00a      	beq.n	8009932 <__swsetup_r+0x9a>
 800991c:	2200      	movs	r2, #0
 800991e:	60a2      	str	r2, [r4, #8]
 8009920:	6962      	ldr	r2, [r4, #20]
 8009922:	4252      	negs	r2, r2
 8009924:	61a2      	str	r2, [r4, #24]
 8009926:	6922      	ldr	r2, [r4, #16]
 8009928:	b942      	cbnz	r2, 800993c <__swsetup_r+0xa4>
 800992a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800992e:	d1c5      	bne.n	80098bc <__swsetup_r+0x24>
 8009930:	bd38      	pop	{r3, r4, r5, pc}
 8009932:	0799      	lsls	r1, r3, #30
 8009934:	bf58      	it	pl
 8009936:	6962      	ldrpl	r2, [r4, #20]
 8009938:	60a2      	str	r2, [r4, #8]
 800993a:	e7f4      	b.n	8009926 <__swsetup_r+0x8e>
 800993c:	2000      	movs	r0, #0
 800993e:	e7f7      	b.n	8009930 <__swsetup_r+0x98>
 8009940:	20000024 	.word	0x20000024

08009944 <memset>:
 8009944:	4402      	add	r2, r0
 8009946:	4603      	mov	r3, r0
 8009948:	4293      	cmp	r3, r2
 800994a:	d100      	bne.n	800994e <memset+0xa>
 800994c:	4770      	bx	lr
 800994e:	f803 1b01 	strb.w	r1, [r3], #1
 8009952:	e7f9      	b.n	8009948 <memset+0x4>

08009954 <_localeconv_r>:
 8009954:	4800      	ldr	r0, [pc, #0]	@ (8009958 <_localeconv_r+0x4>)
 8009956:	4770      	bx	lr
 8009958:	20000164 	.word	0x20000164

0800995c <_close_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	4d06      	ldr	r5, [pc, #24]	@ (8009978 <_close_r+0x1c>)
 8009960:	2300      	movs	r3, #0
 8009962:	4604      	mov	r4, r0
 8009964:	4608      	mov	r0, r1
 8009966:	602b      	str	r3, [r5, #0]
 8009968:	f7f8 fc8a 	bl	8002280 <_close>
 800996c:	1c43      	adds	r3, r0, #1
 800996e:	d102      	bne.n	8009976 <_close_r+0x1a>
 8009970:	682b      	ldr	r3, [r5, #0]
 8009972:	b103      	cbz	r3, 8009976 <_close_r+0x1a>
 8009974:	6023      	str	r3, [r4, #0]
 8009976:	bd38      	pop	{r3, r4, r5, pc}
 8009978:	20000acc 	.word	0x20000acc

0800997c <_lseek_r>:
 800997c:	b538      	push	{r3, r4, r5, lr}
 800997e:	4d07      	ldr	r5, [pc, #28]	@ (800999c <_lseek_r+0x20>)
 8009980:	4604      	mov	r4, r0
 8009982:	4608      	mov	r0, r1
 8009984:	4611      	mov	r1, r2
 8009986:	2200      	movs	r2, #0
 8009988:	602a      	str	r2, [r5, #0]
 800998a:	461a      	mov	r2, r3
 800998c:	f7f8 fc82 	bl	8002294 <_lseek>
 8009990:	1c43      	adds	r3, r0, #1
 8009992:	d102      	bne.n	800999a <_lseek_r+0x1e>
 8009994:	682b      	ldr	r3, [r5, #0]
 8009996:	b103      	cbz	r3, 800999a <_lseek_r+0x1e>
 8009998:	6023      	str	r3, [r4, #0]
 800999a:	bd38      	pop	{r3, r4, r5, pc}
 800999c:	20000acc 	.word	0x20000acc

080099a0 <_read_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4d07      	ldr	r5, [pc, #28]	@ (80099c0 <_read_r+0x20>)
 80099a4:	4604      	mov	r4, r0
 80099a6:	4608      	mov	r0, r1
 80099a8:	4611      	mov	r1, r2
 80099aa:	2200      	movs	r2, #0
 80099ac:	602a      	str	r2, [r5, #0]
 80099ae:	461a      	mov	r2, r3
 80099b0:	f7f9 fc20 	bl	80031f4 <_read>
 80099b4:	1c43      	adds	r3, r0, #1
 80099b6:	d102      	bne.n	80099be <_read_r+0x1e>
 80099b8:	682b      	ldr	r3, [r5, #0]
 80099ba:	b103      	cbz	r3, 80099be <_read_r+0x1e>
 80099bc:	6023      	str	r3, [r4, #0]
 80099be:	bd38      	pop	{r3, r4, r5, pc}
 80099c0:	20000acc 	.word	0x20000acc

080099c4 <_sbrk_r>:
 80099c4:	b538      	push	{r3, r4, r5, lr}
 80099c6:	4d06      	ldr	r5, [pc, #24]	@ (80099e0 <_sbrk_r+0x1c>)
 80099c8:	2300      	movs	r3, #0
 80099ca:	4604      	mov	r4, r0
 80099cc:	4608      	mov	r0, r1
 80099ce:	602b      	str	r3, [r5, #0]
 80099d0:	f7f8 fc62 	bl	8002298 <_sbrk>
 80099d4:	1c43      	adds	r3, r0, #1
 80099d6:	d102      	bne.n	80099de <_sbrk_r+0x1a>
 80099d8:	682b      	ldr	r3, [r5, #0]
 80099da:	b103      	cbz	r3, 80099de <_sbrk_r+0x1a>
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	bd38      	pop	{r3, r4, r5, pc}
 80099e0:	20000acc 	.word	0x20000acc

080099e4 <_write_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4d07      	ldr	r5, [pc, #28]	@ (8009a04 <_write_r+0x20>)
 80099e8:	4604      	mov	r4, r0
 80099ea:	4608      	mov	r0, r1
 80099ec:	4611      	mov	r1, r2
 80099ee:	2200      	movs	r2, #0
 80099f0:	602a      	str	r2, [r5, #0]
 80099f2:	461a      	mov	r2, r3
 80099f4:	f7f9 fc22 	bl	800323c <_write>
 80099f8:	1c43      	adds	r3, r0, #1
 80099fa:	d102      	bne.n	8009a02 <_write_r+0x1e>
 80099fc:	682b      	ldr	r3, [r5, #0]
 80099fe:	b103      	cbz	r3, 8009a02 <_write_r+0x1e>
 8009a00:	6023      	str	r3, [r4, #0]
 8009a02:	bd38      	pop	{r3, r4, r5, pc}
 8009a04:	20000acc 	.word	0x20000acc

08009a08 <__errno>:
 8009a08:	4b01      	ldr	r3, [pc, #4]	@ (8009a10 <__errno+0x8>)
 8009a0a:	6818      	ldr	r0, [r3, #0]
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	20000024 	.word	0x20000024

08009a14 <__libc_init_array>:
 8009a14:	b570      	push	{r4, r5, r6, lr}
 8009a16:	4d0d      	ldr	r5, [pc, #52]	@ (8009a4c <__libc_init_array+0x38>)
 8009a18:	4c0d      	ldr	r4, [pc, #52]	@ (8009a50 <__libc_init_array+0x3c>)
 8009a1a:	1b64      	subs	r4, r4, r5
 8009a1c:	10a4      	asrs	r4, r4, #2
 8009a1e:	2600      	movs	r6, #0
 8009a20:	42a6      	cmp	r6, r4
 8009a22:	d109      	bne.n	8009a38 <__libc_init_array+0x24>
 8009a24:	4d0b      	ldr	r5, [pc, #44]	@ (8009a54 <__libc_init_array+0x40>)
 8009a26:	4c0c      	ldr	r4, [pc, #48]	@ (8009a58 <__libc_init_array+0x44>)
 8009a28:	f003 fb2a 	bl	800d080 <_init>
 8009a2c:	1b64      	subs	r4, r4, r5
 8009a2e:	10a4      	asrs	r4, r4, #2
 8009a30:	2600      	movs	r6, #0
 8009a32:	42a6      	cmp	r6, r4
 8009a34:	d105      	bne.n	8009a42 <__libc_init_array+0x2e>
 8009a36:	bd70      	pop	{r4, r5, r6, pc}
 8009a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a3c:	4798      	blx	r3
 8009a3e:	3601      	adds	r6, #1
 8009a40:	e7ee      	b.n	8009a20 <__libc_init_array+0xc>
 8009a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a46:	4798      	blx	r3
 8009a48:	3601      	adds	r6, #1
 8009a4a:	e7f2      	b.n	8009a32 <__libc_init_array+0x1e>
 8009a4c:	0800de18 	.word	0x0800de18
 8009a50:	0800de18 	.word	0x0800de18
 8009a54:	0800de18 	.word	0x0800de18
 8009a58:	0800de1c 	.word	0x0800de1c

08009a5c <__retarget_lock_init_recursive>:
 8009a5c:	4770      	bx	lr

08009a5e <__retarget_lock_acquire_recursive>:
 8009a5e:	4770      	bx	lr

08009a60 <__retarget_lock_release_recursive>:
 8009a60:	4770      	bx	lr

08009a62 <abort>:
 8009a62:	b508      	push	{r3, lr}
 8009a64:	2006      	movs	r0, #6
 8009a66:	f001 fe05 	bl	800b674 <raise>
 8009a6a:	2001      	movs	r0, #1
 8009a6c:	f7f8 fc02 	bl	8002274 <_exit>

08009a70 <quorem>:
 8009a70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a74:	6903      	ldr	r3, [r0, #16]
 8009a76:	690c      	ldr	r4, [r1, #16]
 8009a78:	42a3      	cmp	r3, r4
 8009a7a:	4607      	mov	r7, r0
 8009a7c:	db7e      	blt.n	8009b7c <quorem+0x10c>
 8009a7e:	3c01      	subs	r4, #1
 8009a80:	f101 0814 	add.w	r8, r1, #20
 8009a84:	00a3      	lsls	r3, r4, #2
 8009a86:	f100 0514 	add.w	r5, r0, #20
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a90:	9301      	str	r3, [sp, #4]
 8009a92:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009a96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009aa2:	fbb2 f6f3 	udiv	r6, r2, r3
 8009aa6:	d32e      	bcc.n	8009b06 <quorem+0x96>
 8009aa8:	f04f 0a00 	mov.w	sl, #0
 8009aac:	46c4      	mov	ip, r8
 8009aae:	46ae      	mov	lr, r5
 8009ab0:	46d3      	mov	fp, sl
 8009ab2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ab6:	b298      	uxth	r0, r3
 8009ab8:	fb06 a000 	mla	r0, r6, r0, sl
 8009abc:	0c02      	lsrs	r2, r0, #16
 8009abe:	0c1b      	lsrs	r3, r3, #16
 8009ac0:	fb06 2303 	mla	r3, r6, r3, r2
 8009ac4:	f8de 2000 	ldr.w	r2, [lr]
 8009ac8:	b280      	uxth	r0, r0
 8009aca:	b292      	uxth	r2, r2
 8009acc:	1a12      	subs	r2, r2, r0
 8009ace:	445a      	add	r2, fp
 8009ad0:	f8de 0000 	ldr.w	r0, [lr]
 8009ad4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ade:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009ae2:	b292      	uxth	r2, r2
 8009ae4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009ae8:	45e1      	cmp	r9, ip
 8009aea:	f84e 2b04 	str.w	r2, [lr], #4
 8009aee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009af2:	d2de      	bcs.n	8009ab2 <quorem+0x42>
 8009af4:	9b00      	ldr	r3, [sp, #0]
 8009af6:	58eb      	ldr	r3, [r5, r3]
 8009af8:	b92b      	cbnz	r3, 8009b06 <quorem+0x96>
 8009afa:	9b01      	ldr	r3, [sp, #4]
 8009afc:	3b04      	subs	r3, #4
 8009afe:	429d      	cmp	r5, r3
 8009b00:	461a      	mov	r2, r3
 8009b02:	d32f      	bcc.n	8009b64 <quorem+0xf4>
 8009b04:	613c      	str	r4, [r7, #16]
 8009b06:	4638      	mov	r0, r7
 8009b08:	f001 f8c2 	bl	800ac90 <__mcmp>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	db25      	blt.n	8009b5c <quorem+0xec>
 8009b10:	4629      	mov	r1, r5
 8009b12:	2000      	movs	r0, #0
 8009b14:	f858 2b04 	ldr.w	r2, [r8], #4
 8009b18:	f8d1 c000 	ldr.w	ip, [r1]
 8009b1c:	fa1f fe82 	uxth.w	lr, r2
 8009b20:	fa1f f38c 	uxth.w	r3, ip
 8009b24:	eba3 030e 	sub.w	r3, r3, lr
 8009b28:	4403      	add	r3, r0
 8009b2a:	0c12      	lsrs	r2, r2, #16
 8009b2c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009b30:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009b34:	b29b      	uxth	r3, r3
 8009b36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b3a:	45c1      	cmp	r9, r8
 8009b3c:	f841 3b04 	str.w	r3, [r1], #4
 8009b40:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009b44:	d2e6      	bcs.n	8009b14 <quorem+0xa4>
 8009b46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b4e:	b922      	cbnz	r2, 8009b5a <quorem+0xea>
 8009b50:	3b04      	subs	r3, #4
 8009b52:	429d      	cmp	r5, r3
 8009b54:	461a      	mov	r2, r3
 8009b56:	d30b      	bcc.n	8009b70 <quorem+0x100>
 8009b58:	613c      	str	r4, [r7, #16]
 8009b5a:	3601      	adds	r6, #1
 8009b5c:	4630      	mov	r0, r6
 8009b5e:	b003      	add	sp, #12
 8009b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b64:	6812      	ldr	r2, [r2, #0]
 8009b66:	3b04      	subs	r3, #4
 8009b68:	2a00      	cmp	r2, #0
 8009b6a:	d1cb      	bne.n	8009b04 <quorem+0x94>
 8009b6c:	3c01      	subs	r4, #1
 8009b6e:	e7c6      	b.n	8009afe <quorem+0x8e>
 8009b70:	6812      	ldr	r2, [r2, #0]
 8009b72:	3b04      	subs	r3, #4
 8009b74:	2a00      	cmp	r2, #0
 8009b76:	d1ef      	bne.n	8009b58 <quorem+0xe8>
 8009b78:	3c01      	subs	r4, #1
 8009b7a:	e7ea      	b.n	8009b52 <quorem+0xe2>
 8009b7c:	2000      	movs	r0, #0
 8009b7e:	e7ee      	b.n	8009b5e <quorem+0xee>

08009b80 <_dtoa_r>:
 8009b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b84:	69c7      	ldr	r7, [r0, #28]
 8009b86:	b099      	sub	sp, #100	@ 0x64
 8009b88:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009b8c:	ec55 4b10 	vmov	r4, r5, d0
 8009b90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009b92:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b94:	4683      	mov	fp, r0
 8009b96:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b9a:	b97f      	cbnz	r7, 8009bbc <_dtoa_r+0x3c>
 8009b9c:	2010      	movs	r0, #16
 8009b9e:	f7fe fed3 	bl	8008948 <malloc>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	f8cb 001c 	str.w	r0, [fp, #28]
 8009ba8:	b920      	cbnz	r0, 8009bb4 <_dtoa_r+0x34>
 8009baa:	4ba7      	ldr	r3, [pc, #668]	@ (8009e48 <_dtoa_r+0x2c8>)
 8009bac:	21ef      	movs	r1, #239	@ 0xef
 8009bae:	48a7      	ldr	r0, [pc, #668]	@ (8009e4c <_dtoa_r+0x2cc>)
 8009bb0:	f7fe feac 	bl	800890c <__assert_func>
 8009bb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009bb8:	6007      	str	r7, [r0, #0]
 8009bba:	60c7      	str	r7, [r0, #12]
 8009bbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009bc0:	6819      	ldr	r1, [r3, #0]
 8009bc2:	b159      	cbz	r1, 8009bdc <_dtoa_r+0x5c>
 8009bc4:	685a      	ldr	r2, [r3, #4]
 8009bc6:	604a      	str	r2, [r1, #4]
 8009bc8:	2301      	movs	r3, #1
 8009bca:	4093      	lsls	r3, r2
 8009bcc:	608b      	str	r3, [r1, #8]
 8009bce:	4658      	mov	r0, fp
 8009bd0:	f000 fe24 	bl	800a81c <_Bfree>
 8009bd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	601a      	str	r2, [r3, #0]
 8009bdc:	1e2b      	subs	r3, r5, #0
 8009bde:	bfb9      	ittee	lt
 8009be0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009be4:	9303      	strlt	r3, [sp, #12]
 8009be6:	2300      	movge	r3, #0
 8009be8:	6033      	strge	r3, [r6, #0]
 8009bea:	9f03      	ldr	r7, [sp, #12]
 8009bec:	4b98      	ldr	r3, [pc, #608]	@ (8009e50 <_dtoa_r+0x2d0>)
 8009bee:	bfbc      	itt	lt
 8009bf0:	2201      	movlt	r2, #1
 8009bf2:	6032      	strlt	r2, [r6, #0]
 8009bf4:	43bb      	bics	r3, r7
 8009bf6:	d112      	bne.n	8009c1e <_dtoa_r+0x9e>
 8009bf8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009bfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009bfe:	6013      	str	r3, [r2, #0]
 8009c00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c04:	4323      	orrs	r3, r4
 8009c06:	f000 854d 	beq.w	800a6a4 <_dtoa_r+0xb24>
 8009c0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009e64 <_dtoa_r+0x2e4>
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f000 854f 	beq.w	800a6b4 <_dtoa_r+0xb34>
 8009c16:	f10a 0303 	add.w	r3, sl, #3
 8009c1a:	f000 bd49 	b.w	800a6b0 <_dtoa_r+0xb30>
 8009c1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009c22:	2200      	movs	r2, #0
 8009c24:	ec51 0b17 	vmov	r0, r1, d7
 8009c28:	2300      	movs	r3, #0
 8009c2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009c2e:	f7f7 fe83 	bl	8001938 <__aeabi_dcmpeq>
 8009c32:	4680      	mov	r8, r0
 8009c34:	b158      	cbz	r0, 8009c4e <_dtoa_r+0xce>
 8009c36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009c38:	2301      	movs	r3, #1
 8009c3a:	6013      	str	r3, [r2, #0]
 8009c3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c3e:	b113      	cbz	r3, 8009c46 <_dtoa_r+0xc6>
 8009c40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009c42:	4b84      	ldr	r3, [pc, #528]	@ (8009e54 <_dtoa_r+0x2d4>)
 8009c44:	6013      	str	r3, [r2, #0]
 8009c46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009e68 <_dtoa_r+0x2e8>
 8009c4a:	f000 bd33 	b.w	800a6b4 <_dtoa_r+0xb34>
 8009c4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009c52:	aa16      	add	r2, sp, #88	@ 0x58
 8009c54:	a917      	add	r1, sp, #92	@ 0x5c
 8009c56:	4658      	mov	r0, fp
 8009c58:	f001 f8ca 	bl	800adf0 <__d2b>
 8009c5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009c60:	4681      	mov	r9, r0
 8009c62:	2e00      	cmp	r6, #0
 8009c64:	d077      	beq.n	8009d56 <_dtoa_r+0x1d6>
 8009c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009c78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009c7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009c80:	4619      	mov	r1, r3
 8009c82:	2200      	movs	r2, #0
 8009c84:	4b74      	ldr	r3, [pc, #464]	@ (8009e58 <_dtoa_r+0x2d8>)
 8009c86:	f7f7 fa37 	bl	80010f8 <__aeabi_dsub>
 8009c8a:	a369      	add	r3, pc, #420	@ (adr r3, 8009e30 <_dtoa_r+0x2b0>)
 8009c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c90:	f7f7 fbea 	bl	8001468 <__aeabi_dmul>
 8009c94:	a368      	add	r3, pc, #416	@ (adr r3, 8009e38 <_dtoa_r+0x2b8>)
 8009c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9a:	f7f7 fa2f 	bl	80010fc <__adddf3>
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	460d      	mov	r5, r1
 8009ca4:	f7f7 fb76 	bl	8001394 <__aeabi_i2d>
 8009ca8:	a365      	add	r3, pc, #404	@ (adr r3, 8009e40 <_dtoa_r+0x2c0>)
 8009caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cae:	f7f7 fbdb 	bl	8001468 <__aeabi_dmul>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	4629      	mov	r1, r5
 8009cba:	f7f7 fa1f 	bl	80010fc <__adddf3>
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	460d      	mov	r5, r1
 8009cc2:	f7f7 fe81 	bl	80019c8 <__aeabi_d2iz>
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	4607      	mov	r7, r0
 8009cca:	2300      	movs	r3, #0
 8009ccc:	4620      	mov	r0, r4
 8009cce:	4629      	mov	r1, r5
 8009cd0:	f7f7 fe3c 	bl	800194c <__aeabi_dcmplt>
 8009cd4:	b140      	cbz	r0, 8009ce8 <_dtoa_r+0x168>
 8009cd6:	4638      	mov	r0, r7
 8009cd8:	f7f7 fb5c 	bl	8001394 <__aeabi_i2d>
 8009cdc:	4622      	mov	r2, r4
 8009cde:	462b      	mov	r3, r5
 8009ce0:	f7f7 fe2a 	bl	8001938 <__aeabi_dcmpeq>
 8009ce4:	b900      	cbnz	r0, 8009ce8 <_dtoa_r+0x168>
 8009ce6:	3f01      	subs	r7, #1
 8009ce8:	2f16      	cmp	r7, #22
 8009cea:	d851      	bhi.n	8009d90 <_dtoa_r+0x210>
 8009cec:	4b5b      	ldr	r3, [pc, #364]	@ (8009e5c <_dtoa_r+0x2dc>)
 8009cee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cfa:	f7f7 fe27 	bl	800194c <__aeabi_dcmplt>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d048      	beq.n	8009d94 <_dtoa_r+0x214>
 8009d02:	3f01      	subs	r7, #1
 8009d04:	2300      	movs	r3, #0
 8009d06:	9312      	str	r3, [sp, #72]	@ 0x48
 8009d08:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009d0a:	1b9b      	subs	r3, r3, r6
 8009d0c:	1e5a      	subs	r2, r3, #1
 8009d0e:	bf44      	itt	mi
 8009d10:	f1c3 0801 	rsbmi	r8, r3, #1
 8009d14:	2300      	movmi	r3, #0
 8009d16:	9208      	str	r2, [sp, #32]
 8009d18:	bf54      	ite	pl
 8009d1a:	f04f 0800 	movpl.w	r8, #0
 8009d1e:	9308      	strmi	r3, [sp, #32]
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	db39      	blt.n	8009d98 <_dtoa_r+0x218>
 8009d24:	9b08      	ldr	r3, [sp, #32]
 8009d26:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009d28:	443b      	add	r3, r7
 8009d2a:	9308      	str	r3, [sp, #32]
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d32:	2b09      	cmp	r3, #9
 8009d34:	d864      	bhi.n	8009e00 <_dtoa_r+0x280>
 8009d36:	2b05      	cmp	r3, #5
 8009d38:	bfc4      	itt	gt
 8009d3a:	3b04      	subgt	r3, #4
 8009d3c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d40:	f1a3 0302 	sub.w	r3, r3, #2
 8009d44:	bfcc      	ite	gt
 8009d46:	2400      	movgt	r4, #0
 8009d48:	2401      	movle	r4, #1
 8009d4a:	2b03      	cmp	r3, #3
 8009d4c:	d863      	bhi.n	8009e16 <_dtoa_r+0x296>
 8009d4e:	e8df f003 	tbb	[pc, r3]
 8009d52:	372a      	.short	0x372a
 8009d54:	5535      	.short	0x5535
 8009d56:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009d5a:	441e      	add	r6, r3
 8009d5c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009d60:	2b20      	cmp	r3, #32
 8009d62:	bfc1      	itttt	gt
 8009d64:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009d68:	409f      	lslgt	r7, r3
 8009d6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009d6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009d72:	bfd6      	itet	le
 8009d74:	f1c3 0320 	rsble	r3, r3, #32
 8009d78:	ea47 0003 	orrgt.w	r0, r7, r3
 8009d7c:	fa04 f003 	lslle.w	r0, r4, r3
 8009d80:	f7f7 faf8 	bl	8001374 <__aeabi_ui2d>
 8009d84:	2201      	movs	r2, #1
 8009d86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009d8a:	3e01      	subs	r6, #1
 8009d8c:	9214      	str	r2, [sp, #80]	@ 0x50
 8009d8e:	e777      	b.n	8009c80 <_dtoa_r+0x100>
 8009d90:	2301      	movs	r3, #1
 8009d92:	e7b8      	b.n	8009d06 <_dtoa_r+0x186>
 8009d94:	9012      	str	r0, [sp, #72]	@ 0x48
 8009d96:	e7b7      	b.n	8009d08 <_dtoa_r+0x188>
 8009d98:	427b      	negs	r3, r7
 8009d9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	eba8 0807 	sub.w	r8, r8, r7
 8009da2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009da4:	e7c4      	b.n	8009d30 <_dtoa_r+0x1b0>
 8009da6:	2300      	movs	r3, #0
 8009da8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009daa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	dc35      	bgt.n	8009e1c <_dtoa_r+0x29c>
 8009db0:	2301      	movs	r3, #1
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	9307      	str	r3, [sp, #28]
 8009db6:	461a      	mov	r2, r3
 8009db8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009dba:	e00b      	b.n	8009dd4 <_dtoa_r+0x254>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e7f3      	b.n	8009da8 <_dtoa_r+0x228>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009dc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dc6:	18fb      	adds	r3, r7, r3
 8009dc8:	9300      	str	r3, [sp, #0]
 8009dca:	3301      	adds	r3, #1
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	9307      	str	r3, [sp, #28]
 8009dd0:	bfb8      	it	lt
 8009dd2:	2301      	movlt	r3, #1
 8009dd4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009dd8:	2100      	movs	r1, #0
 8009dda:	2204      	movs	r2, #4
 8009ddc:	f102 0514 	add.w	r5, r2, #20
 8009de0:	429d      	cmp	r5, r3
 8009de2:	d91f      	bls.n	8009e24 <_dtoa_r+0x2a4>
 8009de4:	6041      	str	r1, [r0, #4]
 8009de6:	4658      	mov	r0, fp
 8009de8:	f000 fcd8 	bl	800a79c <_Balloc>
 8009dec:	4682      	mov	sl, r0
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d13c      	bne.n	8009e6c <_dtoa_r+0x2ec>
 8009df2:	4b1b      	ldr	r3, [pc, #108]	@ (8009e60 <_dtoa_r+0x2e0>)
 8009df4:	4602      	mov	r2, r0
 8009df6:	f240 11af 	movw	r1, #431	@ 0x1af
 8009dfa:	e6d8      	b.n	8009bae <_dtoa_r+0x2e>
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e7e0      	b.n	8009dc2 <_dtoa_r+0x242>
 8009e00:	2401      	movs	r4, #1
 8009e02:	2300      	movs	r3, #0
 8009e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e06:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009e08:	f04f 33ff 	mov.w	r3, #4294967295
 8009e0c:	9300      	str	r3, [sp, #0]
 8009e0e:	9307      	str	r3, [sp, #28]
 8009e10:	2200      	movs	r2, #0
 8009e12:	2312      	movs	r3, #18
 8009e14:	e7d0      	b.n	8009db8 <_dtoa_r+0x238>
 8009e16:	2301      	movs	r3, #1
 8009e18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e1a:	e7f5      	b.n	8009e08 <_dtoa_r+0x288>
 8009e1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e1e:	9300      	str	r3, [sp, #0]
 8009e20:	9307      	str	r3, [sp, #28]
 8009e22:	e7d7      	b.n	8009dd4 <_dtoa_r+0x254>
 8009e24:	3101      	adds	r1, #1
 8009e26:	0052      	lsls	r2, r2, #1
 8009e28:	e7d8      	b.n	8009ddc <_dtoa_r+0x25c>
 8009e2a:	bf00      	nop
 8009e2c:	f3af 8000 	nop.w
 8009e30:	636f4361 	.word	0x636f4361
 8009e34:	3fd287a7 	.word	0x3fd287a7
 8009e38:	8b60c8b3 	.word	0x8b60c8b3
 8009e3c:	3fc68a28 	.word	0x3fc68a28
 8009e40:	509f79fb 	.word	0x509f79fb
 8009e44:	3fd34413 	.word	0x3fd34413
 8009e48:	0800d925 	.word	0x0800d925
 8009e4c:	0800d93c 	.word	0x0800d93c
 8009e50:	7ff00000 	.word	0x7ff00000
 8009e54:	0800d8f5 	.word	0x0800d8f5
 8009e58:	3ff80000 	.word	0x3ff80000
 8009e5c:	0800da38 	.word	0x0800da38
 8009e60:	0800d994 	.word	0x0800d994
 8009e64:	0800d921 	.word	0x0800d921
 8009e68:	0800d8f4 	.word	0x0800d8f4
 8009e6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009e70:	6018      	str	r0, [r3, #0]
 8009e72:	9b07      	ldr	r3, [sp, #28]
 8009e74:	2b0e      	cmp	r3, #14
 8009e76:	f200 80a4 	bhi.w	8009fc2 <_dtoa_r+0x442>
 8009e7a:	2c00      	cmp	r4, #0
 8009e7c:	f000 80a1 	beq.w	8009fc2 <_dtoa_r+0x442>
 8009e80:	2f00      	cmp	r7, #0
 8009e82:	dd33      	ble.n	8009eec <_dtoa_r+0x36c>
 8009e84:	4bad      	ldr	r3, [pc, #692]	@ (800a13c <_dtoa_r+0x5bc>)
 8009e86:	f007 020f 	and.w	r2, r7, #15
 8009e8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e8e:	ed93 7b00 	vldr	d7, [r3]
 8009e92:	05f8      	lsls	r0, r7, #23
 8009e94:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009e98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009e9c:	d516      	bpl.n	8009ecc <_dtoa_r+0x34c>
 8009e9e:	4ba8      	ldr	r3, [pc, #672]	@ (800a140 <_dtoa_r+0x5c0>)
 8009ea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ea4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ea8:	f7f7 fc08 	bl	80016bc <__aeabi_ddiv>
 8009eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009eb0:	f004 040f 	and.w	r4, r4, #15
 8009eb4:	2603      	movs	r6, #3
 8009eb6:	4da2      	ldr	r5, [pc, #648]	@ (800a140 <_dtoa_r+0x5c0>)
 8009eb8:	b954      	cbnz	r4, 8009ed0 <_dtoa_r+0x350>
 8009eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec2:	f7f7 fbfb 	bl	80016bc <__aeabi_ddiv>
 8009ec6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009eca:	e028      	b.n	8009f1e <_dtoa_r+0x39e>
 8009ecc:	2602      	movs	r6, #2
 8009ece:	e7f2      	b.n	8009eb6 <_dtoa_r+0x336>
 8009ed0:	07e1      	lsls	r1, r4, #31
 8009ed2:	d508      	bpl.n	8009ee6 <_dtoa_r+0x366>
 8009ed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ed8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009edc:	f7f7 fac4 	bl	8001468 <__aeabi_dmul>
 8009ee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ee4:	3601      	adds	r6, #1
 8009ee6:	1064      	asrs	r4, r4, #1
 8009ee8:	3508      	adds	r5, #8
 8009eea:	e7e5      	b.n	8009eb8 <_dtoa_r+0x338>
 8009eec:	f000 80d2 	beq.w	800a094 <_dtoa_r+0x514>
 8009ef0:	427c      	negs	r4, r7
 8009ef2:	4b92      	ldr	r3, [pc, #584]	@ (800a13c <_dtoa_r+0x5bc>)
 8009ef4:	4d92      	ldr	r5, [pc, #584]	@ (800a140 <_dtoa_r+0x5c0>)
 8009ef6:	f004 020f 	and.w	r2, r4, #15
 8009efa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f06:	f7f7 faaf 	bl	8001468 <__aeabi_dmul>
 8009f0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f0e:	1124      	asrs	r4, r4, #4
 8009f10:	2300      	movs	r3, #0
 8009f12:	2602      	movs	r6, #2
 8009f14:	2c00      	cmp	r4, #0
 8009f16:	f040 80b2 	bne.w	800a07e <_dtoa_r+0x4fe>
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d1d3      	bne.n	8009ec6 <_dtoa_r+0x346>
 8009f1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f20:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	f000 80b7 	beq.w	800a098 <_dtoa_r+0x518>
 8009f2a:	4b86      	ldr	r3, [pc, #536]	@ (800a144 <_dtoa_r+0x5c4>)
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	4620      	mov	r0, r4
 8009f30:	4629      	mov	r1, r5
 8009f32:	f7f7 fd0b 	bl	800194c <__aeabi_dcmplt>
 8009f36:	2800      	cmp	r0, #0
 8009f38:	f000 80ae 	beq.w	800a098 <_dtoa_r+0x518>
 8009f3c:	9b07      	ldr	r3, [sp, #28]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f000 80aa 	beq.w	800a098 <_dtoa_r+0x518>
 8009f44:	9b00      	ldr	r3, [sp, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	dd37      	ble.n	8009fba <_dtoa_r+0x43a>
 8009f4a:	1e7b      	subs	r3, r7, #1
 8009f4c:	9304      	str	r3, [sp, #16]
 8009f4e:	4620      	mov	r0, r4
 8009f50:	4b7d      	ldr	r3, [pc, #500]	@ (800a148 <_dtoa_r+0x5c8>)
 8009f52:	2200      	movs	r2, #0
 8009f54:	4629      	mov	r1, r5
 8009f56:	f7f7 fa87 	bl	8001468 <__aeabi_dmul>
 8009f5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f5e:	9c00      	ldr	r4, [sp, #0]
 8009f60:	3601      	adds	r6, #1
 8009f62:	4630      	mov	r0, r6
 8009f64:	f7f7 fa16 	bl	8001394 <__aeabi_i2d>
 8009f68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f6c:	f7f7 fa7c 	bl	8001468 <__aeabi_dmul>
 8009f70:	4b76      	ldr	r3, [pc, #472]	@ (800a14c <_dtoa_r+0x5cc>)
 8009f72:	2200      	movs	r2, #0
 8009f74:	f7f7 f8c2 	bl	80010fc <__adddf3>
 8009f78:	4605      	mov	r5, r0
 8009f7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009f7e:	2c00      	cmp	r4, #0
 8009f80:	f040 808d 	bne.w	800a09e <_dtoa_r+0x51e>
 8009f84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f88:	4b71      	ldr	r3, [pc, #452]	@ (800a150 <_dtoa_r+0x5d0>)
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f7f7 f8b4 	bl	80010f8 <__aeabi_dsub>
 8009f90:	4602      	mov	r2, r0
 8009f92:	460b      	mov	r3, r1
 8009f94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f98:	462a      	mov	r2, r5
 8009f9a:	4633      	mov	r3, r6
 8009f9c:	f7f7 fcf4 	bl	8001988 <__aeabi_dcmpgt>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	f040 828b 	bne.w	800a4bc <_dtoa_r+0x93c>
 8009fa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009faa:	462a      	mov	r2, r5
 8009fac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009fb0:	f7f7 fccc 	bl	800194c <__aeabi_dcmplt>
 8009fb4:	2800      	cmp	r0, #0
 8009fb6:	f040 8128 	bne.w	800a20a <_dtoa_r+0x68a>
 8009fba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009fbe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009fc2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	f2c0 815a 	blt.w	800a27e <_dtoa_r+0x6fe>
 8009fca:	2f0e      	cmp	r7, #14
 8009fcc:	f300 8157 	bgt.w	800a27e <_dtoa_r+0x6fe>
 8009fd0:	4b5a      	ldr	r3, [pc, #360]	@ (800a13c <_dtoa_r+0x5bc>)
 8009fd2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009fd6:	ed93 7b00 	vldr	d7, [r3]
 8009fda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	ed8d 7b00 	vstr	d7, [sp]
 8009fe2:	da03      	bge.n	8009fec <_dtoa_r+0x46c>
 8009fe4:	9b07      	ldr	r3, [sp, #28]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f340 8101 	ble.w	800a1ee <_dtoa_r+0x66e>
 8009fec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ff0:	4656      	mov	r6, sl
 8009ff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	4629      	mov	r1, r5
 8009ffa:	f7f7 fb5f 	bl	80016bc <__aeabi_ddiv>
 8009ffe:	f7f7 fce3 	bl	80019c8 <__aeabi_d2iz>
 800a002:	4680      	mov	r8, r0
 800a004:	f7f7 f9c6 	bl	8001394 <__aeabi_i2d>
 800a008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a00c:	f7f7 fa2c 	bl	8001468 <__aeabi_dmul>
 800a010:	4602      	mov	r2, r0
 800a012:	460b      	mov	r3, r1
 800a014:	4620      	mov	r0, r4
 800a016:	4629      	mov	r1, r5
 800a018:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a01c:	f7f7 f86c 	bl	80010f8 <__aeabi_dsub>
 800a020:	f806 4b01 	strb.w	r4, [r6], #1
 800a024:	9d07      	ldr	r5, [sp, #28]
 800a026:	eba6 040a 	sub.w	r4, r6, sl
 800a02a:	42a5      	cmp	r5, r4
 800a02c:	4602      	mov	r2, r0
 800a02e:	460b      	mov	r3, r1
 800a030:	f040 8117 	bne.w	800a262 <_dtoa_r+0x6e2>
 800a034:	f7f7 f862 	bl	80010fc <__adddf3>
 800a038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a03c:	4604      	mov	r4, r0
 800a03e:	460d      	mov	r5, r1
 800a040:	f7f7 fca2 	bl	8001988 <__aeabi_dcmpgt>
 800a044:	2800      	cmp	r0, #0
 800a046:	f040 80f9 	bne.w	800a23c <_dtoa_r+0x6bc>
 800a04a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a04e:	4620      	mov	r0, r4
 800a050:	4629      	mov	r1, r5
 800a052:	f7f7 fc71 	bl	8001938 <__aeabi_dcmpeq>
 800a056:	b118      	cbz	r0, 800a060 <_dtoa_r+0x4e0>
 800a058:	f018 0f01 	tst.w	r8, #1
 800a05c:	f040 80ee 	bne.w	800a23c <_dtoa_r+0x6bc>
 800a060:	4649      	mov	r1, r9
 800a062:	4658      	mov	r0, fp
 800a064:	f000 fbda 	bl	800a81c <_Bfree>
 800a068:	2300      	movs	r3, #0
 800a06a:	7033      	strb	r3, [r6, #0]
 800a06c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a06e:	3701      	adds	r7, #1
 800a070:	601f      	str	r7, [r3, #0]
 800a072:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a074:	2b00      	cmp	r3, #0
 800a076:	f000 831d 	beq.w	800a6b4 <_dtoa_r+0xb34>
 800a07a:	601e      	str	r6, [r3, #0]
 800a07c:	e31a      	b.n	800a6b4 <_dtoa_r+0xb34>
 800a07e:	07e2      	lsls	r2, r4, #31
 800a080:	d505      	bpl.n	800a08e <_dtoa_r+0x50e>
 800a082:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a086:	f7f7 f9ef 	bl	8001468 <__aeabi_dmul>
 800a08a:	3601      	adds	r6, #1
 800a08c:	2301      	movs	r3, #1
 800a08e:	1064      	asrs	r4, r4, #1
 800a090:	3508      	adds	r5, #8
 800a092:	e73f      	b.n	8009f14 <_dtoa_r+0x394>
 800a094:	2602      	movs	r6, #2
 800a096:	e742      	b.n	8009f1e <_dtoa_r+0x39e>
 800a098:	9c07      	ldr	r4, [sp, #28]
 800a09a:	9704      	str	r7, [sp, #16]
 800a09c:	e761      	b.n	8009f62 <_dtoa_r+0x3e2>
 800a09e:	4b27      	ldr	r3, [pc, #156]	@ (800a13c <_dtoa_r+0x5bc>)
 800a0a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a0a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a0aa:	4454      	add	r4, sl
 800a0ac:	2900      	cmp	r1, #0
 800a0ae:	d053      	beq.n	800a158 <_dtoa_r+0x5d8>
 800a0b0:	4928      	ldr	r1, [pc, #160]	@ (800a154 <_dtoa_r+0x5d4>)
 800a0b2:	2000      	movs	r0, #0
 800a0b4:	f7f7 fb02 	bl	80016bc <__aeabi_ddiv>
 800a0b8:	4633      	mov	r3, r6
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	f7f7 f81c 	bl	80010f8 <__aeabi_dsub>
 800a0c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a0c4:	4656      	mov	r6, sl
 800a0c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0ca:	f7f7 fc7d 	bl	80019c8 <__aeabi_d2iz>
 800a0ce:	4605      	mov	r5, r0
 800a0d0:	f7f7 f960 	bl	8001394 <__aeabi_i2d>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	460b      	mov	r3, r1
 800a0d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0dc:	f7f7 f80c 	bl	80010f8 <__aeabi_dsub>
 800a0e0:	3530      	adds	r5, #48	@ 0x30
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	460b      	mov	r3, r1
 800a0e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a0ea:	f806 5b01 	strb.w	r5, [r6], #1
 800a0ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a0f2:	f7f7 fc2b 	bl	800194c <__aeabi_dcmplt>
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	d171      	bne.n	800a1de <_dtoa_r+0x65e>
 800a0fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0fe:	4911      	ldr	r1, [pc, #68]	@ (800a144 <_dtoa_r+0x5c4>)
 800a100:	2000      	movs	r0, #0
 800a102:	f7f6 fff9 	bl	80010f8 <__aeabi_dsub>
 800a106:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a10a:	f7f7 fc1f 	bl	800194c <__aeabi_dcmplt>
 800a10e:	2800      	cmp	r0, #0
 800a110:	f040 8095 	bne.w	800a23e <_dtoa_r+0x6be>
 800a114:	42a6      	cmp	r6, r4
 800a116:	f43f af50 	beq.w	8009fba <_dtoa_r+0x43a>
 800a11a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a11e:	4b0a      	ldr	r3, [pc, #40]	@ (800a148 <_dtoa_r+0x5c8>)
 800a120:	2200      	movs	r2, #0
 800a122:	f7f7 f9a1 	bl	8001468 <__aeabi_dmul>
 800a126:	4b08      	ldr	r3, [pc, #32]	@ (800a148 <_dtoa_r+0x5c8>)
 800a128:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a12c:	2200      	movs	r2, #0
 800a12e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a132:	f7f7 f999 	bl	8001468 <__aeabi_dmul>
 800a136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a13a:	e7c4      	b.n	800a0c6 <_dtoa_r+0x546>
 800a13c:	0800da38 	.word	0x0800da38
 800a140:	0800da10 	.word	0x0800da10
 800a144:	3ff00000 	.word	0x3ff00000
 800a148:	40240000 	.word	0x40240000
 800a14c:	401c0000 	.word	0x401c0000
 800a150:	40140000 	.word	0x40140000
 800a154:	3fe00000 	.word	0x3fe00000
 800a158:	4631      	mov	r1, r6
 800a15a:	4628      	mov	r0, r5
 800a15c:	f7f7 f984 	bl	8001468 <__aeabi_dmul>
 800a160:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a164:	9415      	str	r4, [sp, #84]	@ 0x54
 800a166:	4656      	mov	r6, sl
 800a168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a16c:	f7f7 fc2c 	bl	80019c8 <__aeabi_d2iz>
 800a170:	4605      	mov	r5, r0
 800a172:	f7f7 f90f 	bl	8001394 <__aeabi_i2d>
 800a176:	4602      	mov	r2, r0
 800a178:	460b      	mov	r3, r1
 800a17a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a17e:	f7f6 ffbb 	bl	80010f8 <__aeabi_dsub>
 800a182:	3530      	adds	r5, #48	@ 0x30
 800a184:	f806 5b01 	strb.w	r5, [r6], #1
 800a188:	4602      	mov	r2, r0
 800a18a:	460b      	mov	r3, r1
 800a18c:	42a6      	cmp	r6, r4
 800a18e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a192:	f04f 0200 	mov.w	r2, #0
 800a196:	d124      	bne.n	800a1e2 <_dtoa_r+0x662>
 800a198:	4bac      	ldr	r3, [pc, #688]	@ (800a44c <_dtoa_r+0x8cc>)
 800a19a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a19e:	f7f6 ffad 	bl	80010fc <__adddf3>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1aa:	f7f7 fbed 	bl	8001988 <__aeabi_dcmpgt>
 800a1ae:	2800      	cmp	r0, #0
 800a1b0:	d145      	bne.n	800a23e <_dtoa_r+0x6be>
 800a1b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a1b6:	49a5      	ldr	r1, [pc, #660]	@ (800a44c <_dtoa_r+0x8cc>)
 800a1b8:	2000      	movs	r0, #0
 800a1ba:	f7f6 ff9d 	bl	80010f8 <__aeabi_dsub>
 800a1be:	4602      	mov	r2, r0
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1c6:	f7f7 fbc1 	bl	800194c <__aeabi_dcmplt>
 800a1ca:	2800      	cmp	r0, #0
 800a1cc:	f43f aef5 	beq.w	8009fba <_dtoa_r+0x43a>
 800a1d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a1d2:	1e73      	subs	r3, r6, #1
 800a1d4:	9315      	str	r3, [sp, #84]	@ 0x54
 800a1d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a1da:	2b30      	cmp	r3, #48	@ 0x30
 800a1dc:	d0f8      	beq.n	800a1d0 <_dtoa_r+0x650>
 800a1de:	9f04      	ldr	r7, [sp, #16]
 800a1e0:	e73e      	b.n	800a060 <_dtoa_r+0x4e0>
 800a1e2:	4b9b      	ldr	r3, [pc, #620]	@ (800a450 <_dtoa_r+0x8d0>)
 800a1e4:	f7f7 f940 	bl	8001468 <__aeabi_dmul>
 800a1e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1ec:	e7bc      	b.n	800a168 <_dtoa_r+0x5e8>
 800a1ee:	d10c      	bne.n	800a20a <_dtoa_r+0x68a>
 800a1f0:	4b98      	ldr	r3, [pc, #608]	@ (800a454 <_dtoa_r+0x8d4>)
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1f8:	f7f7 f936 	bl	8001468 <__aeabi_dmul>
 800a1fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a200:	f7f7 fbb8 	bl	8001974 <__aeabi_dcmpge>
 800a204:	2800      	cmp	r0, #0
 800a206:	f000 8157 	beq.w	800a4b8 <_dtoa_r+0x938>
 800a20a:	2400      	movs	r4, #0
 800a20c:	4625      	mov	r5, r4
 800a20e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a210:	43db      	mvns	r3, r3
 800a212:	9304      	str	r3, [sp, #16]
 800a214:	4656      	mov	r6, sl
 800a216:	2700      	movs	r7, #0
 800a218:	4621      	mov	r1, r4
 800a21a:	4658      	mov	r0, fp
 800a21c:	f000 fafe 	bl	800a81c <_Bfree>
 800a220:	2d00      	cmp	r5, #0
 800a222:	d0dc      	beq.n	800a1de <_dtoa_r+0x65e>
 800a224:	b12f      	cbz	r7, 800a232 <_dtoa_r+0x6b2>
 800a226:	42af      	cmp	r7, r5
 800a228:	d003      	beq.n	800a232 <_dtoa_r+0x6b2>
 800a22a:	4639      	mov	r1, r7
 800a22c:	4658      	mov	r0, fp
 800a22e:	f000 faf5 	bl	800a81c <_Bfree>
 800a232:	4629      	mov	r1, r5
 800a234:	4658      	mov	r0, fp
 800a236:	f000 faf1 	bl	800a81c <_Bfree>
 800a23a:	e7d0      	b.n	800a1de <_dtoa_r+0x65e>
 800a23c:	9704      	str	r7, [sp, #16]
 800a23e:	4633      	mov	r3, r6
 800a240:	461e      	mov	r6, r3
 800a242:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a246:	2a39      	cmp	r2, #57	@ 0x39
 800a248:	d107      	bne.n	800a25a <_dtoa_r+0x6da>
 800a24a:	459a      	cmp	sl, r3
 800a24c:	d1f8      	bne.n	800a240 <_dtoa_r+0x6c0>
 800a24e:	9a04      	ldr	r2, [sp, #16]
 800a250:	3201      	adds	r2, #1
 800a252:	9204      	str	r2, [sp, #16]
 800a254:	2230      	movs	r2, #48	@ 0x30
 800a256:	f88a 2000 	strb.w	r2, [sl]
 800a25a:	781a      	ldrb	r2, [r3, #0]
 800a25c:	3201      	adds	r2, #1
 800a25e:	701a      	strb	r2, [r3, #0]
 800a260:	e7bd      	b.n	800a1de <_dtoa_r+0x65e>
 800a262:	4b7b      	ldr	r3, [pc, #492]	@ (800a450 <_dtoa_r+0x8d0>)
 800a264:	2200      	movs	r2, #0
 800a266:	f7f7 f8ff 	bl	8001468 <__aeabi_dmul>
 800a26a:	2200      	movs	r2, #0
 800a26c:	2300      	movs	r3, #0
 800a26e:	4604      	mov	r4, r0
 800a270:	460d      	mov	r5, r1
 800a272:	f7f7 fb61 	bl	8001938 <__aeabi_dcmpeq>
 800a276:	2800      	cmp	r0, #0
 800a278:	f43f aebb 	beq.w	8009ff2 <_dtoa_r+0x472>
 800a27c:	e6f0      	b.n	800a060 <_dtoa_r+0x4e0>
 800a27e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a280:	2a00      	cmp	r2, #0
 800a282:	f000 80db 	beq.w	800a43c <_dtoa_r+0x8bc>
 800a286:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a288:	2a01      	cmp	r2, #1
 800a28a:	f300 80bf 	bgt.w	800a40c <_dtoa_r+0x88c>
 800a28e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a290:	2a00      	cmp	r2, #0
 800a292:	f000 80b7 	beq.w	800a404 <_dtoa_r+0x884>
 800a296:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a29a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a29c:	4646      	mov	r6, r8
 800a29e:	9a08      	ldr	r2, [sp, #32]
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	441a      	add	r2, r3
 800a2a4:	4658      	mov	r0, fp
 800a2a6:	4498      	add	r8, r3
 800a2a8:	9208      	str	r2, [sp, #32]
 800a2aa:	f000 fb6b 	bl	800a984 <__i2b>
 800a2ae:	4605      	mov	r5, r0
 800a2b0:	b15e      	cbz	r6, 800a2ca <_dtoa_r+0x74a>
 800a2b2:	9b08      	ldr	r3, [sp, #32]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	dd08      	ble.n	800a2ca <_dtoa_r+0x74a>
 800a2b8:	42b3      	cmp	r3, r6
 800a2ba:	9a08      	ldr	r2, [sp, #32]
 800a2bc:	bfa8      	it	ge
 800a2be:	4633      	movge	r3, r6
 800a2c0:	eba8 0803 	sub.w	r8, r8, r3
 800a2c4:	1af6      	subs	r6, r6, r3
 800a2c6:	1ad3      	subs	r3, r2, r3
 800a2c8:	9308      	str	r3, [sp, #32]
 800a2ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2cc:	b1f3      	cbz	r3, 800a30c <_dtoa_r+0x78c>
 800a2ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	f000 80b7 	beq.w	800a444 <_dtoa_r+0x8c4>
 800a2d6:	b18c      	cbz	r4, 800a2fc <_dtoa_r+0x77c>
 800a2d8:	4629      	mov	r1, r5
 800a2da:	4622      	mov	r2, r4
 800a2dc:	4658      	mov	r0, fp
 800a2de:	f000 fc11 	bl	800ab04 <__pow5mult>
 800a2e2:	464a      	mov	r2, r9
 800a2e4:	4601      	mov	r1, r0
 800a2e6:	4605      	mov	r5, r0
 800a2e8:	4658      	mov	r0, fp
 800a2ea:	f000 fb61 	bl	800a9b0 <__multiply>
 800a2ee:	4649      	mov	r1, r9
 800a2f0:	9004      	str	r0, [sp, #16]
 800a2f2:	4658      	mov	r0, fp
 800a2f4:	f000 fa92 	bl	800a81c <_Bfree>
 800a2f8:	9b04      	ldr	r3, [sp, #16]
 800a2fa:	4699      	mov	r9, r3
 800a2fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2fe:	1b1a      	subs	r2, r3, r4
 800a300:	d004      	beq.n	800a30c <_dtoa_r+0x78c>
 800a302:	4649      	mov	r1, r9
 800a304:	4658      	mov	r0, fp
 800a306:	f000 fbfd 	bl	800ab04 <__pow5mult>
 800a30a:	4681      	mov	r9, r0
 800a30c:	2101      	movs	r1, #1
 800a30e:	4658      	mov	r0, fp
 800a310:	f000 fb38 	bl	800a984 <__i2b>
 800a314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a316:	4604      	mov	r4, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	f000 81cf 	beq.w	800a6bc <_dtoa_r+0xb3c>
 800a31e:	461a      	mov	r2, r3
 800a320:	4601      	mov	r1, r0
 800a322:	4658      	mov	r0, fp
 800a324:	f000 fbee 	bl	800ab04 <__pow5mult>
 800a328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	4604      	mov	r4, r0
 800a32e:	f300 8095 	bgt.w	800a45c <_dtoa_r+0x8dc>
 800a332:	9b02      	ldr	r3, [sp, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	f040 8087 	bne.w	800a448 <_dtoa_r+0x8c8>
 800a33a:	9b03      	ldr	r3, [sp, #12]
 800a33c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a340:	2b00      	cmp	r3, #0
 800a342:	f040 8089 	bne.w	800a458 <_dtoa_r+0x8d8>
 800a346:	9b03      	ldr	r3, [sp, #12]
 800a348:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a34c:	0d1b      	lsrs	r3, r3, #20
 800a34e:	051b      	lsls	r3, r3, #20
 800a350:	b12b      	cbz	r3, 800a35e <_dtoa_r+0x7de>
 800a352:	9b08      	ldr	r3, [sp, #32]
 800a354:	3301      	adds	r3, #1
 800a356:	9308      	str	r3, [sp, #32]
 800a358:	f108 0801 	add.w	r8, r8, #1
 800a35c:	2301      	movs	r3, #1
 800a35e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a362:	2b00      	cmp	r3, #0
 800a364:	f000 81b0 	beq.w	800a6c8 <_dtoa_r+0xb48>
 800a368:	6923      	ldr	r3, [r4, #16]
 800a36a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a36e:	6918      	ldr	r0, [r3, #16]
 800a370:	f000 fabc 	bl	800a8ec <__hi0bits>
 800a374:	f1c0 0020 	rsb	r0, r0, #32
 800a378:	9b08      	ldr	r3, [sp, #32]
 800a37a:	4418      	add	r0, r3
 800a37c:	f010 001f 	ands.w	r0, r0, #31
 800a380:	d077      	beq.n	800a472 <_dtoa_r+0x8f2>
 800a382:	f1c0 0320 	rsb	r3, r0, #32
 800a386:	2b04      	cmp	r3, #4
 800a388:	dd6b      	ble.n	800a462 <_dtoa_r+0x8e2>
 800a38a:	9b08      	ldr	r3, [sp, #32]
 800a38c:	f1c0 001c 	rsb	r0, r0, #28
 800a390:	4403      	add	r3, r0
 800a392:	4480      	add	r8, r0
 800a394:	4406      	add	r6, r0
 800a396:	9308      	str	r3, [sp, #32]
 800a398:	f1b8 0f00 	cmp.w	r8, #0
 800a39c:	dd05      	ble.n	800a3aa <_dtoa_r+0x82a>
 800a39e:	4649      	mov	r1, r9
 800a3a0:	4642      	mov	r2, r8
 800a3a2:	4658      	mov	r0, fp
 800a3a4:	f000 fc08 	bl	800abb8 <__lshift>
 800a3a8:	4681      	mov	r9, r0
 800a3aa:	9b08      	ldr	r3, [sp, #32]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	dd05      	ble.n	800a3bc <_dtoa_r+0x83c>
 800a3b0:	4621      	mov	r1, r4
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	4658      	mov	r0, fp
 800a3b6:	f000 fbff 	bl	800abb8 <__lshift>
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d059      	beq.n	800a476 <_dtoa_r+0x8f6>
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	4648      	mov	r0, r9
 800a3c6:	f000 fc63 	bl	800ac90 <__mcmp>
 800a3ca:	2800      	cmp	r0, #0
 800a3cc:	da53      	bge.n	800a476 <_dtoa_r+0x8f6>
 800a3ce:	1e7b      	subs	r3, r7, #1
 800a3d0:	9304      	str	r3, [sp, #16]
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	220a      	movs	r2, #10
 800a3d8:	4658      	mov	r0, fp
 800a3da:	f000 fa41 	bl	800a860 <__multadd>
 800a3de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3e0:	4681      	mov	r9, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	f000 8172 	beq.w	800a6cc <_dtoa_r+0xb4c>
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	4629      	mov	r1, r5
 800a3ec:	220a      	movs	r2, #10
 800a3ee:	4658      	mov	r0, fp
 800a3f0:	f000 fa36 	bl	800a860 <__multadd>
 800a3f4:	9b00      	ldr	r3, [sp, #0]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	4605      	mov	r5, r0
 800a3fa:	dc67      	bgt.n	800a4cc <_dtoa_r+0x94c>
 800a3fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	dc41      	bgt.n	800a486 <_dtoa_r+0x906>
 800a402:	e063      	b.n	800a4cc <_dtoa_r+0x94c>
 800a404:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a406:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a40a:	e746      	b.n	800a29a <_dtoa_r+0x71a>
 800a40c:	9b07      	ldr	r3, [sp, #28]
 800a40e:	1e5c      	subs	r4, r3, #1
 800a410:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a412:	42a3      	cmp	r3, r4
 800a414:	bfbf      	itttt	lt
 800a416:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a418:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a41a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a41c:	1ae3      	sublt	r3, r4, r3
 800a41e:	bfb4      	ite	lt
 800a420:	18d2      	addlt	r2, r2, r3
 800a422:	1b1c      	subge	r4, r3, r4
 800a424:	9b07      	ldr	r3, [sp, #28]
 800a426:	bfbc      	itt	lt
 800a428:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a42a:	2400      	movlt	r4, #0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	bfb5      	itete	lt
 800a430:	eba8 0603 	sublt.w	r6, r8, r3
 800a434:	9b07      	ldrge	r3, [sp, #28]
 800a436:	2300      	movlt	r3, #0
 800a438:	4646      	movge	r6, r8
 800a43a:	e730      	b.n	800a29e <_dtoa_r+0x71e>
 800a43c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a43e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a440:	4646      	mov	r6, r8
 800a442:	e735      	b.n	800a2b0 <_dtoa_r+0x730>
 800a444:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a446:	e75c      	b.n	800a302 <_dtoa_r+0x782>
 800a448:	2300      	movs	r3, #0
 800a44a:	e788      	b.n	800a35e <_dtoa_r+0x7de>
 800a44c:	3fe00000 	.word	0x3fe00000
 800a450:	40240000 	.word	0x40240000
 800a454:	40140000 	.word	0x40140000
 800a458:	9b02      	ldr	r3, [sp, #8]
 800a45a:	e780      	b.n	800a35e <_dtoa_r+0x7de>
 800a45c:	2300      	movs	r3, #0
 800a45e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a460:	e782      	b.n	800a368 <_dtoa_r+0x7e8>
 800a462:	d099      	beq.n	800a398 <_dtoa_r+0x818>
 800a464:	9a08      	ldr	r2, [sp, #32]
 800a466:	331c      	adds	r3, #28
 800a468:	441a      	add	r2, r3
 800a46a:	4498      	add	r8, r3
 800a46c:	441e      	add	r6, r3
 800a46e:	9208      	str	r2, [sp, #32]
 800a470:	e792      	b.n	800a398 <_dtoa_r+0x818>
 800a472:	4603      	mov	r3, r0
 800a474:	e7f6      	b.n	800a464 <_dtoa_r+0x8e4>
 800a476:	9b07      	ldr	r3, [sp, #28]
 800a478:	9704      	str	r7, [sp, #16]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	dc20      	bgt.n	800a4c0 <_dtoa_r+0x940>
 800a47e:	9300      	str	r3, [sp, #0]
 800a480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a482:	2b02      	cmp	r3, #2
 800a484:	dd1e      	ble.n	800a4c4 <_dtoa_r+0x944>
 800a486:	9b00      	ldr	r3, [sp, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	f47f aec0 	bne.w	800a20e <_dtoa_r+0x68e>
 800a48e:	4621      	mov	r1, r4
 800a490:	2205      	movs	r2, #5
 800a492:	4658      	mov	r0, fp
 800a494:	f000 f9e4 	bl	800a860 <__multadd>
 800a498:	4601      	mov	r1, r0
 800a49a:	4604      	mov	r4, r0
 800a49c:	4648      	mov	r0, r9
 800a49e:	f000 fbf7 	bl	800ac90 <__mcmp>
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	f77f aeb3 	ble.w	800a20e <_dtoa_r+0x68e>
 800a4a8:	4656      	mov	r6, sl
 800a4aa:	2331      	movs	r3, #49	@ 0x31
 800a4ac:	f806 3b01 	strb.w	r3, [r6], #1
 800a4b0:	9b04      	ldr	r3, [sp, #16]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	e6ae      	b.n	800a216 <_dtoa_r+0x696>
 800a4b8:	9c07      	ldr	r4, [sp, #28]
 800a4ba:	9704      	str	r7, [sp, #16]
 800a4bc:	4625      	mov	r5, r4
 800a4be:	e7f3      	b.n	800a4a8 <_dtoa_r+0x928>
 800a4c0:	9b07      	ldr	r3, [sp, #28]
 800a4c2:	9300      	str	r3, [sp, #0]
 800a4c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	f000 8104 	beq.w	800a6d4 <_dtoa_r+0xb54>
 800a4cc:	2e00      	cmp	r6, #0
 800a4ce:	dd05      	ble.n	800a4dc <_dtoa_r+0x95c>
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	4632      	mov	r2, r6
 800a4d4:	4658      	mov	r0, fp
 800a4d6:	f000 fb6f 	bl	800abb8 <__lshift>
 800a4da:	4605      	mov	r5, r0
 800a4dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d05a      	beq.n	800a598 <_dtoa_r+0xa18>
 800a4e2:	6869      	ldr	r1, [r5, #4]
 800a4e4:	4658      	mov	r0, fp
 800a4e6:	f000 f959 	bl	800a79c <_Balloc>
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	b928      	cbnz	r0, 800a4fa <_dtoa_r+0x97a>
 800a4ee:	4b84      	ldr	r3, [pc, #528]	@ (800a700 <_dtoa_r+0xb80>)
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a4f6:	f7ff bb5a 	b.w	8009bae <_dtoa_r+0x2e>
 800a4fa:	692a      	ldr	r2, [r5, #16]
 800a4fc:	3202      	adds	r2, #2
 800a4fe:	0092      	lsls	r2, r2, #2
 800a500:	f105 010c 	add.w	r1, r5, #12
 800a504:	300c      	adds	r0, #12
 800a506:	f001 f8f3 	bl	800b6f0 <memcpy>
 800a50a:	2201      	movs	r2, #1
 800a50c:	4631      	mov	r1, r6
 800a50e:	4658      	mov	r0, fp
 800a510:	f000 fb52 	bl	800abb8 <__lshift>
 800a514:	f10a 0301 	add.w	r3, sl, #1
 800a518:	9307      	str	r3, [sp, #28]
 800a51a:	9b00      	ldr	r3, [sp, #0]
 800a51c:	4453      	add	r3, sl
 800a51e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a520:	9b02      	ldr	r3, [sp, #8]
 800a522:	f003 0301 	and.w	r3, r3, #1
 800a526:	462f      	mov	r7, r5
 800a528:	930a      	str	r3, [sp, #40]	@ 0x28
 800a52a:	4605      	mov	r5, r0
 800a52c:	9b07      	ldr	r3, [sp, #28]
 800a52e:	4621      	mov	r1, r4
 800a530:	3b01      	subs	r3, #1
 800a532:	4648      	mov	r0, r9
 800a534:	9300      	str	r3, [sp, #0]
 800a536:	f7ff fa9b 	bl	8009a70 <quorem>
 800a53a:	4639      	mov	r1, r7
 800a53c:	9002      	str	r0, [sp, #8]
 800a53e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a542:	4648      	mov	r0, r9
 800a544:	f000 fba4 	bl	800ac90 <__mcmp>
 800a548:	462a      	mov	r2, r5
 800a54a:	9008      	str	r0, [sp, #32]
 800a54c:	4621      	mov	r1, r4
 800a54e:	4658      	mov	r0, fp
 800a550:	f000 fbba 	bl	800acc8 <__mdiff>
 800a554:	68c2      	ldr	r2, [r0, #12]
 800a556:	4606      	mov	r6, r0
 800a558:	bb02      	cbnz	r2, 800a59c <_dtoa_r+0xa1c>
 800a55a:	4601      	mov	r1, r0
 800a55c:	4648      	mov	r0, r9
 800a55e:	f000 fb97 	bl	800ac90 <__mcmp>
 800a562:	4602      	mov	r2, r0
 800a564:	4631      	mov	r1, r6
 800a566:	4658      	mov	r0, fp
 800a568:	920e      	str	r2, [sp, #56]	@ 0x38
 800a56a:	f000 f957 	bl	800a81c <_Bfree>
 800a56e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a570:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a572:	9e07      	ldr	r6, [sp, #28]
 800a574:	ea43 0102 	orr.w	r1, r3, r2
 800a578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a57a:	4319      	orrs	r1, r3
 800a57c:	d110      	bne.n	800a5a0 <_dtoa_r+0xa20>
 800a57e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a582:	d029      	beq.n	800a5d8 <_dtoa_r+0xa58>
 800a584:	9b08      	ldr	r3, [sp, #32]
 800a586:	2b00      	cmp	r3, #0
 800a588:	dd02      	ble.n	800a590 <_dtoa_r+0xa10>
 800a58a:	9b02      	ldr	r3, [sp, #8]
 800a58c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a590:	9b00      	ldr	r3, [sp, #0]
 800a592:	f883 8000 	strb.w	r8, [r3]
 800a596:	e63f      	b.n	800a218 <_dtoa_r+0x698>
 800a598:	4628      	mov	r0, r5
 800a59a:	e7bb      	b.n	800a514 <_dtoa_r+0x994>
 800a59c:	2201      	movs	r2, #1
 800a59e:	e7e1      	b.n	800a564 <_dtoa_r+0x9e4>
 800a5a0:	9b08      	ldr	r3, [sp, #32]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	db04      	blt.n	800a5b0 <_dtoa_r+0xa30>
 800a5a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5a8:	430b      	orrs	r3, r1
 800a5aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a5ac:	430b      	orrs	r3, r1
 800a5ae:	d120      	bne.n	800a5f2 <_dtoa_r+0xa72>
 800a5b0:	2a00      	cmp	r2, #0
 800a5b2:	dded      	ble.n	800a590 <_dtoa_r+0xa10>
 800a5b4:	4649      	mov	r1, r9
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	4658      	mov	r0, fp
 800a5ba:	f000 fafd 	bl	800abb8 <__lshift>
 800a5be:	4621      	mov	r1, r4
 800a5c0:	4681      	mov	r9, r0
 800a5c2:	f000 fb65 	bl	800ac90 <__mcmp>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	dc03      	bgt.n	800a5d2 <_dtoa_r+0xa52>
 800a5ca:	d1e1      	bne.n	800a590 <_dtoa_r+0xa10>
 800a5cc:	f018 0f01 	tst.w	r8, #1
 800a5d0:	d0de      	beq.n	800a590 <_dtoa_r+0xa10>
 800a5d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a5d6:	d1d8      	bne.n	800a58a <_dtoa_r+0xa0a>
 800a5d8:	9a00      	ldr	r2, [sp, #0]
 800a5da:	2339      	movs	r3, #57	@ 0x39
 800a5dc:	7013      	strb	r3, [r2, #0]
 800a5de:	4633      	mov	r3, r6
 800a5e0:	461e      	mov	r6, r3
 800a5e2:	3b01      	subs	r3, #1
 800a5e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a5e8:	2a39      	cmp	r2, #57	@ 0x39
 800a5ea:	d052      	beq.n	800a692 <_dtoa_r+0xb12>
 800a5ec:	3201      	adds	r2, #1
 800a5ee:	701a      	strb	r2, [r3, #0]
 800a5f0:	e612      	b.n	800a218 <_dtoa_r+0x698>
 800a5f2:	2a00      	cmp	r2, #0
 800a5f4:	dd07      	ble.n	800a606 <_dtoa_r+0xa86>
 800a5f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a5fa:	d0ed      	beq.n	800a5d8 <_dtoa_r+0xa58>
 800a5fc:	9a00      	ldr	r2, [sp, #0]
 800a5fe:	f108 0301 	add.w	r3, r8, #1
 800a602:	7013      	strb	r3, [r2, #0]
 800a604:	e608      	b.n	800a218 <_dtoa_r+0x698>
 800a606:	9b07      	ldr	r3, [sp, #28]
 800a608:	9a07      	ldr	r2, [sp, #28]
 800a60a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a60e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a610:	4293      	cmp	r3, r2
 800a612:	d028      	beq.n	800a666 <_dtoa_r+0xae6>
 800a614:	4649      	mov	r1, r9
 800a616:	2300      	movs	r3, #0
 800a618:	220a      	movs	r2, #10
 800a61a:	4658      	mov	r0, fp
 800a61c:	f000 f920 	bl	800a860 <__multadd>
 800a620:	42af      	cmp	r7, r5
 800a622:	4681      	mov	r9, r0
 800a624:	f04f 0300 	mov.w	r3, #0
 800a628:	f04f 020a 	mov.w	r2, #10
 800a62c:	4639      	mov	r1, r7
 800a62e:	4658      	mov	r0, fp
 800a630:	d107      	bne.n	800a642 <_dtoa_r+0xac2>
 800a632:	f000 f915 	bl	800a860 <__multadd>
 800a636:	4607      	mov	r7, r0
 800a638:	4605      	mov	r5, r0
 800a63a:	9b07      	ldr	r3, [sp, #28]
 800a63c:	3301      	adds	r3, #1
 800a63e:	9307      	str	r3, [sp, #28]
 800a640:	e774      	b.n	800a52c <_dtoa_r+0x9ac>
 800a642:	f000 f90d 	bl	800a860 <__multadd>
 800a646:	4629      	mov	r1, r5
 800a648:	4607      	mov	r7, r0
 800a64a:	2300      	movs	r3, #0
 800a64c:	220a      	movs	r2, #10
 800a64e:	4658      	mov	r0, fp
 800a650:	f000 f906 	bl	800a860 <__multadd>
 800a654:	4605      	mov	r5, r0
 800a656:	e7f0      	b.n	800a63a <_dtoa_r+0xaba>
 800a658:	9b00      	ldr	r3, [sp, #0]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	bfcc      	ite	gt
 800a65e:	461e      	movgt	r6, r3
 800a660:	2601      	movle	r6, #1
 800a662:	4456      	add	r6, sl
 800a664:	2700      	movs	r7, #0
 800a666:	4649      	mov	r1, r9
 800a668:	2201      	movs	r2, #1
 800a66a:	4658      	mov	r0, fp
 800a66c:	f000 faa4 	bl	800abb8 <__lshift>
 800a670:	4621      	mov	r1, r4
 800a672:	4681      	mov	r9, r0
 800a674:	f000 fb0c 	bl	800ac90 <__mcmp>
 800a678:	2800      	cmp	r0, #0
 800a67a:	dcb0      	bgt.n	800a5de <_dtoa_r+0xa5e>
 800a67c:	d102      	bne.n	800a684 <_dtoa_r+0xb04>
 800a67e:	f018 0f01 	tst.w	r8, #1
 800a682:	d1ac      	bne.n	800a5de <_dtoa_r+0xa5e>
 800a684:	4633      	mov	r3, r6
 800a686:	461e      	mov	r6, r3
 800a688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a68c:	2a30      	cmp	r2, #48	@ 0x30
 800a68e:	d0fa      	beq.n	800a686 <_dtoa_r+0xb06>
 800a690:	e5c2      	b.n	800a218 <_dtoa_r+0x698>
 800a692:	459a      	cmp	sl, r3
 800a694:	d1a4      	bne.n	800a5e0 <_dtoa_r+0xa60>
 800a696:	9b04      	ldr	r3, [sp, #16]
 800a698:	3301      	adds	r3, #1
 800a69a:	9304      	str	r3, [sp, #16]
 800a69c:	2331      	movs	r3, #49	@ 0x31
 800a69e:	f88a 3000 	strb.w	r3, [sl]
 800a6a2:	e5b9      	b.n	800a218 <_dtoa_r+0x698>
 800a6a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a6a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a704 <_dtoa_r+0xb84>
 800a6aa:	b11b      	cbz	r3, 800a6b4 <_dtoa_r+0xb34>
 800a6ac:	f10a 0308 	add.w	r3, sl, #8
 800a6b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a6b2:	6013      	str	r3, [r2, #0]
 800a6b4:	4650      	mov	r0, sl
 800a6b6:	b019      	add	sp, #100	@ 0x64
 800a6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6be:	2b01      	cmp	r3, #1
 800a6c0:	f77f ae37 	ble.w	800a332 <_dtoa_r+0x7b2>
 800a6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6c8:	2001      	movs	r0, #1
 800a6ca:	e655      	b.n	800a378 <_dtoa_r+0x7f8>
 800a6cc:	9b00      	ldr	r3, [sp, #0]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f77f aed6 	ble.w	800a480 <_dtoa_r+0x900>
 800a6d4:	4656      	mov	r6, sl
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	4648      	mov	r0, r9
 800a6da:	f7ff f9c9 	bl	8009a70 <quorem>
 800a6de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a6e2:	f806 8b01 	strb.w	r8, [r6], #1
 800a6e6:	9b00      	ldr	r3, [sp, #0]
 800a6e8:	eba6 020a 	sub.w	r2, r6, sl
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	ddb3      	ble.n	800a658 <_dtoa_r+0xad8>
 800a6f0:	4649      	mov	r1, r9
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	220a      	movs	r2, #10
 800a6f6:	4658      	mov	r0, fp
 800a6f8:	f000 f8b2 	bl	800a860 <__multadd>
 800a6fc:	4681      	mov	r9, r0
 800a6fe:	e7ea      	b.n	800a6d6 <_dtoa_r+0xb56>
 800a700:	0800d994 	.word	0x0800d994
 800a704:	0800d918 	.word	0x0800d918

0800a708 <_free_r>:
 800a708:	b538      	push	{r3, r4, r5, lr}
 800a70a:	4605      	mov	r5, r0
 800a70c:	2900      	cmp	r1, #0
 800a70e:	d041      	beq.n	800a794 <_free_r+0x8c>
 800a710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a714:	1f0c      	subs	r4, r1, #4
 800a716:	2b00      	cmp	r3, #0
 800a718:	bfb8      	it	lt
 800a71a:	18e4      	addlt	r4, r4, r3
 800a71c:	f7fe f9be 	bl	8008a9c <__malloc_lock>
 800a720:	4a1d      	ldr	r2, [pc, #116]	@ (800a798 <_free_r+0x90>)
 800a722:	6813      	ldr	r3, [r2, #0]
 800a724:	b933      	cbnz	r3, 800a734 <_free_r+0x2c>
 800a726:	6063      	str	r3, [r4, #4]
 800a728:	6014      	str	r4, [r2, #0]
 800a72a:	4628      	mov	r0, r5
 800a72c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a730:	f7fe b9ba 	b.w	8008aa8 <__malloc_unlock>
 800a734:	42a3      	cmp	r3, r4
 800a736:	d908      	bls.n	800a74a <_free_r+0x42>
 800a738:	6820      	ldr	r0, [r4, #0]
 800a73a:	1821      	adds	r1, r4, r0
 800a73c:	428b      	cmp	r3, r1
 800a73e:	bf01      	itttt	eq
 800a740:	6819      	ldreq	r1, [r3, #0]
 800a742:	685b      	ldreq	r3, [r3, #4]
 800a744:	1809      	addeq	r1, r1, r0
 800a746:	6021      	streq	r1, [r4, #0]
 800a748:	e7ed      	b.n	800a726 <_free_r+0x1e>
 800a74a:	461a      	mov	r2, r3
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	b10b      	cbz	r3, 800a754 <_free_r+0x4c>
 800a750:	42a3      	cmp	r3, r4
 800a752:	d9fa      	bls.n	800a74a <_free_r+0x42>
 800a754:	6811      	ldr	r1, [r2, #0]
 800a756:	1850      	adds	r0, r2, r1
 800a758:	42a0      	cmp	r0, r4
 800a75a:	d10b      	bne.n	800a774 <_free_r+0x6c>
 800a75c:	6820      	ldr	r0, [r4, #0]
 800a75e:	4401      	add	r1, r0
 800a760:	1850      	adds	r0, r2, r1
 800a762:	4283      	cmp	r3, r0
 800a764:	6011      	str	r1, [r2, #0]
 800a766:	d1e0      	bne.n	800a72a <_free_r+0x22>
 800a768:	6818      	ldr	r0, [r3, #0]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	6053      	str	r3, [r2, #4]
 800a76e:	4408      	add	r0, r1
 800a770:	6010      	str	r0, [r2, #0]
 800a772:	e7da      	b.n	800a72a <_free_r+0x22>
 800a774:	d902      	bls.n	800a77c <_free_r+0x74>
 800a776:	230c      	movs	r3, #12
 800a778:	602b      	str	r3, [r5, #0]
 800a77a:	e7d6      	b.n	800a72a <_free_r+0x22>
 800a77c:	6820      	ldr	r0, [r4, #0]
 800a77e:	1821      	adds	r1, r4, r0
 800a780:	428b      	cmp	r3, r1
 800a782:	bf04      	itt	eq
 800a784:	6819      	ldreq	r1, [r3, #0]
 800a786:	685b      	ldreq	r3, [r3, #4]
 800a788:	6063      	str	r3, [r4, #4]
 800a78a:	bf04      	itt	eq
 800a78c:	1809      	addeq	r1, r1, r0
 800a78e:	6021      	streq	r1, [r4, #0]
 800a790:	6054      	str	r4, [r2, #4]
 800a792:	e7ca      	b.n	800a72a <_free_r+0x22>
 800a794:	bd38      	pop	{r3, r4, r5, pc}
 800a796:	bf00      	nop
 800a798:	2000098c 	.word	0x2000098c

0800a79c <_Balloc>:
 800a79c:	b570      	push	{r4, r5, r6, lr}
 800a79e:	69c6      	ldr	r6, [r0, #28]
 800a7a0:	4604      	mov	r4, r0
 800a7a2:	460d      	mov	r5, r1
 800a7a4:	b976      	cbnz	r6, 800a7c4 <_Balloc+0x28>
 800a7a6:	2010      	movs	r0, #16
 800a7a8:	f7fe f8ce 	bl	8008948 <malloc>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	61e0      	str	r0, [r4, #28]
 800a7b0:	b920      	cbnz	r0, 800a7bc <_Balloc+0x20>
 800a7b2:	4b18      	ldr	r3, [pc, #96]	@ (800a814 <_Balloc+0x78>)
 800a7b4:	4818      	ldr	r0, [pc, #96]	@ (800a818 <_Balloc+0x7c>)
 800a7b6:	216b      	movs	r1, #107	@ 0x6b
 800a7b8:	f7fe f8a8 	bl	800890c <__assert_func>
 800a7bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7c0:	6006      	str	r6, [r0, #0]
 800a7c2:	60c6      	str	r6, [r0, #12]
 800a7c4:	69e6      	ldr	r6, [r4, #28]
 800a7c6:	68f3      	ldr	r3, [r6, #12]
 800a7c8:	b183      	cbz	r3, 800a7ec <_Balloc+0x50>
 800a7ca:	69e3      	ldr	r3, [r4, #28]
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7d2:	b9b8      	cbnz	r0, 800a804 <_Balloc+0x68>
 800a7d4:	2101      	movs	r1, #1
 800a7d6:	fa01 f605 	lsl.w	r6, r1, r5
 800a7da:	1d72      	adds	r2, r6, #5
 800a7dc:	0092      	lsls	r2, r2, #2
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f000 ff94 	bl	800b70c <_calloc_r>
 800a7e4:	b160      	cbz	r0, 800a800 <_Balloc+0x64>
 800a7e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7ea:	e00e      	b.n	800a80a <_Balloc+0x6e>
 800a7ec:	2221      	movs	r2, #33	@ 0x21
 800a7ee:	2104      	movs	r1, #4
 800a7f0:	4620      	mov	r0, r4
 800a7f2:	f000 ff8b 	bl	800b70c <_calloc_r>
 800a7f6:	69e3      	ldr	r3, [r4, #28]
 800a7f8:	60f0      	str	r0, [r6, #12]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d1e4      	bne.n	800a7ca <_Balloc+0x2e>
 800a800:	2000      	movs	r0, #0
 800a802:	bd70      	pop	{r4, r5, r6, pc}
 800a804:	6802      	ldr	r2, [r0, #0]
 800a806:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a80a:	2300      	movs	r3, #0
 800a80c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a810:	e7f7      	b.n	800a802 <_Balloc+0x66>
 800a812:	bf00      	nop
 800a814:	0800d925 	.word	0x0800d925
 800a818:	0800d9a5 	.word	0x0800d9a5

0800a81c <_Bfree>:
 800a81c:	b570      	push	{r4, r5, r6, lr}
 800a81e:	69c6      	ldr	r6, [r0, #28]
 800a820:	4605      	mov	r5, r0
 800a822:	460c      	mov	r4, r1
 800a824:	b976      	cbnz	r6, 800a844 <_Bfree+0x28>
 800a826:	2010      	movs	r0, #16
 800a828:	f7fe f88e 	bl	8008948 <malloc>
 800a82c:	4602      	mov	r2, r0
 800a82e:	61e8      	str	r0, [r5, #28]
 800a830:	b920      	cbnz	r0, 800a83c <_Bfree+0x20>
 800a832:	4b09      	ldr	r3, [pc, #36]	@ (800a858 <_Bfree+0x3c>)
 800a834:	4809      	ldr	r0, [pc, #36]	@ (800a85c <_Bfree+0x40>)
 800a836:	218f      	movs	r1, #143	@ 0x8f
 800a838:	f7fe f868 	bl	800890c <__assert_func>
 800a83c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a840:	6006      	str	r6, [r0, #0]
 800a842:	60c6      	str	r6, [r0, #12]
 800a844:	b13c      	cbz	r4, 800a856 <_Bfree+0x3a>
 800a846:	69eb      	ldr	r3, [r5, #28]
 800a848:	6862      	ldr	r2, [r4, #4]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a850:	6021      	str	r1, [r4, #0]
 800a852:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a856:	bd70      	pop	{r4, r5, r6, pc}
 800a858:	0800d925 	.word	0x0800d925
 800a85c:	0800d9a5 	.word	0x0800d9a5

0800a860 <__multadd>:
 800a860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a864:	690d      	ldr	r5, [r1, #16]
 800a866:	4607      	mov	r7, r0
 800a868:	460c      	mov	r4, r1
 800a86a:	461e      	mov	r6, r3
 800a86c:	f101 0c14 	add.w	ip, r1, #20
 800a870:	2000      	movs	r0, #0
 800a872:	f8dc 3000 	ldr.w	r3, [ip]
 800a876:	b299      	uxth	r1, r3
 800a878:	fb02 6101 	mla	r1, r2, r1, r6
 800a87c:	0c1e      	lsrs	r6, r3, #16
 800a87e:	0c0b      	lsrs	r3, r1, #16
 800a880:	fb02 3306 	mla	r3, r2, r6, r3
 800a884:	b289      	uxth	r1, r1
 800a886:	3001      	adds	r0, #1
 800a888:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a88c:	4285      	cmp	r5, r0
 800a88e:	f84c 1b04 	str.w	r1, [ip], #4
 800a892:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a896:	dcec      	bgt.n	800a872 <__multadd+0x12>
 800a898:	b30e      	cbz	r6, 800a8de <__multadd+0x7e>
 800a89a:	68a3      	ldr	r3, [r4, #8]
 800a89c:	42ab      	cmp	r3, r5
 800a89e:	dc19      	bgt.n	800a8d4 <__multadd+0x74>
 800a8a0:	6861      	ldr	r1, [r4, #4]
 800a8a2:	4638      	mov	r0, r7
 800a8a4:	3101      	adds	r1, #1
 800a8a6:	f7ff ff79 	bl	800a79c <_Balloc>
 800a8aa:	4680      	mov	r8, r0
 800a8ac:	b928      	cbnz	r0, 800a8ba <__multadd+0x5a>
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	4b0c      	ldr	r3, [pc, #48]	@ (800a8e4 <__multadd+0x84>)
 800a8b2:	480d      	ldr	r0, [pc, #52]	@ (800a8e8 <__multadd+0x88>)
 800a8b4:	21ba      	movs	r1, #186	@ 0xba
 800a8b6:	f7fe f829 	bl	800890c <__assert_func>
 800a8ba:	6922      	ldr	r2, [r4, #16]
 800a8bc:	3202      	adds	r2, #2
 800a8be:	f104 010c 	add.w	r1, r4, #12
 800a8c2:	0092      	lsls	r2, r2, #2
 800a8c4:	300c      	adds	r0, #12
 800a8c6:	f000 ff13 	bl	800b6f0 <memcpy>
 800a8ca:	4621      	mov	r1, r4
 800a8cc:	4638      	mov	r0, r7
 800a8ce:	f7ff ffa5 	bl	800a81c <_Bfree>
 800a8d2:	4644      	mov	r4, r8
 800a8d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8d8:	3501      	adds	r5, #1
 800a8da:	615e      	str	r6, [r3, #20]
 800a8dc:	6125      	str	r5, [r4, #16]
 800a8de:	4620      	mov	r0, r4
 800a8e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8e4:	0800d994 	.word	0x0800d994
 800a8e8:	0800d9a5 	.word	0x0800d9a5

0800a8ec <__hi0bits>:
 800a8ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	bf36      	itet	cc
 800a8f4:	0403      	lslcc	r3, r0, #16
 800a8f6:	2000      	movcs	r0, #0
 800a8f8:	2010      	movcc	r0, #16
 800a8fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a8fe:	bf3c      	itt	cc
 800a900:	021b      	lslcc	r3, r3, #8
 800a902:	3008      	addcc	r0, #8
 800a904:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a908:	bf3c      	itt	cc
 800a90a:	011b      	lslcc	r3, r3, #4
 800a90c:	3004      	addcc	r0, #4
 800a90e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a912:	bf3c      	itt	cc
 800a914:	009b      	lslcc	r3, r3, #2
 800a916:	3002      	addcc	r0, #2
 800a918:	2b00      	cmp	r3, #0
 800a91a:	db05      	blt.n	800a928 <__hi0bits+0x3c>
 800a91c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a920:	f100 0001 	add.w	r0, r0, #1
 800a924:	bf08      	it	eq
 800a926:	2020      	moveq	r0, #32
 800a928:	4770      	bx	lr

0800a92a <__lo0bits>:
 800a92a:	6803      	ldr	r3, [r0, #0]
 800a92c:	4602      	mov	r2, r0
 800a92e:	f013 0007 	ands.w	r0, r3, #7
 800a932:	d00b      	beq.n	800a94c <__lo0bits+0x22>
 800a934:	07d9      	lsls	r1, r3, #31
 800a936:	d421      	bmi.n	800a97c <__lo0bits+0x52>
 800a938:	0798      	lsls	r0, r3, #30
 800a93a:	bf49      	itett	mi
 800a93c:	085b      	lsrmi	r3, r3, #1
 800a93e:	089b      	lsrpl	r3, r3, #2
 800a940:	2001      	movmi	r0, #1
 800a942:	6013      	strmi	r3, [r2, #0]
 800a944:	bf5c      	itt	pl
 800a946:	6013      	strpl	r3, [r2, #0]
 800a948:	2002      	movpl	r0, #2
 800a94a:	4770      	bx	lr
 800a94c:	b299      	uxth	r1, r3
 800a94e:	b909      	cbnz	r1, 800a954 <__lo0bits+0x2a>
 800a950:	0c1b      	lsrs	r3, r3, #16
 800a952:	2010      	movs	r0, #16
 800a954:	b2d9      	uxtb	r1, r3
 800a956:	b909      	cbnz	r1, 800a95c <__lo0bits+0x32>
 800a958:	3008      	adds	r0, #8
 800a95a:	0a1b      	lsrs	r3, r3, #8
 800a95c:	0719      	lsls	r1, r3, #28
 800a95e:	bf04      	itt	eq
 800a960:	091b      	lsreq	r3, r3, #4
 800a962:	3004      	addeq	r0, #4
 800a964:	0799      	lsls	r1, r3, #30
 800a966:	bf04      	itt	eq
 800a968:	089b      	lsreq	r3, r3, #2
 800a96a:	3002      	addeq	r0, #2
 800a96c:	07d9      	lsls	r1, r3, #31
 800a96e:	d403      	bmi.n	800a978 <__lo0bits+0x4e>
 800a970:	085b      	lsrs	r3, r3, #1
 800a972:	f100 0001 	add.w	r0, r0, #1
 800a976:	d003      	beq.n	800a980 <__lo0bits+0x56>
 800a978:	6013      	str	r3, [r2, #0]
 800a97a:	4770      	bx	lr
 800a97c:	2000      	movs	r0, #0
 800a97e:	4770      	bx	lr
 800a980:	2020      	movs	r0, #32
 800a982:	4770      	bx	lr

0800a984 <__i2b>:
 800a984:	b510      	push	{r4, lr}
 800a986:	460c      	mov	r4, r1
 800a988:	2101      	movs	r1, #1
 800a98a:	f7ff ff07 	bl	800a79c <_Balloc>
 800a98e:	4602      	mov	r2, r0
 800a990:	b928      	cbnz	r0, 800a99e <__i2b+0x1a>
 800a992:	4b05      	ldr	r3, [pc, #20]	@ (800a9a8 <__i2b+0x24>)
 800a994:	4805      	ldr	r0, [pc, #20]	@ (800a9ac <__i2b+0x28>)
 800a996:	f240 1145 	movw	r1, #325	@ 0x145
 800a99a:	f7fd ffb7 	bl	800890c <__assert_func>
 800a99e:	2301      	movs	r3, #1
 800a9a0:	6144      	str	r4, [r0, #20]
 800a9a2:	6103      	str	r3, [r0, #16]
 800a9a4:	bd10      	pop	{r4, pc}
 800a9a6:	bf00      	nop
 800a9a8:	0800d994 	.word	0x0800d994
 800a9ac:	0800d9a5 	.word	0x0800d9a5

0800a9b0 <__multiply>:
 800a9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b4:	4614      	mov	r4, r2
 800a9b6:	690a      	ldr	r2, [r1, #16]
 800a9b8:	6923      	ldr	r3, [r4, #16]
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	bfa8      	it	ge
 800a9be:	4623      	movge	r3, r4
 800a9c0:	460f      	mov	r7, r1
 800a9c2:	bfa4      	itt	ge
 800a9c4:	460c      	movge	r4, r1
 800a9c6:	461f      	movge	r7, r3
 800a9c8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a9cc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a9d0:	68a3      	ldr	r3, [r4, #8]
 800a9d2:	6861      	ldr	r1, [r4, #4]
 800a9d4:	eb0a 0609 	add.w	r6, sl, r9
 800a9d8:	42b3      	cmp	r3, r6
 800a9da:	b085      	sub	sp, #20
 800a9dc:	bfb8      	it	lt
 800a9de:	3101      	addlt	r1, #1
 800a9e0:	f7ff fedc 	bl	800a79c <_Balloc>
 800a9e4:	b930      	cbnz	r0, 800a9f4 <__multiply+0x44>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	4b44      	ldr	r3, [pc, #272]	@ (800aafc <__multiply+0x14c>)
 800a9ea:	4845      	ldr	r0, [pc, #276]	@ (800ab00 <__multiply+0x150>)
 800a9ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a9f0:	f7fd ff8c 	bl	800890c <__assert_func>
 800a9f4:	f100 0514 	add.w	r5, r0, #20
 800a9f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9fc:	462b      	mov	r3, r5
 800a9fe:	2200      	movs	r2, #0
 800aa00:	4543      	cmp	r3, r8
 800aa02:	d321      	bcc.n	800aa48 <__multiply+0x98>
 800aa04:	f107 0114 	add.w	r1, r7, #20
 800aa08:	f104 0214 	add.w	r2, r4, #20
 800aa0c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800aa10:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aa14:	9302      	str	r3, [sp, #8]
 800aa16:	1b13      	subs	r3, r2, r4
 800aa18:	3b15      	subs	r3, #21
 800aa1a:	f023 0303 	bic.w	r3, r3, #3
 800aa1e:	3304      	adds	r3, #4
 800aa20:	f104 0715 	add.w	r7, r4, #21
 800aa24:	42ba      	cmp	r2, r7
 800aa26:	bf38      	it	cc
 800aa28:	2304      	movcc	r3, #4
 800aa2a:	9301      	str	r3, [sp, #4]
 800aa2c:	9b02      	ldr	r3, [sp, #8]
 800aa2e:	9103      	str	r1, [sp, #12]
 800aa30:	428b      	cmp	r3, r1
 800aa32:	d80c      	bhi.n	800aa4e <__multiply+0x9e>
 800aa34:	2e00      	cmp	r6, #0
 800aa36:	dd03      	ble.n	800aa40 <__multiply+0x90>
 800aa38:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d05b      	beq.n	800aaf8 <__multiply+0x148>
 800aa40:	6106      	str	r6, [r0, #16]
 800aa42:	b005      	add	sp, #20
 800aa44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa48:	f843 2b04 	str.w	r2, [r3], #4
 800aa4c:	e7d8      	b.n	800aa00 <__multiply+0x50>
 800aa4e:	f8b1 a000 	ldrh.w	sl, [r1]
 800aa52:	f1ba 0f00 	cmp.w	sl, #0
 800aa56:	d024      	beq.n	800aaa2 <__multiply+0xf2>
 800aa58:	f104 0e14 	add.w	lr, r4, #20
 800aa5c:	46a9      	mov	r9, r5
 800aa5e:	f04f 0c00 	mov.w	ip, #0
 800aa62:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa66:	f8d9 3000 	ldr.w	r3, [r9]
 800aa6a:	fa1f fb87 	uxth.w	fp, r7
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	fb0a 330b 	mla	r3, sl, fp, r3
 800aa74:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800aa78:	f8d9 7000 	ldr.w	r7, [r9]
 800aa7c:	4463      	add	r3, ip
 800aa7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa82:	fb0a c70b 	mla	r7, sl, fp, ip
 800aa86:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aa90:	4572      	cmp	r2, lr
 800aa92:	f849 3b04 	str.w	r3, [r9], #4
 800aa96:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa9a:	d8e2      	bhi.n	800aa62 <__multiply+0xb2>
 800aa9c:	9b01      	ldr	r3, [sp, #4]
 800aa9e:	f845 c003 	str.w	ip, [r5, r3]
 800aaa2:	9b03      	ldr	r3, [sp, #12]
 800aaa4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aaa8:	3104      	adds	r1, #4
 800aaaa:	f1b9 0f00 	cmp.w	r9, #0
 800aaae:	d021      	beq.n	800aaf4 <__multiply+0x144>
 800aab0:	682b      	ldr	r3, [r5, #0]
 800aab2:	f104 0c14 	add.w	ip, r4, #20
 800aab6:	46ae      	mov	lr, r5
 800aab8:	f04f 0a00 	mov.w	sl, #0
 800aabc:	f8bc b000 	ldrh.w	fp, [ip]
 800aac0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800aac4:	fb09 770b 	mla	r7, r9, fp, r7
 800aac8:	4457      	add	r7, sl
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aad0:	f84e 3b04 	str.w	r3, [lr], #4
 800aad4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aad8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aadc:	f8be 3000 	ldrh.w	r3, [lr]
 800aae0:	fb09 330a 	mla	r3, r9, sl, r3
 800aae4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800aae8:	4562      	cmp	r2, ip
 800aaea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aaee:	d8e5      	bhi.n	800aabc <__multiply+0x10c>
 800aaf0:	9f01      	ldr	r7, [sp, #4]
 800aaf2:	51eb      	str	r3, [r5, r7]
 800aaf4:	3504      	adds	r5, #4
 800aaf6:	e799      	b.n	800aa2c <__multiply+0x7c>
 800aaf8:	3e01      	subs	r6, #1
 800aafa:	e79b      	b.n	800aa34 <__multiply+0x84>
 800aafc:	0800d994 	.word	0x0800d994
 800ab00:	0800d9a5 	.word	0x0800d9a5

0800ab04 <__pow5mult>:
 800ab04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab08:	4615      	mov	r5, r2
 800ab0a:	f012 0203 	ands.w	r2, r2, #3
 800ab0e:	4607      	mov	r7, r0
 800ab10:	460e      	mov	r6, r1
 800ab12:	d007      	beq.n	800ab24 <__pow5mult+0x20>
 800ab14:	4c25      	ldr	r4, [pc, #148]	@ (800abac <__pow5mult+0xa8>)
 800ab16:	3a01      	subs	r2, #1
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab1e:	f7ff fe9f 	bl	800a860 <__multadd>
 800ab22:	4606      	mov	r6, r0
 800ab24:	10ad      	asrs	r5, r5, #2
 800ab26:	d03d      	beq.n	800aba4 <__pow5mult+0xa0>
 800ab28:	69fc      	ldr	r4, [r7, #28]
 800ab2a:	b97c      	cbnz	r4, 800ab4c <__pow5mult+0x48>
 800ab2c:	2010      	movs	r0, #16
 800ab2e:	f7fd ff0b 	bl	8008948 <malloc>
 800ab32:	4602      	mov	r2, r0
 800ab34:	61f8      	str	r0, [r7, #28]
 800ab36:	b928      	cbnz	r0, 800ab44 <__pow5mult+0x40>
 800ab38:	4b1d      	ldr	r3, [pc, #116]	@ (800abb0 <__pow5mult+0xac>)
 800ab3a:	481e      	ldr	r0, [pc, #120]	@ (800abb4 <__pow5mult+0xb0>)
 800ab3c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ab40:	f7fd fee4 	bl	800890c <__assert_func>
 800ab44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab48:	6004      	str	r4, [r0, #0]
 800ab4a:	60c4      	str	r4, [r0, #12]
 800ab4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ab50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab54:	b94c      	cbnz	r4, 800ab6a <__pow5mult+0x66>
 800ab56:	f240 2171 	movw	r1, #625	@ 0x271
 800ab5a:	4638      	mov	r0, r7
 800ab5c:	f7ff ff12 	bl	800a984 <__i2b>
 800ab60:	2300      	movs	r3, #0
 800ab62:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab66:	4604      	mov	r4, r0
 800ab68:	6003      	str	r3, [r0, #0]
 800ab6a:	f04f 0900 	mov.w	r9, #0
 800ab6e:	07eb      	lsls	r3, r5, #31
 800ab70:	d50a      	bpl.n	800ab88 <__pow5mult+0x84>
 800ab72:	4631      	mov	r1, r6
 800ab74:	4622      	mov	r2, r4
 800ab76:	4638      	mov	r0, r7
 800ab78:	f7ff ff1a 	bl	800a9b0 <__multiply>
 800ab7c:	4631      	mov	r1, r6
 800ab7e:	4680      	mov	r8, r0
 800ab80:	4638      	mov	r0, r7
 800ab82:	f7ff fe4b 	bl	800a81c <_Bfree>
 800ab86:	4646      	mov	r6, r8
 800ab88:	106d      	asrs	r5, r5, #1
 800ab8a:	d00b      	beq.n	800aba4 <__pow5mult+0xa0>
 800ab8c:	6820      	ldr	r0, [r4, #0]
 800ab8e:	b938      	cbnz	r0, 800aba0 <__pow5mult+0x9c>
 800ab90:	4622      	mov	r2, r4
 800ab92:	4621      	mov	r1, r4
 800ab94:	4638      	mov	r0, r7
 800ab96:	f7ff ff0b 	bl	800a9b0 <__multiply>
 800ab9a:	6020      	str	r0, [r4, #0]
 800ab9c:	f8c0 9000 	str.w	r9, [r0]
 800aba0:	4604      	mov	r4, r0
 800aba2:	e7e4      	b.n	800ab6e <__pow5mult+0x6a>
 800aba4:	4630      	mov	r0, r6
 800aba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abaa:	bf00      	nop
 800abac:	0800da00 	.word	0x0800da00
 800abb0:	0800d925 	.word	0x0800d925
 800abb4:	0800d9a5 	.word	0x0800d9a5

0800abb8 <__lshift>:
 800abb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abbc:	460c      	mov	r4, r1
 800abbe:	6849      	ldr	r1, [r1, #4]
 800abc0:	6923      	ldr	r3, [r4, #16]
 800abc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800abc6:	68a3      	ldr	r3, [r4, #8]
 800abc8:	4607      	mov	r7, r0
 800abca:	4691      	mov	r9, r2
 800abcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800abd0:	f108 0601 	add.w	r6, r8, #1
 800abd4:	42b3      	cmp	r3, r6
 800abd6:	db0b      	blt.n	800abf0 <__lshift+0x38>
 800abd8:	4638      	mov	r0, r7
 800abda:	f7ff fddf 	bl	800a79c <_Balloc>
 800abde:	4605      	mov	r5, r0
 800abe0:	b948      	cbnz	r0, 800abf6 <__lshift+0x3e>
 800abe2:	4602      	mov	r2, r0
 800abe4:	4b28      	ldr	r3, [pc, #160]	@ (800ac88 <__lshift+0xd0>)
 800abe6:	4829      	ldr	r0, [pc, #164]	@ (800ac8c <__lshift+0xd4>)
 800abe8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800abec:	f7fd fe8e 	bl	800890c <__assert_func>
 800abf0:	3101      	adds	r1, #1
 800abf2:	005b      	lsls	r3, r3, #1
 800abf4:	e7ee      	b.n	800abd4 <__lshift+0x1c>
 800abf6:	2300      	movs	r3, #0
 800abf8:	f100 0114 	add.w	r1, r0, #20
 800abfc:	f100 0210 	add.w	r2, r0, #16
 800ac00:	4618      	mov	r0, r3
 800ac02:	4553      	cmp	r3, sl
 800ac04:	db33      	blt.n	800ac6e <__lshift+0xb6>
 800ac06:	6920      	ldr	r0, [r4, #16]
 800ac08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac0c:	f104 0314 	add.w	r3, r4, #20
 800ac10:	f019 091f 	ands.w	r9, r9, #31
 800ac14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac1c:	d02b      	beq.n	800ac76 <__lshift+0xbe>
 800ac1e:	f1c9 0e20 	rsb	lr, r9, #32
 800ac22:	468a      	mov	sl, r1
 800ac24:	2200      	movs	r2, #0
 800ac26:	6818      	ldr	r0, [r3, #0]
 800ac28:	fa00 f009 	lsl.w	r0, r0, r9
 800ac2c:	4310      	orrs	r0, r2
 800ac2e:	f84a 0b04 	str.w	r0, [sl], #4
 800ac32:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac36:	459c      	cmp	ip, r3
 800ac38:	fa22 f20e 	lsr.w	r2, r2, lr
 800ac3c:	d8f3      	bhi.n	800ac26 <__lshift+0x6e>
 800ac3e:	ebac 0304 	sub.w	r3, ip, r4
 800ac42:	3b15      	subs	r3, #21
 800ac44:	f023 0303 	bic.w	r3, r3, #3
 800ac48:	3304      	adds	r3, #4
 800ac4a:	f104 0015 	add.w	r0, r4, #21
 800ac4e:	4584      	cmp	ip, r0
 800ac50:	bf38      	it	cc
 800ac52:	2304      	movcc	r3, #4
 800ac54:	50ca      	str	r2, [r1, r3]
 800ac56:	b10a      	cbz	r2, 800ac5c <__lshift+0xa4>
 800ac58:	f108 0602 	add.w	r6, r8, #2
 800ac5c:	3e01      	subs	r6, #1
 800ac5e:	4638      	mov	r0, r7
 800ac60:	612e      	str	r6, [r5, #16]
 800ac62:	4621      	mov	r1, r4
 800ac64:	f7ff fdda 	bl	800a81c <_Bfree>
 800ac68:	4628      	mov	r0, r5
 800ac6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac6e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac72:	3301      	adds	r3, #1
 800ac74:	e7c5      	b.n	800ac02 <__lshift+0x4a>
 800ac76:	3904      	subs	r1, #4
 800ac78:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac7c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac80:	459c      	cmp	ip, r3
 800ac82:	d8f9      	bhi.n	800ac78 <__lshift+0xc0>
 800ac84:	e7ea      	b.n	800ac5c <__lshift+0xa4>
 800ac86:	bf00      	nop
 800ac88:	0800d994 	.word	0x0800d994
 800ac8c:	0800d9a5 	.word	0x0800d9a5

0800ac90 <__mcmp>:
 800ac90:	690a      	ldr	r2, [r1, #16]
 800ac92:	4603      	mov	r3, r0
 800ac94:	6900      	ldr	r0, [r0, #16]
 800ac96:	1a80      	subs	r0, r0, r2
 800ac98:	b530      	push	{r4, r5, lr}
 800ac9a:	d10e      	bne.n	800acba <__mcmp+0x2a>
 800ac9c:	3314      	adds	r3, #20
 800ac9e:	3114      	adds	r1, #20
 800aca0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aca4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aca8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800acac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800acb0:	4295      	cmp	r5, r2
 800acb2:	d003      	beq.n	800acbc <__mcmp+0x2c>
 800acb4:	d205      	bcs.n	800acc2 <__mcmp+0x32>
 800acb6:	f04f 30ff 	mov.w	r0, #4294967295
 800acba:	bd30      	pop	{r4, r5, pc}
 800acbc:	42a3      	cmp	r3, r4
 800acbe:	d3f3      	bcc.n	800aca8 <__mcmp+0x18>
 800acc0:	e7fb      	b.n	800acba <__mcmp+0x2a>
 800acc2:	2001      	movs	r0, #1
 800acc4:	e7f9      	b.n	800acba <__mcmp+0x2a>
	...

0800acc8 <__mdiff>:
 800acc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800accc:	4689      	mov	r9, r1
 800acce:	4606      	mov	r6, r0
 800acd0:	4611      	mov	r1, r2
 800acd2:	4648      	mov	r0, r9
 800acd4:	4614      	mov	r4, r2
 800acd6:	f7ff ffdb 	bl	800ac90 <__mcmp>
 800acda:	1e05      	subs	r5, r0, #0
 800acdc:	d112      	bne.n	800ad04 <__mdiff+0x3c>
 800acde:	4629      	mov	r1, r5
 800ace0:	4630      	mov	r0, r6
 800ace2:	f7ff fd5b 	bl	800a79c <_Balloc>
 800ace6:	4602      	mov	r2, r0
 800ace8:	b928      	cbnz	r0, 800acf6 <__mdiff+0x2e>
 800acea:	4b3f      	ldr	r3, [pc, #252]	@ (800ade8 <__mdiff+0x120>)
 800acec:	f240 2137 	movw	r1, #567	@ 0x237
 800acf0:	483e      	ldr	r0, [pc, #248]	@ (800adec <__mdiff+0x124>)
 800acf2:	f7fd fe0b 	bl	800890c <__assert_func>
 800acf6:	2301      	movs	r3, #1
 800acf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800acfc:	4610      	mov	r0, r2
 800acfe:	b003      	add	sp, #12
 800ad00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad04:	bfbc      	itt	lt
 800ad06:	464b      	movlt	r3, r9
 800ad08:	46a1      	movlt	r9, r4
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ad10:	bfba      	itte	lt
 800ad12:	461c      	movlt	r4, r3
 800ad14:	2501      	movlt	r5, #1
 800ad16:	2500      	movge	r5, #0
 800ad18:	f7ff fd40 	bl	800a79c <_Balloc>
 800ad1c:	4602      	mov	r2, r0
 800ad1e:	b918      	cbnz	r0, 800ad28 <__mdiff+0x60>
 800ad20:	4b31      	ldr	r3, [pc, #196]	@ (800ade8 <__mdiff+0x120>)
 800ad22:	f240 2145 	movw	r1, #581	@ 0x245
 800ad26:	e7e3      	b.n	800acf0 <__mdiff+0x28>
 800ad28:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ad2c:	6926      	ldr	r6, [r4, #16]
 800ad2e:	60c5      	str	r5, [r0, #12]
 800ad30:	f109 0310 	add.w	r3, r9, #16
 800ad34:	f109 0514 	add.w	r5, r9, #20
 800ad38:	f104 0e14 	add.w	lr, r4, #20
 800ad3c:	f100 0b14 	add.w	fp, r0, #20
 800ad40:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ad44:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ad48:	9301      	str	r3, [sp, #4]
 800ad4a:	46d9      	mov	r9, fp
 800ad4c:	f04f 0c00 	mov.w	ip, #0
 800ad50:	9b01      	ldr	r3, [sp, #4]
 800ad52:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ad56:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ad5a:	9301      	str	r3, [sp, #4]
 800ad5c:	fa1f f38a 	uxth.w	r3, sl
 800ad60:	4619      	mov	r1, r3
 800ad62:	b283      	uxth	r3, r0
 800ad64:	1acb      	subs	r3, r1, r3
 800ad66:	0c00      	lsrs	r0, r0, #16
 800ad68:	4463      	add	r3, ip
 800ad6a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ad6e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ad78:	4576      	cmp	r6, lr
 800ad7a:	f849 3b04 	str.w	r3, [r9], #4
 800ad7e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad82:	d8e5      	bhi.n	800ad50 <__mdiff+0x88>
 800ad84:	1b33      	subs	r3, r6, r4
 800ad86:	3b15      	subs	r3, #21
 800ad88:	f023 0303 	bic.w	r3, r3, #3
 800ad8c:	3415      	adds	r4, #21
 800ad8e:	3304      	adds	r3, #4
 800ad90:	42a6      	cmp	r6, r4
 800ad92:	bf38      	it	cc
 800ad94:	2304      	movcc	r3, #4
 800ad96:	441d      	add	r5, r3
 800ad98:	445b      	add	r3, fp
 800ad9a:	461e      	mov	r6, r3
 800ad9c:	462c      	mov	r4, r5
 800ad9e:	4544      	cmp	r4, r8
 800ada0:	d30e      	bcc.n	800adc0 <__mdiff+0xf8>
 800ada2:	f108 0103 	add.w	r1, r8, #3
 800ada6:	1b49      	subs	r1, r1, r5
 800ada8:	f021 0103 	bic.w	r1, r1, #3
 800adac:	3d03      	subs	r5, #3
 800adae:	45a8      	cmp	r8, r5
 800adb0:	bf38      	it	cc
 800adb2:	2100      	movcc	r1, #0
 800adb4:	440b      	add	r3, r1
 800adb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800adba:	b191      	cbz	r1, 800ade2 <__mdiff+0x11a>
 800adbc:	6117      	str	r7, [r2, #16]
 800adbe:	e79d      	b.n	800acfc <__mdiff+0x34>
 800adc0:	f854 1b04 	ldr.w	r1, [r4], #4
 800adc4:	46e6      	mov	lr, ip
 800adc6:	0c08      	lsrs	r0, r1, #16
 800adc8:	fa1c fc81 	uxtah	ip, ip, r1
 800adcc:	4471      	add	r1, lr
 800adce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800add2:	b289      	uxth	r1, r1
 800add4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800add8:	f846 1b04 	str.w	r1, [r6], #4
 800addc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ade0:	e7dd      	b.n	800ad9e <__mdiff+0xd6>
 800ade2:	3f01      	subs	r7, #1
 800ade4:	e7e7      	b.n	800adb6 <__mdiff+0xee>
 800ade6:	bf00      	nop
 800ade8:	0800d994 	.word	0x0800d994
 800adec:	0800d9a5 	.word	0x0800d9a5

0800adf0 <__d2b>:
 800adf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800adf4:	460f      	mov	r7, r1
 800adf6:	2101      	movs	r1, #1
 800adf8:	ec59 8b10 	vmov	r8, r9, d0
 800adfc:	4616      	mov	r6, r2
 800adfe:	f7ff fccd 	bl	800a79c <_Balloc>
 800ae02:	4604      	mov	r4, r0
 800ae04:	b930      	cbnz	r0, 800ae14 <__d2b+0x24>
 800ae06:	4602      	mov	r2, r0
 800ae08:	4b23      	ldr	r3, [pc, #140]	@ (800ae98 <__d2b+0xa8>)
 800ae0a:	4824      	ldr	r0, [pc, #144]	@ (800ae9c <__d2b+0xac>)
 800ae0c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ae10:	f7fd fd7c 	bl	800890c <__assert_func>
 800ae14:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae1c:	b10d      	cbz	r5, 800ae22 <__d2b+0x32>
 800ae1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae22:	9301      	str	r3, [sp, #4]
 800ae24:	f1b8 0300 	subs.w	r3, r8, #0
 800ae28:	d023      	beq.n	800ae72 <__d2b+0x82>
 800ae2a:	4668      	mov	r0, sp
 800ae2c:	9300      	str	r3, [sp, #0]
 800ae2e:	f7ff fd7c 	bl	800a92a <__lo0bits>
 800ae32:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ae36:	b1d0      	cbz	r0, 800ae6e <__d2b+0x7e>
 800ae38:	f1c0 0320 	rsb	r3, r0, #32
 800ae3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae40:	430b      	orrs	r3, r1
 800ae42:	40c2      	lsrs	r2, r0
 800ae44:	6163      	str	r3, [r4, #20]
 800ae46:	9201      	str	r2, [sp, #4]
 800ae48:	9b01      	ldr	r3, [sp, #4]
 800ae4a:	61a3      	str	r3, [r4, #24]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	bf0c      	ite	eq
 800ae50:	2201      	moveq	r2, #1
 800ae52:	2202      	movne	r2, #2
 800ae54:	6122      	str	r2, [r4, #16]
 800ae56:	b1a5      	cbz	r5, 800ae82 <__d2b+0x92>
 800ae58:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ae5c:	4405      	add	r5, r0
 800ae5e:	603d      	str	r5, [r7, #0]
 800ae60:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ae64:	6030      	str	r0, [r6, #0]
 800ae66:	4620      	mov	r0, r4
 800ae68:	b003      	add	sp, #12
 800ae6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae6e:	6161      	str	r1, [r4, #20]
 800ae70:	e7ea      	b.n	800ae48 <__d2b+0x58>
 800ae72:	a801      	add	r0, sp, #4
 800ae74:	f7ff fd59 	bl	800a92a <__lo0bits>
 800ae78:	9b01      	ldr	r3, [sp, #4]
 800ae7a:	6163      	str	r3, [r4, #20]
 800ae7c:	3020      	adds	r0, #32
 800ae7e:	2201      	movs	r2, #1
 800ae80:	e7e8      	b.n	800ae54 <__d2b+0x64>
 800ae82:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ae86:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ae8a:	6038      	str	r0, [r7, #0]
 800ae8c:	6918      	ldr	r0, [r3, #16]
 800ae8e:	f7ff fd2d 	bl	800a8ec <__hi0bits>
 800ae92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ae96:	e7e5      	b.n	800ae64 <__d2b+0x74>
 800ae98:	0800d994 	.word	0x0800d994
 800ae9c:	0800d9a5 	.word	0x0800d9a5

0800aea0 <__ssputs_r>:
 800aea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aea4:	688e      	ldr	r6, [r1, #8]
 800aea6:	461f      	mov	r7, r3
 800aea8:	42be      	cmp	r6, r7
 800aeaa:	680b      	ldr	r3, [r1, #0]
 800aeac:	4682      	mov	sl, r0
 800aeae:	460c      	mov	r4, r1
 800aeb0:	4690      	mov	r8, r2
 800aeb2:	d82d      	bhi.n	800af10 <__ssputs_r+0x70>
 800aeb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aeb8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aebc:	d026      	beq.n	800af0c <__ssputs_r+0x6c>
 800aebe:	6965      	ldr	r5, [r4, #20]
 800aec0:	6909      	ldr	r1, [r1, #16]
 800aec2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aec6:	eba3 0901 	sub.w	r9, r3, r1
 800aeca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aece:	1c7b      	adds	r3, r7, #1
 800aed0:	444b      	add	r3, r9
 800aed2:	106d      	asrs	r5, r5, #1
 800aed4:	429d      	cmp	r5, r3
 800aed6:	bf38      	it	cc
 800aed8:	461d      	movcc	r5, r3
 800aeda:	0553      	lsls	r3, r2, #21
 800aedc:	d527      	bpl.n	800af2e <__ssputs_r+0x8e>
 800aede:	4629      	mov	r1, r5
 800aee0:	f7fd fd5c 	bl	800899c <_malloc_r>
 800aee4:	4606      	mov	r6, r0
 800aee6:	b360      	cbz	r0, 800af42 <__ssputs_r+0xa2>
 800aee8:	6921      	ldr	r1, [r4, #16]
 800aeea:	464a      	mov	r2, r9
 800aeec:	f000 fc00 	bl	800b6f0 <memcpy>
 800aef0:	89a3      	ldrh	r3, [r4, #12]
 800aef2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aefa:	81a3      	strh	r3, [r4, #12]
 800aefc:	6126      	str	r6, [r4, #16]
 800aefe:	6165      	str	r5, [r4, #20]
 800af00:	444e      	add	r6, r9
 800af02:	eba5 0509 	sub.w	r5, r5, r9
 800af06:	6026      	str	r6, [r4, #0]
 800af08:	60a5      	str	r5, [r4, #8]
 800af0a:	463e      	mov	r6, r7
 800af0c:	42be      	cmp	r6, r7
 800af0e:	d900      	bls.n	800af12 <__ssputs_r+0x72>
 800af10:	463e      	mov	r6, r7
 800af12:	6820      	ldr	r0, [r4, #0]
 800af14:	4632      	mov	r2, r6
 800af16:	4641      	mov	r1, r8
 800af18:	f000 fb6a 	bl	800b5f0 <memmove>
 800af1c:	68a3      	ldr	r3, [r4, #8]
 800af1e:	1b9b      	subs	r3, r3, r6
 800af20:	60a3      	str	r3, [r4, #8]
 800af22:	6823      	ldr	r3, [r4, #0]
 800af24:	4433      	add	r3, r6
 800af26:	6023      	str	r3, [r4, #0]
 800af28:	2000      	movs	r0, #0
 800af2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af2e:	462a      	mov	r2, r5
 800af30:	f000 fc12 	bl	800b758 <_realloc_r>
 800af34:	4606      	mov	r6, r0
 800af36:	2800      	cmp	r0, #0
 800af38:	d1e0      	bne.n	800aefc <__ssputs_r+0x5c>
 800af3a:	6921      	ldr	r1, [r4, #16]
 800af3c:	4650      	mov	r0, sl
 800af3e:	f7ff fbe3 	bl	800a708 <_free_r>
 800af42:	230c      	movs	r3, #12
 800af44:	f8ca 3000 	str.w	r3, [sl]
 800af48:	89a3      	ldrh	r3, [r4, #12]
 800af4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af4e:	81a3      	strh	r3, [r4, #12]
 800af50:	f04f 30ff 	mov.w	r0, #4294967295
 800af54:	e7e9      	b.n	800af2a <__ssputs_r+0x8a>
	...

0800af58 <_svfiprintf_r>:
 800af58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af5c:	4698      	mov	r8, r3
 800af5e:	898b      	ldrh	r3, [r1, #12]
 800af60:	061b      	lsls	r3, r3, #24
 800af62:	b09d      	sub	sp, #116	@ 0x74
 800af64:	4607      	mov	r7, r0
 800af66:	460d      	mov	r5, r1
 800af68:	4614      	mov	r4, r2
 800af6a:	d510      	bpl.n	800af8e <_svfiprintf_r+0x36>
 800af6c:	690b      	ldr	r3, [r1, #16]
 800af6e:	b973      	cbnz	r3, 800af8e <_svfiprintf_r+0x36>
 800af70:	2140      	movs	r1, #64	@ 0x40
 800af72:	f7fd fd13 	bl	800899c <_malloc_r>
 800af76:	6028      	str	r0, [r5, #0]
 800af78:	6128      	str	r0, [r5, #16]
 800af7a:	b930      	cbnz	r0, 800af8a <_svfiprintf_r+0x32>
 800af7c:	230c      	movs	r3, #12
 800af7e:	603b      	str	r3, [r7, #0]
 800af80:	f04f 30ff 	mov.w	r0, #4294967295
 800af84:	b01d      	add	sp, #116	@ 0x74
 800af86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af8a:	2340      	movs	r3, #64	@ 0x40
 800af8c:	616b      	str	r3, [r5, #20]
 800af8e:	2300      	movs	r3, #0
 800af90:	9309      	str	r3, [sp, #36]	@ 0x24
 800af92:	2320      	movs	r3, #32
 800af94:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af98:	f8cd 800c 	str.w	r8, [sp, #12]
 800af9c:	2330      	movs	r3, #48	@ 0x30
 800af9e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b13c <_svfiprintf_r+0x1e4>
 800afa2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800afa6:	f04f 0901 	mov.w	r9, #1
 800afaa:	4623      	mov	r3, r4
 800afac:	469a      	mov	sl, r3
 800afae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afb2:	b10a      	cbz	r2, 800afb8 <_svfiprintf_r+0x60>
 800afb4:	2a25      	cmp	r2, #37	@ 0x25
 800afb6:	d1f9      	bne.n	800afac <_svfiprintf_r+0x54>
 800afb8:	ebba 0b04 	subs.w	fp, sl, r4
 800afbc:	d00b      	beq.n	800afd6 <_svfiprintf_r+0x7e>
 800afbe:	465b      	mov	r3, fp
 800afc0:	4622      	mov	r2, r4
 800afc2:	4629      	mov	r1, r5
 800afc4:	4638      	mov	r0, r7
 800afc6:	f7ff ff6b 	bl	800aea0 <__ssputs_r>
 800afca:	3001      	adds	r0, #1
 800afcc:	f000 80a7 	beq.w	800b11e <_svfiprintf_r+0x1c6>
 800afd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afd2:	445a      	add	r2, fp
 800afd4:	9209      	str	r2, [sp, #36]	@ 0x24
 800afd6:	f89a 3000 	ldrb.w	r3, [sl]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f000 809f 	beq.w	800b11e <_svfiprintf_r+0x1c6>
 800afe0:	2300      	movs	r3, #0
 800afe2:	f04f 32ff 	mov.w	r2, #4294967295
 800afe6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800afea:	f10a 0a01 	add.w	sl, sl, #1
 800afee:	9304      	str	r3, [sp, #16]
 800aff0:	9307      	str	r3, [sp, #28]
 800aff2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aff6:	931a      	str	r3, [sp, #104]	@ 0x68
 800aff8:	4654      	mov	r4, sl
 800affa:	2205      	movs	r2, #5
 800affc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b000:	484e      	ldr	r0, [pc, #312]	@ (800b13c <_svfiprintf_r+0x1e4>)
 800b002:	f7f6 f81d 	bl	8001040 <memchr>
 800b006:	9a04      	ldr	r2, [sp, #16]
 800b008:	b9d8      	cbnz	r0, 800b042 <_svfiprintf_r+0xea>
 800b00a:	06d0      	lsls	r0, r2, #27
 800b00c:	bf44      	itt	mi
 800b00e:	2320      	movmi	r3, #32
 800b010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b014:	0711      	lsls	r1, r2, #28
 800b016:	bf44      	itt	mi
 800b018:	232b      	movmi	r3, #43	@ 0x2b
 800b01a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b01e:	f89a 3000 	ldrb.w	r3, [sl]
 800b022:	2b2a      	cmp	r3, #42	@ 0x2a
 800b024:	d015      	beq.n	800b052 <_svfiprintf_r+0xfa>
 800b026:	9a07      	ldr	r2, [sp, #28]
 800b028:	4654      	mov	r4, sl
 800b02a:	2000      	movs	r0, #0
 800b02c:	f04f 0c0a 	mov.w	ip, #10
 800b030:	4621      	mov	r1, r4
 800b032:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b036:	3b30      	subs	r3, #48	@ 0x30
 800b038:	2b09      	cmp	r3, #9
 800b03a:	d94b      	bls.n	800b0d4 <_svfiprintf_r+0x17c>
 800b03c:	b1b0      	cbz	r0, 800b06c <_svfiprintf_r+0x114>
 800b03e:	9207      	str	r2, [sp, #28]
 800b040:	e014      	b.n	800b06c <_svfiprintf_r+0x114>
 800b042:	eba0 0308 	sub.w	r3, r0, r8
 800b046:	fa09 f303 	lsl.w	r3, r9, r3
 800b04a:	4313      	orrs	r3, r2
 800b04c:	9304      	str	r3, [sp, #16]
 800b04e:	46a2      	mov	sl, r4
 800b050:	e7d2      	b.n	800aff8 <_svfiprintf_r+0xa0>
 800b052:	9b03      	ldr	r3, [sp, #12]
 800b054:	1d19      	adds	r1, r3, #4
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	9103      	str	r1, [sp, #12]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	bfbb      	ittet	lt
 800b05e:	425b      	neglt	r3, r3
 800b060:	f042 0202 	orrlt.w	r2, r2, #2
 800b064:	9307      	strge	r3, [sp, #28]
 800b066:	9307      	strlt	r3, [sp, #28]
 800b068:	bfb8      	it	lt
 800b06a:	9204      	strlt	r2, [sp, #16]
 800b06c:	7823      	ldrb	r3, [r4, #0]
 800b06e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b070:	d10a      	bne.n	800b088 <_svfiprintf_r+0x130>
 800b072:	7863      	ldrb	r3, [r4, #1]
 800b074:	2b2a      	cmp	r3, #42	@ 0x2a
 800b076:	d132      	bne.n	800b0de <_svfiprintf_r+0x186>
 800b078:	9b03      	ldr	r3, [sp, #12]
 800b07a:	1d1a      	adds	r2, r3, #4
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	9203      	str	r2, [sp, #12]
 800b080:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b084:	3402      	adds	r4, #2
 800b086:	9305      	str	r3, [sp, #20]
 800b088:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b14c <_svfiprintf_r+0x1f4>
 800b08c:	7821      	ldrb	r1, [r4, #0]
 800b08e:	2203      	movs	r2, #3
 800b090:	4650      	mov	r0, sl
 800b092:	f7f5 ffd5 	bl	8001040 <memchr>
 800b096:	b138      	cbz	r0, 800b0a8 <_svfiprintf_r+0x150>
 800b098:	9b04      	ldr	r3, [sp, #16]
 800b09a:	eba0 000a 	sub.w	r0, r0, sl
 800b09e:	2240      	movs	r2, #64	@ 0x40
 800b0a0:	4082      	lsls	r2, r0
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	3401      	adds	r4, #1
 800b0a6:	9304      	str	r3, [sp, #16]
 800b0a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ac:	4824      	ldr	r0, [pc, #144]	@ (800b140 <_svfiprintf_r+0x1e8>)
 800b0ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b0b2:	2206      	movs	r2, #6
 800b0b4:	f7f5 ffc4 	bl	8001040 <memchr>
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	d036      	beq.n	800b12a <_svfiprintf_r+0x1d2>
 800b0bc:	4b21      	ldr	r3, [pc, #132]	@ (800b144 <_svfiprintf_r+0x1ec>)
 800b0be:	bb1b      	cbnz	r3, 800b108 <_svfiprintf_r+0x1b0>
 800b0c0:	9b03      	ldr	r3, [sp, #12]
 800b0c2:	3307      	adds	r3, #7
 800b0c4:	f023 0307 	bic.w	r3, r3, #7
 800b0c8:	3308      	adds	r3, #8
 800b0ca:	9303      	str	r3, [sp, #12]
 800b0cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ce:	4433      	add	r3, r6
 800b0d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0d2:	e76a      	b.n	800afaa <_svfiprintf_r+0x52>
 800b0d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0d8:	460c      	mov	r4, r1
 800b0da:	2001      	movs	r0, #1
 800b0dc:	e7a8      	b.n	800b030 <_svfiprintf_r+0xd8>
 800b0de:	2300      	movs	r3, #0
 800b0e0:	3401      	adds	r4, #1
 800b0e2:	9305      	str	r3, [sp, #20]
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	f04f 0c0a 	mov.w	ip, #10
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0f0:	3a30      	subs	r2, #48	@ 0x30
 800b0f2:	2a09      	cmp	r2, #9
 800b0f4:	d903      	bls.n	800b0fe <_svfiprintf_r+0x1a6>
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d0c6      	beq.n	800b088 <_svfiprintf_r+0x130>
 800b0fa:	9105      	str	r1, [sp, #20]
 800b0fc:	e7c4      	b.n	800b088 <_svfiprintf_r+0x130>
 800b0fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800b102:	4604      	mov	r4, r0
 800b104:	2301      	movs	r3, #1
 800b106:	e7f0      	b.n	800b0ea <_svfiprintf_r+0x192>
 800b108:	ab03      	add	r3, sp, #12
 800b10a:	9300      	str	r3, [sp, #0]
 800b10c:	462a      	mov	r2, r5
 800b10e:	4b0e      	ldr	r3, [pc, #56]	@ (800b148 <_svfiprintf_r+0x1f0>)
 800b110:	a904      	add	r1, sp, #16
 800b112:	4638      	mov	r0, r7
 800b114:	f7fd fd6e 	bl	8008bf4 <_printf_float>
 800b118:	1c42      	adds	r2, r0, #1
 800b11a:	4606      	mov	r6, r0
 800b11c:	d1d6      	bne.n	800b0cc <_svfiprintf_r+0x174>
 800b11e:	89ab      	ldrh	r3, [r5, #12]
 800b120:	065b      	lsls	r3, r3, #25
 800b122:	f53f af2d 	bmi.w	800af80 <_svfiprintf_r+0x28>
 800b126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b128:	e72c      	b.n	800af84 <_svfiprintf_r+0x2c>
 800b12a:	ab03      	add	r3, sp, #12
 800b12c:	9300      	str	r3, [sp, #0]
 800b12e:	462a      	mov	r2, r5
 800b130:	4b05      	ldr	r3, [pc, #20]	@ (800b148 <_svfiprintf_r+0x1f0>)
 800b132:	a904      	add	r1, sp, #16
 800b134:	4638      	mov	r0, r7
 800b136:	f7fd fff5 	bl	8009124 <_printf_i>
 800b13a:	e7ed      	b.n	800b118 <_svfiprintf_r+0x1c0>
 800b13c:	0800db00 	.word	0x0800db00
 800b140:	0800db0a 	.word	0x0800db0a
 800b144:	08008bf5 	.word	0x08008bf5
 800b148:	0800aea1 	.word	0x0800aea1
 800b14c:	0800db06 	.word	0x0800db06

0800b150 <__sfputc_r>:
 800b150:	6893      	ldr	r3, [r2, #8]
 800b152:	3b01      	subs	r3, #1
 800b154:	2b00      	cmp	r3, #0
 800b156:	b410      	push	{r4}
 800b158:	6093      	str	r3, [r2, #8]
 800b15a:	da08      	bge.n	800b16e <__sfputc_r+0x1e>
 800b15c:	6994      	ldr	r4, [r2, #24]
 800b15e:	42a3      	cmp	r3, r4
 800b160:	db01      	blt.n	800b166 <__sfputc_r+0x16>
 800b162:	290a      	cmp	r1, #10
 800b164:	d103      	bne.n	800b16e <__sfputc_r+0x1e>
 800b166:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b16a:	f7fe bb56 	b.w	800981a <__swbuf_r>
 800b16e:	6813      	ldr	r3, [r2, #0]
 800b170:	1c58      	adds	r0, r3, #1
 800b172:	6010      	str	r0, [r2, #0]
 800b174:	7019      	strb	r1, [r3, #0]
 800b176:	4608      	mov	r0, r1
 800b178:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b17c:	4770      	bx	lr

0800b17e <__sfputs_r>:
 800b17e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b180:	4606      	mov	r6, r0
 800b182:	460f      	mov	r7, r1
 800b184:	4614      	mov	r4, r2
 800b186:	18d5      	adds	r5, r2, r3
 800b188:	42ac      	cmp	r4, r5
 800b18a:	d101      	bne.n	800b190 <__sfputs_r+0x12>
 800b18c:	2000      	movs	r0, #0
 800b18e:	e007      	b.n	800b1a0 <__sfputs_r+0x22>
 800b190:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b194:	463a      	mov	r2, r7
 800b196:	4630      	mov	r0, r6
 800b198:	f7ff ffda 	bl	800b150 <__sfputc_r>
 800b19c:	1c43      	adds	r3, r0, #1
 800b19e:	d1f3      	bne.n	800b188 <__sfputs_r+0xa>
 800b1a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b1a4 <_vfiprintf_r>:
 800b1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a8:	460d      	mov	r5, r1
 800b1aa:	b09d      	sub	sp, #116	@ 0x74
 800b1ac:	4614      	mov	r4, r2
 800b1ae:	4698      	mov	r8, r3
 800b1b0:	4606      	mov	r6, r0
 800b1b2:	b118      	cbz	r0, 800b1bc <_vfiprintf_r+0x18>
 800b1b4:	6a03      	ldr	r3, [r0, #32]
 800b1b6:	b90b      	cbnz	r3, 800b1bc <_vfiprintf_r+0x18>
 800b1b8:	f7fe f960 	bl	800947c <__sinit>
 800b1bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1be:	07d9      	lsls	r1, r3, #31
 800b1c0:	d405      	bmi.n	800b1ce <_vfiprintf_r+0x2a>
 800b1c2:	89ab      	ldrh	r3, [r5, #12]
 800b1c4:	059a      	lsls	r2, r3, #22
 800b1c6:	d402      	bmi.n	800b1ce <_vfiprintf_r+0x2a>
 800b1c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1ca:	f7fe fc48 	bl	8009a5e <__retarget_lock_acquire_recursive>
 800b1ce:	89ab      	ldrh	r3, [r5, #12]
 800b1d0:	071b      	lsls	r3, r3, #28
 800b1d2:	d501      	bpl.n	800b1d8 <_vfiprintf_r+0x34>
 800b1d4:	692b      	ldr	r3, [r5, #16]
 800b1d6:	b99b      	cbnz	r3, 800b200 <_vfiprintf_r+0x5c>
 800b1d8:	4629      	mov	r1, r5
 800b1da:	4630      	mov	r0, r6
 800b1dc:	f7fe fb5c 	bl	8009898 <__swsetup_r>
 800b1e0:	b170      	cbz	r0, 800b200 <_vfiprintf_r+0x5c>
 800b1e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1e4:	07dc      	lsls	r4, r3, #31
 800b1e6:	d504      	bpl.n	800b1f2 <_vfiprintf_r+0x4e>
 800b1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ec:	b01d      	add	sp, #116	@ 0x74
 800b1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1f2:	89ab      	ldrh	r3, [r5, #12]
 800b1f4:	0598      	lsls	r0, r3, #22
 800b1f6:	d4f7      	bmi.n	800b1e8 <_vfiprintf_r+0x44>
 800b1f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1fa:	f7fe fc31 	bl	8009a60 <__retarget_lock_release_recursive>
 800b1fe:	e7f3      	b.n	800b1e8 <_vfiprintf_r+0x44>
 800b200:	2300      	movs	r3, #0
 800b202:	9309      	str	r3, [sp, #36]	@ 0x24
 800b204:	2320      	movs	r3, #32
 800b206:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b20a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b20e:	2330      	movs	r3, #48	@ 0x30
 800b210:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3c0 <_vfiprintf_r+0x21c>
 800b214:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b218:	f04f 0901 	mov.w	r9, #1
 800b21c:	4623      	mov	r3, r4
 800b21e:	469a      	mov	sl, r3
 800b220:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b224:	b10a      	cbz	r2, 800b22a <_vfiprintf_r+0x86>
 800b226:	2a25      	cmp	r2, #37	@ 0x25
 800b228:	d1f9      	bne.n	800b21e <_vfiprintf_r+0x7a>
 800b22a:	ebba 0b04 	subs.w	fp, sl, r4
 800b22e:	d00b      	beq.n	800b248 <_vfiprintf_r+0xa4>
 800b230:	465b      	mov	r3, fp
 800b232:	4622      	mov	r2, r4
 800b234:	4629      	mov	r1, r5
 800b236:	4630      	mov	r0, r6
 800b238:	f7ff ffa1 	bl	800b17e <__sfputs_r>
 800b23c:	3001      	adds	r0, #1
 800b23e:	f000 80a7 	beq.w	800b390 <_vfiprintf_r+0x1ec>
 800b242:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b244:	445a      	add	r2, fp
 800b246:	9209      	str	r2, [sp, #36]	@ 0x24
 800b248:	f89a 3000 	ldrb.w	r3, [sl]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	f000 809f 	beq.w	800b390 <_vfiprintf_r+0x1ec>
 800b252:	2300      	movs	r3, #0
 800b254:	f04f 32ff 	mov.w	r2, #4294967295
 800b258:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b25c:	f10a 0a01 	add.w	sl, sl, #1
 800b260:	9304      	str	r3, [sp, #16]
 800b262:	9307      	str	r3, [sp, #28]
 800b264:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b268:	931a      	str	r3, [sp, #104]	@ 0x68
 800b26a:	4654      	mov	r4, sl
 800b26c:	2205      	movs	r2, #5
 800b26e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b272:	4853      	ldr	r0, [pc, #332]	@ (800b3c0 <_vfiprintf_r+0x21c>)
 800b274:	f7f5 fee4 	bl	8001040 <memchr>
 800b278:	9a04      	ldr	r2, [sp, #16]
 800b27a:	b9d8      	cbnz	r0, 800b2b4 <_vfiprintf_r+0x110>
 800b27c:	06d1      	lsls	r1, r2, #27
 800b27e:	bf44      	itt	mi
 800b280:	2320      	movmi	r3, #32
 800b282:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b286:	0713      	lsls	r3, r2, #28
 800b288:	bf44      	itt	mi
 800b28a:	232b      	movmi	r3, #43	@ 0x2b
 800b28c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b290:	f89a 3000 	ldrb.w	r3, [sl]
 800b294:	2b2a      	cmp	r3, #42	@ 0x2a
 800b296:	d015      	beq.n	800b2c4 <_vfiprintf_r+0x120>
 800b298:	9a07      	ldr	r2, [sp, #28]
 800b29a:	4654      	mov	r4, sl
 800b29c:	2000      	movs	r0, #0
 800b29e:	f04f 0c0a 	mov.w	ip, #10
 800b2a2:	4621      	mov	r1, r4
 800b2a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2a8:	3b30      	subs	r3, #48	@ 0x30
 800b2aa:	2b09      	cmp	r3, #9
 800b2ac:	d94b      	bls.n	800b346 <_vfiprintf_r+0x1a2>
 800b2ae:	b1b0      	cbz	r0, 800b2de <_vfiprintf_r+0x13a>
 800b2b0:	9207      	str	r2, [sp, #28]
 800b2b2:	e014      	b.n	800b2de <_vfiprintf_r+0x13a>
 800b2b4:	eba0 0308 	sub.w	r3, r0, r8
 800b2b8:	fa09 f303 	lsl.w	r3, r9, r3
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	9304      	str	r3, [sp, #16]
 800b2c0:	46a2      	mov	sl, r4
 800b2c2:	e7d2      	b.n	800b26a <_vfiprintf_r+0xc6>
 800b2c4:	9b03      	ldr	r3, [sp, #12]
 800b2c6:	1d19      	adds	r1, r3, #4
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	9103      	str	r1, [sp, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	bfbb      	ittet	lt
 800b2d0:	425b      	neglt	r3, r3
 800b2d2:	f042 0202 	orrlt.w	r2, r2, #2
 800b2d6:	9307      	strge	r3, [sp, #28]
 800b2d8:	9307      	strlt	r3, [sp, #28]
 800b2da:	bfb8      	it	lt
 800b2dc:	9204      	strlt	r2, [sp, #16]
 800b2de:	7823      	ldrb	r3, [r4, #0]
 800b2e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2e2:	d10a      	bne.n	800b2fa <_vfiprintf_r+0x156>
 800b2e4:	7863      	ldrb	r3, [r4, #1]
 800b2e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2e8:	d132      	bne.n	800b350 <_vfiprintf_r+0x1ac>
 800b2ea:	9b03      	ldr	r3, [sp, #12]
 800b2ec:	1d1a      	adds	r2, r3, #4
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	9203      	str	r2, [sp, #12]
 800b2f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2f6:	3402      	adds	r4, #2
 800b2f8:	9305      	str	r3, [sp, #20]
 800b2fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3d0 <_vfiprintf_r+0x22c>
 800b2fe:	7821      	ldrb	r1, [r4, #0]
 800b300:	2203      	movs	r2, #3
 800b302:	4650      	mov	r0, sl
 800b304:	f7f5 fe9c 	bl	8001040 <memchr>
 800b308:	b138      	cbz	r0, 800b31a <_vfiprintf_r+0x176>
 800b30a:	9b04      	ldr	r3, [sp, #16]
 800b30c:	eba0 000a 	sub.w	r0, r0, sl
 800b310:	2240      	movs	r2, #64	@ 0x40
 800b312:	4082      	lsls	r2, r0
 800b314:	4313      	orrs	r3, r2
 800b316:	3401      	adds	r4, #1
 800b318:	9304      	str	r3, [sp, #16]
 800b31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b31e:	4829      	ldr	r0, [pc, #164]	@ (800b3c4 <_vfiprintf_r+0x220>)
 800b320:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b324:	2206      	movs	r2, #6
 800b326:	f7f5 fe8b 	bl	8001040 <memchr>
 800b32a:	2800      	cmp	r0, #0
 800b32c:	d03f      	beq.n	800b3ae <_vfiprintf_r+0x20a>
 800b32e:	4b26      	ldr	r3, [pc, #152]	@ (800b3c8 <_vfiprintf_r+0x224>)
 800b330:	bb1b      	cbnz	r3, 800b37a <_vfiprintf_r+0x1d6>
 800b332:	9b03      	ldr	r3, [sp, #12]
 800b334:	3307      	adds	r3, #7
 800b336:	f023 0307 	bic.w	r3, r3, #7
 800b33a:	3308      	adds	r3, #8
 800b33c:	9303      	str	r3, [sp, #12]
 800b33e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b340:	443b      	add	r3, r7
 800b342:	9309      	str	r3, [sp, #36]	@ 0x24
 800b344:	e76a      	b.n	800b21c <_vfiprintf_r+0x78>
 800b346:	fb0c 3202 	mla	r2, ip, r2, r3
 800b34a:	460c      	mov	r4, r1
 800b34c:	2001      	movs	r0, #1
 800b34e:	e7a8      	b.n	800b2a2 <_vfiprintf_r+0xfe>
 800b350:	2300      	movs	r3, #0
 800b352:	3401      	adds	r4, #1
 800b354:	9305      	str	r3, [sp, #20]
 800b356:	4619      	mov	r1, r3
 800b358:	f04f 0c0a 	mov.w	ip, #10
 800b35c:	4620      	mov	r0, r4
 800b35e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b362:	3a30      	subs	r2, #48	@ 0x30
 800b364:	2a09      	cmp	r2, #9
 800b366:	d903      	bls.n	800b370 <_vfiprintf_r+0x1cc>
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d0c6      	beq.n	800b2fa <_vfiprintf_r+0x156>
 800b36c:	9105      	str	r1, [sp, #20]
 800b36e:	e7c4      	b.n	800b2fa <_vfiprintf_r+0x156>
 800b370:	fb0c 2101 	mla	r1, ip, r1, r2
 800b374:	4604      	mov	r4, r0
 800b376:	2301      	movs	r3, #1
 800b378:	e7f0      	b.n	800b35c <_vfiprintf_r+0x1b8>
 800b37a:	ab03      	add	r3, sp, #12
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	462a      	mov	r2, r5
 800b380:	4b12      	ldr	r3, [pc, #72]	@ (800b3cc <_vfiprintf_r+0x228>)
 800b382:	a904      	add	r1, sp, #16
 800b384:	4630      	mov	r0, r6
 800b386:	f7fd fc35 	bl	8008bf4 <_printf_float>
 800b38a:	4607      	mov	r7, r0
 800b38c:	1c78      	adds	r0, r7, #1
 800b38e:	d1d6      	bne.n	800b33e <_vfiprintf_r+0x19a>
 800b390:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b392:	07d9      	lsls	r1, r3, #31
 800b394:	d405      	bmi.n	800b3a2 <_vfiprintf_r+0x1fe>
 800b396:	89ab      	ldrh	r3, [r5, #12]
 800b398:	059a      	lsls	r2, r3, #22
 800b39a:	d402      	bmi.n	800b3a2 <_vfiprintf_r+0x1fe>
 800b39c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b39e:	f7fe fb5f 	bl	8009a60 <__retarget_lock_release_recursive>
 800b3a2:	89ab      	ldrh	r3, [r5, #12]
 800b3a4:	065b      	lsls	r3, r3, #25
 800b3a6:	f53f af1f 	bmi.w	800b1e8 <_vfiprintf_r+0x44>
 800b3aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3ac:	e71e      	b.n	800b1ec <_vfiprintf_r+0x48>
 800b3ae:	ab03      	add	r3, sp, #12
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	462a      	mov	r2, r5
 800b3b4:	4b05      	ldr	r3, [pc, #20]	@ (800b3cc <_vfiprintf_r+0x228>)
 800b3b6:	a904      	add	r1, sp, #16
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	f7fd feb3 	bl	8009124 <_printf_i>
 800b3be:	e7e4      	b.n	800b38a <_vfiprintf_r+0x1e6>
 800b3c0:	0800db00 	.word	0x0800db00
 800b3c4:	0800db0a 	.word	0x0800db0a
 800b3c8:	08008bf5 	.word	0x08008bf5
 800b3cc:	0800b17f 	.word	0x0800b17f
 800b3d0:	0800db06 	.word	0x0800db06

0800b3d4 <__sflush_r>:
 800b3d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3dc:	0716      	lsls	r6, r2, #28
 800b3de:	4605      	mov	r5, r0
 800b3e0:	460c      	mov	r4, r1
 800b3e2:	d454      	bmi.n	800b48e <__sflush_r+0xba>
 800b3e4:	684b      	ldr	r3, [r1, #4]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	dc02      	bgt.n	800b3f0 <__sflush_r+0x1c>
 800b3ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	dd48      	ble.n	800b482 <__sflush_r+0xae>
 800b3f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3f2:	2e00      	cmp	r6, #0
 800b3f4:	d045      	beq.n	800b482 <__sflush_r+0xae>
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b3fc:	682f      	ldr	r7, [r5, #0]
 800b3fe:	6a21      	ldr	r1, [r4, #32]
 800b400:	602b      	str	r3, [r5, #0]
 800b402:	d030      	beq.n	800b466 <__sflush_r+0x92>
 800b404:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b406:	89a3      	ldrh	r3, [r4, #12]
 800b408:	0759      	lsls	r1, r3, #29
 800b40a:	d505      	bpl.n	800b418 <__sflush_r+0x44>
 800b40c:	6863      	ldr	r3, [r4, #4]
 800b40e:	1ad2      	subs	r2, r2, r3
 800b410:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b412:	b10b      	cbz	r3, 800b418 <__sflush_r+0x44>
 800b414:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b416:	1ad2      	subs	r2, r2, r3
 800b418:	2300      	movs	r3, #0
 800b41a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b41c:	6a21      	ldr	r1, [r4, #32]
 800b41e:	4628      	mov	r0, r5
 800b420:	47b0      	blx	r6
 800b422:	1c43      	adds	r3, r0, #1
 800b424:	89a3      	ldrh	r3, [r4, #12]
 800b426:	d106      	bne.n	800b436 <__sflush_r+0x62>
 800b428:	6829      	ldr	r1, [r5, #0]
 800b42a:	291d      	cmp	r1, #29
 800b42c:	d82b      	bhi.n	800b486 <__sflush_r+0xb2>
 800b42e:	4a2a      	ldr	r2, [pc, #168]	@ (800b4d8 <__sflush_r+0x104>)
 800b430:	410a      	asrs	r2, r1
 800b432:	07d6      	lsls	r6, r2, #31
 800b434:	d427      	bmi.n	800b486 <__sflush_r+0xb2>
 800b436:	2200      	movs	r2, #0
 800b438:	6062      	str	r2, [r4, #4]
 800b43a:	04d9      	lsls	r1, r3, #19
 800b43c:	6922      	ldr	r2, [r4, #16]
 800b43e:	6022      	str	r2, [r4, #0]
 800b440:	d504      	bpl.n	800b44c <__sflush_r+0x78>
 800b442:	1c42      	adds	r2, r0, #1
 800b444:	d101      	bne.n	800b44a <__sflush_r+0x76>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	b903      	cbnz	r3, 800b44c <__sflush_r+0x78>
 800b44a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b44c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b44e:	602f      	str	r7, [r5, #0]
 800b450:	b1b9      	cbz	r1, 800b482 <__sflush_r+0xae>
 800b452:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b456:	4299      	cmp	r1, r3
 800b458:	d002      	beq.n	800b460 <__sflush_r+0x8c>
 800b45a:	4628      	mov	r0, r5
 800b45c:	f7ff f954 	bl	800a708 <_free_r>
 800b460:	2300      	movs	r3, #0
 800b462:	6363      	str	r3, [r4, #52]	@ 0x34
 800b464:	e00d      	b.n	800b482 <__sflush_r+0xae>
 800b466:	2301      	movs	r3, #1
 800b468:	4628      	mov	r0, r5
 800b46a:	47b0      	blx	r6
 800b46c:	4602      	mov	r2, r0
 800b46e:	1c50      	adds	r0, r2, #1
 800b470:	d1c9      	bne.n	800b406 <__sflush_r+0x32>
 800b472:	682b      	ldr	r3, [r5, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d0c6      	beq.n	800b406 <__sflush_r+0x32>
 800b478:	2b1d      	cmp	r3, #29
 800b47a:	d001      	beq.n	800b480 <__sflush_r+0xac>
 800b47c:	2b16      	cmp	r3, #22
 800b47e:	d11e      	bne.n	800b4be <__sflush_r+0xea>
 800b480:	602f      	str	r7, [r5, #0]
 800b482:	2000      	movs	r0, #0
 800b484:	e022      	b.n	800b4cc <__sflush_r+0xf8>
 800b486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b48a:	b21b      	sxth	r3, r3
 800b48c:	e01b      	b.n	800b4c6 <__sflush_r+0xf2>
 800b48e:	690f      	ldr	r7, [r1, #16]
 800b490:	2f00      	cmp	r7, #0
 800b492:	d0f6      	beq.n	800b482 <__sflush_r+0xae>
 800b494:	0793      	lsls	r3, r2, #30
 800b496:	680e      	ldr	r6, [r1, #0]
 800b498:	bf08      	it	eq
 800b49a:	694b      	ldreq	r3, [r1, #20]
 800b49c:	600f      	str	r7, [r1, #0]
 800b49e:	bf18      	it	ne
 800b4a0:	2300      	movne	r3, #0
 800b4a2:	eba6 0807 	sub.w	r8, r6, r7
 800b4a6:	608b      	str	r3, [r1, #8]
 800b4a8:	f1b8 0f00 	cmp.w	r8, #0
 800b4ac:	dde9      	ble.n	800b482 <__sflush_r+0xae>
 800b4ae:	6a21      	ldr	r1, [r4, #32]
 800b4b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b4b2:	4643      	mov	r3, r8
 800b4b4:	463a      	mov	r2, r7
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	47b0      	blx	r6
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	dc08      	bgt.n	800b4d0 <__sflush_r+0xfc>
 800b4be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4c6:	81a3      	strh	r3, [r4, #12]
 800b4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4d0:	4407      	add	r7, r0
 800b4d2:	eba8 0800 	sub.w	r8, r8, r0
 800b4d6:	e7e7      	b.n	800b4a8 <__sflush_r+0xd4>
 800b4d8:	dfbffffe 	.word	0xdfbffffe

0800b4dc <_fflush_r>:
 800b4dc:	b538      	push	{r3, r4, r5, lr}
 800b4de:	690b      	ldr	r3, [r1, #16]
 800b4e0:	4605      	mov	r5, r0
 800b4e2:	460c      	mov	r4, r1
 800b4e4:	b913      	cbnz	r3, 800b4ec <_fflush_r+0x10>
 800b4e6:	2500      	movs	r5, #0
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	bd38      	pop	{r3, r4, r5, pc}
 800b4ec:	b118      	cbz	r0, 800b4f6 <_fflush_r+0x1a>
 800b4ee:	6a03      	ldr	r3, [r0, #32]
 800b4f0:	b90b      	cbnz	r3, 800b4f6 <_fflush_r+0x1a>
 800b4f2:	f7fd ffc3 	bl	800947c <__sinit>
 800b4f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d0f3      	beq.n	800b4e6 <_fflush_r+0xa>
 800b4fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b500:	07d0      	lsls	r0, r2, #31
 800b502:	d404      	bmi.n	800b50e <_fflush_r+0x32>
 800b504:	0599      	lsls	r1, r3, #22
 800b506:	d402      	bmi.n	800b50e <_fflush_r+0x32>
 800b508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b50a:	f7fe faa8 	bl	8009a5e <__retarget_lock_acquire_recursive>
 800b50e:	4628      	mov	r0, r5
 800b510:	4621      	mov	r1, r4
 800b512:	f7ff ff5f 	bl	800b3d4 <__sflush_r>
 800b516:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b518:	07da      	lsls	r2, r3, #31
 800b51a:	4605      	mov	r5, r0
 800b51c:	d4e4      	bmi.n	800b4e8 <_fflush_r+0xc>
 800b51e:	89a3      	ldrh	r3, [r4, #12]
 800b520:	059b      	lsls	r3, r3, #22
 800b522:	d4e1      	bmi.n	800b4e8 <_fflush_r+0xc>
 800b524:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b526:	f7fe fa9b 	bl	8009a60 <__retarget_lock_release_recursive>
 800b52a:	e7dd      	b.n	800b4e8 <_fflush_r+0xc>

0800b52c <__swhatbuf_r>:
 800b52c:	b570      	push	{r4, r5, r6, lr}
 800b52e:	460c      	mov	r4, r1
 800b530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b534:	2900      	cmp	r1, #0
 800b536:	b096      	sub	sp, #88	@ 0x58
 800b538:	4615      	mov	r5, r2
 800b53a:	461e      	mov	r6, r3
 800b53c:	da0d      	bge.n	800b55a <__swhatbuf_r+0x2e>
 800b53e:	89a3      	ldrh	r3, [r4, #12]
 800b540:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b544:	f04f 0100 	mov.w	r1, #0
 800b548:	bf14      	ite	ne
 800b54a:	2340      	movne	r3, #64	@ 0x40
 800b54c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b550:	2000      	movs	r0, #0
 800b552:	6031      	str	r1, [r6, #0]
 800b554:	602b      	str	r3, [r5, #0]
 800b556:	b016      	add	sp, #88	@ 0x58
 800b558:	bd70      	pop	{r4, r5, r6, pc}
 800b55a:	466a      	mov	r2, sp
 800b55c:	f000 f892 	bl	800b684 <_fstat_r>
 800b560:	2800      	cmp	r0, #0
 800b562:	dbec      	blt.n	800b53e <__swhatbuf_r+0x12>
 800b564:	9901      	ldr	r1, [sp, #4]
 800b566:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b56a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b56e:	4259      	negs	r1, r3
 800b570:	4159      	adcs	r1, r3
 800b572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b576:	e7eb      	b.n	800b550 <__swhatbuf_r+0x24>

0800b578 <__smakebuf_r>:
 800b578:	898b      	ldrh	r3, [r1, #12]
 800b57a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b57c:	079d      	lsls	r5, r3, #30
 800b57e:	4606      	mov	r6, r0
 800b580:	460c      	mov	r4, r1
 800b582:	d507      	bpl.n	800b594 <__smakebuf_r+0x1c>
 800b584:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b588:	6023      	str	r3, [r4, #0]
 800b58a:	6123      	str	r3, [r4, #16]
 800b58c:	2301      	movs	r3, #1
 800b58e:	6163      	str	r3, [r4, #20]
 800b590:	b003      	add	sp, #12
 800b592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b594:	ab01      	add	r3, sp, #4
 800b596:	466a      	mov	r2, sp
 800b598:	f7ff ffc8 	bl	800b52c <__swhatbuf_r>
 800b59c:	9f00      	ldr	r7, [sp, #0]
 800b59e:	4605      	mov	r5, r0
 800b5a0:	4639      	mov	r1, r7
 800b5a2:	4630      	mov	r0, r6
 800b5a4:	f7fd f9fa 	bl	800899c <_malloc_r>
 800b5a8:	b948      	cbnz	r0, 800b5be <__smakebuf_r+0x46>
 800b5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5ae:	059a      	lsls	r2, r3, #22
 800b5b0:	d4ee      	bmi.n	800b590 <__smakebuf_r+0x18>
 800b5b2:	f023 0303 	bic.w	r3, r3, #3
 800b5b6:	f043 0302 	orr.w	r3, r3, #2
 800b5ba:	81a3      	strh	r3, [r4, #12]
 800b5bc:	e7e2      	b.n	800b584 <__smakebuf_r+0xc>
 800b5be:	89a3      	ldrh	r3, [r4, #12]
 800b5c0:	6020      	str	r0, [r4, #0]
 800b5c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5c6:	81a3      	strh	r3, [r4, #12]
 800b5c8:	9b01      	ldr	r3, [sp, #4]
 800b5ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b5ce:	b15b      	cbz	r3, 800b5e8 <__smakebuf_r+0x70>
 800b5d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f000 f867 	bl	800b6a8 <_isatty_r>
 800b5da:	b128      	cbz	r0, 800b5e8 <__smakebuf_r+0x70>
 800b5dc:	89a3      	ldrh	r3, [r4, #12]
 800b5de:	f023 0303 	bic.w	r3, r3, #3
 800b5e2:	f043 0301 	orr.w	r3, r3, #1
 800b5e6:	81a3      	strh	r3, [r4, #12]
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	431d      	orrs	r5, r3
 800b5ec:	81a5      	strh	r5, [r4, #12]
 800b5ee:	e7cf      	b.n	800b590 <__smakebuf_r+0x18>

0800b5f0 <memmove>:
 800b5f0:	4288      	cmp	r0, r1
 800b5f2:	b510      	push	{r4, lr}
 800b5f4:	eb01 0402 	add.w	r4, r1, r2
 800b5f8:	d902      	bls.n	800b600 <memmove+0x10>
 800b5fa:	4284      	cmp	r4, r0
 800b5fc:	4623      	mov	r3, r4
 800b5fe:	d807      	bhi.n	800b610 <memmove+0x20>
 800b600:	1e43      	subs	r3, r0, #1
 800b602:	42a1      	cmp	r1, r4
 800b604:	d008      	beq.n	800b618 <memmove+0x28>
 800b606:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b60a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b60e:	e7f8      	b.n	800b602 <memmove+0x12>
 800b610:	4402      	add	r2, r0
 800b612:	4601      	mov	r1, r0
 800b614:	428a      	cmp	r2, r1
 800b616:	d100      	bne.n	800b61a <memmove+0x2a>
 800b618:	bd10      	pop	{r4, pc}
 800b61a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b61e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b622:	e7f7      	b.n	800b614 <memmove+0x24>

0800b624 <_raise_r>:
 800b624:	291f      	cmp	r1, #31
 800b626:	b538      	push	{r3, r4, r5, lr}
 800b628:	4605      	mov	r5, r0
 800b62a:	460c      	mov	r4, r1
 800b62c:	d904      	bls.n	800b638 <_raise_r+0x14>
 800b62e:	2316      	movs	r3, #22
 800b630:	6003      	str	r3, [r0, #0]
 800b632:	f04f 30ff 	mov.w	r0, #4294967295
 800b636:	bd38      	pop	{r3, r4, r5, pc}
 800b638:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b63a:	b112      	cbz	r2, 800b642 <_raise_r+0x1e>
 800b63c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b640:	b94b      	cbnz	r3, 800b656 <_raise_r+0x32>
 800b642:	4628      	mov	r0, r5
 800b644:	f000 f852 	bl	800b6ec <_getpid_r>
 800b648:	4622      	mov	r2, r4
 800b64a:	4601      	mov	r1, r0
 800b64c:	4628      	mov	r0, r5
 800b64e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b652:	f000 b839 	b.w	800b6c8 <_kill_r>
 800b656:	2b01      	cmp	r3, #1
 800b658:	d00a      	beq.n	800b670 <_raise_r+0x4c>
 800b65a:	1c59      	adds	r1, r3, #1
 800b65c:	d103      	bne.n	800b666 <_raise_r+0x42>
 800b65e:	2316      	movs	r3, #22
 800b660:	6003      	str	r3, [r0, #0]
 800b662:	2001      	movs	r0, #1
 800b664:	e7e7      	b.n	800b636 <_raise_r+0x12>
 800b666:	2100      	movs	r1, #0
 800b668:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b66c:	4620      	mov	r0, r4
 800b66e:	4798      	blx	r3
 800b670:	2000      	movs	r0, #0
 800b672:	e7e0      	b.n	800b636 <_raise_r+0x12>

0800b674 <raise>:
 800b674:	4b02      	ldr	r3, [pc, #8]	@ (800b680 <raise+0xc>)
 800b676:	4601      	mov	r1, r0
 800b678:	6818      	ldr	r0, [r3, #0]
 800b67a:	f7ff bfd3 	b.w	800b624 <_raise_r>
 800b67e:	bf00      	nop
 800b680:	20000024 	.word	0x20000024

0800b684 <_fstat_r>:
 800b684:	b538      	push	{r3, r4, r5, lr}
 800b686:	4d07      	ldr	r5, [pc, #28]	@ (800b6a4 <_fstat_r+0x20>)
 800b688:	2300      	movs	r3, #0
 800b68a:	4604      	mov	r4, r0
 800b68c:	4608      	mov	r0, r1
 800b68e:	4611      	mov	r1, r2
 800b690:	602b      	str	r3, [r5, #0]
 800b692:	f7f6 fdf8 	bl	8002286 <_fstat>
 800b696:	1c43      	adds	r3, r0, #1
 800b698:	d102      	bne.n	800b6a0 <_fstat_r+0x1c>
 800b69a:	682b      	ldr	r3, [r5, #0]
 800b69c:	b103      	cbz	r3, 800b6a0 <_fstat_r+0x1c>
 800b69e:	6023      	str	r3, [r4, #0]
 800b6a0:	bd38      	pop	{r3, r4, r5, pc}
 800b6a2:	bf00      	nop
 800b6a4:	20000acc 	.word	0x20000acc

0800b6a8 <_isatty_r>:
 800b6a8:	b538      	push	{r3, r4, r5, lr}
 800b6aa:	4d06      	ldr	r5, [pc, #24]	@ (800b6c4 <_isatty_r+0x1c>)
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	4608      	mov	r0, r1
 800b6b2:	602b      	str	r3, [r5, #0]
 800b6b4:	f7f6 fdec 	bl	8002290 <_isatty>
 800b6b8:	1c43      	adds	r3, r0, #1
 800b6ba:	d102      	bne.n	800b6c2 <_isatty_r+0x1a>
 800b6bc:	682b      	ldr	r3, [r5, #0]
 800b6be:	b103      	cbz	r3, 800b6c2 <_isatty_r+0x1a>
 800b6c0:	6023      	str	r3, [r4, #0]
 800b6c2:	bd38      	pop	{r3, r4, r5, pc}
 800b6c4:	20000acc 	.word	0x20000acc

0800b6c8 <_kill_r>:
 800b6c8:	b538      	push	{r3, r4, r5, lr}
 800b6ca:	4d07      	ldr	r5, [pc, #28]	@ (800b6e8 <_kill_r+0x20>)
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	4604      	mov	r4, r0
 800b6d0:	4608      	mov	r0, r1
 800b6d2:	4611      	mov	r1, r2
 800b6d4:	602b      	str	r3, [r5, #0]
 800b6d6:	f7f6 fdc5 	bl	8002264 <_kill>
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	d102      	bne.n	800b6e4 <_kill_r+0x1c>
 800b6de:	682b      	ldr	r3, [r5, #0]
 800b6e0:	b103      	cbz	r3, 800b6e4 <_kill_r+0x1c>
 800b6e2:	6023      	str	r3, [r4, #0]
 800b6e4:	bd38      	pop	{r3, r4, r5, pc}
 800b6e6:	bf00      	nop
 800b6e8:	20000acc 	.word	0x20000acc

0800b6ec <_getpid_r>:
 800b6ec:	f7f6 bdb8 	b.w	8002260 <_getpid>

0800b6f0 <memcpy>:
 800b6f0:	440a      	add	r2, r1
 800b6f2:	4291      	cmp	r1, r2
 800b6f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6f8:	d100      	bne.n	800b6fc <memcpy+0xc>
 800b6fa:	4770      	bx	lr
 800b6fc:	b510      	push	{r4, lr}
 800b6fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b702:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b706:	4291      	cmp	r1, r2
 800b708:	d1f9      	bne.n	800b6fe <memcpy+0xe>
 800b70a:	bd10      	pop	{r4, pc}

0800b70c <_calloc_r>:
 800b70c:	b570      	push	{r4, r5, r6, lr}
 800b70e:	fba1 5402 	umull	r5, r4, r1, r2
 800b712:	b93c      	cbnz	r4, 800b724 <_calloc_r+0x18>
 800b714:	4629      	mov	r1, r5
 800b716:	f7fd f941 	bl	800899c <_malloc_r>
 800b71a:	4606      	mov	r6, r0
 800b71c:	b928      	cbnz	r0, 800b72a <_calloc_r+0x1e>
 800b71e:	2600      	movs	r6, #0
 800b720:	4630      	mov	r0, r6
 800b722:	bd70      	pop	{r4, r5, r6, pc}
 800b724:	220c      	movs	r2, #12
 800b726:	6002      	str	r2, [r0, #0]
 800b728:	e7f9      	b.n	800b71e <_calloc_r+0x12>
 800b72a:	462a      	mov	r2, r5
 800b72c:	4621      	mov	r1, r4
 800b72e:	f7fe f909 	bl	8009944 <memset>
 800b732:	e7f5      	b.n	800b720 <_calloc_r+0x14>

0800b734 <__ascii_mbtowc>:
 800b734:	b082      	sub	sp, #8
 800b736:	b901      	cbnz	r1, 800b73a <__ascii_mbtowc+0x6>
 800b738:	a901      	add	r1, sp, #4
 800b73a:	b142      	cbz	r2, 800b74e <__ascii_mbtowc+0x1a>
 800b73c:	b14b      	cbz	r3, 800b752 <__ascii_mbtowc+0x1e>
 800b73e:	7813      	ldrb	r3, [r2, #0]
 800b740:	600b      	str	r3, [r1, #0]
 800b742:	7812      	ldrb	r2, [r2, #0]
 800b744:	1e10      	subs	r0, r2, #0
 800b746:	bf18      	it	ne
 800b748:	2001      	movne	r0, #1
 800b74a:	b002      	add	sp, #8
 800b74c:	4770      	bx	lr
 800b74e:	4610      	mov	r0, r2
 800b750:	e7fb      	b.n	800b74a <__ascii_mbtowc+0x16>
 800b752:	f06f 0001 	mvn.w	r0, #1
 800b756:	e7f8      	b.n	800b74a <__ascii_mbtowc+0x16>

0800b758 <_realloc_r>:
 800b758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b75c:	4680      	mov	r8, r0
 800b75e:	4615      	mov	r5, r2
 800b760:	460c      	mov	r4, r1
 800b762:	b921      	cbnz	r1, 800b76e <_realloc_r+0x16>
 800b764:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b768:	4611      	mov	r1, r2
 800b76a:	f7fd b917 	b.w	800899c <_malloc_r>
 800b76e:	b92a      	cbnz	r2, 800b77c <_realloc_r+0x24>
 800b770:	f7fe ffca 	bl	800a708 <_free_r>
 800b774:	2400      	movs	r4, #0
 800b776:	4620      	mov	r0, r4
 800b778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b77c:	f000 f827 	bl	800b7ce <_malloc_usable_size_r>
 800b780:	4285      	cmp	r5, r0
 800b782:	4606      	mov	r6, r0
 800b784:	d802      	bhi.n	800b78c <_realloc_r+0x34>
 800b786:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b78a:	d8f4      	bhi.n	800b776 <_realloc_r+0x1e>
 800b78c:	4629      	mov	r1, r5
 800b78e:	4640      	mov	r0, r8
 800b790:	f7fd f904 	bl	800899c <_malloc_r>
 800b794:	4607      	mov	r7, r0
 800b796:	2800      	cmp	r0, #0
 800b798:	d0ec      	beq.n	800b774 <_realloc_r+0x1c>
 800b79a:	42b5      	cmp	r5, r6
 800b79c:	462a      	mov	r2, r5
 800b79e:	4621      	mov	r1, r4
 800b7a0:	bf28      	it	cs
 800b7a2:	4632      	movcs	r2, r6
 800b7a4:	f7ff ffa4 	bl	800b6f0 <memcpy>
 800b7a8:	4621      	mov	r1, r4
 800b7aa:	4640      	mov	r0, r8
 800b7ac:	f7fe ffac 	bl	800a708 <_free_r>
 800b7b0:	463c      	mov	r4, r7
 800b7b2:	e7e0      	b.n	800b776 <_realloc_r+0x1e>

0800b7b4 <__ascii_wctomb>:
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	4608      	mov	r0, r1
 800b7b8:	b141      	cbz	r1, 800b7cc <__ascii_wctomb+0x18>
 800b7ba:	2aff      	cmp	r2, #255	@ 0xff
 800b7bc:	d904      	bls.n	800b7c8 <__ascii_wctomb+0x14>
 800b7be:	228a      	movs	r2, #138	@ 0x8a
 800b7c0:	601a      	str	r2, [r3, #0]
 800b7c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c6:	4770      	bx	lr
 800b7c8:	700a      	strb	r2, [r1, #0]
 800b7ca:	2001      	movs	r0, #1
 800b7cc:	4770      	bx	lr

0800b7ce <_malloc_usable_size_r>:
 800b7ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7d2:	1f18      	subs	r0, r3, #4
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	bfbc      	itt	lt
 800b7d8:	580b      	ldrlt	r3, [r1, r0]
 800b7da:	18c0      	addlt	r0, r0, r3
 800b7dc:	4770      	bx	lr
	...

0800b7e0 <cos>:
 800b7e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7e2:	ec53 2b10 	vmov	r2, r3, d0
 800b7e6:	4826      	ldr	r0, [pc, #152]	@ (800b880 <cos+0xa0>)
 800b7e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b7ec:	4281      	cmp	r1, r0
 800b7ee:	d806      	bhi.n	800b7fe <cos+0x1e>
 800b7f0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b878 <cos+0x98>
 800b7f4:	b005      	add	sp, #20
 800b7f6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7fa:	f000 b905 	b.w	800ba08 <__kernel_cos>
 800b7fe:	4821      	ldr	r0, [pc, #132]	@ (800b884 <cos+0xa4>)
 800b800:	4281      	cmp	r1, r0
 800b802:	d908      	bls.n	800b816 <cos+0x36>
 800b804:	4610      	mov	r0, r2
 800b806:	4619      	mov	r1, r3
 800b808:	f7f5 fc76 	bl	80010f8 <__aeabi_dsub>
 800b80c:	ec41 0b10 	vmov	d0, r0, r1
 800b810:	b005      	add	sp, #20
 800b812:	f85d fb04 	ldr.w	pc, [sp], #4
 800b816:	4668      	mov	r0, sp
 800b818:	f000 fa7a 	bl	800bd10 <__ieee754_rem_pio2>
 800b81c:	f000 0003 	and.w	r0, r0, #3
 800b820:	2801      	cmp	r0, #1
 800b822:	d00b      	beq.n	800b83c <cos+0x5c>
 800b824:	2802      	cmp	r0, #2
 800b826:	d015      	beq.n	800b854 <cos+0x74>
 800b828:	b9d8      	cbnz	r0, 800b862 <cos+0x82>
 800b82a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b82e:	ed9d 0b00 	vldr	d0, [sp]
 800b832:	f000 f8e9 	bl	800ba08 <__kernel_cos>
 800b836:	ec51 0b10 	vmov	r0, r1, d0
 800b83a:	e7e7      	b.n	800b80c <cos+0x2c>
 800b83c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b840:	ed9d 0b00 	vldr	d0, [sp]
 800b844:	f000 f9a8 	bl	800bb98 <__kernel_sin>
 800b848:	ec53 2b10 	vmov	r2, r3, d0
 800b84c:	4610      	mov	r0, r2
 800b84e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b852:	e7db      	b.n	800b80c <cos+0x2c>
 800b854:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b858:	ed9d 0b00 	vldr	d0, [sp]
 800b85c:	f000 f8d4 	bl	800ba08 <__kernel_cos>
 800b860:	e7f2      	b.n	800b848 <cos+0x68>
 800b862:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b866:	ed9d 0b00 	vldr	d0, [sp]
 800b86a:	2001      	movs	r0, #1
 800b86c:	f000 f994 	bl	800bb98 <__kernel_sin>
 800b870:	e7e1      	b.n	800b836 <cos+0x56>
 800b872:	bf00      	nop
 800b874:	f3af 8000 	nop.w
	...
 800b880:	3fe921fb 	.word	0x3fe921fb
 800b884:	7fefffff 	.word	0x7fefffff

0800b888 <fabs>:
 800b888:	ec51 0b10 	vmov	r0, r1, d0
 800b88c:	4602      	mov	r2, r0
 800b88e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b892:	ec43 2b10 	vmov	d0, r2, r3
 800b896:	4770      	bx	lr

0800b898 <sin>:
 800b898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b89a:	ec53 2b10 	vmov	r2, r3, d0
 800b89e:	4826      	ldr	r0, [pc, #152]	@ (800b938 <sin+0xa0>)
 800b8a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b8a4:	4281      	cmp	r1, r0
 800b8a6:	d807      	bhi.n	800b8b8 <sin+0x20>
 800b8a8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b930 <sin+0x98>
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	b005      	add	sp, #20
 800b8b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8b4:	f000 b970 	b.w	800bb98 <__kernel_sin>
 800b8b8:	4820      	ldr	r0, [pc, #128]	@ (800b93c <sin+0xa4>)
 800b8ba:	4281      	cmp	r1, r0
 800b8bc:	d908      	bls.n	800b8d0 <sin+0x38>
 800b8be:	4610      	mov	r0, r2
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	f7f5 fc19 	bl	80010f8 <__aeabi_dsub>
 800b8c6:	ec41 0b10 	vmov	d0, r0, r1
 800b8ca:	b005      	add	sp, #20
 800b8cc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b8d0:	4668      	mov	r0, sp
 800b8d2:	f000 fa1d 	bl	800bd10 <__ieee754_rem_pio2>
 800b8d6:	f000 0003 	and.w	r0, r0, #3
 800b8da:	2801      	cmp	r0, #1
 800b8dc:	d00c      	beq.n	800b8f8 <sin+0x60>
 800b8de:	2802      	cmp	r0, #2
 800b8e0:	d011      	beq.n	800b906 <sin+0x6e>
 800b8e2:	b9e8      	cbnz	r0, 800b920 <sin+0x88>
 800b8e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8e8:	ed9d 0b00 	vldr	d0, [sp]
 800b8ec:	2001      	movs	r0, #1
 800b8ee:	f000 f953 	bl	800bb98 <__kernel_sin>
 800b8f2:	ec51 0b10 	vmov	r0, r1, d0
 800b8f6:	e7e6      	b.n	800b8c6 <sin+0x2e>
 800b8f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8fc:	ed9d 0b00 	vldr	d0, [sp]
 800b900:	f000 f882 	bl	800ba08 <__kernel_cos>
 800b904:	e7f5      	b.n	800b8f2 <sin+0x5a>
 800b906:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b90a:	ed9d 0b00 	vldr	d0, [sp]
 800b90e:	2001      	movs	r0, #1
 800b910:	f000 f942 	bl	800bb98 <__kernel_sin>
 800b914:	ec53 2b10 	vmov	r2, r3, d0
 800b918:	4610      	mov	r0, r2
 800b91a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b91e:	e7d2      	b.n	800b8c6 <sin+0x2e>
 800b920:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b924:	ed9d 0b00 	vldr	d0, [sp]
 800b928:	f000 f86e 	bl	800ba08 <__kernel_cos>
 800b92c:	e7f2      	b.n	800b914 <sin+0x7c>
 800b92e:	bf00      	nop
	...
 800b938:	3fe921fb 	.word	0x3fe921fb
 800b93c:	7fefffff 	.word	0x7fefffff

0800b940 <powf>:
 800b940:	b508      	push	{r3, lr}
 800b942:	ed2d 8b04 	vpush	{d8-d9}
 800b946:	eeb0 8a60 	vmov.f32	s16, s1
 800b94a:	eeb0 9a40 	vmov.f32	s18, s0
 800b94e:	f000 fbdb 	bl	800c108 <__ieee754_powf>
 800b952:	eeb4 8a48 	vcmp.f32	s16, s16
 800b956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b95a:	eef0 8a40 	vmov.f32	s17, s0
 800b95e:	d63e      	bvs.n	800b9de <powf+0x9e>
 800b960:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800b964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b968:	d112      	bne.n	800b990 <powf+0x50>
 800b96a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b972:	d039      	beq.n	800b9e8 <powf+0xa8>
 800b974:	eeb0 0a48 	vmov.f32	s0, s16
 800b978:	f000 f839 	bl	800b9ee <finitef>
 800b97c:	b378      	cbz	r0, 800b9de <powf+0x9e>
 800b97e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b986:	d52a      	bpl.n	800b9de <powf+0x9e>
 800b988:	f7fe f83e 	bl	8009a08 <__errno>
 800b98c:	2322      	movs	r3, #34	@ 0x22
 800b98e:	e014      	b.n	800b9ba <powf+0x7a>
 800b990:	f000 f82d 	bl	800b9ee <finitef>
 800b994:	b998      	cbnz	r0, 800b9be <powf+0x7e>
 800b996:	eeb0 0a49 	vmov.f32	s0, s18
 800b99a:	f000 f828 	bl	800b9ee <finitef>
 800b99e:	b170      	cbz	r0, 800b9be <powf+0x7e>
 800b9a0:	eeb0 0a48 	vmov.f32	s0, s16
 800b9a4:	f000 f823 	bl	800b9ee <finitef>
 800b9a8:	b148      	cbz	r0, 800b9be <powf+0x7e>
 800b9aa:	eef4 8a68 	vcmp.f32	s17, s17
 800b9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9b2:	d7e9      	bvc.n	800b988 <powf+0x48>
 800b9b4:	f7fe f828 	bl	8009a08 <__errno>
 800b9b8:	2321      	movs	r3, #33	@ 0x21
 800b9ba:	6003      	str	r3, [r0, #0]
 800b9bc:	e00f      	b.n	800b9de <powf+0x9e>
 800b9be:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b9c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9c6:	d10a      	bne.n	800b9de <powf+0x9e>
 800b9c8:	eeb0 0a49 	vmov.f32	s0, s18
 800b9cc:	f000 f80f 	bl	800b9ee <finitef>
 800b9d0:	b128      	cbz	r0, 800b9de <powf+0x9e>
 800b9d2:	eeb0 0a48 	vmov.f32	s0, s16
 800b9d6:	f000 f80a 	bl	800b9ee <finitef>
 800b9da:	2800      	cmp	r0, #0
 800b9dc:	d1d4      	bne.n	800b988 <powf+0x48>
 800b9de:	eeb0 0a68 	vmov.f32	s0, s17
 800b9e2:	ecbd 8b04 	vpop	{d8-d9}
 800b9e6:	bd08      	pop	{r3, pc}
 800b9e8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800b9ec:	e7f7      	b.n	800b9de <powf+0x9e>

0800b9ee <finitef>:
 800b9ee:	ee10 3a10 	vmov	r3, s0
 800b9f2:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800b9f6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800b9fa:	bfac      	ite	ge
 800b9fc:	2000      	movge	r0, #0
 800b9fe:	2001      	movlt	r0, #1
 800ba00:	4770      	bx	lr
 800ba02:	0000      	movs	r0, r0
 800ba04:	0000      	movs	r0, r0
	...

0800ba08 <__kernel_cos>:
 800ba08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba0c:	ec57 6b10 	vmov	r6, r7, d0
 800ba10:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ba14:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800ba18:	ed8d 1b00 	vstr	d1, [sp]
 800ba1c:	d206      	bcs.n	800ba2c <__kernel_cos+0x24>
 800ba1e:	4630      	mov	r0, r6
 800ba20:	4639      	mov	r1, r7
 800ba22:	f7f5 ffd1 	bl	80019c8 <__aeabi_d2iz>
 800ba26:	2800      	cmp	r0, #0
 800ba28:	f000 8088 	beq.w	800bb3c <__kernel_cos+0x134>
 800ba2c:	4632      	mov	r2, r6
 800ba2e:	463b      	mov	r3, r7
 800ba30:	4630      	mov	r0, r6
 800ba32:	4639      	mov	r1, r7
 800ba34:	f7f5 fd18 	bl	8001468 <__aeabi_dmul>
 800ba38:	4b51      	ldr	r3, [pc, #324]	@ (800bb80 <__kernel_cos+0x178>)
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	460d      	mov	r5, r1
 800ba40:	f7f5 fd12 	bl	8001468 <__aeabi_dmul>
 800ba44:	a340      	add	r3, pc, #256	@ (adr r3, 800bb48 <__kernel_cos+0x140>)
 800ba46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4a:	4682      	mov	sl, r0
 800ba4c:	468b      	mov	fp, r1
 800ba4e:	4620      	mov	r0, r4
 800ba50:	4629      	mov	r1, r5
 800ba52:	f7f5 fd09 	bl	8001468 <__aeabi_dmul>
 800ba56:	a33e      	add	r3, pc, #248	@ (adr r3, 800bb50 <__kernel_cos+0x148>)
 800ba58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5c:	f7f5 fb4e 	bl	80010fc <__adddf3>
 800ba60:	4622      	mov	r2, r4
 800ba62:	462b      	mov	r3, r5
 800ba64:	f7f5 fd00 	bl	8001468 <__aeabi_dmul>
 800ba68:	a33b      	add	r3, pc, #236	@ (adr r3, 800bb58 <__kernel_cos+0x150>)
 800ba6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba6e:	f7f5 fb43 	bl	80010f8 <__aeabi_dsub>
 800ba72:	4622      	mov	r2, r4
 800ba74:	462b      	mov	r3, r5
 800ba76:	f7f5 fcf7 	bl	8001468 <__aeabi_dmul>
 800ba7a:	a339      	add	r3, pc, #228	@ (adr r3, 800bb60 <__kernel_cos+0x158>)
 800ba7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba80:	f7f5 fb3c 	bl	80010fc <__adddf3>
 800ba84:	4622      	mov	r2, r4
 800ba86:	462b      	mov	r3, r5
 800ba88:	f7f5 fcee 	bl	8001468 <__aeabi_dmul>
 800ba8c:	a336      	add	r3, pc, #216	@ (adr r3, 800bb68 <__kernel_cos+0x160>)
 800ba8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba92:	f7f5 fb31 	bl	80010f8 <__aeabi_dsub>
 800ba96:	4622      	mov	r2, r4
 800ba98:	462b      	mov	r3, r5
 800ba9a:	f7f5 fce5 	bl	8001468 <__aeabi_dmul>
 800ba9e:	a334      	add	r3, pc, #208	@ (adr r3, 800bb70 <__kernel_cos+0x168>)
 800baa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa4:	f7f5 fb2a 	bl	80010fc <__adddf3>
 800baa8:	4622      	mov	r2, r4
 800baaa:	462b      	mov	r3, r5
 800baac:	f7f5 fcdc 	bl	8001468 <__aeabi_dmul>
 800bab0:	4622      	mov	r2, r4
 800bab2:	462b      	mov	r3, r5
 800bab4:	f7f5 fcd8 	bl	8001468 <__aeabi_dmul>
 800bab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800babc:	4604      	mov	r4, r0
 800babe:	460d      	mov	r5, r1
 800bac0:	4630      	mov	r0, r6
 800bac2:	4639      	mov	r1, r7
 800bac4:	f7f5 fcd0 	bl	8001468 <__aeabi_dmul>
 800bac8:	460b      	mov	r3, r1
 800baca:	4602      	mov	r2, r0
 800bacc:	4629      	mov	r1, r5
 800bace:	4620      	mov	r0, r4
 800bad0:	f7f5 fb12 	bl	80010f8 <__aeabi_dsub>
 800bad4:	4b2b      	ldr	r3, [pc, #172]	@ (800bb84 <__kernel_cos+0x17c>)
 800bad6:	4598      	cmp	r8, r3
 800bad8:	4606      	mov	r6, r0
 800bada:	460f      	mov	r7, r1
 800badc:	d810      	bhi.n	800bb00 <__kernel_cos+0xf8>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	4650      	mov	r0, sl
 800bae4:	4659      	mov	r1, fp
 800bae6:	f7f5 fb07 	bl	80010f8 <__aeabi_dsub>
 800baea:	460b      	mov	r3, r1
 800baec:	4926      	ldr	r1, [pc, #152]	@ (800bb88 <__kernel_cos+0x180>)
 800baee:	4602      	mov	r2, r0
 800baf0:	2000      	movs	r0, #0
 800baf2:	f7f5 fb01 	bl	80010f8 <__aeabi_dsub>
 800baf6:	ec41 0b10 	vmov	d0, r0, r1
 800bafa:	b003      	add	sp, #12
 800bafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb00:	4b22      	ldr	r3, [pc, #136]	@ (800bb8c <__kernel_cos+0x184>)
 800bb02:	4921      	ldr	r1, [pc, #132]	@ (800bb88 <__kernel_cos+0x180>)
 800bb04:	4598      	cmp	r8, r3
 800bb06:	bf8c      	ite	hi
 800bb08:	4d21      	ldrhi	r5, [pc, #132]	@ (800bb90 <__kernel_cos+0x188>)
 800bb0a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800bb0e:	2400      	movs	r4, #0
 800bb10:	4622      	mov	r2, r4
 800bb12:	462b      	mov	r3, r5
 800bb14:	2000      	movs	r0, #0
 800bb16:	f7f5 faef 	bl	80010f8 <__aeabi_dsub>
 800bb1a:	4622      	mov	r2, r4
 800bb1c:	4680      	mov	r8, r0
 800bb1e:	4689      	mov	r9, r1
 800bb20:	462b      	mov	r3, r5
 800bb22:	4650      	mov	r0, sl
 800bb24:	4659      	mov	r1, fp
 800bb26:	f7f5 fae7 	bl	80010f8 <__aeabi_dsub>
 800bb2a:	4632      	mov	r2, r6
 800bb2c:	463b      	mov	r3, r7
 800bb2e:	f7f5 fae3 	bl	80010f8 <__aeabi_dsub>
 800bb32:	4602      	mov	r2, r0
 800bb34:	460b      	mov	r3, r1
 800bb36:	4640      	mov	r0, r8
 800bb38:	4649      	mov	r1, r9
 800bb3a:	e7da      	b.n	800baf2 <__kernel_cos+0xea>
 800bb3c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800bb78 <__kernel_cos+0x170>
 800bb40:	e7db      	b.n	800bafa <__kernel_cos+0xf2>
 800bb42:	bf00      	nop
 800bb44:	f3af 8000 	nop.w
 800bb48:	be8838d4 	.word	0xbe8838d4
 800bb4c:	bda8fae9 	.word	0xbda8fae9
 800bb50:	bdb4b1c4 	.word	0xbdb4b1c4
 800bb54:	3e21ee9e 	.word	0x3e21ee9e
 800bb58:	809c52ad 	.word	0x809c52ad
 800bb5c:	3e927e4f 	.word	0x3e927e4f
 800bb60:	19cb1590 	.word	0x19cb1590
 800bb64:	3efa01a0 	.word	0x3efa01a0
 800bb68:	16c15177 	.word	0x16c15177
 800bb6c:	3f56c16c 	.word	0x3f56c16c
 800bb70:	5555554c 	.word	0x5555554c
 800bb74:	3fa55555 	.word	0x3fa55555
 800bb78:	00000000 	.word	0x00000000
 800bb7c:	3ff00000 	.word	0x3ff00000
 800bb80:	3fe00000 	.word	0x3fe00000
 800bb84:	3fd33332 	.word	0x3fd33332
 800bb88:	3ff00000 	.word	0x3ff00000
 800bb8c:	3fe90000 	.word	0x3fe90000
 800bb90:	3fd20000 	.word	0x3fd20000
 800bb94:	00000000 	.word	0x00000000

0800bb98 <__kernel_sin>:
 800bb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9c:	ec55 4b10 	vmov	r4, r5, d0
 800bba0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bba4:	b085      	sub	sp, #20
 800bba6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bbaa:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bbae:	4680      	mov	r8, r0
 800bbb0:	d205      	bcs.n	800bbbe <__kernel_sin+0x26>
 800bbb2:	4620      	mov	r0, r4
 800bbb4:	4629      	mov	r1, r5
 800bbb6:	f7f5 ff07 	bl	80019c8 <__aeabi_d2iz>
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	d052      	beq.n	800bc64 <__kernel_sin+0xcc>
 800bbbe:	4622      	mov	r2, r4
 800bbc0:	462b      	mov	r3, r5
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	f7f5 fc4f 	bl	8001468 <__aeabi_dmul>
 800bbca:	4682      	mov	sl, r0
 800bbcc:	468b      	mov	fp, r1
 800bbce:	4602      	mov	r2, r0
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	4620      	mov	r0, r4
 800bbd4:	4629      	mov	r1, r5
 800bbd6:	f7f5 fc47 	bl	8001468 <__aeabi_dmul>
 800bbda:	a342      	add	r3, pc, #264	@ (adr r3, 800bce4 <__kernel_sin+0x14c>)
 800bbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe0:	e9cd 0100 	strd	r0, r1, [sp]
 800bbe4:	4650      	mov	r0, sl
 800bbe6:	4659      	mov	r1, fp
 800bbe8:	f7f5 fc3e 	bl	8001468 <__aeabi_dmul>
 800bbec:	a33f      	add	r3, pc, #252	@ (adr r3, 800bcec <__kernel_sin+0x154>)
 800bbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf2:	f7f5 fa81 	bl	80010f8 <__aeabi_dsub>
 800bbf6:	4652      	mov	r2, sl
 800bbf8:	465b      	mov	r3, fp
 800bbfa:	f7f5 fc35 	bl	8001468 <__aeabi_dmul>
 800bbfe:	a33d      	add	r3, pc, #244	@ (adr r3, 800bcf4 <__kernel_sin+0x15c>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	f7f5 fa7a 	bl	80010fc <__adddf3>
 800bc08:	4652      	mov	r2, sl
 800bc0a:	465b      	mov	r3, fp
 800bc0c:	f7f5 fc2c 	bl	8001468 <__aeabi_dmul>
 800bc10:	a33a      	add	r3, pc, #232	@ (adr r3, 800bcfc <__kernel_sin+0x164>)
 800bc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc16:	f7f5 fa6f 	bl	80010f8 <__aeabi_dsub>
 800bc1a:	4652      	mov	r2, sl
 800bc1c:	465b      	mov	r3, fp
 800bc1e:	f7f5 fc23 	bl	8001468 <__aeabi_dmul>
 800bc22:	a338      	add	r3, pc, #224	@ (adr r3, 800bd04 <__kernel_sin+0x16c>)
 800bc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc28:	f7f5 fa68 	bl	80010fc <__adddf3>
 800bc2c:	4606      	mov	r6, r0
 800bc2e:	460f      	mov	r7, r1
 800bc30:	f1b8 0f00 	cmp.w	r8, #0
 800bc34:	d11b      	bne.n	800bc6e <__kernel_sin+0xd6>
 800bc36:	4602      	mov	r2, r0
 800bc38:	460b      	mov	r3, r1
 800bc3a:	4650      	mov	r0, sl
 800bc3c:	4659      	mov	r1, fp
 800bc3e:	f7f5 fc13 	bl	8001468 <__aeabi_dmul>
 800bc42:	a325      	add	r3, pc, #148	@ (adr r3, 800bcd8 <__kernel_sin+0x140>)
 800bc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc48:	f7f5 fa56 	bl	80010f8 <__aeabi_dsub>
 800bc4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc50:	f7f5 fc0a 	bl	8001468 <__aeabi_dmul>
 800bc54:	4602      	mov	r2, r0
 800bc56:	460b      	mov	r3, r1
 800bc58:	4620      	mov	r0, r4
 800bc5a:	4629      	mov	r1, r5
 800bc5c:	f7f5 fa4e 	bl	80010fc <__adddf3>
 800bc60:	4604      	mov	r4, r0
 800bc62:	460d      	mov	r5, r1
 800bc64:	ec45 4b10 	vmov	d0, r4, r5
 800bc68:	b005      	add	sp, #20
 800bc6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc72:	4b1b      	ldr	r3, [pc, #108]	@ (800bce0 <__kernel_sin+0x148>)
 800bc74:	2200      	movs	r2, #0
 800bc76:	f7f5 fbf7 	bl	8001468 <__aeabi_dmul>
 800bc7a:	4632      	mov	r2, r6
 800bc7c:	4680      	mov	r8, r0
 800bc7e:	4689      	mov	r9, r1
 800bc80:	463b      	mov	r3, r7
 800bc82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc86:	f7f5 fbef 	bl	8001468 <__aeabi_dmul>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	4640      	mov	r0, r8
 800bc90:	4649      	mov	r1, r9
 800bc92:	f7f5 fa31 	bl	80010f8 <__aeabi_dsub>
 800bc96:	4652      	mov	r2, sl
 800bc98:	465b      	mov	r3, fp
 800bc9a:	f7f5 fbe5 	bl	8001468 <__aeabi_dmul>
 800bc9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bca2:	f7f5 fa29 	bl	80010f8 <__aeabi_dsub>
 800bca6:	a30c      	add	r3, pc, #48	@ (adr r3, 800bcd8 <__kernel_sin+0x140>)
 800bca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcac:	4606      	mov	r6, r0
 800bcae:	460f      	mov	r7, r1
 800bcb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcb4:	f7f5 fbd8 	bl	8001468 <__aeabi_dmul>
 800bcb8:	4602      	mov	r2, r0
 800bcba:	460b      	mov	r3, r1
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	4639      	mov	r1, r7
 800bcc0:	f7f5 fa1c 	bl	80010fc <__adddf3>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	460b      	mov	r3, r1
 800bcc8:	4620      	mov	r0, r4
 800bcca:	4629      	mov	r1, r5
 800bccc:	f7f5 fa14 	bl	80010f8 <__aeabi_dsub>
 800bcd0:	e7c6      	b.n	800bc60 <__kernel_sin+0xc8>
 800bcd2:	bf00      	nop
 800bcd4:	f3af 8000 	nop.w
 800bcd8:	55555549 	.word	0x55555549
 800bcdc:	3fc55555 	.word	0x3fc55555
 800bce0:	3fe00000 	.word	0x3fe00000
 800bce4:	5acfd57c 	.word	0x5acfd57c
 800bce8:	3de5d93a 	.word	0x3de5d93a
 800bcec:	8a2b9ceb 	.word	0x8a2b9ceb
 800bcf0:	3e5ae5e6 	.word	0x3e5ae5e6
 800bcf4:	57b1fe7d 	.word	0x57b1fe7d
 800bcf8:	3ec71de3 	.word	0x3ec71de3
 800bcfc:	19c161d5 	.word	0x19c161d5
 800bd00:	3f2a01a0 	.word	0x3f2a01a0
 800bd04:	1110f8a6 	.word	0x1110f8a6
 800bd08:	3f811111 	.word	0x3f811111
 800bd0c:	00000000 	.word	0x00000000

0800bd10 <__ieee754_rem_pio2>:
 800bd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd14:	ec57 6b10 	vmov	r6, r7, d0
 800bd18:	4bc5      	ldr	r3, [pc, #788]	@ (800c030 <__ieee754_rem_pio2+0x320>)
 800bd1a:	b08d      	sub	sp, #52	@ 0x34
 800bd1c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bd20:	4598      	cmp	r8, r3
 800bd22:	4604      	mov	r4, r0
 800bd24:	9704      	str	r7, [sp, #16]
 800bd26:	d807      	bhi.n	800bd38 <__ieee754_rem_pio2+0x28>
 800bd28:	2200      	movs	r2, #0
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	ed80 0b00 	vstr	d0, [r0]
 800bd30:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bd34:	2500      	movs	r5, #0
 800bd36:	e028      	b.n	800bd8a <__ieee754_rem_pio2+0x7a>
 800bd38:	4bbe      	ldr	r3, [pc, #760]	@ (800c034 <__ieee754_rem_pio2+0x324>)
 800bd3a:	4598      	cmp	r8, r3
 800bd3c:	d878      	bhi.n	800be30 <__ieee754_rem_pio2+0x120>
 800bd3e:	9b04      	ldr	r3, [sp, #16]
 800bd40:	4dbd      	ldr	r5, [pc, #756]	@ (800c038 <__ieee754_rem_pio2+0x328>)
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	4630      	mov	r0, r6
 800bd46:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bff8 <__ieee754_rem_pio2+0x2e8>)
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	4639      	mov	r1, r7
 800bd4e:	dd38      	ble.n	800bdc2 <__ieee754_rem_pio2+0xb2>
 800bd50:	f7f5 f9d2 	bl	80010f8 <__aeabi_dsub>
 800bd54:	45a8      	cmp	r8, r5
 800bd56:	4606      	mov	r6, r0
 800bd58:	460f      	mov	r7, r1
 800bd5a:	d01a      	beq.n	800bd92 <__ieee754_rem_pio2+0x82>
 800bd5c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c000 <__ieee754_rem_pio2+0x2f0>)
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f5 f9c9 	bl	80010f8 <__aeabi_dsub>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4680      	mov	r8, r0
 800bd6c:	4689      	mov	r9, r1
 800bd6e:	4630      	mov	r0, r6
 800bd70:	4639      	mov	r1, r7
 800bd72:	f7f5 f9c1 	bl	80010f8 <__aeabi_dsub>
 800bd76:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c000 <__ieee754_rem_pio2+0x2f0>)
 800bd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7c:	f7f5 f9bc 	bl	80010f8 <__aeabi_dsub>
 800bd80:	e9c4 8900 	strd	r8, r9, [r4]
 800bd84:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bd88:	2501      	movs	r5, #1
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	b00d      	add	sp, #52	@ 0x34
 800bd8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd92:	a39d      	add	r3, pc, #628	@ (adr r3, 800c008 <__ieee754_rem_pio2+0x2f8>)
 800bd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd98:	f7f5 f9ae 	bl	80010f8 <__aeabi_dsub>
 800bd9c:	a39c      	add	r3, pc, #624	@ (adr r3, 800c010 <__ieee754_rem_pio2+0x300>)
 800bd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda2:	4606      	mov	r6, r0
 800bda4:	460f      	mov	r7, r1
 800bda6:	f7f5 f9a7 	bl	80010f8 <__aeabi_dsub>
 800bdaa:	4602      	mov	r2, r0
 800bdac:	460b      	mov	r3, r1
 800bdae:	4680      	mov	r8, r0
 800bdb0:	4689      	mov	r9, r1
 800bdb2:	4630      	mov	r0, r6
 800bdb4:	4639      	mov	r1, r7
 800bdb6:	f7f5 f99f 	bl	80010f8 <__aeabi_dsub>
 800bdba:	a395      	add	r3, pc, #596	@ (adr r3, 800c010 <__ieee754_rem_pio2+0x300>)
 800bdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc0:	e7dc      	b.n	800bd7c <__ieee754_rem_pio2+0x6c>
 800bdc2:	f7f5 f99b 	bl	80010fc <__adddf3>
 800bdc6:	45a8      	cmp	r8, r5
 800bdc8:	4606      	mov	r6, r0
 800bdca:	460f      	mov	r7, r1
 800bdcc:	d018      	beq.n	800be00 <__ieee754_rem_pio2+0xf0>
 800bdce:	a38c      	add	r3, pc, #560	@ (adr r3, 800c000 <__ieee754_rem_pio2+0x2f0>)
 800bdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd4:	f7f5 f992 	bl	80010fc <__adddf3>
 800bdd8:	4602      	mov	r2, r0
 800bdda:	460b      	mov	r3, r1
 800bddc:	4680      	mov	r8, r0
 800bdde:	4689      	mov	r9, r1
 800bde0:	4630      	mov	r0, r6
 800bde2:	4639      	mov	r1, r7
 800bde4:	f7f5 f988 	bl	80010f8 <__aeabi_dsub>
 800bde8:	a385      	add	r3, pc, #532	@ (adr r3, 800c000 <__ieee754_rem_pio2+0x2f0>)
 800bdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdee:	f7f5 f985 	bl	80010fc <__adddf3>
 800bdf2:	f04f 35ff 	mov.w	r5, #4294967295
 800bdf6:	e9c4 8900 	strd	r8, r9, [r4]
 800bdfa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bdfe:	e7c4      	b.n	800bd8a <__ieee754_rem_pio2+0x7a>
 800be00:	a381      	add	r3, pc, #516	@ (adr r3, 800c008 <__ieee754_rem_pio2+0x2f8>)
 800be02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be06:	f7f5 f979 	bl	80010fc <__adddf3>
 800be0a:	a381      	add	r3, pc, #516	@ (adr r3, 800c010 <__ieee754_rem_pio2+0x300>)
 800be0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be10:	4606      	mov	r6, r0
 800be12:	460f      	mov	r7, r1
 800be14:	f7f5 f972 	bl	80010fc <__adddf3>
 800be18:	4602      	mov	r2, r0
 800be1a:	460b      	mov	r3, r1
 800be1c:	4680      	mov	r8, r0
 800be1e:	4689      	mov	r9, r1
 800be20:	4630      	mov	r0, r6
 800be22:	4639      	mov	r1, r7
 800be24:	f7f5 f968 	bl	80010f8 <__aeabi_dsub>
 800be28:	a379      	add	r3, pc, #484	@ (adr r3, 800c010 <__ieee754_rem_pio2+0x300>)
 800be2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2e:	e7de      	b.n	800bdee <__ieee754_rem_pio2+0xde>
 800be30:	4b82      	ldr	r3, [pc, #520]	@ (800c03c <__ieee754_rem_pio2+0x32c>)
 800be32:	4598      	cmp	r8, r3
 800be34:	f200 80d1 	bhi.w	800bfda <__ieee754_rem_pio2+0x2ca>
 800be38:	f7ff fd26 	bl	800b888 <fabs>
 800be3c:	ec57 6b10 	vmov	r6, r7, d0
 800be40:	a375      	add	r3, pc, #468	@ (adr r3, 800c018 <__ieee754_rem_pio2+0x308>)
 800be42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be46:	4630      	mov	r0, r6
 800be48:	4639      	mov	r1, r7
 800be4a:	f7f5 fb0d 	bl	8001468 <__aeabi_dmul>
 800be4e:	4b7c      	ldr	r3, [pc, #496]	@ (800c040 <__ieee754_rem_pio2+0x330>)
 800be50:	2200      	movs	r2, #0
 800be52:	f7f5 f953 	bl	80010fc <__adddf3>
 800be56:	f7f5 fdb7 	bl	80019c8 <__aeabi_d2iz>
 800be5a:	4605      	mov	r5, r0
 800be5c:	f7f5 fa9a 	bl	8001394 <__aeabi_i2d>
 800be60:	4602      	mov	r2, r0
 800be62:	460b      	mov	r3, r1
 800be64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800be68:	a363      	add	r3, pc, #396	@ (adr r3, 800bff8 <__ieee754_rem_pio2+0x2e8>)
 800be6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be6e:	f7f5 fafb 	bl	8001468 <__aeabi_dmul>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	4630      	mov	r0, r6
 800be78:	4639      	mov	r1, r7
 800be7a:	f7f5 f93d 	bl	80010f8 <__aeabi_dsub>
 800be7e:	a360      	add	r3, pc, #384	@ (adr r3, 800c000 <__ieee754_rem_pio2+0x2f0>)
 800be80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be84:	4682      	mov	sl, r0
 800be86:	468b      	mov	fp, r1
 800be88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be8c:	f7f5 faec 	bl	8001468 <__aeabi_dmul>
 800be90:	2d1f      	cmp	r5, #31
 800be92:	4606      	mov	r6, r0
 800be94:	460f      	mov	r7, r1
 800be96:	dc0c      	bgt.n	800beb2 <__ieee754_rem_pio2+0x1a2>
 800be98:	4b6a      	ldr	r3, [pc, #424]	@ (800c044 <__ieee754_rem_pio2+0x334>)
 800be9a:	1e6a      	subs	r2, r5, #1
 800be9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bea0:	4543      	cmp	r3, r8
 800bea2:	d006      	beq.n	800beb2 <__ieee754_rem_pio2+0x1a2>
 800bea4:	4632      	mov	r2, r6
 800bea6:	463b      	mov	r3, r7
 800bea8:	4650      	mov	r0, sl
 800beaa:	4659      	mov	r1, fp
 800beac:	f7f5 f924 	bl	80010f8 <__aeabi_dsub>
 800beb0:	e00e      	b.n	800bed0 <__ieee754_rem_pio2+0x1c0>
 800beb2:	463b      	mov	r3, r7
 800beb4:	4632      	mov	r2, r6
 800beb6:	4650      	mov	r0, sl
 800beb8:	4659      	mov	r1, fp
 800beba:	f7f5 f91d 	bl	80010f8 <__aeabi_dsub>
 800bebe:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bec2:	9305      	str	r3, [sp, #20]
 800bec4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bec8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800becc:	2b10      	cmp	r3, #16
 800bece:	dc02      	bgt.n	800bed6 <__ieee754_rem_pio2+0x1c6>
 800bed0:	e9c4 0100 	strd	r0, r1, [r4]
 800bed4:	e039      	b.n	800bf4a <__ieee754_rem_pio2+0x23a>
 800bed6:	a34c      	add	r3, pc, #304	@ (adr r3, 800c008 <__ieee754_rem_pio2+0x2f8>)
 800bed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bedc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bee0:	f7f5 fac2 	bl	8001468 <__aeabi_dmul>
 800bee4:	4606      	mov	r6, r0
 800bee6:	460f      	mov	r7, r1
 800bee8:	4602      	mov	r2, r0
 800beea:	460b      	mov	r3, r1
 800beec:	4650      	mov	r0, sl
 800beee:	4659      	mov	r1, fp
 800bef0:	f7f5 f902 	bl	80010f8 <__aeabi_dsub>
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	4680      	mov	r8, r0
 800befa:	4689      	mov	r9, r1
 800befc:	4650      	mov	r0, sl
 800befe:	4659      	mov	r1, fp
 800bf00:	f7f5 f8fa 	bl	80010f8 <__aeabi_dsub>
 800bf04:	4632      	mov	r2, r6
 800bf06:	463b      	mov	r3, r7
 800bf08:	f7f5 f8f6 	bl	80010f8 <__aeabi_dsub>
 800bf0c:	a340      	add	r3, pc, #256	@ (adr r3, 800c010 <__ieee754_rem_pio2+0x300>)
 800bf0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf12:	4606      	mov	r6, r0
 800bf14:	460f      	mov	r7, r1
 800bf16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf1a:	f7f5 faa5 	bl	8001468 <__aeabi_dmul>
 800bf1e:	4632      	mov	r2, r6
 800bf20:	463b      	mov	r3, r7
 800bf22:	f7f5 f8e9 	bl	80010f8 <__aeabi_dsub>
 800bf26:	4602      	mov	r2, r0
 800bf28:	460b      	mov	r3, r1
 800bf2a:	4606      	mov	r6, r0
 800bf2c:	460f      	mov	r7, r1
 800bf2e:	4640      	mov	r0, r8
 800bf30:	4649      	mov	r1, r9
 800bf32:	f7f5 f8e1 	bl	80010f8 <__aeabi_dsub>
 800bf36:	9a05      	ldr	r2, [sp, #20]
 800bf38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf3c:	1ad3      	subs	r3, r2, r3
 800bf3e:	2b31      	cmp	r3, #49	@ 0x31
 800bf40:	dc20      	bgt.n	800bf84 <__ieee754_rem_pio2+0x274>
 800bf42:	e9c4 0100 	strd	r0, r1, [r4]
 800bf46:	46c2      	mov	sl, r8
 800bf48:	46cb      	mov	fp, r9
 800bf4a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bf4e:	4650      	mov	r0, sl
 800bf50:	4642      	mov	r2, r8
 800bf52:	464b      	mov	r3, r9
 800bf54:	4659      	mov	r1, fp
 800bf56:	f7f5 f8cf 	bl	80010f8 <__aeabi_dsub>
 800bf5a:	463b      	mov	r3, r7
 800bf5c:	4632      	mov	r2, r6
 800bf5e:	f7f5 f8cb 	bl	80010f8 <__aeabi_dsub>
 800bf62:	9b04      	ldr	r3, [sp, #16]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf6a:	f6bf af0e 	bge.w	800bd8a <__ieee754_rem_pio2+0x7a>
 800bf6e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800bf72:	6063      	str	r3, [r4, #4]
 800bf74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bf78:	f8c4 8000 	str.w	r8, [r4]
 800bf7c:	60a0      	str	r0, [r4, #8]
 800bf7e:	60e3      	str	r3, [r4, #12]
 800bf80:	426d      	negs	r5, r5
 800bf82:	e702      	b.n	800bd8a <__ieee754_rem_pio2+0x7a>
 800bf84:	a326      	add	r3, pc, #152	@ (adr r3, 800c020 <__ieee754_rem_pio2+0x310>)
 800bf86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf8e:	f7f5 fa6b 	bl	8001468 <__aeabi_dmul>
 800bf92:	4606      	mov	r6, r0
 800bf94:	460f      	mov	r7, r1
 800bf96:	4602      	mov	r2, r0
 800bf98:	460b      	mov	r3, r1
 800bf9a:	4640      	mov	r0, r8
 800bf9c:	4649      	mov	r1, r9
 800bf9e:	f7f5 f8ab 	bl	80010f8 <__aeabi_dsub>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	4682      	mov	sl, r0
 800bfa8:	468b      	mov	fp, r1
 800bfaa:	4640      	mov	r0, r8
 800bfac:	4649      	mov	r1, r9
 800bfae:	f7f5 f8a3 	bl	80010f8 <__aeabi_dsub>
 800bfb2:	4632      	mov	r2, r6
 800bfb4:	463b      	mov	r3, r7
 800bfb6:	f7f5 f89f 	bl	80010f8 <__aeabi_dsub>
 800bfba:	a31b      	add	r3, pc, #108	@ (adr r3, 800c028 <__ieee754_rem_pio2+0x318>)
 800bfbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc0:	4606      	mov	r6, r0
 800bfc2:	460f      	mov	r7, r1
 800bfc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfc8:	f7f5 fa4e 	bl	8001468 <__aeabi_dmul>
 800bfcc:	4632      	mov	r2, r6
 800bfce:	463b      	mov	r3, r7
 800bfd0:	f7f5 f892 	bl	80010f8 <__aeabi_dsub>
 800bfd4:	4606      	mov	r6, r0
 800bfd6:	460f      	mov	r7, r1
 800bfd8:	e764      	b.n	800bea4 <__ieee754_rem_pio2+0x194>
 800bfda:	4b1b      	ldr	r3, [pc, #108]	@ (800c048 <__ieee754_rem_pio2+0x338>)
 800bfdc:	4598      	cmp	r8, r3
 800bfde:	d935      	bls.n	800c04c <__ieee754_rem_pio2+0x33c>
 800bfe0:	4632      	mov	r2, r6
 800bfe2:	463b      	mov	r3, r7
 800bfe4:	4630      	mov	r0, r6
 800bfe6:	4639      	mov	r1, r7
 800bfe8:	f7f5 f886 	bl	80010f8 <__aeabi_dsub>
 800bfec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bff0:	e9c4 0100 	strd	r0, r1, [r4]
 800bff4:	e69e      	b.n	800bd34 <__ieee754_rem_pio2+0x24>
 800bff6:	bf00      	nop
 800bff8:	54400000 	.word	0x54400000
 800bffc:	3ff921fb 	.word	0x3ff921fb
 800c000:	1a626331 	.word	0x1a626331
 800c004:	3dd0b461 	.word	0x3dd0b461
 800c008:	1a600000 	.word	0x1a600000
 800c00c:	3dd0b461 	.word	0x3dd0b461
 800c010:	2e037073 	.word	0x2e037073
 800c014:	3ba3198a 	.word	0x3ba3198a
 800c018:	6dc9c883 	.word	0x6dc9c883
 800c01c:	3fe45f30 	.word	0x3fe45f30
 800c020:	2e000000 	.word	0x2e000000
 800c024:	3ba3198a 	.word	0x3ba3198a
 800c028:	252049c1 	.word	0x252049c1
 800c02c:	397b839a 	.word	0x397b839a
 800c030:	3fe921fb 	.word	0x3fe921fb
 800c034:	4002d97b 	.word	0x4002d97b
 800c038:	3ff921fb 	.word	0x3ff921fb
 800c03c:	413921fb 	.word	0x413921fb
 800c040:	3fe00000 	.word	0x3fe00000
 800c044:	0800dc1c 	.word	0x0800dc1c
 800c048:	7fefffff 	.word	0x7fefffff
 800c04c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c050:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c054:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c058:	4630      	mov	r0, r6
 800c05a:	460f      	mov	r7, r1
 800c05c:	f7f5 fcb4 	bl	80019c8 <__aeabi_d2iz>
 800c060:	f7f5 f998 	bl	8001394 <__aeabi_i2d>
 800c064:	4602      	mov	r2, r0
 800c066:	460b      	mov	r3, r1
 800c068:	4630      	mov	r0, r6
 800c06a:	4639      	mov	r1, r7
 800c06c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c070:	f7f5 f842 	bl	80010f8 <__aeabi_dsub>
 800c074:	4b22      	ldr	r3, [pc, #136]	@ (800c100 <__ieee754_rem_pio2+0x3f0>)
 800c076:	2200      	movs	r2, #0
 800c078:	f7f5 f9f6 	bl	8001468 <__aeabi_dmul>
 800c07c:	460f      	mov	r7, r1
 800c07e:	4606      	mov	r6, r0
 800c080:	f7f5 fca2 	bl	80019c8 <__aeabi_d2iz>
 800c084:	f7f5 f986 	bl	8001394 <__aeabi_i2d>
 800c088:	4602      	mov	r2, r0
 800c08a:	460b      	mov	r3, r1
 800c08c:	4630      	mov	r0, r6
 800c08e:	4639      	mov	r1, r7
 800c090:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c094:	f7f5 f830 	bl	80010f8 <__aeabi_dsub>
 800c098:	4b19      	ldr	r3, [pc, #100]	@ (800c100 <__ieee754_rem_pio2+0x3f0>)
 800c09a:	2200      	movs	r2, #0
 800c09c:	f7f5 f9e4 	bl	8001468 <__aeabi_dmul>
 800c0a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c0a4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c0a8:	f04f 0803 	mov.w	r8, #3
 800c0ac:	2600      	movs	r6, #0
 800c0ae:	2700      	movs	r7, #0
 800c0b0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c0b4:	4632      	mov	r2, r6
 800c0b6:	463b      	mov	r3, r7
 800c0b8:	46c2      	mov	sl, r8
 800c0ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800c0be:	f7f5 fc3b 	bl	8001938 <__aeabi_dcmpeq>
 800c0c2:	2800      	cmp	r0, #0
 800c0c4:	d1f4      	bne.n	800c0b0 <__ieee754_rem_pio2+0x3a0>
 800c0c6:	4b0f      	ldr	r3, [pc, #60]	@ (800c104 <__ieee754_rem_pio2+0x3f4>)
 800c0c8:	9301      	str	r3, [sp, #4]
 800c0ca:	2302      	movs	r3, #2
 800c0cc:	9300      	str	r3, [sp, #0]
 800c0ce:	462a      	mov	r2, r5
 800c0d0:	4653      	mov	r3, sl
 800c0d2:	4621      	mov	r1, r4
 800c0d4:	a806      	add	r0, sp, #24
 800c0d6:	f000 fb7f 	bl	800c7d8 <__kernel_rem_pio2>
 800c0da:	9b04      	ldr	r3, [sp, #16]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	4605      	mov	r5, r0
 800c0e0:	f6bf ae53 	bge.w	800bd8a <__ieee754_rem_pio2+0x7a>
 800c0e4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c0e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0ec:	e9c4 2300 	strd	r2, r3, [r4]
 800c0f0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c0f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0f8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c0fc:	e740      	b.n	800bf80 <__ieee754_rem_pio2+0x270>
 800c0fe:	bf00      	nop
 800c100:	41700000 	.word	0x41700000
 800c104:	0800dc9c 	.word	0x0800dc9c

0800c108 <__ieee754_powf>:
 800c108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c10c:	ee10 4a90 	vmov	r4, s1
 800c110:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800c114:	ed2d 8b02 	vpush	{d8}
 800c118:	ee10 6a10 	vmov	r6, s0
 800c11c:	eeb0 8a40 	vmov.f32	s16, s0
 800c120:	eef0 8a60 	vmov.f32	s17, s1
 800c124:	d10c      	bne.n	800c140 <__ieee754_powf+0x38>
 800c126:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800c12a:	0076      	lsls	r6, r6, #1
 800c12c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800c130:	f240 829c 	bls.w	800c66c <__ieee754_powf+0x564>
 800c134:	ee38 0a28 	vadd.f32	s0, s16, s17
 800c138:	ecbd 8b02 	vpop	{d8}
 800c13c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c140:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800c144:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800c148:	d802      	bhi.n	800c150 <__ieee754_powf+0x48>
 800c14a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800c14e:	d908      	bls.n	800c162 <__ieee754_powf+0x5a>
 800c150:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800c154:	d1ee      	bne.n	800c134 <__ieee754_powf+0x2c>
 800c156:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800c15a:	0064      	lsls	r4, r4, #1
 800c15c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800c160:	e7e6      	b.n	800c130 <__ieee754_powf+0x28>
 800c162:	2e00      	cmp	r6, #0
 800c164:	da1e      	bge.n	800c1a4 <__ieee754_powf+0x9c>
 800c166:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800c16a:	d22b      	bcs.n	800c1c4 <__ieee754_powf+0xbc>
 800c16c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800c170:	d332      	bcc.n	800c1d8 <__ieee754_powf+0xd0>
 800c172:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800c176:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800c17a:	fa49 f503 	asr.w	r5, r9, r3
 800c17e:	fa05 f303 	lsl.w	r3, r5, r3
 800c182:	454b      	cmp	r3, r9
 800c184:	d126      	bne.n	800c1d4 <__ieee754_powf+0xcc>
 800c186:	f005 0501 	and.w	r5, r5, #1
 800c18a:	f1c5 0502 	rsb	r5, r5, #2
 800c18e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800c192:	d122      	bne.n	800c1da <__ieee754_powf+0xd2>
 800c194:	2c00      	cmp	r4, #0
 800c196:	f280 826f 	bge.w	800c678 <__ieee754_powf+0x570>
 800c19a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c19e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c1a2:	e7c9      	b.n	800c138 <__ieee754_powf+0x30>
 800c1a4:	2500      	movs	r5, #0
 800c1a6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800c1aa:	d1f0      	bne.n	800c18e <__ieee754_powf+0x86>
 800c1ac:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800c1b0:	f000 825c 	beq.w	800c66c <__ieee754_powf+0x564>
 800c1b4:	d908      	bls.n	800c1c8 <__ieee754_powf+0xc0>
 800c1b6:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800c518 <__ieee754_powf+0x410>
 800c1ba:	2c00      	cmp	r4, #0
 800c1bc:	bfa8      	it	ge
 800c1be:	eeb0 0a68 	vmovge.f32	s0, s17
 800c1c2:	e7b9      	b.n	800c138 <__ieee754_powf+0x30>
 800c1c4:	2502      	movs	r5, #2
 800c1c6:	e7ee      	b.n	800c1a6 <__ieee754_powf+0x9e>
 800c1c8:	2c00      	cmp	r4, #0
 800c1ca:	f280 8252 	bge.w	800c672 <__ieee754_powf+0x56a>
 800c1ce:	eeb1 0a68 	vneg.f32	s0, s17
 800c1d2:	e7b1      	b.n	800c138 <__ieee754_powf+0x30>
 800c1d4:	2500      	movs	r5, #0
 800c1d6:	e7da      	b.n	800c18e <__ieee754_powf+0x86>
 800c1d8:	2500      	movs	r5, #0
 800c1da:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800c1de:	d102      	bne.n	800c1e6 <__ieee754_powf+0xde>
 800c1e0:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c1e4:	e7a8      	b.n	800c138 <__ieee754_powf+0x30>
 800c1e6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800c1ea:	d109      	bne.n	800c200 <__ieee754_powf+0xf8>
 800c1ec:	2e00      	cmp	r6, #0
 800c1ee:	db07      	blt.n	800c200 <__ieee754_powf+0xf8>
 800c1f0:	eeb0 0a48 	vmov.f32	s0, s16
 800c1f4:	ecbd 8b02 	vpop	{d8}
 800c1f8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1fc:	f000 bae8 	b.w	800c7d0 <__ieee754_sqrtf>
 800c200:	eeb0 0a48 	vmov.f32	s0, s16
 800c204:	f000 fa50 	bl	800c6a8 <fabsf>
 800c208:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800c20c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800c210:	4647      	mov	r7, r8
 800c212:	d002      	beq.n	800c21a <__ieee754_powf+0x112>
 800c214:	f1b8 0f00 	cmp.w	r8, #0
 800c218:	d117      	bne.n	800c24a <__ieee754_powf+0x142>
 800c21a:	2c00      	cmp	r4, #0
 800c21c:	bfbc      	itt	lt
 800c21e:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800c222:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c226:	2e00      	cmp	r6, #0
 800c228:	da86      	bge.n	800c138 <__ieee754_powf+0x30>
 800c22a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800c22e:	ea58 0805 	orrs.w	r8, r8, r5
 800c232:	d104      	bne.n	800c23e <__ieee754_powf+0x136>
 800c234:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c238:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c23c:	e77c      	b.n	800c138 <__ieee754_powf+0x30>
 800c23e:	2d01      	cmp	r5, #1
 800c240:	f47f af7a 	bne.w	800c138 <__ieee754_powf+0x30>
 800c244:	eeb1 0a40 	vneg.f32	s0, s0
 800c248:	e776      	b.n	800c138 <__ieee754_powf+0x30>
 800c24a:	0ff0      	lsrs	r0, r6, #31
 800c24c:	3801      	subs	r0, #1
 800c24e:	ea55 0300 	orrs.w	r3, r5, r0
 800c252:	d104      	bne.n	800c25e <__ieee754_powf+0x156>
 800c254:	ee38 8a48 	vsub.f32	s16, s16, s16
 800c258:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800c25c:	e76c      	b.n	800c138 <__ieee754_powf+0x30>
 800c25e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800c262:	d973      	bls.n	800c34c <__ieee754_powf+0x244>
 800c264:	4bad      	ldr	r3, [pc, #692]	@ (800c51c <__ieee754_powf+0x414>)
 800c266:	4598      	cmp	r8, r3
 800c268:	d808      	bhi.n	800c27c <__ieee754_powf+0x174>
 800c26a:	2c00      	cmp	r4, #0
 800c26c:	da0b      	bge.n	800c286 <__ieee754_powf+0x17e>
 800c26e:	2000      	movs	r0, #0
 800c270:	ecbd 8b02 	vpop	{d8}
 800c274:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c278:	f000 baa4 	b.w	800c7c4 <__math_oflowf>
 800c27c:	4ba8      	ldr	r3, [pc, #672]	@ (800c520 <__ieee754_powf+0x418>)
 800c27e:	4598      	cmp	r8, r3
 800c280:	d908      	bls.n	800c294 <__ieee754_powf+0x18c>
 800c282:	2c00      	cmp	r4, #0
 800c284:	dcf3      	bgt.n	800c26e <__ieee754_powf+0x166>
 800c286:	2000      	movs	r0, #0
 800c288:	ecbd 8b02 	vpop	{d8}
 800c28c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c290:	f000 ba92 	b.w	800c7b8 <__math_uflowf>
 800c294:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c298:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c29c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800c524 <__ieee754_powf+0x41c>
 800c2a0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800c2a4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800c2a8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c2ac:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800c2b0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c2b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2b8:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800c528 <__ieee754_powf+0x420>
 800c2bc:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800c2c0:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800c52c <__ieee754_powf+0x424>
 800c2c4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c2c8:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800c530 <__ieee754_powf+0x428>
 800c2cc:	eef0 6a67 	vmov.f32	s13, s15
 800c2d0:	eee0 6a07 	vfma.f32	s13, s0, s14
 800c2d4:	ee16 3a90 	vmov	r3, s13
 800c2d8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800c2dc:	f023 030f 	bic.w	r3, r3, #15
 800c2e0:	ee06 3a90 	vmov	s13, r3
 800c2e4:	eee0 6a47 	vfms.f32	s13, s0, s14
 800c2e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c2ec:	3d01      	subs	r5, #1
 800c2ee:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800c2f2:	4305      	orrs	r5, r0
 800c2f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2f8:	f024 040f 	bic.w	r4, r4, #15
 800c2fc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800c300:	bf18      	it	ne
 800c302:	eeb0 8a47 	vmovne.f32	s16, s14
 800c306:	ee07 4a10 	vmov	s14, r4
 800c30a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c30e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800c312:	ee07 3a90 	vmov	s15, r3
 800c316:	eee7 0a27 	vfma.f32	s1, s14, s15
 800c31a:	ee07 4a10 	vmov	s14, r4
 800c31e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c322:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c326:	ee17 1a10 	vmov	r1, s14
 800c32a:	2900      	cmp	r1, #0
 800c32c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c330:	f340 80dd 	ble.w	800c4ee <__ieee754_powf+0x3e6>
 800c334:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800c338:	f240 80ca 	bls.w	800c4d0 <__ieee754_powf+0x3c8>
 800c33c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c344:	bf4c      	ite	mi
 800c346:	2001      	movmi	r0, #1
 800c348:	2000      	movpl	r0, #0
 800c34a:	e791      	b.n	800c270 <__ieee754_powf+0x168>
 800c34c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800c350:	bf01      	itttt	eq
 800c352:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800c534 <__ieee754_powf+0x42c>
 800c356:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800c35a:	f06f 0317 	mvneq.w	r3, #23
 800c35e:	ee17 7a90 	vmoveq	r7, s15
 800c362:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800c366:	bf18      	it	ne
 800c368:	2300      	movne	r3, #0
 800c36a:	3a7f      	subs	r2, #127	@ 0x7f
 800c36c:	441a      	add	r2, r3
 800c36e:	4b72      	ldr	r3, [pc, #456]	@ (800c538 <__ieee754_powf+0x430>)
 800c370:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800c374:	429f      	cmp	r7, r3
 800c376:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800c37a:	dd06      	ble.n	800c38a <__ieee754_powf+0x282>
 800c37c:	4b6f      	ldr	r3, [pc, #444]	@ (800c53c <__ieee754_powf+0x434>)
 800c37e:	429f      	cmp	r7, r3
 800c380:	f340 80a4 	ble.w	800c4cc <__ieee754_powf+0x3c4>
 800c384:	3201      	adds	r2, #1
 800c386:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800c38a:	2600      	movs	r6, #0
 800c38c:	4b6c      	ldr	r3, [pc, #432]	@ (800c540 <__ieee754_powf+0x438>)
 800c38e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800c392:	ee07 1a10 	vmov	s14, r1
 800c396:	edd3 5a00 	vldr	s11, [r3]
 800c39a:	4b6a      	ldr	r3, [pc, #424]	@ (800c544 <__ieee754_powf+0x43c>)
 800c39c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800c3a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3a4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800c3a8:	1049      	asrs	r1, r1, #1
 800c3aa:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800c3ae:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800c3b2:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800c3b6:	ee37 6a65 	vsub.f32	s12, s14, s11
 800c3ba:	ee07 1a90 	vmov	s15, r1
 800c3be:	ee26 5a24 	vmul.f32	s10, s12, s9
 800c3c2:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800c3c6:	ee15 7a10 	vmov	r7, s10
 800c3ca:	401f      	ands	r7, r3
 800c3cc:	ee06 7a90 	vmov	s13, r7
 800c3d0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800c3d4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c3d8:	ee65 7a05 	vmul.f32	s15, s10, s10
 800c3dc:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c3e0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800c548 <__ieee754_powf+0x440>
 800c3e4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800c54c <__ieee754_powf+0x444>
 800c3e8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c3ec:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800c550 <__ieee754_powf+0x448>
 800c3f0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c3f4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800c524 <__ieee754_powf+0x41c>
 800c3f8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c3fc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800c554 <__ieee754_powf+0x44c>
 800c400:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c404:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800c558 <__ieee754_powf+0x450>
 800c408:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c40c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c410:	ee35 7a26 	vadd.f32	s14, s10, s13
 800c414:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800c418:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c41c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800c420:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800c424:	eef0 5a67 	vmov.f32	s11, s15
 800c428:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800c42c:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c430:	ee15 1a90 	vmov	r1, s11
 800c434:	4019      	ands	r1, r3
 800c436:	ee05 1a90 	vmov	s11, r1
 800c43a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800c43e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800c442:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c446:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c44a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c44e:	eeb0 6a67 	vmov.f32	s12, s15
 800c452:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c456:	ee16 1a10 	vmov	r1, s12
 800c45a:	4019      	ands	r1, r3
 800c45c:	ee06 1a10 	vmov	s12, r1
 800c460:	eeb0 7a46 	vmov.f32	s14, s12
 800c464:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800c468:	493c      	ldr	r1, [pc, #240]	@ (800c55c <__ieee754_powf+0x454>)
 800c46a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800c46e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c472:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800c560 <__ieee754_powf+0x458>
 800c476:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800c564 <__ieee754_powf+0x45c>
 800c47a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c47e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800c568 <__ieee754_powf+0x460>
 800c482:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c486:	ed91 7a00 	vldr	s14, [r1]
 800c48a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c48e:	ee07 2a10 	vmov	s14, r2
 800c492:	eef0 6a67 	vmov.f32	s13, s15
 800c496:	4a35      	ldr	r2, [pc, #212]	@ (800c56c <__ieee754_powf+0x464>)
 800c498:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c49c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800c4a0:	ed92 5a00 	vldr	s10, [r2]
 800c4a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c4a8:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c4ac:	ee76 6a87 	vadd.f32	s13, s13, s14
 800c4b0:	ee16 2a90 	vmov	r2, s13
 800c4b4:	4013      	ands	r3, r2
 800c4b6:	ee06 3a90 	vmov	s13, r3
 800c4ba:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c4be:	ee37 7a45 	vsub.f32	s14, s14, s10
 800c4c2:	eea6 7a65 	vfms.f32	s14, s12, s11
 800c4c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c4ca:	e70f      	b.n	800c2ec <__ieee754_powf+0x1e4>
 800c4cc:	2601      	movs	r6, #1
 800c4ce:	e75d      	b.n	800c38c <__ieee754_powf+0x284>
 800c4d0:	d152      	bne.n	800c578 <__ieee754_powf+0x470>
 800c4d2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800c570 <__ieee754_powf+0x468>
 800c4d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c4da:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c4de:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4e6:	f73f af29 	bgt.w	800c33c <__ieee754_powf+0x234>
 800c4ea:	2386      	movs	r3, #134	@ 0x86
 800c4ec:	e048      	b.n	800c580 <__ieee754_powf+0x478>
 800c4ee:	4a21      	ldr	r2, [pc, #132]	@ (800c574 <__ieee754_powf+0x46c>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d907      	bls.n	800c504 <__ieee754_powf+0x3fc>
 800c4f4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c4f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4fc:	bf4c      	ite	mi
 800c4fe:	2001      	movmi	r0, #1
 800c500:	2000      	movpl	r0, #0
 800c502:	e6c1      	b.n	800c288 <__ieee754_powf+0x180>
 800c504:	d138      	bne.n	800c578 <__ieee754_powf+0x470>
 800c506:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c50a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c50e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c512:	dbea      	blt.n	800c4ea <__ieee754_powf+0x3e2>
 800c514:	e7ee      	b.n	800c4f4 <__ieee754_powf+0x3ec>
 800c516:	bf00      	nop
 800c518:	00000000 	.word	0x00000000
 800c51c:	3f7ffff3 	.word	0x3f7ffff3
 800c520:	3f800007 	.word	0x3f800007
 800c524:	3eaaaaab 	.word	0x3eaaaaab
 800c528:	3fb8aa3b 	.word	0x3fb8aa3b
 800c52c:	36eca570 	.word	0x36eca570
 800c530:	3fb8aa00 	.word	0x3fb8aa00
 800c534:	4b800000 	.word	0x4b800000
 800c538:	001cc471 	.word	0x001cc471
 800c53c:	005db3d6 	.word	0x005db3d6
 800c540:	0800ddb4 	.word	0x0800ddb4
 800c544:	fffff000 	.word	0xfffff000
 800c548:	3e6c3255 	.word	0x3e6c3255
 800c54c:	3e53f142 	.word	0x3e53f142
 800c550:	3e8ba305 	.word	0x3e8ba305
 800c554:	3edb6db7 	.word	0x3edb6db7
 800c558:	3f19999a 	.word	0x3f19999a
 800c55c:	0800dda4 	.word	0x0800dda4
 800c560:	3f76384f 	.word	0x3f76384f
 800c564:	3f763800 	.word	0x3f763800
 800c568:	369dc3a0 	.word	0x369dc3a0
 800c56c:	0800ddac 	.word	0x0800ddac
 800c570:	3338aa3c 	.word	0x3338aa3c
 800c574:	43160000 	.word	0x43160000
 800c578:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800c57c:	d971      	bls.n	800c662 <__ieee754_powf+0x55a>
 800c57e:	15db      	asrs	r3, r3, #23
 800c580:	3b7e      	subs	r3, #126	@ 0x7e
 800c582:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800c586:	4118      	asrs	r0, r3
 800c588:	4408      	add	r0, r1
 800c58a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c58e:	4a3c      	ldr	r2, [pc, #240]	@ (800c680 <__ieee754_powf+0x578>)
 800c590:	3b7f      	subs	r3, #127	@ 0x7f
 800c592:	411a      	asrs	r2, r3
 800c594:	4002      	ands	r2, r0
 800c596:	ee07 2a10 	vmov	s14, r2
 800c59a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800c59e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800c5a2:	f1c3 0317 	rsb	r3, r3, #23
 800c5a6:	4118      	asrs	r0, r3
 800c5a8:	2900      	cmp	r1, #0
 800c5aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5ae:	bfb8      	it	lt
 800c5b0:	4240      	neglt	r0, r0
 800c5b2:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c5b6:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800c684 <__ieee754_powf+0x57c>
 800c5ba:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800c688 <__ieee754_powf+0x580>
 800c5be:	ee17 3a10 	vmov	r3, s14
 800c5c2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800c5c6:	f023 030f 	bic.w	r3, r3, #15
 800c5ca:	ee07 3a10 	vmov	s14, r3
 800c5ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c5d2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c5d6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c5da:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800c68c <__ieee754_powf+0x584>
 800c5de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5e2:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800c5e6:	eef0 6a67 	vmov.f32	s13, s15
 800c5ea:	eee7 6a06 	vfma.f32	s13, s14, s12
 800c5ee:	eef0 5a66 	vmov.f32	s11, s13
 800c5f2:	eee7 5a46 	vfms.f32	s11, s14, s12
 800c5f6:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c5fa:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c5fe:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800c690 <__ieee754_powf+0x588>
 800c602:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800c694 <__ieee754_powf+0x58c>
 800c606:	eea7 6a25 	vfma.f32	s12, s14, s11
 800c60a:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800c698 <__ieee754_powf+0x590>
 800c60e:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c612:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800c69c <__ieee754_powf+0x594>
 800c616:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c61a:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800c6a0 <__ieee754_powf+0x598>
 800c61e:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c622:	eeb0 6a66 	vmov.f32	s12, s13
 800c626:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800c62a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800c62e:	ee66 5a86 	vmul.f32	s11, s13, s12
 800c632:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c636:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800c63a:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800c63e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c642:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c646:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c64a:	ee10 3a10 	vmov	r3, s0
 800c64e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c652:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c656:	da06      	bge.n	800c666 <__ieee754_powf+0x55e>
 800c658:	f000 f82e 	bl	800c6b8 <scalbnf>
 800c65c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c660:	e56a      	b.n	800c138 <__ieee754_powf+0x30>
 800c662:	2000      	movs	r0, #0
 800c664:	e7a5      	b.n	800c5b2 <__ieee754_powf+0x4aa>
 800c666:	ee00 3a10 	vmov	s0, r3
 800c66a:	e7f7      	b.n	800c65c <__ieee754_powf+0x554>
 800c66c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c670:	e562      	b.n	800c138 <__ieee754_powf+0x30>
 800c672:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800c6a4 <__ieee754_powf+0x59c>
 800c676:	e55f      	b.n	800c138 <__ieee754_powf+0x30>
 800c678:	eeb0 0a48 	vmov.f32	s0, s16
 800c67c:	e55c      	b.n	800c138 <__ieee754_powf+0x30>
 800c67e:	bf00      	nop
 800c680:	ff800000 	.word	0xff800000
 800c684:	3f317218 	.word	0x3f317218
 800c688:	3f317200 	.word	0x3f317200
 800c68c:	35bfbe8c 	.word	0x35bfbe8c
 800c690:	b5ddea0e 	.word	0xb5ddea0e
 800c694:	3331bb4c 	.word	0x3331bb4c
 800c698:	388ab355 	.word	0x388ab355
 800c69c:	bb360b61 	.word	0xbb360b61
 800c6a0:	3e2aaaab 	.word	0x3e2aaaab
 800c6a4:	00000000 	.word	0x00000000

0800c6a8 <fabsf>:
 800c6a8:	ee10 3a10 	vmov	r3, s0
 800c6ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c6b0:	ee00 3a10 	vmov	s0, r3
 800c6b4:	4770      	bx	lr
	...

0800c6b8 <scalbnf>:
 800c6b8:	ee10 3a10 	vmov	r3, s0
 800c6bc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c6c0:	d02b      	beq.n	800c71a <scalbnf+0x62>
 800c6c2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c6c6:	d302      	bcc.n	800c6ce <scalbnf+0x16>
 800c6c8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c6cc:	4770      	bx	lr
 800c6ce:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c6d2:	d123      	bne.n	800c71c <scalbnf+0x64>
 800c6d4:	4b24      	ldr	r3, [pc, #144]	@ (800c768 <scalbnf+0xb0>)
 800c6d6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c76c <scalbnf+0xb4>
 800c6da:	4298      	cmp	r0, r3
 800c6dc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c6e0:	db17      	blt.n	800c712 <scalbnf+0x5a>
 800c6e2:	ee10 3a10 	vmov	r3, s0
 800c6e6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c6ea:	3a19      	subs	r2, #25
 800c6ec:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c6f0:	4288      	cmp	r0, r1
 800c6f2:	dd15      	ble.n	800c720 <scalbnf+0x68>
 800c6f4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c770 <scalbnf+0xb8>
 800c6f8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c774 <scalbnf+0xbc>
 800c6fc:	ee10 3a10 	vmov	r3, s0
 800c700:	eeb0 7a67 	vmov.f32	s14, s15
 800c704:	2b00      	cmp	r3, #0
 800c706:	bfb8      	it	lt
 800c708:	eef0 7a66 	vmovlt.f32	s15, s13
 800c70c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c710:	4770      	bx	lr
 800c712:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c778 <scalbnf+0xc0>
 800c716:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c71a:	4770      	bx	lr
 800c71c:	0dd2      	lsrs	r2, r2, #23
 800c71e:	e7e5      	b.n	800c6ec <scalbnf+0x34>
 800c720:	4410      	add	r0, r2
 800c722:	28fe      	cmp	r0, #254	@ 0xfe
 800c724:	dce6      	bgt.n	800c6f4 <scalbnf+0x3c>
 800c726:	2800      	cmp	r0, #0
 800c728:	dd06      	ble.n	800c738 <scalbnf+0x80>
 800c72a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c72e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c732:	ee00 3a10 	vmov	s0, r3
 800c736:	4770      	bx	lr
 800c738:	f110 0f16 	cmn.w	r0, #22
 800c73c:	da09      	bge.n	800c752 <scalbnf+0x9a>
 800c73e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c778 <scalbnf+0xc0>
 800c742:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c77c <scalbnf+0xc4>
 800c746:	ee10 3a10 	vmov	r3, s0
 800c74a:	eeb0 7a67 	vmov.f32	s14, s15
 800c74e:	2b00      	cmp	r3, #0
 800c750:	e7d9      	b.n	800c706 <scalbnf+0x4e>
 800c752:	3019      	adds	r0, #25
 800c754:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c758:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c75c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c780 <scalbnf+0xc8>
 800c760:	ee07 3a90 	vmov	s15, r3
 800c764:	e7d7      	b.n	800c716 <scalbnf+0x5e>
 800c766:	bf00      	nop
 800c768:	ffff3cb0 	.word	0xffff3cb0
 800c76c:	4c000000 	.word	0x4c000000
 800c770:	7149f2ca 	.word	0x7149f2ca
 800c774:	f149f2ca 	.word	0xf149f2ca
 800c778:	0da24260 	.word	0x0da24260
 800c77c:	8da24260 	.word	0x8da24260
 800c780:	33000000 	.word	0x33000000

0800c784 <with_errnof>:
 800c784:	b510      	push	{r4, lr}
 800c786:	ed2d 8b02 	vpush	{d8}
 800c78a:	eeb0 8a40 	vmov.f32	s16, s0
 800c78e:	4604      	mov	r4, r0
 800c790:	f7fd f93a 	bl	8009a08 <__errno>
 800c794:	eeb0 0a48 	vmov.f32	s0, s16
 800c798:	ecbd 8b02 	vpop	{d8}
 800c79c:	6004      	str	r4, [r0, #0]
 800c79e:	bd10      	pop	{r4, pc}

0800c7a0 <xflowf>:
 800c7a0:	b130      	cbz	r0, 800c7b0 <xflowf+0x10>
 800c7a2:	eef1 7a40 	vneg.f32	s15, s0
 800c7a6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c7aa:	2022      	movs	r0, #34	@ 0x22
 800c7ac:	f7ff bfea 	b.w	800c784 <with_errnof>
 800c7b0:	eef0 7a40 	vmov.f32	s15, s0
 800c7b4:	e7f7      	b.n	800c7a6 <xflowf+0x6>
	...

0800c7b8 <__math_uflowf>:
 800c7b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c7c0 <__math_uflowf+0x8>
 800c7bc:	f7ff bff0 	b.w	800c7a0 <xflowf>
 800c7c0:	10000000 	.word	0x10000000

0800c7c4 <__math_oflowf>:
 800c7c4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c7cc <__math_oflowf+0x8>
 800c7c8:	f7ff bfea 	b.w	800c7a0 <xflowf>
 800c7cc:	70000000 	.word	0x70000000

0800c7d0 <__ieee754_sqrtf>:
 800c7d0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c7d4:	4770      	bx	lr
	...

0800c7d8 <__kernel_rem_pio2>:
 800c7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7dc:	ed2d 8b02 	vpush	{d8}
 800c7e0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c7e4:	f112 0f14 	cmn.w	r2, #20
 800c7e8:	9306      	str	r3, [sp, #24]
 800c7ea:	9104      	str	r1, [sp, #16]
 800c7ec:	4bbe      	ldr	r3, [pc, #760]	@ (800cae8 <__kernel_rem_pio2+0x310>)
 800c7ee:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c7f0:	9008      	str	r0, [sp, #32]
 800c7f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c7f6:	9300      	str	r3, [sp, #0]
 800c7f8:	9b06      	ldr	r3, [sp, #24]
 800c7fa:	f103 33ff 	add.w	r3, r3, #4294967295
 800c7fe:	bfa8      	it	ge
 800c800:	1ed4      	subge	r4, r2, #3
 800c802:	9305      	str	r3, [sp, #20]
 800c804:	bfb2      	itee	lt
 800c806:	2400      	movlt	r4, #0
 800c808:	2318      	movge	r3, #24
 800c80a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c80e:	f06f 0317 	mvn.w	r3, #23
 800c812:	fb04 3303 	mla	r3, r4, r3, r3
 800c816:	eb03 0b02 	add.w	fp, r3, r2
 800c81a:	9b00      	ldr	r3, [sp, #0]
 800c81c:	9a05      	ldr	r2, [sp, #20]
 800c81e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800cad8 <__kernel_rem_pio2+0x300>
 800c822:	eb03 0802 	add.w	r8, r3, r2
 800c826:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c828:	1aa7      	subs	r7, r4, r2
 800c82a:	ae20      	add	r6, sp, #128	@ 0x80
 800c82c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c830:	2500      	movs	r5, #0
 800c832:	4545      	cmp	r5, r8
 800c834:	dd13      	ble.n	800c85e <__kernel_rem_pio2+0x86>
 800c836:	9b06      	ldr	r3, [sp, #24]
 800c838:	aa20      	add	r2, sp, #128	@ 0x80
 800c83a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c83e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c842:	f04f 0800 	mov.w	r8, #0
 800c846:	9b00      	ldr	r3, [sp, #0]
 800c848:	4598      	cmp	r8, r3
 800c84a:	dc31      	bgt.n	800c8b0 <__kernel_rem_pio2+0xd8>
 800c84c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800cad8 <__kernel_rem_pio2+0x300>
 800c850:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c854:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c858:	462f      	mov	r7, r5
 800c85a:	2600      	movs	r6, #0
 800c85c:	e01b      	b.n	800c896 <__kernel_rem_pio2+0xbe>
 800c85e:	42ef      	cmn	r7, r5
 800c860:	d407      	bmi.n	800c872 <__kernel_rem_pio2+0x9a>
 800c862:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c866:	f7f4 fd95 	bl	8001394 <__aeabi_i2d>
 800c86a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c86e:	3501      	adds	r5, #1
 800c870:	e7df      	b.n	800c832 <__kernel_rem_pio2+0x5a>
 800c872:	ec51 0b18 	vmov	r0, r1, d8
 800c876:	e7f8      	b.n	800c86a <__kernel_rem_pio2+0x92>
 800c878:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c87c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c880:	f7f4 fdf2 	bl	8001468 <__aeabi_dmul>
 800c884:	4602      	mov	r2, r0
 800c886:	460b      	mov	r3, r1
 800c888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c88c:	f7f4 fc36 	bl	80010fc <__adddf3>
 800c890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c894:	3601      	adds	r6, #1
 800c896:	9b05      	ldr	r3, [sp, #20]
 800c898:	429e      	cmp	r6, r3
 800c89a:	f1a7 0708 	sub.w	r7, r7, #8
 800c89e:	ddeb      	ble.n	800c878 <__kernel_rem_pio2+0xa0>
 800c8a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c8a4:	f108 0801 	add.w	r8, r8, #1
 800c8a8:	ecaa 7b02 	vstmia	sl!, {d7}
 800c8ac:	3508      	adds	r5, #8
 800c8ae:	e7ca      	b.n	800c846 <__kernel_rem_pio2+0x6e>
 800c8b0:	9b00      	ldr	r3, [sp, #0]
 800c8b2:	f8dd 8000 	ldr.w	r8, [sp]
 800c8b6:	aa0c      	add	r2, sp, #48	@ 0x30
 800c8b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c8bc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c8c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c8c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8c6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c8ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8cc:	ab98      	add	r3, sp, #608	@ 0x260
 800c8ce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c8d2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c8d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c8da:	ac0c      	add	r4, sp, #48	@ 0x30
 800c8dc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c8de:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c8e2:	46a1      	mov	r9, r4
 800c8e4:	46c2      	mov	sl, r8
 800c8e6:	f1ba 0f00 	cmp.w	sl, #0
 800c8ea:	f1a5 0508 	sub.w	r5, r5, #8
 800c8ee:	dc77      	bgt.n	800c9e0 <__kernel_rem_pio2+0x208>
 800c8f0:	4658      	mov	r0, fp
 800c8f2:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c8f6:	f000 fac7 	bl	800ce88 <scalbn>
 800c8fa:	ec57 6b10 	vmov	r6, r7, d0
 800c8fe:	2200      	movs	r2, #0
 800c900:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c904:	4630      	mov	r0, r6
 800c906:	4639      	mov	r1, r7
 800c908:	f7f4 fdae 	bl	8001468 <__aeabi_dmul>
 800c90c:	ec41 0b10 	vmov	d0, r0, r1
 800c910:	f000 fb3a 	bl	800cf88 <floor>
 800c914:	4b75      	ldr	r3, [pc, #468]	@ (800caec <__kernel_rem_pio2+0x314>)
 800c916:	ec51 0b10 	vmov	r0, r1, d0
 800c91a:	2200      	movs	r2, #0
 800c91c:	f7f4 fda4 	bl	8001468 <__aeabi_dmul>
 800c920:	4602      	mov	r2, r0
 800c922:	460b      	mov	r3, r1
 800c924:	4630      	mov	r0, r6
 800c926:	4639      	mov	r1, r7
 800c928:	f7f4 fbe6 	bl	80010f8 <__aeabi_dsub>
 800c92c:	460f      	mov	r7, r1
 800c92e:	4606      	mov	r6, r0
 800c930:	f7f5 f84a 	bl	80019c8 <__aeabi_d2iz>
 800c934:	9002      	str	r0, [sp, #8]
 800c936:	f7f4 fd2d 	bl	8001394 <__aeabi_i2d>
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	4630      	mov	r0, r6
 800c940:	4639      	mov	r1, r7
 800c942:	f7f4 fbd9 	bl	80010f8 <__aeabi_dsub>
 800c946:	f1bb 0f00 	cmp.w	fp, #0
 800c94a:	4606      	mov	r6, r0
 800c94c:	460f      	mov	r7, r1
 800c94e:	dd6c      	ble.n	800ca2a <__kernel_rem_pio2+0x252>
 800c950:	f108 31ff 	add.w	r1, r8, #4294967295
 800c954:	ab0c      	add	r3, sp, #48	@ 0x30
 800c956:	9d02      	ldr	r5, [sp, #8]
 800c958:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c95c:	f1cb 0018 	rsb	r0, fp, #24
 800c960:	fa43 f200 	asr.w	r2, r3, r0
 800c964:	4415      	add	r5, r2
 800c966:	4082      	lsls	r2, r0
 800c968:	1a9b      	subs	r3, r3, r2
 800c96a:	aa0c      	add	r2, sp, #48	@ 0x30
 800c96c:	9502      	str	r5, [sp, #8]
 800c96e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c972:	f1cb 0217 	rsb	r2, fp, #23
 800c976:	fa43 f902 	asr.w	r9, r3, r2
 800c97a:	f1b9 0f00 	cmp.w	r9, #0
 800c97e:	dd64      	ble.n	800ca4a <__kernel_rem_pio2+0x272>
 800c980:	9b02      	ldr	r3, [sp, #8]
 800c982:	2200      	movs	r2, #0
 800c984:	3301      	adds	r3, #1
 800c986:	9302      	str	r3, [sp, #8]
 800c988:	4615      	mov	r5, r2
 800c98a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c98e:	4590      	cmp	r8, r2
 800c990:	f300 80b8 	bgt.w	800cb04 <__kernel_rem_pio2+0x32c>
 800c994:	f1bb 0f00 	cmp.w	fp, #0
 800c998:	dd07      	ble.n	800c9aa <__kernel_rem_pio2+0x1d2>
 800c99a:	f1bb 0f01 	cmp.w	fp, #1
 800c99e:	f000 80bf 	beq.w	800cb20 <__kernel_rem_pio2+0x348>
 800c9a2:	f1bb 0f02 	cmp.w	fp, #2
 800c9a6:	f000 80c6 	beq.w	800cb36 <__kernel_rem_pio2+0x35e>
 800c9aa:	f1b9 0f02 	cmp.w	r9, #2
 800c9ae:	d14c      	bne.n	800ca4a <__kernel_rem_pio2+0x272>
 800c9b0:	4632      	mov	r2, r6
 800c9b2:	463b      	mov	r3, r7
 800c9b4:	494e      	ldr	r1, [pc, #312]	@ (800caf0 <__kernel_rem_pio2+0x318>)
 800c9b6:	2000      	movs	r0, #0
 800c9b8:	f7f4 fb9e 	bl	80010f8 <__aeabi_dsub>
 800c9bc:	4606      	mov	r6, r0
 800c9be:	460f      	mov	r7, r1
 800c9c0:	2d00      	cmp	r5, #0
 800c9c2:	d042      	beq.n	800ca4a <__kernel_rem_pio2+0x272>
 800c9c4:	4658      	mov	r0, fp
 800c9c6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800cae0 <__kernel_rem_pio2+0x308>
 800c9ca:	f000 fa5d 	bl	800ce88 <scalbn>
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	4639      	mov	r1, r7
 800c9d2:	ec53 2b10 	vmov	r2, r3, d0
 800c9d6:	f7f4 fb8f 	bl	80010f8 <__aeabi_dsub>
 800c9da:	4606      	mov	r6, r0
 800c9dc:	460f      	mov	r7, r1
 800c9de:	e034      	b.n	800ca4a <__kernel_rem_pio2+0x272>
 800c9e0:	4b44      	ldr	r3, [pc, #272]	@ (800caf4 <__kernel_rem_pio2+0x31c>)
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9e8:	f7f4 fd3e 	bl	8001468 <__aeabi_dmul>
 800c9ec:	f7f4 ffec 	bl	80019c8 <__aeabi_d2iz>
 800c9f0:	f7f4 fcd0 	bl	8001394 <__aeabi_i2d>
 800c9f4:	4b40      	ldr	r3, [pc, #256]	@ (800caf8 <__kernel_rem_pio2+0x320>)
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	4606      	mov	r6, r0
 800c9fa:	460f      	mov	r7, r1
 800c9fc:	f7f4 fd34 	bl	8001468 <__aeabi_dmul>
 800ca00:	4602      	mov	r2, r0
 800ca02:	460b      	mov	r3, r1
 800ca04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca08:	f7f4 fb76 	bl	80010f8 <__aeabi_dsub>
 800ca0c:	f7f4 ffdc 	bl	80019c8 <__aeabi_d2iz>
 800ca10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca14:	f849 0b04 	str.w	r0, [r9], #4
 800ca18:	4639      	mov	r1, r7
 800ca1a:	4630      	mov	r0, r6
 800ca1c:	f7f4 fb6e 	bl	80010fc <__adddf3>
 800ca20:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca28:	e75d      	b.n	800c8e6 <__kernel_rem_pio2+0x10e>
 800ca2a:	d107      	bne.n	800ca3c <__kernel_rem_pio2+0x264>
 800ca2c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ca30:	aa0c      	add	r2, sp, #48	@ 0x30
 800ca32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca36:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800ca3a:	e79e      	b.n	800c97a <__kernel_rem_pio2+0x1a2>
 800ca3c:	4b2f      	ldr	r3, [pc, #188]	@ (800cafc <__kernel_rem_pio2+0x324>)
 800ca3e:	2200      	movs	r2, #0
 800ca40:	f7f4 ff98 	bl	8001974 <__aeabi_dcmpge>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	d143      	bne.n	800cad0 <__kernel_rem_pio2+0x2f8>
 800ca48:	4681      	mov	r9, r0
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	4630      	mov	r0, r6
 800ca50:	4639      	mov	r1, r7
 800ca52:	f7f4 ff71 	bl	8001938 <__aeabi_dcmpeq>
 800ca56:	2800      	cmp	r0, #0
 800ca58:	f000 80bf 	beq.w	800cbda <__kernel_rem_pio2+0x402>
 800ca5c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ca60:	2200      	movs	r2, #0
 800ca62:	9900      	ldr	r1, [sp, #0]
 800ca64:	428b      	cmp	r3, r1
 800ca66:	da6e      	bge.n	800cb46 <__kernel_rem_pio2+0x36e>
 800ca68:	2a00      	cmp	r2, #0
 800ca6a:	f000 8089 	beq.w	800cb80 <__kernel_rem_pio2+0x3a8>
 800ca6e:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca72:	ab0c      	add	r3, sp, #48	@ 0x30
 800ca74:	f1ab 0b18 	sub.w	fp, fp, #24
 800ca78:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d0f6      	beq.n	800ca6e <__kernel_rem_pio2+0x296>
 800ca80:	4658      	mov	r0, fp
 800ca82:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800cae0 <__kernel_rem_pio2+0x308>
 800ca86:	f000 f9ff 	bl	800ce88 <scalbn>
 800ca8a:	f108 0301 	add.w	r3, r8, #1
 800ca8e:	00da      	lsls	r2, r3, #3
 800ca90:	9205      	str	r2, [sp, #20]
 800ca92:	ec55 4b10 	vmov	r4, r5, d0
 800ca96:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ca98:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800caf4 <__kernel_rem_pio2+0x31c>
 800ca9c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800caa0:	4646      	mov	r6, r8
 800caa2:	f04f 0a00 	mov.w	sl, #0
 800caa6:	2e00      	cmp	r6, #0
 800caa8:	f280 80cf 	bge.w	800cc4a <__kernel_rem_pio2+0x472>
 800caac:	4644      	mov	r4, r8
 800caae:	2c00      	cmp	r4, #0
 800cab0:	f2c0 80fd 	blt.w	800ccae <__kernel_rem_pio2+0x4d6>
 800cab4:	4b12      	ldr	r3, [pc, #72]	@ (800cb00 <__kernel_rem_pio2+0x328>)
 800cab6:	461f      	mov	r7, r3
 800cab8:	ab70      	add	r3, sp, #448	@ 0x1c0
 800caba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cabe:	9306      	str	r3, [sp, #24]
 800cac0:	f04f 0a00 	mov.w	sl, #0
 800cac4:	f04f 0b00 	mov.w	fp, #0
 800cac8:	2600      	movs	r6, #0
 800caca:	eba8 0504 	sub.w	r5, r8, r4
 800cace:	e0e2      	b.n	800cc96 <__kernel_rem_pio2+0x4be>
 800cad0:	f04f 0902 	mov.w	r9, #2
 800cad4:	e754      	b.n	800c980 <__kernel_rem_pio2+0x1a8>
 800cad6:	bf00      	nop
	...
 800cae4:	3ff00000 	.word	0x3ff00000
 800cae8:	0800de00 	.word	0x0800de00
 800caec:	40200000 	.word	0x40200000
 800caf0:	3ff00000 	.word	0x3ff00000
 800caf4:	3e700000 	.word	0x3e700000
 800caf8:	41700000 	.word	0x41700000
 800cafc:	3fe00000 	.word	0x3fe00000
 800cb00:	0800ddc0 	.word	0x0800ddc0
 800cb04:	f854 3b04 	ldr.w	r3, [r4], #4
 800cb08:	b945      	cbnz	r5, 800cb1c <__kernel_rem_pio2+0x344>
 800cb0a:	b123      	cbz	r3, 800cb16 <__kernel_rem_pio2+0x33e>
 800cb0c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800cb10:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb14:	2301      	movs	r3, #1
 800cb16:	3201      	adds	r2, #1
 800cb18:	461d      	mov	r5, r3
 800cb1a:	e738      	b.n	800c98e <__kernel_rem_pio2+0x1b6>
 800cb1c:	1acb      	subs	r3, r1, r3
 800cb1e:	e7f7      	b.n	800cb10 <__kernel_rem_pio2+0x338>
 800cb20:	f108 32ff 	add.w	r2, r8, #4294967295
 800cb24:	ab0c      	add	r3, sp, #48	@ 0x30
 800cb26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb2a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cb2e:	a90c      	add	r1, sp, #48	@ 0x30
 800cb30:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cb34:	e739      	b.n	800c9aa <__kernel_rem_pio2+0x1d2>
 800cb36:	f108 32ff 	add.w	r2, r8, #4294967295
 800cb3a:	ab0c      	add	r3, sp, #48	@ 0x30
 800cb3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb40:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cb44:	e7f3      	b.n	800cb2e <__kernel_rem_pio2+0x356>
 800cb46:	a90c      	add	r1, sp, #48	@ 0x30
 800cb48:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	430a      	orrs	r2, r1
 800cb50:	e787      	b.n	800ca62 <__kernel_rem_pio2+0x28a>
 800cb52:	3401      	adds	r4, #1
 800cb54:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cb58:	2a00      	cmp	r2, #0
 800cb5a:	d0fa      	beq.n	800cb52 <__kernel_rem_pio2+0x37a>
 800cb5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb5e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cb62:	eb0d 0503 	add.w	r5, sp, r3
 800cb66:	9b06      	ldr	r3, [sp, #24]
 800cb68:	aa20      	add	r2, sp, #128	@ 0x80
 800cb6a:	4443      	add	r3, r8
 800cb6c:	f108 0701 	add.w	r7, r8, #1
 800cb70:	3d98      	subs	r5, #152	@ 0x98
 800cb72:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800cb76:	4444      	add	r4, r8
 800cb78:	42bc      	cmp	r4, r7
 800cb7a:	da04      	bge.n	800cb86 <__kernel_rem_pio2+0x3ae>
 800cb7c:	46a0      	mov	r8, r4
 800cb7e:	e6a2      	b.n	800c8c6 <__kernel_rem_pio2+0xee>
 800cb80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb82:	2401      	movs	r4, #1
 800cb84:	e7e6      	b.n	800cb54 <__kernel_rem_pio2+0x37c>
 800cb86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb88:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800cb8c:	f7f4 fc02 	bl	8001394 <__aeabi_i2d>
 800cb90:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800ce58 <__kernel_rem_pio2+0x680>
 800cb94:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cb98:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cb9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cba0:	46b2      	mov	sl, r6
 800cba2:	f04f 0800 	mov.w	r8, #0
 800cba6:	9b05      	ldr	r3, [sp, #20]
 800cba8:	4598      	cmp	r8, r3
 800cbaa:	dd05      	ble.n	800cbb8 <__kernel_rem_pio2+0x3e0>
 800cbac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cbb0:	3701      	adds	r7, #1
 800cbb2:	eca5 7b02 	vstmia	r5!, {d7}
 800cbb6:	e7df      	b.n	800cb78 <__kernel_rem_pio2+0x3a0>
 800cbb8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800cbbc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cbc0:	f7f4 fc52 	bl	8001468 <__aeabi_dmul>
 800cbc4:	4602      	mov	r2, r0
 800cbc6:	460b      	mov	r3, r1
 800cbc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbcc:	f7f4 fa96 	bl	80010fc <__adddf3>
 800cbd0:	f108 0801 	add.w	r8, r8, #1
 800cbd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cbd8:	e7e5      	b.n	800cba6 <__kernel_rem_pio2+0x3ce>
 800cbda:	f1cb 0000 	rsb	r0, fp, #0
 800cbde:	ec47 6b10 	vmov	d0, r6, r7
 800cbe2:	f000 f951 	bl	800ce88 <scalbn>
 800cbe6:	ec55 4b10 	vmov	r4, r5, d0
 800cbea:	4b9d      	ldr	r3, [pc, #628]	@ (800ce60 <__kernel_rem_pio2+0x688>)
 800cbec:	2200      	movs	r2, #0
 800cbee:	4620      	mov	r0, r4
 800cbf0:	4629      	mov	r1, r5
 800cbf2:	f7f4 febf 	bl	8001974 <__aeabi_dcmpge>
 800cbf6:	b300      	cbz	r0, 800cc3a <__kernel_rem_pio2+0x462>
 800cbf8:	4b9a      	ldr	r3, [pc, #616]	@ (800ce64 <__kernel_rem_pio2+0x68c>)
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	4629      	mov	r1, r5
 800cc00:	f7f4 fc32 	bl	8001468 <__aeabi_dmul>
 800cc04:	f7f4 fee0 	bl	80019c8 <__aeabi_d2iz>
 800cc08:	4606      	mov	r6, r0
 800cc0a:	f7f4 fbc3 	bl	8001394 <__aeabi_i2d>
 800cc0e:	4b94      	ldr	r3, [pc, #592]	@ (800ce60 <__kernel_rem_pio2+0x688>)
 800cc10:	2200      	movs	r2, #0
 800cc12:	f7f4 fc29 	bl	8001468 <__aeabi_dmul>
 800cc16:	460b      	mov	r3, r1
 800cc18:	4602      	mov	r2, r0
 800cc1a:	4629      	mov	r1, r5
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f7f4 fa6b 	bl	80010f8 <__aeabi_dsub>
 800cc22:	f7f4 fed1 	bl	80019c8 <__aeabi_d2iz>
 800cc26:	ab0c      	add	r3, sp, #48	@ 0x30
 800cc28:	f10b 0b18 	add.w	fp, fp, #24
 800cc2c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800cc30:	f108 0801 	add.w	r8, r8, #1
 800cc34:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800cc38:	e722      	b.n	800ca80 <__kernel_rem_pio2+0x2a8>
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	4629      	mov	r1, r5
 800cc3e:	f7f4 fec3 	bl	80019c8 <__aeabi_d2iz>
 800cc42:	ab0c      	add	r3, sp, #48	@ 0x30
 800cc44:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800cc48:	e71a      	b.n	800ca80 <__kernel_rem_pio2+0x2a8>
 800cc4a:	ab0c      	add	r3, sp, #48	@ 0x30
 800cc4c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800cc50:	f7f4 fba0 	bl	8001394 <__aeabi_i2d>
 800cc54:	4622      	mov	r2, r4
 800cc56:	462b      	mov	r3, r5
 800cc58:	f7f4 fc06 	bl	8001468 <__aeabi_dmul>
 800cc5c:	4652      	mov	r2, sl
 800cc5e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800cc62:	465b      	mov	r3, fp
 800cc64:	4620      	mov	r0, r4
 800cc66:	4629      	mov	r1, r5
 800cc68:	f7f4 fbfe 	bl	8001468 <__aeabi_dmul>
 800cc6c:	3e01      	subs	r6, #1
 800cc6e:	4604      	mov	r4, r0
 800cc70:	460d      	mov	r5, r1
 800cc72:	e718      	b.n	800caa6 <__kernel_rem_pio2+0x2ce>
 800cc74:	9906      	ldr	r1, [sp, #24]
 800cc76:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800cc7a:	9106      	str	r1, [sp, #24]
 800cc7c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800cc80:	f7f4 fbf2 	bl	8001468 <__aeabi_dmul>
 800cc84:	4602      	mov	r2, r0
 800cc86:	460b      	mov	r3, r1
 800cc88:	4650      	mov	r0, sl
 800cc8a:	4659      	mov	r1, fp
 800cc8c:	f7f4 fa36 	bl	80010fc <__adddf3>
 800cc90:	3601      	adds	r6, #1
 800cc92:	4682      	mov	sl, r0
 800cc94:	468b      	mov	fp, r1
 800cc96:	9b00      	ldr	r3, [sp, #0]
 800cc98:	429e      	cmp	r6, r3
 800cc9a:	dc01      	bgt.n	800cca0 <__kernel_rem_pio2+0x4c8>
 800cc9c:	42b5      	cmp	r5, r6
 800cc9e:	dae9      	bge.n	800cc74 <__kernel_rem_pio2+0x49c>
 800cca0:	ab48      	add	r3, sp, #288	@ 0x120
 800cca2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800cca6:	e9c5 ab00 	strd	sl, fp, [r5]
 800ccaa:	3c01      	subs	r4, #1
 800ccac:	e6ff      	b.n	800caae <__kernel_rem_pio2+0x2d6>
 800ccae:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ccb0:	2b02      	cmp	r3, #2
 800ccb2:	dc0b      	bgt.n	800cccc <__kernel_rem_pio2+0x4f4>
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	dc39      	bgt.n	800cd2c <__kernel_rem_pio2+0x554>
 800ccb8:	d05d      	beq.n	800cd76 <__kernel_rem_pio2+0x59e>
 800ccba:	9b02      	ldr	r3, [sp, #8]
 800ccbc:	f003 0007 	and.w	r0, r3, #7
 800ccc0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800ccc4:	ecbd 8b02 	vpop	{d8}
 800ccc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cccc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ccce:	2b03      	cmp	r3, #3
 800ccd0:	d1f3      	bne.n	800ccba <__kernel_rem_pio2+0x4e2>
 800ccd2:	9b05      	ldr	r3, [sp, #20]
 800ccd4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ccd8:	eb0d 0403 	add.w	r4, sp, r3
 800ccdc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800cce0:	4625      	mov	r5, r4
 800cce2:	46c2      	mov	sl, r8
 800cce4:	f1ba 0f00 	cmp.w	sl, #0
 800cce8:	f1a5 0508 	sub.w	r5, r5, #8
 800ccec:	dc6b      	bgt.n	800cdc6 <__kernel_rem_pio2+0x5ee>
 800ccee:	4645      	mov	r5, r8
 800ccf0:	2d01      	cmp	r5, #1
 800ccf2:	f1a4 0408 	sub.w	r4, r4, #8
 800ccf6:	f300 8087 	bgt.w	800ce08 <__kernel_rem_pio2+0x630>
 800ccfa:	9c05      	ldr	r4, [sp, #20]
 800ccfc:	ab48      	add	r3, sp, #288	@ 0x120
 800ccfe:	441c      	add	r4, r3
 800cd00:	2000      	movs	r0, #0
 800cd02:	2100      	movs	r1, #0
 800cd04:	f1b8 0f01 	cmp.w	r8, #1
 800cd08:	f300 809c 	bgt.w	800ce44 <__kernel_rem_pio2+0x66c>
 800cd0c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800cd10:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800cd14:	f1b9 0f00 	cmp.w	r9, #0
 800cd18:	f040 80a6 	bne.w	800ce68 <__kernel_rem_pio2+0x690>
 800cd1c:	9b04      	ldr	r3, [sp, #16]
 800cd1e:	e9c3 7800 	strd	r7, r8, [r3]
 800cd22:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800cd26:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800cd2a:	e7c6      	b.n	800ccba <__kernel_rem_pio2+0x4e2>
 800cd2c:	9d05      	ldr	r5, [sp, #20]
 800cd2e:	ab48      	add	r3, sp, #288	@ 0x120
 800cd30:	441d      	add	r5, r3
 800cd32:	4644      	mov	r4, r8
 800cd34:	2000      	movs	r0, #0
 800cd36:	2100      	movs	r1, #0
 800cd38:	2c00      	cmp	r4, #0
 800cd3a:	da35      	bge.n	800cda8 <__kernel_rem_pio2+0x5d0>
 800cd3c:	f1b9 0f00 	cmp.w	r9, #0
 800cd40:	d038      	beq.n	800cdb4 <__kernel_rem_pio2+0x5dc>
 800cd42:	4602      	mov	r2, r0
 800cd44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd48:	9c04      	ldr	r4, [sp, #16]
 800cd4a:	e9c4 2300 	strd	r2, r3, [r4]
 800cd4e:	4602      	mov	r2, r0
 800cd50:	460b      	mov	r3, r1
 800cd52:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800cd56:	f7f4 f9cf 	bl	80010f8 <__aeabi_dsub>
 800cd5a:	ad4a      	add	r5, sp, #296	@ 0x128
 800cd5c:	2401      	movs	r4, #1
 800cd5e:	45a0      	cmp	r8, r4
 800cd60:	da2b      	bge.n	800cdba <__kernel_rem_pio2+0x5e2>
 800cd62:	f1b9 0f00 	cmp.w	r9, #0
 800cd66:	d002      	beq.n	800cd6e <__kernel_rem_pio2+0x596>
 800cd68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	9b04      	ldr	r3, [sp, #16]
 800cd70:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800cd74:	e7a1      	b.n	800ccba <__kernel_rem_pio2+0x4e2>
 800cd76:	9c05      	ldr	r4, [sp, #20]
 800cd78:	ab48      	add	r3, sp, #288	@ 0x120
 800cd7a:	441c      	add	r4, r3
 800cd7c:	2000      	movs	r0, #0
 800cd7e:	2100      	movs	r1, #0
 800cd80:	f1b8 0f00 	cmp.w	r8, #0
 800cd84:	da09      	bge.n	800cd9a <__kernel_rem_pio2+0x5c2>
 800cd86:	f1b9 0f00 	cmp.w	r9, #0
 800cd8a:	d002      	beq.n	800cd92 <__kernel_rem_pio2+0x5ba>
 800cd8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd90:	4619      	mov	r1, r3
 800cd92:	9b04      	ldr	r3, [sp, #16]
 800cd94:	e9c3 0100 	strd	r0, r1, [r3]
 800cd98:	e78f      	b.n	800ccba <__kernel_rem_pio2+0x4e2>
 800cd9a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800cd9e:	f7f4 f9ad 	bl	80010fc <__adddf3>
 800cda2:	f108 38ff 	add.w	r8, r8, #4294967295
 800cda6:	e7eb      	b.n	800cd80 <__kernel_rem_pio2+0x5a8>
 800cda8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800cdac:	f7f4 f9a6 	bl	80010fc <__adddf3>
 800cdb0:	3c01      	subs	r4, #1
 800cdb2:	e7c1      	b.n	800cd38 <__kernel_rem_pio2+0x560>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	460b      	mov	r3, r1
 800cdb8:	e7c6      	b.n	800cd48 <__kernel_rem_pio2+0x570>
 800cdba:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800cdbe:	f7f4 f99d 	bl	80010fc <__adddf3>
 800cdc2:	3401      	adds	r4, #1
 800cdc4:	e7cb      	b.n	800cd5e <__kernel_rem_pio2+0x586>
 800cdc6:	ed95 7b00 	vldr	d7, [r5]
 800cdca:	ed8d 7b00 	vstr	d7, [sp]
 800cdce:	ed95 7b02 	vldr	d7, [r5, #8]
 800cdd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdd6:	ec53 2b17 	vmov	r2, r3, d7
 800cdda:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cdde:	f7f4 f98d 	bl	80010fc <__adddf3>
 800cde2:	4602      	mov	r2, r0
 800cde4:	460b      	mov	r3, r1
 800cde6:	4606      	mov	r6, r0
 800cde8:	460f      	mov	r7, r1
 800cdea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdee:	f7f4 f983 	bl	80010f8 <__aeabi_dsub>
 800cdf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cdf6:	f7f4 f981 	bl	80010fc <__adddf3>
 800cdfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cdfe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ce02:	e9c5 6700 	strd	r6, r7, [r5]
 800ce06:	e76d      	b.n	800cce4 <__kernel_rem_pio2+0x50c>
 800ce08:	ed94 7b00 	vldr	d7, [r4]
 800ce0c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ce10:	ec51 0b17 	vmov	r0, r1, d7
 800ce14:	4652      	mov	r2, sl
 800ce16:	465b      	mov	r3, fp
 800ce18:	ed8d 7b00 	vstr	d7, [sp]
 800ce1c:	f7f4 f96e 	bl	80010fc <__adddf3>
 800ce20:	4602      	mov	r2, r0
 800ce22:	460b      	mov	r3, r1
 800ce24:	4606      	mov	r6, r0
 800ce26:	460f      	mov	r7, r1
 800ce28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce2c:	f7f4 f964 	bl	80010f8 <__aeabi_dsub>
 800ce30:	4652      	mov	r2, sl
 800ce32:	465b      	mov	r3, fp
 800ce34:	f7f4 f962 	bl	80010fc <__adddf3>
 800ce38:	3d01      	subs	r5, #1
 800ce3a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ce3e:	e9c4 6700 	strd	r6, r7, [r4]
 800ce42:	e755      	b.n	800ccf0 <__kernel_rem_pio2+0x518>
 800ce44:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ce48:	f7f4 f958 	bl	80010fc <__adddf3>
 800ce4c:	f108 38ff 	add.w	r8, r8, #4294967295
 800ce50:	e758      	b.n	800cd04 <__kernel_rem_pio2+0x52c>
 800ce52:	bf00      	nop
 800ce54:	f3af 8000 	nop.w
	...
 800ce60:	41700000 	.word	0x41700000
 800ce64:	3e700000 	.word	0x3e700000
 800ce68:	9b04      	ldr	r3, [sp, #16]
 800ce6a:	9a04      	ldr	r2, [sp, #16]
 800ce6c:	601f      	str	r7, [r3, #0]
 800ce6e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800ce72:	605c      	str	r4, [r3, #4]
 800ce74:	609d      	str	r5, [r3, #8]
 800ce76:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ce7a:	60d3      	str	r3, [r2, #12]
 800ce7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ce80:	6110      	str	r0, [r2, #16]
 800ce82:	6153      	str	r3, [r2, #20]
 800ce84:	e719      	b.n	800ccba <__kernel_rem_pio2+0x4e2>
 800ce86:	bf00      	nop

0800ce88 <scalbn>:
 800ce88:	b570      	push	{r4, r5, r6, lr}
 800ce8a:	ec55 4b10 	vmov	r4, r5, d0
 800ce8e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ce92:	4606      	mov	r6, r0
 800ce94:	462b      	mov	r3, r5
 800ce96:	b991      	cbnz	r1, 800cebe <scalbn+0x36>
 800ce98:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ce9c:	4323      	orrs	r3, r4
 800ce9e:	d03d      	beq.n	800cf1c <scalbn+0x94>
 800cea0:	4b35      	ldr	r3, [pc, #212]	@ (800cf78 <scalbn+0xf0>)
 800cea2:	4620      	mov	r0, r4
 800cea4:	4629      	mov	r1, r5
 800cea6:	2200      	movs	r2, #0
 800cea8:	f7f4 fade 	bl	8001468 <__aeabi_dmul>
 800ceac:	4b33      	ldr	r3, [pc, #204]	@ (800cf7c <scalbn+0xf4>)
 800ceae:	429e      	cmp	r6, r3
 800ceb0:	4604      	mov	r4, r0
 800ceb2:	460d      	mov	r5, r1
 800ceb4:	da0f      	bge.n	800ced6 <scalbn+0x4e>
 800ceb6:	a328      	add	r3, pc, #160	@ (adr r3, 800cf58 <scalbn+0xd0>)
 800ceb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cebc:	e01e      	b.n	800cefc <scalbn+0x74>
 800cebe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800cec2:	4291      	cmp	r1, r2
 800cec4:	d10b      	bne.n	800cede <scalbn+0x56>
 800cec6:	4622      	mov	r2, r4
 800cec8:	4620      	mov	r0, r4
 800ceca:	4629      	mov	r1, r5
 800cecc:	f7f4 f916 	bl	80010fc <__adddf3>
 800ced0:	4604      	mov	r4, r0
 800ced2:	460d      	mov	r5, r1
 800ced4:	e022      	b.n	800cf1c <scalbn+0x94>
 800ced6:	460b      	mov	r3, r1
 800ced8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cedc:	3936      	subs	r1, #54	@ 0x36
 800cede:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800cee2:	4296      	cmp	r6, r2
 800cee4:	dd0d      	ble.n	800cf02 <scalbn+0x7a>
 800cee6:	2d00      	cmp	r5, #0
 800cee8:	a11d      	add	r1, pc, #116	@ (adr r1, 800cf60 <scalbn+0xd8>)
 800ceea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceee:	da02      	bge.n	800cef6 <scalbn+0x6e>
 800cef0:	a11d      	add	r1, pc, #116	@ (adr r1, 800cf68 <scalbn+0xe0>)
 800cef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cef6:	a31a      	add	r3, pc, #104	@ (adr r3, 800cf60 <scalbn+0xd8>)
 800cef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cefc:	f7f4 fab4 	bl	8001468 <__aeabi_dmul>
 800cf00:	e7e6      	b.n	800ced0 <scalbn+0x48>
 800cf02:	1872      	adds	r2, r6, r1
 800cf04:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800cf08:	428a      	cmp	r2, r1
 800cf0a:	dcec      	bgt.n	800cee6 <scalbn+0x5e>
 800cf0c:	2a00      	cmp	r2, #0
 800cf0e:	dd08      	ble.n	800cf22 <scalbn+0x9a>
 800cf10:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cf14:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800cf18:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cf1c:	ec45 4b10 	vmov	d0, r4, r5
 800cf20:	bd70      	pop	{r4, r5, r6, pc}
 800cf22:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800cf26:	da08      	bge.n	800cf3a <scalbn+0xb2>
 800cf28:	2d00      	cmp	r5, #0
 800cf2a:	a10b      	add	r1, pc, #44	@ (adr r1, 800cf58 <scalbn+0xd0>)
 800cf2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf30:	dac1      	bge.n	800ceb6 <scalbn+0x2e>
 800cf32:	a10f      	add	r1, pc, #60	@ (adr r1, 800cf70 <scalbn+0xe8>)
 800cf34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf38:	e7bd      	b.n	800ceb6 <scalbn+0x2e>
 800cf3a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cf3e:	3236      	adds	r2, #54	@ 0x36
 800cf40:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800cf44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cf48:	4620      	mov	r0, r4
 800cf4a:	4b0d      	ldr	r3, [pc, #52]	@ (800cf80 <scalbn+0xf8>)
 800cf4c:	4629      	mov	r1, r5
 800cf4e:	2200      	movs	r2, #0
 800cf50:	e7d4      	b.n	800cefc <scalbn+0x74>
 800cf52:	bf00      	nop
 800cf54:	f3af 8000 	nop.w
 800cf58:	c2f8f359 	.word	0xc2f8f359
 800cf5c:	01a56e1f 	.word	0x01a56e1f
 800cf60:	8800759c 	.word	0x8800759c
 800cf64:	7e37e43c 	.word	0x7e37e43c
 800cf68:	8800759c 	.word	0x8800759c
 800cf6c:	fe37e43c 	.word	0xfe37e43c
 800cf70:	c2f8f359 	.word	0xc2f8f359
 800cf74:	81a56e1f 	.word	0x81a56e1f
 800cf78:	43500000 	.word	0x43500000
 800cf7c:	ffff3cb0 	.word	0xffff3cb0
 800cf80:	3c900000 	.word	0x3c900000
 800cf84:	00000000 	.word	0x00000000

0800cf88 <floor>:
 800cf88:	ec51 0b10 	vmov	r0, r1, d0
 800cf8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cf90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf94:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800cf98:	2e13      	cmp	r6, #19
 800cf9a:	460c      	mov	r4, r1
 800cf9c:	4605      	mov	r5, r0
 800cf9e:	4680      	mov	r8, r0
 800cfa0:	dc34      	bgt.n	800d00c <floor+0x84>
 800cfa2:	2e00      	cmp	r6, #0
 800cfa4:	da17      	bge.n	800cfd6 <floor+0x4e>
 800cfa6:	a332      	add	r3, pc, #200	@ (adr r3, 800d070 <floor+0xe8>)
 800cfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfac:	f7f4 f8a6 	bl	80010fc <__adddf3>
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	f7f4 fce8 	bl	8001988 <__aeabi_dcmpgt>
 800cfb8:	b150      	cbz	r0, 800cfd0 <floor+0x48>
 800cfba:	2c00      	cmp	r4, #0
 800cfbc:	da55      	bge.n	800d06a <floor+0xe2>
 800cfbe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800cfc2:	432c      	orrs	r4, r5
 800cfc4:	2500      	movs	r5, #0
 800cfc6:	42ac      	cmp	r4, r5
 800cfc8:	4c2b      	ldr	r4, [pc, #172]	@ (800d078 <floor+0xf0>)
 800cfca:	bf08      	it	eq
 800cfcc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800cfd0:	4621      	mov	r1, r4
 800cfd2:	4628      	mov	r0, r5
 800cfd4:	e023      	b.n	800d01e <floor+0x96>
 800cfd6:	4f29      	ldr	r7, [pc, #164]	@ (800d07c <floor+0xf4>)
 800cfd8:	4137      	asrs	r7, r6
 800cfda:	ea01 0307 	and.w	r3, r1, r7
 800cfde:	4303      	orrs	r3, r0
 800cfe0:	d01d      	beq.n	800d01e <floor+0x96>
 800cfe2:	a323      	add	r3, pc, #140	@ (adr r3, 800d070 <floor+0xe8>)
 800cfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe8:	f7f4 f888 	bl	80010fc <__adddf3>
 800cfec:	2200      	movs	r2, #0
 800cfee:	2300      	movs	r3, #0
 800cff0:	f7f4 fcca 	bl	8001988 <__aeabi_dcmpgt>
 800cff4:	2800      	cmp	r0, #0
 800cff6:	d0eb      	beq.n	800cfd0 <floor+0x48>
 800cff8:	2c00      	cmp	r4, #0
 800cffa:	bfbe      	ittt	lt
 800cffc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d000:	4133      	asrlt	r3, r6
 800d002:	18e4      	addlt	r4, r4, r3
 800d004:	ea24 0407 	bic.w	r4, r4, r7
 800d008:	2500      	movs	r5, #0
 800d00a:	e7e1      	b.n	800cfd0 <floor+0x48>
 800d00c:	2e33      	cmp	r6, #51	@ 0x33
 800d00e:	dd0a      	ble.n	800d026 <floor+0x9e>
 800d010:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d014:	d103      	bne.n	800d01e <floor+0x96>
 800d016:	4602      	mov	r2, r0
 800d018:	460b      	mov	r3, r1
 800d01a:	f7f4 f86f 	bl	80010fc <__adddf3>
 800d01e:	ec41 0b10 	vmov	d0, r0, r1
 800d022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d026:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d02a:	f04f 37ff 	mov.w	r7, #4294967295
 800d02e:	40df      	lsrs	r7, r3
 800d030:	4207      	tst	r7, r0
 800d032:	d0f4      	beq.n	800d01e <floor+0x96>
 800d034:	a30e      	add	r3, pc, #56	@ (adr r3, 800d070 <floor+0xe8>)
 800d036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03a:	f7f4 f85f 	bl	80010fc <__adddf3>
 800d03e:	2200      	movs	r2, #0
 800d040:	2300      	movs	r3, #0
 800d042:	f7f4 fca1 	bl	8001988 <__aeabi_dcmpgt>
 800d046:	2800      	cmp	r0, #0
 800d048:	d0c2      	beq.n	800cfd0 <floor+0x48>
 800d04a:	2c00      	cmp	r4, #0
 800d04c:	da0a      	bge.n	800d064 <floor+0xdc>
 800d04e:	2e14      	cmp	r6, #20
 800d050:	d101      	bne.n	800d056 <floor+0xce>
 800d052:	3401      	adds	r4, #1
 800d054:	e006      	b.n	800d064 <floor+0xdc>
 800d056:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d05a:	2301      	movs	r3, #1
 800d05c:	40b3      	lsls	r3, r6
 800d05e:	441d      	add	r5, r3
 800d060:	4545      	cmp	r5, r8
 800d062:	d3f6      	bcc.n	800d052 <floor+0xca>
 800d064:	ea25 0507 	bic.w	r5, r5, r7
 800d068:	e7b2      	b.n	800cfd0 <floor+0x48>
 800d06a:	2500      	movs	r5, #0
 800d06c:	462c      	mov	r4, r5
 800d06e:	e7af      	b.n	800cfd0 <floor+0x48>
 800d070:	8800759c 	.word	0x8800759c
 800d074:	7e37e43c 	.word	0x7e37e43c
 800d078:	bff00000 	.word	0xbff00000
 800d07c:	000fffff 	.word	0x000fffff

0800d080 <_init>:
 800d080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d082:	bf00      	nop
 800d084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d086:	bc08      	pop	{r3}
 800d088:	469e      	mov	lr, r3
 800d08a:	4770      	bx	lr

0800d08c <_fini>:
 800d08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d08e:	bf00      	nop
 800d090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d092:	bc08      	pop	{r3}
 800d094:	469e      	mov	lr, r3
 800d096:	4770      	bx	lr
