{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:56:44 2020 " "Info: Processing started: Mon Jun 22 09:56:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_1 -c lab3_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_1 -c lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3_1.v(111) " "Warning (10268): Verilog HDL information at lab3_1.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file lab3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_1 " "Info: Found entity 1: lab3_1" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Info: Found entity 2: clock" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 count_00_23_bcd " "Info: Found entity 3: count_00_23_bcd" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 count_00_59_bcd " "Info: Found entity 4: count_00_59_bcd" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 bcd_to_seg7_1 " "Info: Found entity 6: bcd_to_seg7_1" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 seg7_select " "Info: Found entity 7: seg7_select" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 183 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_1 " "Info: Elaborating entity \"lab3_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:m1\"" {  } { { "lab3_1.v" "m1" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab3_1.v(151) " "Warning (10240): Verilog HDL Always Construct warning at lab3_1.v(151): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:m2\"" {  } { { "lab3_1.v" "m2" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab3_1.v(151) " "Warning (10240): Verilog HDL Always Construct warning at lab3_1.v(151): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:m3 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:m3\"" {  } { { "lab3_1.v" "m3" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_00_23_bcd clock:m3\|count_00_23_bcd:m6 " "Info: Elaborating entity \"count_00_23_bcd\" for hierarchy \"clock:m3\|count_00_23_bcd:m6\"" {  } { { "lab3_1.v" "m6" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_00_59_bcd clock:m3\|count_00_59_bcd:m7 " "Info: Elaborating entity \"count_00_59_bcd\" for hierarchy \"clock:m3\|count_00_59_bcd:m7\"" {  } { { "lab3_1.v" "m7" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:m4 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:m4\"" {  } { { "lab3_1.v" "m4" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:m5 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:m5\"" {  } { { "lab3_1.v" "m5" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock:m3\|count_00_59_bcd:m8\|count1reg\[0\]~8 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock:m3\|count_00_59_bcd:m8\|count1reg\[0\]~8\"" {  } { { "lab3_1.v" "count1reg\[0\]~8" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock:m3\|count_00_59_bcd:m7\|count1reg\[0\]~8 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock:m3\|count_00_59_bcd:m7\|count1reg\[0\]~8\"" {  } { { "lab3_1.v" "count1reg\[0\]~8" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock:m3\|count_00_23_bcd:m6\|count0reg\[0\]~12 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock:m3\|count_00_23_bcd:m6\|count0reg\[0\]~12\"" {  } { { "lab3_1.v" "count0reg\[0\]~12" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 75 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock:m3\|count_00_59_bcd:m8\|count0reg\[0\]~8 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock:m3\|count_00_59_bcd:m8\|count0reg\[0\]~8\"" {  } { { "lab3_1.v" "count0reg\[0\]~8" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock:m3\|count_00_59_bcd:m7\|count0reg\[0\]~8 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock:m3\|count_00_59_bcd:m7\|count0reg\[0\]~8\"" {  } { { "lab3_1.v" "count0reg\[0\]~8" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:m2\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:m2\|divider\[0\]~0\"" {  } { { "lab3_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 157 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:m1\|divider\[0\]~0 20 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=20) from the following logic: \"freq_div:m1\|divider\[0\]~0\"" {  } { { "lab3_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 157 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "clock:m3\|count_00_23_bcd:m6\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"clock:m3\|count_00_23_bcd:m6\|Add0\"" {  } { { "lab3_1.v" "Add0" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0 " "Info: Instantiated megafunction \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2 " "Info: Instantiated megafunction \"clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_counter:count0reg_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:m2\|lpm_counter:divider_rtl_5 " "Info: Elaborated megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:m2\|lpm_counter:divider_rtl_5 " "Info: Instantiated megafunction \"freq_div:m2\|lpm_counter:divider_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter freq_div:m2\|lpm_counter:divider_rtl_5 " "Info: Elaborated megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:m2\|lpm_counter:divider_rtl_5\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:m1\|lpm_counter:divider_rtl_6 " "Info: Elaborated megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_6\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:m1\|lpm_counter:divider_rtl_6 " "Info: Instantiated megafunction \"freq_div:m1\|lpm_counter:divider_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter freq_div:m1\|lpm_counter:divider_rtl_6 " "Info: Elaborated megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:m1\|lpm_counter:divider_rtl_6\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\"" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|addcore:adder clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"clock:m3\|count_00_23_bcd:m6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 195 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Info: Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Info: Implemented 116 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:56:49 2020 " "Info: Processing ended: Mon Jun 22 09:56:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:56:50 2020 " "Info: Processing started: Mon Jun 22 09:56:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3_1 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab3_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Jun 22 2020 09:56:51 " "Info: Started fitting attempt 1 on Mon Jun 22 2020 at 09:56:51" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:56:54 2020 " "Info: Processing ended: Mon Jun 22 09:56:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:56:56 2020 " "Info: Processing started: Mon Jun 22 09:56:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:56:57 2020 " "Info: Processing ended: Mon Jun 22 09:56:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 09:56:59 2020 " "Info: Processing started: Mon Jun 22 09:56:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] " "Info: Detected ripple clock \"freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:m2\|lpm_counter:divider_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 70.92 MHz 14.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 70.92 MHz between source register \"clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (period= 14.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest register register " "Info: + Longest register to register delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC4_F18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F18; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 2.500 ns clock:m3\|count_00_59_bcd:m7\|LessThan0~0 2 COMB LC1_F18 1 " "Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC1_F18; Fanout = 1; COMB Node = 'clock:m3\|count_00_59_bcd:m7\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] clock:m3|count_00_59_bcd:m7|LessThan0~0 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.500 ns clock:m3\|count_00_59_bcd:m7\|LessThan0~1 3 COMB LC3_F17 3 " "Info: 3: + IC(1.700 ns) + CELL(2.300 ns) = 6.500 ns; Loc. = LC3_F17; Fanout = 3; COMB Node = 'clock:m3\|count_00_59_bcd:m7\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { clock:m3|count_00_59_bcd:m7|LessThan0~0 clock:m3|count_00_59_bcd:m7|LessThan0~1 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 10.400 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~1 4 COMB LC8_F18 4 " "Info: 4: + IC(1.700 ns) + CELL(2.200 ns) = 10.400 ns; Loc. = LC8_F18; Fanout = 4; COMB Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock:m3|count_00_59_bcd:m7|LessThan0~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 12.000 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 5 REG LC4_F18 5 " "Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 12.000 ns; Loc. = LC4_F18; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 68.33 % ) " "Info: Total cell delay = 8.200 ns ( 68.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 31.67 % ) " "Info: Total interconnect delay = 3.800 ns ( 31.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] clock:m3|count_00_59_bcd:m7|LessThan0~0 clock:m3|count_00_59_bcd:m7|LessThan0~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} clock:m3|count_00_59_bcd:m7|LessThan0~0 {} clock:m3|count_00_59_bcd:m7|LessThan0~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.200ns 1.700ns 1.700ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 35 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 35; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_A18 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A18; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_F18 5 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC4_F18; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 35 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 35; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_A18 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A18; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_F18 5 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC4_F18; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m7\|lpm_counter:count1reg_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] clock:m3|count_00_59_bcd:m7|LessThan0~0 clock:m3|count_00_59_bcd:m7|LessThan0~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} clock:m3|count_00_59_bcd:m7|LessThan0~0 {} clock:m3|count_00_59_bcd:m7|LessThan0~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.200ns 1.700ns 1.700ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] enable clk 7.100 ns register " "Info: tsu for register \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 7.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns + Longest pin register " "Info: + Longest pin to register delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.200 ns) 12.500 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~0 2 COMB LC1_B18 7 " "Info: 2: + IC(4.400 ns) + CELL(2.200 ns) = 12.500 ns; Loc. = LC1_B18; Fanout = 7; COMB Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 14.200 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_B18 5 " "Info: 3: + IC(0.200 ns) + CELL(1.500 ns) = 14.200 ns; Loc. = LC4_B18; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.600 ns ( 67.61 % ) " "Info: Total cell delay = 9.600 ns ( 67.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 32.39 % ) " "Info: Total interconnect delay = 4.600 ns ( 32.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 35 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 35; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_A18 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A18; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC4_B18 5 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC4_B18; Fanout = 5; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { enable clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0 {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7_out\[6\] clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 40.100 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7_out\[6\]\" through register \"clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" is 40.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 35 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 35; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_A18 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A18; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 3 REG LC5_B18 6 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC5_B18; Fanout = 6; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.900 ns + Longest register pin " "Info: + Longest register to pin delay is 30.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 1 REG LC5_B18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B18; Fanout = 6; REG Node = 'clock:m3\|count_00_59_bcd:m8\|lpm_counter:count1reg_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.200 ns) 6.300 ns count_out\[1\]~25 2 COMB LC8_F2 1 " "Info: 2: + IC(4.100 ns) + CELL(2.200 ns) = 6.300 ns; Loc. = LC8_F2; Fanout = 1; COMB Node = 'count_out\[1\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] count_out[1]~25 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 8.800 ns count_out\[1\]~26 3 COMB LC2_F2 1 " "Info: 3: + IC(0.200 ns) + CELL(2.300 ns) = 8.800 ns; Loc. = LC2_F2; Fanout = 1; COMB Node = 'count_out\[1\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { count_out[1]~25 count_out[1]~26 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.200 ns) 15.100 ns count_out\[1\]~29 4 COMB LC5_B17 7 " "Info: 4: + IC(4.100 ns) + CELL(2.200 ns) = 15.100 ns; Loc. = LC5_B17; Fanout = 7; COMB Node = 'count_out\[1\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { count_out[1]~26 count_out[1]~29 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.200 ns) 21.400 ns bcd_to_seg7_1:m4\|WideOr0~0 5 COMB LC7_F24 1 " "Info: 5: + IC(4.100 ns) + CELL(2.200 ns) = 21.400 ns; Loc. = LC7_F24; Fanout = 1; COMB Node = 'bcd_to_seg7_1:m4\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { count_out[1]~29 bcd_to_seg7_1:m4|WideOr0~0 } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(6.300 ns) 30.900 ns seg7_out\[6\] 6 PIN PIN_23 0 " "Info: 6: + IC(3.200 ns) + CELL(6.300 ns) = 30.900 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { bcd_to_seg7_1:m4|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.200 ns ( 49.19 % ) " "Info: Total cell delay = 15.200 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.700 ns ( 50.81 % ) " "Info: Total interconnect delay = 15.700 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] count_out[1]~25 count_out[1]~26 count_out[1]~29 bcd_to_seg7_1:m4|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} count_out[1]~25 {} count_out[1]~26 {} count_out[1]~29 {} bcd_to_seg7_1:m4|WideOr0~0 {} seg7_out[6] {} } { 0.000ns 4.100ns 0.200ns 4.100ns 4.100ns 3.200ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] count_out[1]~25 count_out[1]~26 count_out[1]~29 bcd_to_seg7_1:m4|WideOr0~0 seg7_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} count_out[1]~25 {} count_out[1]~26 {} count_out[1]~29 {} bcd_to_seg7_1:m4|WideOr0~0 {} seg7_out[6] {} } { 0.000ns 4.100ns 0.200ns 4.100ns 4.100ns 3.200ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clock:m3\|count_00_59_bcd:m8\|carryreg enable clk -1.400 ns register " "Info: th for register \"clock:m3\|count_00_59_bcd:m8\|carryreg\" (data pin = \"enable\", clock pin = \"clk\") is -1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 35 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 35; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC1_A18 28 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A18; Fanout = 28; REG Node = 'freq_div:m1\|lpm_counter:divider_rtl_6\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 8.500 ns clock:m3\|count_00_59_bcd:m8\|carryreg 3 REG LC2_F18 17 " "Info: 3: + IC(4.200 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC2_F18; Fanout = 17; REG Node = 'clock:m3\|count_00_59_bcd:m8\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|carryreg } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total cell delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total interconnect delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m8|carryreg {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.000 ns) 11.600 ns clock:m3\|count_00_59_bcd:m8\|carryreg 2 REG LC2_F18 17 " "Info: 2: + IC(3.700 ns) + CELL(2.000 ns) = 11.600 ns; Loc. = LC2_F18; Fanout = 17; REG Node = 'clock:m3\|count_00_59_bcd:m8\|carryreg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { enable clock:m3|count_00_59_bcd:m8|carryreg } "NODE_NAME" } } { "lab3_1.v" "" { Text "C:/altera/90sp2/quartus/lab3/lab3_1/lab3_1.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 68.10 % ) " "Info: Total cell delay = 7.900 ns ( 68.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 31.90 % ) " "Info: Total interconnect delay = 3.700 ns ( 31.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { enable clock:m3|count_00_59_bcd:m8|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|carryreg {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] clock:m3|count_00_59_bcd:m8|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clock:m3|count_00_59_bcd:m8|carryreg {} } { 0.000ns 0.000ns 2.200ns 4.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { enable clock:m3|count_00_59_bcd:m8|carryreg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { enable {} enable~out {} clock:m3|count_00_59_bcd:m8|carryreg {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 09:57:00 2020 " "Info: Processing ended: Mon Jun 22 09:57:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
