Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Apr 23 23:50:28 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_VGA_timing_summary_routed.rpt -rpx top_VGA_timing_summary_routed.rpx
| Design       : top_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.913        0.000                      0                 1059        0.086        0.000                      0                 1059        4.500        0.000                       0                   434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.913        0.000                      0                 1059        0.086        0.000                      0                 1059        4.500        0.000                       0                   434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/speed_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/speed_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 2.033ns (34.379%)  route 3.880ns (65.621%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.545     5.066    i_sourcemultiplexer/CLK
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  i_sourcemultiplexer/speed_s_reg[4]/Q
                         net (fo=5, routed)           0.689     6.212    i_sourcemultiplexer/speed_s_reg_n_0_[4]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  i_sourcemultiplexer/tempspeed_v[5]_i_6/O
                         net (fo=1, routed)           0.000     6.336    i_sourcemultiplexer/tempspeed_v[5]_i_6_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  i_sourcemultiplexer/tempspeed_v_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.895    i_sourcemultiplexer/tempspeed_v_reg[5]_i_3_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  i_sourcemultiplexer/tempspeed_v_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.009    i_sourcemultiplexer/tempspeed_v_reg[14]_i_4_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.248 f  i_sourcemultiplexer/tempspeed_v_reg[14]_i_2/O[2]
                         net (fo=2, routed)           0.835     8.083    i_sourcemultiplexer/plusOp3[13]
    SLICE_X40Y26         LUT4 (Prop_lut4_I1_O)        0.302     8.385 f  i_sourcemultiplexer/tempspeed_v[15]_i_4/O
                         net (fo=8, routed)           0.804     9.188    i_sourcemultiplexer/tempspeed_v[15]_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.312 f  i_sourcemultiplexer/tempspeed_v[13]_i_4/O
                         net (fo=5, routed)           0.798    10.110    i_sourcemultiplexer/tempspeed_v[13]_i_4_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.234 r  i_sourcemultiplexer/tempspeed_v[12]_i_1/O
                         net (fo=2, routed)           0.745    10.980    i_sourcemultiplexer/p_0_in[12]
    SLICE_X37Y26         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.430    14.771    i_sourcemultiplexer/CLK
    SLICE_X37Y26         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[12]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDCE (Setup_fdce_C_D)       -0.103    14.893    i_sourcemultiplexer/speed_s_reg[12]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/pixelcount_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 2.170ns (36.804%)  route 3.726ns (63.196%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.558     5.079    i_vgacontroller/CLK
    SLICE_X41Y33         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=13, routed)          1.124     6.659    i_vgacontroller/pixelvertical[1]
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.152     6.811 r  i_vgacontroller/s_pixelvertical[9]_i_6/O
                         net (fo=2, routed)           1.102     7.913    i_vgacontroller/s_pixelvertical[9]_i_6_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.326     8.239 f  i_vgacontroller/pixelcount_s[0]_i_4/O
                         net (fo=16, routed)          1.501     9.739    i_memory2/s_pixelhorizontal_reg[1]
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.863 r  i_memory2/pixelcount_s[0]_i_8/O
                         net (fo=1, routed)           0.000     9.863    i_memory2/pixelcount_s[0]_i_8_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  i_memory2/pixelcount_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    i_memory2/pixelcount_s_reg[0]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  i_memory2/pixelcount_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    i_memory2/pixelcount_s_reg[4]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  i_memory2/pixelcount_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    i_memory2/pixelcount_s_reg[8]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.975 r  i_memory2/pixelcount_s_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.975    i_memory2/pixelcount_s_reg[12]_i_1_n_6
    SLICE_X32Y46         FDCE                                         r  i_memory2/pixelcount_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.445    14.786    i_memory2/CLK
    SLICE_X32Y46         FDCE                                         r  i_memory2/pixelcount_s_reg[13]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.062    15.001    i_memory2/pixelcount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/speed_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/speed_s_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.015ns (34.778%)  route 3.779ns (65.222%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.545     5.066    i_sourcemultiplexer/CLK
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  i_sourcemultiplexer/speed_s_reg[4]/Q
                         net (fo=5, routed)           0.689     6.212    i_sourcemultiplexer/speed_s_reg_n_0_[4]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  i_sourcemultiplexer/tempspeed_v[5]_i_6/O
                         net (fo=1, routed)           0.000     6.336    i_sourcemultiplexer/tempspeed_v[5]_i_6_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  i_sourcemultiplexer/tempspeed_v_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.895    i_sourcemultiplexer/tempspeed_v_reg[5]_i_3_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.229 f  i_sourcemultiplexer/tempspeed_v_reg[14]_i_4/O[1]
                         net (fo=2, routed)           0.886     8.115    i_sourcemultiplexer/plusOp3[8]
    SLICE_X38Y25         LUT4 (Prop_lut4_I1_O)        0.303     8.418 r  i_sourcemultiplexer/tempspeed_v[15]_i_5/O
                         net (fo=8, routed)           1.188     9.606    i_sourcemultiplexer/tempspeed_v[15]_i_5_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.730 r  i_sourcemultiplexer/tempspeed_v[9]_i_2/O
                         net (fo=1, routed)           0.427    10.157    i_sourcemultiplexer/tempspeed_v[9]_i_2_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.281 r  i_sourcemultiplexer/tempspeed_v[9]_i_1/O
                         net (fo=2, routed)           0.579    10.860    i_sourcemultiplexer/p_0_in[9]
    SLICE_X37Y26         FDPE                                         r  i_sourcemultiplexer/speed_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.430    14.771    i_sourcemultiplexer/CLK
    SLICE_X37Y26         FDPE                                         r  i_sourcemultiplexer/speed_s_reg[9]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDPE (Setup_fdpe_C_D)       -0.101    14.895    i_sourcemultiplexer/speed_s_reg[9]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/speed_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/speed_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.033ns (35.058%)  route 3.766ns (64.942%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.545     5.066    i_sourcemultiplexer/CLK
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  i_sourcemultiplexer/speed_s_reg[4]/Q
                         net (fo=5, routed)           0.689     6.212    i_sourcemultiplexer/speed_s_reg_n_0_[4]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  i_sourcemultiplexer/tempspeed_v[5]_i_6/O
                         net (fo=1, routed)           0.000     6.336    i_sourcemultiplexer/tempspeed_v[5]_i_6_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  i_sourcemultiplexer/tempspeed_v_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.895    i_sourcemultiplexer/tempspeed_v_reg[5]_i_3_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  i_sourcemultiplexer/tempspeed_v_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.009    i_sourcemultiplexer/tempspeed_v_reg[14]_i_4_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.248 f  i_sourcemultiplexer/tempspeed_v_reg[14]_i_2/O[2]
                         net (fo=2, routed)           0.835     8.083    i_sourcemultiplexer/plusOp3[13]
    SLICE_X40Y26         LUT4 (Prop_lut4_I1_O)        0.302     8.385 f  i_sourcemultiplexer/tempspeed_v[15]_i_4/O
                         net (fo=8, routed)           0.804     9.188    i_sourcemultiplexer/tempspeed_v[15]_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.312 f  i_sourcemultiplexer/tempspeed_v[13]_i_4/O
                         net (fo=5, routed)           0.809    10.122    i_sourcemultiplexer/tempspeed_v[13]_i_4_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.246 r  i_sourcemultiplexer/tempspeed_v[11]_i_1/O
                         net (fo=2, routed)           0.620    10.865    i_sourcemultiplexer/p_0_in[11]
    SLICE_X36Y26         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.430    14.771    i_sourcemultiplexer/CLK
    SLICE_X36Y26         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[11]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y26         FDCE (Setup_fdce_C_D)       -0.071    14.925    i_sourcemultiplexer/speed_s_reg[11]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/pixelcount_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 2.059ns (35.591%)  route 3.726ns (64.409%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.558     5.079    i_vgacontroller/CLK
    SLICE_X41Y33         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=13, routed)          1.124     6.659    i_vgacontroller/pixelvertical[1]
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.152     6.811 r  i_vgacontroller/s_pixelvertical[9]_i_6/O
                         net (fo=2, routed)           1.102     7.913    i_vgacontroller/s_pixelvertical[9]_i_6_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.326     8.239 f  i_vgacontroller/pixelcount_s[0]_i_4/O
                         net (fo=16, routed)          1.501     9.739    i_memory2/s_pixelhorizontal_reg[1]
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.863 r  i_memory2/pixelcount_s[0]_i_8/O
                         net (fo=1, routed)           0.000     9.863    i_memory2/pixelcount_s[0]_i_8_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  i_memory2/pixelcount_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    i_memory2/pixelcount_s_reg[0]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  i_memory2/pixelcount_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    i_memory2/pixelcount_s_reg[4]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  i_memory2/pixelcount_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    i_memory2/pixelcount_s_reg[8]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.864 r  i_memory2/pixelcount_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.864    i_memory2/pixelcount_s_reg[12]_i_1_n_7
    SLICE_X32Y46         FDCE                                         r  i_memory2/pixelcount_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.445    14.786    i_memory2/CLK
    SLICE_X32Y46         FDCE                                         r  i_memory2/pixelcount_s_reg[12]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.062    15.001    i_memory2/pixelcount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/pixelcount_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.056ns (35.558%)  route 3.726ns (64.442%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.558     5.079    i_vgacontroller/CLK
    SLICE_X41Y33         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=13, routed)          1.124     6.659    i_vgacontroller/pixelvertical[1]
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.152     6.811 r  i_vgacontroller/s_pixelvertical[9]_i_6/O
                         net (fo=2, routed)           1.102     7.913    i_vgacontroller/s_pixelvertical[9]_i_6_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.326     8.239 f  i_vgacontroller/pixelcount_s[0]_i_4/O
                         net (fo=16, routed)          1.501     9.739    i_memory2/s_pixelhorizontal_reg[1]
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.863 r  i_memory2/pixelcount_s[0]_i_8/O
                         net (fo=1, routed)           0.000     9.863    i_memory2/pixelcount_s[0]_i_8_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  i_memory2/pixelcount_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    i_memory2/pixelcount_s_reg[0]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  i_memory2/pixelcount_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    i_memory2/pixelcount_s_reg[4]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.861 r  i_memory2/pixelcount_s_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.861    i_memory2/pixelcount_s_reg[8]_i_1_n_6
    SLICE_X32Y45         FDCE                                         r  i_memory2/pixelcount_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.445    14.786    i_memory2/CLK
    SLICE_X32Y45         FDCE                                         r  i_memory2/pixelcount_s_reg[9]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.062    15.001    i_memory2/pixelcount_s_reg[9]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/pixelcount_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 2.035ns (35.323%)  route 3.726ns (64.677%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.558     5.079    i_vgacontroller/CLK
    SLICE_X41Y33         FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vgacontroller/s_pixelvertical_reg[1]/Q
                         net (fo=13, routed)          1.124     6.659    i_vgacontroller/pixelvertical[1]
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.152     6.811 r  i_vgacontroller/s_pixelvertical[9]_i_6/O
                         net (fo=2, routed)           1.102     7.913    i_vgacontroller/s_pixelvertical[9]_i_6_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.326     8.239 f  i_vgacontroller/pixelcount_s[0]_i_4/O
                         net (fo=16, routed)          1.501     9.739    i_memory2/s_pixelhorizontal_reg[1]
    SLICE_X32Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.863 r  i_memory2/pixelcount_s[0]_i_8/O
                         net (fo=1, routed)           0.000     9.863    i_memory2/pixelcount_s[0]_i_8_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  i_memory2/pixelcount_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.413    i_memory2/pixelcount_s_reg[0]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  i_memory2/pixelcount_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    i_memory2/pixelcount_s_reg[4]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.840 r  i_memory2/pixelcount_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.840    i_memory2/pixelcount_s_reg[8]_i_1_n_4
    SLICE_X32Y45         FDCE                                         r  i_memory2/pixelcount_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.445    14.786    i_memory2/CLK
    SLICE_X32Y45         FDCE                                         r  i_memory2/pixelcount_s_reg[11]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.062    15.001    i_memory2/pixelcount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/speed_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/speed_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 2.015ns (35.627%)  route 3.641ns (64.373%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.545     5.066    i_sourcemultiplexer/CLK
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  i_sourcemultiplexer/speed_s_reg[4]/Q
                         net (fo=5, routed)           0.689     6.212    i_sourcemultiplexer/speed_s_reg_n_0_[4]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  i_sourcemultiplexer/tempspeed_v[5]_i_6/O
                         net (fo=1, routed)           0.000     6.336    i_sourcemultiplexer/tempspeed_v[5]_i_6_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  i_sourcemultiplexer/tempspeed_v_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.895    i_sourcemultiplexer/tempspeed_v_reg[5]_i_3_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.229 f  i_sourcemultiplexer/tempspeed_v_reg[14]_i_4/O[1]
                         net (fo=2, routed)           0.886     8.115    i_sourcemultiplexer/plusOp3[8]
    SLICE_X38Y25         LUT4 (Prop_lut4_I1_O)        0.303     8.418 r  i_sourcemultiplexer/tempspeed_v[15]_i_5/O
                         net (fo=8, routed)           1.186     9.604    i_sourcemultiplexer/tempspeed_v[15]_i_5_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.728 r  i_sourcemultiplexer/tempspeed_v[8]_i_2/O
                         net (fo=1, routed)           0.289    10.017    i_sourcemultiplexer/tempspeed_v[8]_i_2_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.141 r  i_sourcemultiplexer/tempspeed_v[8]_i_1/O
                         net (fo=2, routed)           0.581    10.722    i_sourcemultiplexer/p_0_in[8]
    SLICE_X37Y25         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.428    14.769    i_sourcemultiplexer/CLK
    SLICE_X37Y25         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[8]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)       -0.101    14.893    i_sourcemultiplexer/speed_s_reg[8]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/speed_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/speed_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.033ns (35.797%)  route 3.646ns (64.203%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.545     5.066    i_sourcemultiplexer/CLK
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  i_sourcemultiplexer/speed_s_reg[4]/Q
                         net (fo=5, routed)           0.689     6.212    i_sourcemultiplexer/speed_s_reg_n_0_[4]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  i_sourcemultiplexer/tempspeed_v[5]_i_6/O
                         net (fo=1, routed)           0.000     6.336    i_sourcemultiplexer/tempspeed_v[5]_i_6_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  i_sourcemultiplexer/tempspeed_v_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.895    i_sourcemultiplexer/tempspeed_v_reg[5]_i_3_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  i_sourcemultiplexer/tempspeed_v_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.009    i_sourcemultiplexer/tempspeed_v_reg[14]_i_4_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.248 f  i_sourcemultiplexer/tempspeed_v_reg[14]_i_2/O[2]
                         net (fo=2, routed)           0.835     8.083    i_sourcemultiplexer/plusOp3[13]
    SLICE_X40Y26         LUT4 (Prop_lut4_I1_O)        0.302     8.385 f  i_sourcemultiplexer/tempspeed_v[15]_i_4/O
                         net (fo=8, routed)           0.804     9.188    i_sourcemultiplexer/tempspeed_v[15]_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.312 f  i_sourcemultiplexer/tempspeed_v[13]_i_4/O
                         net (fo=5, routed)           0.498     9.811    i_sourcemultiplexer/tempspeed_v[13]_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.935 r  i_sourcemultiplexer/tempspeed_v[3]_i_1/O
                         net (fo=2, routed)           0.811    10.746    i_sourcemultiplexer/p_0_in[3]
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.428    14.769    i_sourcemultiplexer/CLK
    SLICE_X37Y24         FDCE                                         r  i_sourcemultiplexer/speed_s_reg[3]/C
                         clock pessimism              0.297    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X37Y24         FDCE (Setup_fdce_C_D)       -0.105    14.926    i_sourcemultiplexer/speed_s_reg[3]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 i_memory1/addr_rom1_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 0.839ns (15.748%)  route 4.489ns (84.252%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.556     5.077    i_memory1/CLK
    SLICE_X39Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.419     5.496 f  i_memory1/addr_rom1_o_reg[15]/Q
                         net (fo=27, routed)          3.613     9.109    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.296     9.405 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=2, routed)           0.324     9.729    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_1
    SLICE_X56Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.853 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_69/O
                         net (fo=1, routed)           0.552    10.405    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_44
    RAMB36_X2Y4          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.473    14.814    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.074    
                         clock uncertainty           -0.035    15.038    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.595    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.993%)  route 0.286ns (67.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.563     1.446    i_memory2/CLK
    SLICE_X29Y44         FDRE                                         r  i_memory2/addr_rom2_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  i_memory2/addr_rom2_o_reg[13]/Q
                         net (fo=6, routed)           0.286     1.873    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X28Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.832     1.959    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.072     1.787    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.864%)  route 0.288ns (67.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.563     1.446    i_memory2/CLK
    SLICE_X28Y45         FDRE                                         r  i_memory2/addr_rom2_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  i_memory2/addr_rom2_o_reg[12]/Q
                         net (fo=6, routed)           0.288     1.875    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X28Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.832     1.959    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.070     1.785    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/memory2_g_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.275%)  route 0.276ns (59.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.562     1.445    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.276     1.862    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.907    i_memory2/douta[6]
    SLICE_X28Y48         FDRE                                         r  i_memory2/memory2_g_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.834     1.961    i_memory2/CLK
    SLICE_X28Y48         FDRE                                         r  i_memory2/memory2_g_o_reg[2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.092     1.809    i_memory2/memory2_g_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_sourcemultiplexer/buttonstate_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/position_vertical2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.246ns (50.462%)  route 0.241ns (49.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.554     1.437    i_sourcemultiplexer/CLK
    SLICE_X34Y30         FDCE                                         r  i_sourcemultiplexer/buttonstate_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  i_sourcemultiplexer/buttonstate_s_reg[0]/Q
                         net (fo=20, routed)          0.241     1.827    i_sourcemultiplexer/speed_s_reg[20]_1
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.098     1.925 r  i_sourcemultiplexer/position_vertical2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.925    i_sourcemultiplexer/position_vertical2[7]_i_1_n_0
    SLICE_X42Y31         FDCE                                         r  i_sourcemultiplexer/position_vertical2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.824     1.951    i_sourcemultiplexer/CLK
    SLICE_X42Y31         FDCE                                         r  i_sourcemultiplexer/position_vertical2_reg[7]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.823    i_sourcemultiplexer/position_vertical2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_pattern2/s_chessboardcolor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pattern2/pattern2_r_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.187ns (38.767%)  route 0.295ns (61.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.560     1.443    i_pattern2/CLK
    SLICE_X40Y37         FDCE                                         r  i_pattern2/s_chessboardcolor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_pattern2/s_chessboardcolor_reg[0]/Q
                         net (fo=3, routed)           0.295     1.879    i_pattern2/s_chessboardcolor_reg_n_0_[0]
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.046     1.925 r  i_pattern2/pattern2_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.925    i_pattern2/pattern2_r_o[3]_i_1_n_0
    SLICE_X32Y37         FDCE                                         r  i_pattern2/pattern2_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.828     1.955    i_pattern2/CLK
    SLICE_X32Y37         FDCE                                         r  i_pattern2/pattern2_r_o_reg[3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.107     1.813    i_pattern2/pattern2_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_pattern2/s_chessboardcolor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pattern2/pattern2_b_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.640%)  route 0.295ns (61.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.560     1.443    i_pattern2/CLK
    SLICE_X40Y37         FDCE                                         r  i_pattern2/s_chessboardcolor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_pattern2/s_chessboardcolor_reg[0]/Q
                         net (fo=3, routed)           0.295     1.879    i_pattern2/s_chessboardcolor_reg_n_0_[0]
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.924 r  i_pattern2/pattern2_b_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.924    i_pattern2/pattern2_b_o[3]_i_1_n_0
    SLICE_X32Y37         FDCE                                         r  i_pattern2/pattern2_b_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.828     1.955    i_pattern2/CLK
    SLICE_X32Y37         FDCE                                         r  i_pattern2/pattern2_b_o_reg[3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.091     1.797    i_pattern2/pattern2_b_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/memory2_g_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.528%)  route 0.310ns (62.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.562     1.445    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.310     1.896    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.941    i_memory2/douta[7]
    SLICE_X28Y49         FDRE                                         r  i_memory2/memory2_g_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.834     1.961    i_memory2/CLK
    SLICE_X28Y49         FDRE                                         r  i_memory2/memory2_g_o_reg[3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    i_memory2/memory2_g_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.710%)  route 0.334ns (70.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.563     1.446    i_memory2/CLK
    SLICE_X28Y45         FDRE                                         r  i_memory2/addr_rom2_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  i_memory2/addr_rom2_o_reg[11]/Q
                         net (fo=6, routed)           0.334     1.921    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X28Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.832     1.959    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y51         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.066     1.781    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_sourcemultiplexer/switch_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pattern1/pattern1_r_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.626%)  route 0.308ns (62.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.559     1.442    i_sourcemultiplexer/CLK
    SLICE_X43Y34         FDRE                                         r  i_sourcemultiplexer/switch_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  i_sourcemultiplexer/switch_s_reg/Q
                         net (fo=3, routed)           0.308     1.891    i_pattern1/switch
    SLICE_X32Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  i_pattern1/pattern1_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    i_pattern1/pattern1_r_o[3]_i_1_n_0
    SLICE_X32Y35         FDCE                                         r  i_pattern1/pattern1_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.827     1.954    i_pattern1/CLK
    SLICE_X32Y35         FDCE                                         r  i_pattern1/pattern1_r_o_reg[3]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.091     1.796    i_pattern1/pattern1_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.383%)  route 0.313ns (65.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.555     1.438    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y29         FDRE                                         r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.313     1.915    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X35Y30         FDRE                                         r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.821     1.948    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y30         FDRE                                         r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070     1.769    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_47_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_62_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39  i_sourcemultiplexer/position_horizontal1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39  i_sourcemultiplexer/position_horizontal1_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39  i_sourcemultiplexer/position_horizontal1_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  i_sourcemultiplexer/position_horizontal2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y43  i_memory2/addr_rom2_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45  i_memory2/addr_rom2_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45  i_memory2/addr_rom2_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y40  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y12  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_71_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y49  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_20_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44   i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_86_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  i_sourcemultiplexer/tempspeed_v_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  i_sourcemultiplexer/tempspeed_v_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  i_sourcemultiplexer/tempspeed_v_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  i_sourcemultiplexer/tempspeed_v_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  i_sourcemultiplexer/tempspeed_v_reg[13]/C



