Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov  3 16:02:40 2023
| Host         : DESKTOP-DOLA5FQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ShiftRegister4bit_timing_summary_routed.rpt -pb ShiftRegister4bit_timing_summary_routed.pb -rpx ShiftRegister4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ShiftRegister4bit
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (17)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (17)
----------------------
 There are 17 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    1          inf        0.000                      0                    1           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.020ns  (logic 6.298ns (37.003%)  route 10.722ns (62.997%))
  Logic Levels:           17  (IBUF=1 LUT4=7 LUT5=6 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.085     3.512    clk_IBUF
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.105     3.617 f  S0_OBUF_inst_i_16/O
                         net (fo=5, routed)           0.523     4.140    d1/t4
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.105     4.245 r  S0_OBUF_inst_i_14/O
                         net (fo=6, routed)           0.693     4.939    S0_OBUF_inst_i_14_n_0
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.044 r  S0_OBUF_inst_i_15/O
                         net (fo=4, routed)           0.685     5.729    S0_OBUF_inst_i_15_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.105     5.834 r  S0_OBUF_inst_i_10/O
                         net (fo=3, routed)           0.417     6.250    S0_OBUF_inst_i_10_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I3_O)        0.105     6.355 r  S0_OBUF_inst_i_17/O
                         net (fo=3, routed)           0.588     6.943    t1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.105     7.048 r  S0_OBUF_inst_i_13/O
                         net (fo=2, routed)           0.473     7.521    S0_OBUF_inst_i_13_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.105     7.626 r  S0_OBUF_inst_i_12/O
                         net (fo=4, routed)           0.690     8.317    d2/t3
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.105     8.422 f  S0_OBUF_inst_i_9/O
                         net (fo=4, routed)           0.690     9.112    d2/t2
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.105     9.217 r  S0_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.240     9.457    S0_OBUF_inst_i_8_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I3_O)        0.105     9.562 r  S0_OBUF_inst_i_5/O
                         net (fo=5, routed)           0.233     9.795    d3/t3
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.105     9.900 f  S0_OBUF_inst_i_7/O
                         net (fo=4, routed)           0.724    10.624    d3/t2
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.105    10.729 r  S0_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.356    11.085    S0_OBUF_inst_i_3_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.105    11.190 r  S0_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.574    11.763    d4/t3
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.105    11.868 f  S0_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.238    12.106    d4/t2
    SLICE_X0Y77          LUT5 (Prop_lut5_I1_O)        0.105    12.211 r  S0_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.513    13.724    S0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.296    17.020 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000    17.020    S0
    M21                                                               r  S0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.560ns (52.038%)  route 1.438ns (47.962%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.046     1.309    clk_IBUF
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.045     1.354 r  S0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.392     1.746    S0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.251     2.997 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000     2.997    S0
    M21                                                               r  S0 (OUT)
  -------------------------------------------------------------------    -------------------





