<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_sim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_sim.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_SIM_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_SIM_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 SIM</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * System Integration Module</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_SIM_SOPT1 - System Options Register 1</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_SIM_SOPT1CFG - SOPT1 Configuration Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_SIM_SOPT2 - System Options Register 2</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_SIM_SOPT4 - System Options Register 4</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_SIM_SOPT5 - System Options Register 5</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_SIM_SOPT7 - System Options Register 7</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_SIM_SDID - System Device Identification Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_SIM_SCGC1 - System Clock Gating Control Register 1</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_SIM_SCGC2 - System Clock Gating Control Register 2</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_SIM_SCGC3 - System Clock Gating Control Register 3</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_SIM_SCGC4 - System Clock Gating Control Register 4</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_SIM_SCGC5 - System Clock Gating Control Register 5</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_SIM_SCGC6 - System Clock Gating Control Register 6</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_SIM_SCGC7 - System Clock Gating Control Register 7</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_SIM_CLKDIV1 - System Clock Divider Register 1</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_SIM_CLKDIV2 - System Clock Divider Register 2</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_SIM_FCFG1 - Flash Configuration Register 1</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_SIM_FCFG2 - Flash Configuration Register 2</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_SIM_UIDH - Unique Identification Register High</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_SIM_UIDMH - Unique Identification Register Mid-High</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_SIM_UIDML - Unique Identification Register Mid Low</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_SIM_UIDL - Unique Identification Register Low</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - hw_sim_t - Struct containing all module registers.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define HW_SIM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * HW_SIM_SOPT1 - System Options Register 1</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="union__hw__sim__sopt1.html">  131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sopt1.html">_hw_sim_sopt1</a></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    uint32_t U;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html">  134</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html">_hw_sim_sopt1_bitfields</a></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    {</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 12;       </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ab275f608ee4ee98f47e24de4f3eaf913">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ab275f608ee4ee98f47e24de4f3eaf913">RAMSIZE</a> : 4;          </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 2;        </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af50dd0561ff2891745d06bb10b2ddbd2">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af50dd0561ff2891745d06bb10b2ddbd2">OSC32KSEL</a> : 2;        </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 9;        </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ad06eec8135d0d6262e93a55795ad8b07">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ad06eec8135d0d6262e93a55795ad8b07">USBVSTBY</a> : 1;         </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ae3f98afce8baf30245c4c14e2e4b900d">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ae3f98afce8baf30245c4c14e2e4b900d">USBSSTBY</a> : 1;         </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a93b210938418acfdd5ed69f8ef809d80">  145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a93b210938418acfdd5ed69f8ef809d80">USBREGEN</a> : 1;         </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    } B;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;} <a class="code" href="union__hw__sim__sopt1.html">hw_sim_sopt1_t</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1_ADDR(x)     ((x) + 0x0U)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1(x)          (*(__IO hw_sim_sopt1_t *) HW_SIM_SOPT1_ADDR(x))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1_RD(x)       (HW_SIM_SOPT1(x).U)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1_WR(x, v)    (HW_SIM_SOPT1(x).U = (v))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1_SET(x, v)   (HW_SIM_SOPT1_WR(x, HW_SIM_SOPT1_RD(x) |  (v)))</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1_CLR(x, v)   (HW_SIM_SOPT1_WR(x, HW_SIM_SOPT1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1_TOG(x, v)   (HW_SIM_SOPT1_WR(x, HW_SIM_SOPT1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT1 bitfields</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1_RAMSIZE (12U)         </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1_RAMSIZE (0x0000F000U) </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1_RAMSIZE (4U)          </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1_RAMSIZE(x) (HW_SIM_SOPT1(x).B.RAMSIZE)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1_OSC32KSEL (18U)       </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1_OSC32KSEL (0x000C0000U) </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1_OSC32KSEL (2U)        </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1_OSC32KSEL(x) (HW_SIM_SOPT1(x).B.OSC32KSEL)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1_OSC32KSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1_OSC32KSEL) &amp; BM_SIM_SOPT1_OSC32KSEL)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1_OSC32KSEL(x, v) (HW_SIM_SOPT1_WR(x, (HW_SIM_SOPT1_RD(x) &amp; ~BM_SIM_SOPT1_OSC32KSEL) | BF_SIM_SOPT1_OSC32KSEL(v)))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1_USBVSTBY (29U)        </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1_USBVSTBY (0x20000000U) </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1_USBVSTBY (1U)         </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1_USBVSTBY(x) (BITBAND_ACCESS32(HW_SIM_SOPT1_ADDR(x), BP_SIM_SOPT1_USBVSTBY))</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1_USBVSTBY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1_USBVSTBY) &amp; BM_SIM_SOPT1_USBVSTBY)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1_USBVSTBY(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT1_ADDR(x), BP_SIM_SOPT1_USBVSTBY) = (v))</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1_USBSSTBY (30U)        </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1_USBSSTBY (0x40000000U) </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1_USBSSTBY (1U)         </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1_USBSSTBY(x) (BITBAND_ACCESS32(HW_SIM_SOPT1_ADDR(x), BP_SIM_SOPT1_USBSSTBY))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1_USBSSTBY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1_USBSSTBY) &amp; BM_SIM_SOPT1_USBSSTBY)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1_USBSSTBY(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT1_ADDR(x), BP_SIM_SOPT1_USBSSTBY) = (v))</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1_USBREGEN (31U)        </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1_USBREGEN (0x80000000U) </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1_USBREGEN (1U)         </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1_USBREGEN(x) (BITBAND_ACCESS32(HW_SIM_SOPT1_ADDR(x), BP_SIM_SOPT1_USBREGEN))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1_USBREGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1_USBREGEN) &amp; BM_SIM_SOPT1_USBREGEN)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1_USBREGEN(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT1_ADDR(x), BP_SIM_SOPT1_USBREGEN) = (v))</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * HW_SIM_SOPT1CFG - SOPT1 Configuration Register</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="union__hw__sim__sopt1cfg.html">  305</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sopt1cfg.html">_hw_sim_sopt1cfg</a></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    uint32_t U;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html">  308</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html">_hw_sim_sopt1cfg_bitfields</a></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    {</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html#a7fa37a3c3d473222b979f8968fac1c8e">  310</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 24;       </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html#a08b38931caa98e2036bba49cdbcb4f19">  311</a></span>&#160;        uint32_t URWE : 1;             </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html#a62e6be5c680df145223c22583bc726d6">  313</a></span>&#160;        uint32_t UVSWE : 1;            </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html#a3dfa779b90dc15433e33c9c4eec39584">  315</a></span>&#160;        uint32_t USSWE : 1;            </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html#a5e02c684459cef405d4be0e1ad1829f2">  317</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 5;        </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    } B;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <a class="code" href="union__hw__sim__sopt1cfg.html">hw_sim_sopt1cfg_t</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG_ADDR(x)  ((x) + 0x4U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG(x)       (*(__IO hw_sim_sopt1cfg_t *) HW_SIM_SOPT1CFG_ADDR(x))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG_RD(x)    (HW_SIM_SOPT1CFG(x).U)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG_WR(x, v) (HW_SIM_SOPT1CFG(x).U = (v))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG_SET(x, v) (HW_SIM_SOPT1CFG_WR(x, HW_SIM_SOPT1CFG_RD(x) |  (v)))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG_CLR(x, v) (HW_SIM_SOPT1CFG_WR(x, HW_SIM_SOPT1CFG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT1CFG_TOG(x, v) (HW_SIM_SOPT1CFG_WR(x, HW_SIM_SOPT1CFG_RD(x) ^  (v)))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT1CFG bitfields</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1CFG_URWE (24U)         </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1CFG_URWE (0x01000000U) </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1CFG_URWE (1U)          </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1CFG_URWE(x) (BITBAND_ACCESS32(HW_SIM_SOPT1CFG_ADDR(x), BP_SIM_SOPT1CFG_URWE))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1CFG_URWE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1CFG_URWE) &amp; BM_SIM_SOPT1CFG_URWE)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1CFG_URWE(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT1CFG_ADDR(x), BP_SIM_SOPT1CFG_URWE) = (v))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1CFG_UVSWE (25U)        </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1CFG_UVSWE (0x02000000U) </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1CFG_UVSWE (1U)         </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1CFG_UVSWE(x) (BITBAND_ACCESS32(HW_SIM_SOPT1CFG_ADDR(x), BP_SIM_SOPT1CFG_UVSWE))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1CFG_UVSWE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1CFG_UVSWE) &amp; BM_SIM_SOPT1CFG_UVSWE)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1CFG_UVSWE(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT1CFG_ADDR(x), BP_SIM_SOPT1CFG_UVSWE) = (v))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT1CFG_USSWE (26U)        </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT1CFG_USSWE (0x04000000U) </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT1CFG_USSWE (1U)         </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT1CFG_USSWE(x) (BITBAND_ACCESS32(HW_SIM_SOPT1CFG_ADDR(x), BP_SIM_SOPT1CFG_USSWE))</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT1CFG_USSWE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT1CFG_USSWE) &amp; BM_SIM_SOPT1CFG_USSWE)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT1CFG_USSWE(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT1CFG_ADDR(x), BP_SIM_SOPT1CFG_USSWE) = (v))</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> * HW_SIM_SOPT2 - System Options Register 2</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="union__hw__sim__sopt2.html">  427</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sopt2.html">_hw_sim_sopt2</a></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    uint32_t U;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html">  430</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html">_hw_sim_sopt2_bitfields</a></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    {</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a80c2ea2e6b519f46eb9f16aab0bffe28">  432</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 4;        </div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#ac5a0a8a06c27c2a9a8d6eec3e8bdef0c">  433</a></span>&#160;        uint32_t RTCCLKOUTSEL : 1;     </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a03a4f84d124df213c9aee2957192db60">  434</a></span>&#160;        uint32_t CLKOUTSEL : 3;        </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a2ee5f2c67b755bf7d4a90e7d1ccc0b6a">  435</a></span>&#160;        uint32_t FBSL : 2;             </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a70050ae1ebd5ba23dbb4bc76428cc170">  436</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 1;        </div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a17446a7d9de5fbf6db44c97a11247018">  437</a></span>&#160;        uint32_t PTD7PAD : 1;          </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#afcebf172c8cd967b4d0d3f3e06ca1d93">  438</a></span>&#160;        uint32_t TRACECLKSEL : 1;      </div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a0d19c0f2d673b9c2189c9c4890fad39a">  439</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 3;        </div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a401c03bae34adeb673a9b1015f2207e7">  440</a></span>&#160;        uint32_t PLLFLLSEL : 2;        </div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#ac70a3aa02a74b70417dcbd3eb04f002f">  441</a></span>&#160;        uint32_t USBSRC : 1;           </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#ad94472685aea586f1e51bd2cb22e0be9">  442</a></span>&#160;        uint32_t RMIISRC : 1;          </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#a03f372a3a7728ec5f0764da4c4d54dfb">  443</a></span>&#160;        uint32_t TIMESRC : 2;          </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#af7ce6a346d47da36cf9cb831a742f2c7">  445</a></span>&#160;        uint32_t RESERVED3 : 6;        </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#ac19c3d57f083a79a68b517ebfd433734">  446</a></span>&#160;        uint32_t SDHCSRC : 2;          </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html#ae182d1fa243addcb2c5f7a1fd9561cdb">  447</a></span>&#160;        uint32_t RESERVED4 : 2;        </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    } B;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;} <a class="code" href="union__hw__sim__sopt2.html">hw_sim_sopt2_t</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2_ADDR(x)     ((x) + 0x1004U)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2(x)          (*(__IO hw_sim_sopt2_t *) HW_SIM_SOPT2_ADDR(x))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2_RD(x)       (HW_SIM_SOPT2(x).U)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2_WR(x, v)    (HW_SIM_SOPT2(x).U = (v))</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2_SET(x, v)   (HW_SIM_SOPT2_WR(x, HW_SIM_SOPT2_RD(x) |  (v)))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2_CLR(x, v)   (HW_SIM_SOPT2_WR(x, HW_SIM_SOPT2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT2_TOG(x, v)   (HW_SIM_SOPT2_WR(x, HW_SIM_SOPT2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT2 bitfields</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_RTCCLKOUTSEL (4U)     </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_RTCCLKOUTSEL (0x00000010U) </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_RTCCLKOUTSEL (1U)     </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_RTCCLKOUTSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_RTCCLKOUTSEL))</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_RTCCLKOUTSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_RTCCLKOUTSEL) &amp; BM_SIM_SOPT2_RTCCLKOUTSEL)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_RTCCLKOUTSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_RTCCLKOUTSEL) = (v))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_CLKOUTSEL (5U)        </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_CLKOUTSEL (0x000000E0U) </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_CLKOUTSEL (3U)        </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_CLKOUTSEL(x) (HW_SIM_SOPT2(x).B.CLKOUTSEL)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_CLKOUTSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_CLKOUTSEL) &amp; BM_SIM_SOPT2_CLKOUTSEL)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_CLKOUTSEL(x, v) (HW_SIM_SOPT2_WR(x, (HW_SIM_SOPT2_RD(x) &amp; ~BM_SIM_SOPT2_CLKOUTSEL) | BF_SIM_SOPT2_CLKOUTSEL(v)))</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_FBSL    (8U)          </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_FBSL    (0x00000300U) </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_FBSL    (2U)          </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_FBSL(x) (HW_SIM_SOPT2(x).B.FBSL)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_FBSL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_FBSL) &amp; BM_SIM_SOPT2_FBSL)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_FBSL(x, v) (HW_SIM_SOPT2_WR(x, (HW_SIM_SOPT2_RD(x) &amp; ~BM_SIM_SOPT2_FBSL) | BF_SIM_SOPT2_FBSL(v)))</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_PTD7PAD (11U)         </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_PTD7PAD (0x00000800U) </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_PTD7PAD (1U)          </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_PTD7PAD(x) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_PTD7PAD))</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_PTD7PAD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_PTD7PAD) &amp; BM_SIM_SOPT2_PTD7PAD)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_PTD7PAD(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_PTD7PAD) = (v))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_TRACECLKSEL (12U)     </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_TRACECLKSEL (0x00001000U) </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_TRACECLKSEL (1U)      </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_TRACECLKSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_TRACECLKSEL))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_TRACECLKSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_TRACECLKSEL) &amp; BM_SIM_SOPT2_TRACECLKSEL)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_TRACECLKSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_TRACECLKSEL) = (v))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_PLLFLLSEL (16U)       </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_PLLFLLSEL (0x00030000U) </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_PLLFLLSEL (2U)        </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_PLLFLLSEL(x) (HW_SIM_SOPT2(x).B.PLLFLLSEL)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_PLLFLLSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_PLLFLLSEL) &amp; BM_SIM_SOPT2_PLLFLLSEL)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_PLLFLLSEL(x, v) (HW_SIM_SOPT2_WR(x, (HW_SIM_SOPT2_RD(x) &amp; ~BM_SIM_SOPT2_PLLFLLSEL) | BF_SIM_SOPT2_PLLFLLSEL(v)))</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_USBSRC  (18U)         </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_USBSRC  (0x00040000U) </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_USBSRC  (1U)          </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_USBSRC(x) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_USBSRC))</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_USBSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_USBSRC) &amp; BM_SIM_SOPT2_USBSRC)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_USBSRC(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_USBSRC) = (v))</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_RMIISRC (19U)         </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_RMIISRC (0x00080000U) </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_RMIISRC (1U)          </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_RMIISRC(x) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_RMIISRC))</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_RMIISRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_RMIISRC) &amp; BM_SIM_SOPT2_RMIISRC)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_RMIISRC(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT2_ADDR(x), BP_SIM_SOPT2_RMIISRC) = (v))</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_TIMESRC (20U)         </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_TIMESRC (0x00300000U) </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_TIMESRC (2U)          </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_TIMESRC(x) (HW_SIM_SOPT2(x).B.TIMESRC)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_TIMESRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_TIMESRC) &amp; BM_SIM_SOPT2_TIMESRC)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_TIMESRC(x, v) (HW_SIM_SOPT2_WR(x, (HW_SIM_SOPT2_RD(x) &amp; ~BM_SIM_SOPT2_TIMESRC) | BF_SIM_SOPT2_TIMESRC(v)))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT2_SDHCSRC (28U)         </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT2_SDHCSRC (0x30000000U) </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT2_SDHCSRC (2U)          </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT2_SDHCSRC(x) (HW_SIM_SOPT2(x).B.SDHCSRC)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT2_SDHCSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT2_SDHCSRC) &amp; BM_SIM_SOPT2_SDHCSRC)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT2_SDHCSRC(x, v) (HW_SIM_SOPT2_WR(x, (HW_SIM_SOPT2_RD(x) &amp; ~BM_SIM_SOPT2_SDHCSRC) | BF_SIM_SOPT2_SDHCSRC(v)))</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * HW_SIM_SOPT4 - System Options Register 4</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="union__hw__sim__sopt4.html">  744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sopt4.html">_hw_sim_sopt4</a></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    uint32_t U;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html">  747</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html">_hw_sim_sopt4_bitfields</a></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    {</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a8c8d321a135ab65c62a94c6c6fe895d2">  749</a></span>&#160;        uint32_t FTM0FLT0 : 1;         </div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#ab28daba01418363b4f0477ca042ab185">  750</a></span>&#160;        uint32_t FTM0FLT1 : 1;         </div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#ac89cdaa3211ee1224fd0a083569d51b9">  751</a></span>&#160;        uint32_t FTM0FLT2 : 1;         </div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a4c98342aeb664ed28613c5d66144d3b4">  752</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 1;        </div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a4216d609e1687a9b19fdc4c73ec41e93">  753</a></span>&#160;        uint32_t FTM1FLT0 : 1;         </div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a38291aa8785de58094f3b09570b00fc9">  754</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 3;        </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a7bd771c9c7e8ed9dc7b104e52359b8e0">  755</a></span>&#160;        uint32_t FTM2FLT0 : 1;         </div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a5ebfb44ffb8cc458c7249ce4775f407b">  756</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 3;        </div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a6703a84008918d81604ebe28a8568f80">  757</a></span>&#160;        uint32_t FTM3FLT0 : 1;         </div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#ad9bc3eb2cbee2d04135d1d50d05652b6">  758</a></span>&#160;        uint32_t RESERVED3 : 5;        </div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#aeee6126f7b82e3a50bcd2ff0a0d21c24">  759</a></span>&#160;        uint32_t FTM1CH0SRC : 2;       </div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a150756ef05e7e68b590c23b01fd55ca6">  761</a></span>&#160;        uint32_t FTM2CH0SRC : 2;       </div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a546a8064994bc2770915b77a74824a34">  763</a></span>&#160;        uint32_t RESERVED4 : 2;        </div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a50b0390acefe3639e4d83137640d93b8">  764</a></span>&#160;        uint32_t FTM0CLKSEL : 1;       </div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#ada3cfe7a39773b93e283f8dfe183d557">  766</a></span>&#160;        uint32_t FTM1CLKSEL : 1;       </div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a143120ee0d80ecb07ab64b28038bd0bb">  767</a></span>&#160;        uint32_t FTM2CLKSEL : 1;       </div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#ac487f3f7c9deb161265d421b771e5870">  769</a></span>&#160;        uint32_t FTM3CLKSEL : 1;       </div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a25e854c19bd69210462791a2b5b11619">  771</a></span>&#160;        uint32_t FTM0TRG0SRC : 1;      </div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#accd5797361cc0f5df32c601db4586f63">  773</a></span>&#160;        uint32_t FTM0TRG1SRC : 1;      </div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#a2de6d828fc65c0d445ff50214eaf1a9b">  775</a></span>&#160;        uint32_t FTM3TRG0SRC : 1;      </div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html#ad938f2086d69b523bb11c212da02bce1">  777</a></span>&#160;        uint32_t FTM3TRG1SRC : 1;      </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    } B;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;} <a class="code" href="union__hw__sim__sopt4.html">hw_sim_sopt4_t</a>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4_ADDR(x)     ((x) + 0x100CU)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4(x)          (*(__IO hw_sim_sopt4_t *) HW_SIM_SOPT4_ADDR(x))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4_RD(x)       (HW_SIM_SOPT4(x).U)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4_WR(x, v)    (HW_SIM_SOPT4(x).U = (v))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4_SET(x, v)   (HW_SIM_SOPT4_WR(x, HW_SIM_SOPT4_RD(x) |  (v)))</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4_CLR(x, v)   (HW_SIM_SOPT4_WR(x, HW_SIM_SOPT4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT4_TOG(x, v)   (HW_SIM_SOPT4_WR(x, HW_SIM_SOPT4_RD(x) ^  (v)))</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT4 bitfields</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM0FLT0 (0U)         </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM0FLT0 (0x00000001U) </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM0FLT0 (1U)         </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM0FLT0(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0FLT0))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM0FLT0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM0FLT0) &amp; BM_SIM_SOPT4_FTM0FLT0)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM0FLT0(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0FLT0) = (v))</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM0FLT1 (1U)         </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM0FLT1 (0x00000002U) </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM0FLT1 (1U)         </span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM0FLT1(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0FLT1))</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM0FLT1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM0FLT1) &amp; BM_SIM_SOPT4_FTM0FLT1)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM0FLT1(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0FLT1) = (v))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM0FLT2 (2U)         </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM0FLT2 (0x00000004U) </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM0FLT2 (1U)         </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM0FLT2(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0FLT2))</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM0FLT2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM0FLT2) &amp; BM_SIM_SOPT4_FTM0FLT2)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM0FLT2(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0FLT2) = (v))</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM1FLT0 (4U)         </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM1FLT0 (0x00000010U) </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM1FLT0 (1U)         </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM1FLT0(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM1FLT0))</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM1FLT0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM1FLT0) &amp; BM_SIM_SOPT4_FTM1FLT0)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM1FLT0(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM1FLT0) = (v))</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM2FLT0 (8U)         </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM2FLT0 (0x00000100U) </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM2FLT0 (1U)         </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM2FLT0(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM2FLT0))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM2FLT0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM2FLT0) &amp; BM_SIM_SOPT4_FTM2FLT0)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM2FLT0(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM2FLT0) = (v))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM3FLT0 (12U)        </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM3FLT0 (0x00001000U) </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM3FLT0 (1U)         </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM3FLT0(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3FLT0))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM3FLT0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM3FLT0) &amp; BM_SIM_SOPT4_FTM3FLT0)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM3FLT0(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3FLT0) = (v))</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM1CH0SRC (18U)      </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM1CH0SRC (0x000C0000U) </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM1CH0SRC (2U)       </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM1CH0SRC(x) (HW_SIM_SOPT4(x).B.FTM1CH0SRC)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM1CH0SRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM1CH0SRC) &amp; BM_SIM_SOPT4_FTM1CH0SRC)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM1CH0SRC(x, v) (HW_SIM_SOPT4_WR(x, (HW_SIM_SOPT4_RD(x) &amp; ~BM_SIM_SOPT4_FTM1CH0SRC) | BF_SIM_SOPT4_FTM1CH0SRC(v)))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM2CH0SRC (20U)      </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM2CH0SRC (0x00300000U) </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM2CH0SRC (2U)       </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM2CH0SRC(x) (HW_SIM_SOPT4(x).B.FTM2CH0SRC)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM2CH0SRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM2CH0SRC) &amp; BM_SIM_SOPT4_FTM2CH0SRC)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM2CH0SRC(x, v) (HW_SIM_SOPT4_WR(x, (HW_SIM_SOPT4_RD(x) &amp; ~BM_SIM_SOPT4_FTM2CH0SRC) | BF_SIM_SOPT4_FTM2CH0SRC(v)))</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM0CLKSEL (24U)      </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM0CLKSEL (0x01000000U) </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM0CLKSEL (1U)       </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM0CLKSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0CLKSEL))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM0CLKSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM0CLKSEL) &amp; BM_SIM_SOPT4_FTM0CLKSEL)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM0CLKSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0CLKSEL) = (v))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM1CLKSEL (25U)      </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM1CLKSEL (0x02000000U) </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM1CLKSEL (1U)       </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM1CLKSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM1CLKSEL))</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM1CLKSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM1CLKSEL) &amp; BM_SIM_SOPT4_FTM1CLKSEL)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM1CLKSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM1CLKSEL) = (v))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM2CLKSEL (26U)      </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM2CLKSEL (0x04000000U) </span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM2CLKSEL (1U)       </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM2CLKSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM2CLKSEL))</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM2CLKSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM2CLKSEL) &amp; BM_SIM_SOPT4_FTM2CLKSEL)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM2CLKSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM2CLKSEL) = (v))</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM3CLKSEL (27U)      </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM3CLKSEL (0x08000000U) </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM3CLKSEL (1U)       </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM3CLKSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3CLKSEL))</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM3CLKSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM3CLKSEL) &amp; BM_SIM_SOPT4_FTM3CLKSEL)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM3CLKSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3CLKSEL) = (v))</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM0TRG0SRC (28U)     </span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM0TRG0SRC (0x10000000U) </span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM0TRG0SRC (1U)      </span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM0TRG0SRC(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0TRG0SRC))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM0TRG0SRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM0TRG0SRC) &amp; BM_SIM_SOPT4_FTM0TRG0SRC)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM0TRG0SRC(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0TRG0SRC) = (v))</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM0TRG1SRC (29U)     </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM0TRG1SRC (0x20000000U) </span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM0TRG1SRC (1U)      </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM0TRG1SRC(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0TRG1SRC))</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM0TRG1SRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM0TRG1SRC) &amp; BM_SIM_SOPT4_FTM0TRG1SRC)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM0TRG1SRC(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM0TRG1SRC) = (v))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM3TRG0SRC (30U)     </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM3TRG0SRC (0x40000000U) </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM3TRG0SRC (1U)      </span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM3TRG0SRC(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3TRG0SRC))</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM3TRG0SRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM3TRG0SRC) &amp; BM_SIM_SOPT4_FTM3TRG0SRC)</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM3TRG0SRC(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3TRG0SRC) = (v))</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT4_FTM3TRG1SRC (31U)     </span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT4_FTM3TRG1SRC (0x80000000U) </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT4_FTM3TRG1SRC (1U)      </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT4_FTM3TRG1SRC(x) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3TRG1SRC))</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT4_FTM3TRG1SRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT4_FTM3TRG1SRC) &amp; BM_SIM_SOPT4_FTM3TRG1SRC)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT4_FTM3TRG1SRC(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT4_ADDR(x), BP_SIM_SOPT4_FTM3TRG1SRC) = (v))</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"> * HW_SIM_SOPT5 - System Options Register 5</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="union__hw__sim__sopt5.html"> 1219</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sopt5.html">_hw_sim_sopt5</a></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;{</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    uint32_t U;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html"> 1222</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html">_hw_sim_sopt5_bitfields</a></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    {</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html#ab9a2e5a65d7fd9904df6de848477c198"> 1224</a></span>&#160;        uint32_t UART0TXSRC : 2;       </div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html#a71f0e83647d892211da4988ebcd9c062"> 1226</a></span>&#160;        uint32_t UART0RXSRC : 2;       </div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html#af643aa3312b77d2f017d6935618f2888"> 1228</a></span>&#160;        uint32_t UART1TXSRC : 2;       </div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html#a919ff4ee1faac818f668d008d13b7d60"> 1230</a></span>&#160;        uint32_t UART1RXSRC : 2;       </div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html#afee00286e8f832289c563cf144155453"> 1232</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 24;       </div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    } B;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;} <a class="code" href="union__hw__sim__sopt5.html">hw_sim_sopt5_t</a>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5_ADDR(x)     ((x) + 0x1010U)</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5(x)          (*(__IO hw_sim_sopt5_t *) HW_SIM_SOPT5_ADDR(x))</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5_RD(x)       (HW_SIM_SOPT5(x).U)</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5_WR(x, v)    (HW_SIM_SOPT5(x).U = (v))</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5_SET(x, v)   (HW_SIM_SOPT5_WR(x, HW_SIM_SOPT5_RD(x) |  (v)))</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5_CLR(x, v)   (HW_SIM_SOPT5_WR(x, HW_SIM_SOPT5_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT5_TOG(x, v)   (HW_SIM_SOPT5_WR(x, HW_SIM_SOPT5_RD(x) ^  (v)))</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT5 bitfields</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT5_UART0TXSRC (0U)       </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT5_UART0TXSRC (0x00000003U) </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT5_UART0TXSRC (2U)       </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT5_UART0TXSRC(x) (HW_SIM_SOPT5(x).B.UART0TXSRC)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT5_UART0TXSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT5_UART0TXSRC) &amp; BM_SIM_SOPT5_UART0TXSRC)</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT5_UART0TXSRC(x, v) (HW_SIM_SOPT5_WR(x, (HW_SIM_SOPT5_RD(x) &amp; ~BM_SIM_SOPT5_UART0TXSRC) | BF_SIM_SOPT5_UART0TXSRC(v)))</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT5_UART0RXSRC (2U)       </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT5_UART0RXSRC (0x0000000CU) </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT5_UART0RXSRC (2U)       </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT5_UART0RXSRC(x) (HW_SIM_SOPT5(x).B.UART0RXSRC)</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT5_UART0RXSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT5_UART0RXSRC) &amp; BM_SIM_SOPT5_UART0RXSRC)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT5_UART0RXSRC(x, v) (HW_SIM_SOPT5_WR(x, (HW_SIM_SOPT5_RD(x) &amp; ~BM_SIM_SOPT5_UART0RXSRC) | BF_SIM_SOPT5_UART0RXSRC(v)))</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT5_UART1TXSRC (4U)       </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT5_UART1TXSRC (0x00000030U) </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT5_UART1TXSRC (2U)       </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT5_UART1TXSRC(x) (HW_SIM_SOPT5(x).B.UART1TXSRC)</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT5_UART1TXSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT5_UART1TXSRC) &amp; BM_SIM_SOPT5_UART1TXSRC)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT5_UART1TXSRC(x, v) (HW_SIM_SOPT5_WR(x, (HW_SIM_SOPT5_RD(x) &amp; ~BM_SIM_SOPT5_UART1TXSRC) | BF_SIM_SOPT5_UART1TXSRC(v)))</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT5_UART1RXSRC (6U)       </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT5_UART1RXSRC (0x000000C0U) </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT5_UART1RXSRC (2U)       </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT5_UART1RXSRC(x) (HW_SIM_SOPT5(x).B.UART1RXSRC)</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT5_UART1RXSRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT5_UART1RXSRC) &amp; BM_SIM_SOPT5_UART1RXSRC)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT5_UART1RXSRC(x, v) (HW_SIM_SOPT5_WR(x, (HW_SIM_SOPT5_RD(x) &amp; ~BM_SIM_SOPT5_UART1RXSRC) | BF_SIM_SOPT5_UART1RXSRC(v)))</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"> * HW_SIM_SOPT7 - System Options Register 7</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="union__hw__sim__sopt7.html"> 1367</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sopt7.html">_hw_sim_sopt7</a></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;{</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    uint32_t U;</div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html"> 1370</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html">_hw_sim_sopt7_bitfields</a></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    {</div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#a035107dfb03ecd76ac26b0cfbd447b86"> 1372</a></span>&#160;        uint32_t ADC0TRGSEL : 4;       </div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#a814ef58edb6d59ed2e9a26e1df2f2599"> 1373</a></span>&#160;        uint32_t ADC0PRETRGSEL : 1;    </div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#ae7b94d05c8c270bf3203cd83329b2480"> 1374</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 2;        </div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#ae7e967483c1f6d91e0cb573b243556bd"> 1375</a></span>&#160;        uint32_t ADC0ALTTRGEN : 1;     </div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#a87b349c425fe8493e9b6a1c9efef0994"> 1376</a></span>&#160;        uint32_t ADC1TRGSEL : 4;       </div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#a0ad0ecac66b2a15657d3506ee586b6a8"> 1377</a></span>&#160;        uint32_t ADC1PRETRGSEL : 1;    </div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#ad8596a29bbf7f0a895d1c73ea3258908"> 1378</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 2;        </div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#acf569fe7d32c26bf869774b9f14d10b3"> 1379</a></span>&#160;        uint32_t ADC1ALTTRGEN : 1;     </div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html#ad86c8a285e23a3c2a7bca0f07c1af6f9"> 1380</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 16;       </div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    } B;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;} <a class="code" href="union__hw__sim__sopt7.html">hw_sim_sopt7_t</a>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7_ADDR(x)     ((x) + 0x1018U)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7(x)          (*(__IO hw_sim_sopt7_t *) HW_SIM_SOPT7_ADDR(x))</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7_RD(x)       (HW_SIM_SOPT7(x).U)</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7_WR(x, v)    (HW_SIM_SOPT7(x).U = (v))</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7_SET(x, v)   (HW_SIM_SOPT7_WR(x, HW_SIM_SOPT7_RD(x) |  (v)))</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7_CLR(x, v)   (HW_SIM_SOPT7_WR(x, HW_SIM_SOPT7_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define HW_SIM_SOPT7_TOG(x, v)   (HW_SIM_SOPT7_WR(x, HW_SIM_SOPT7_RD(x) ^  (v)))</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT7 bitfields</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT7_ADC0TRGSEL (0U)       </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT7_ADC0TRGSEL (0x0000000FU) </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT7_ADC0TRGSEL (4U)       </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT7_ADC0TRGSEL(x) (HW_SIM_SOPT7(x).B.ADC0TRGSEL)</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT7_ADC0TRGSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT7_ADC0TRGSEL) &amp; BM_SIM_SOPT7_ADC0TRGSEL)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT7_ADC0TRGSEL(x, v) (HW_SIM_SOPT7_WR(x, (HW_SIM_SOPT7_RD(x) &amp; ~BM_SIM_SOPT7_ADC0TRGSEL) | BF_SIM_SOPT7_ADC0TRGSEL(v)))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT7_ADC0PRETRGSEL (4U)    </span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT7_ADC0PRETRGSEL (0x00000010U) </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT7_ADC0PRETRGSEL (1U)    </span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT7_ADC0PRETRGSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC0PRETRGSEL))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT7_ADC0PRETRGSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT7_ADC0PRETRGSEL) &amp; BM_SIM_SOPT7_ADC0PRETRGSEL)</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT7_ADC0PRETRGSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC0PRETRGSEL) = (v))</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT7_ADC0ALTTRGEN (7U)     </span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT7_ADC0ALTTRGEN (0x00000080U) </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT7_ADC0ALTTRGEN (1U)     </span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT7_ADC0ALTTRGEN(x) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC0ALTTRGEN))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT7_ADC0ALTTRGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT7_ADC0ALTTRGEN) &amp; BM_SIM_SOPT7_ADC0ALTTRGEN)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT7_ADC0ALTTRGEN(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC0ALTTRGEN) = (v))</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT7_ADC1TRGSEL (8U)       </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT7_ADC1TRGSEL (0x00000F00U) </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT7_ADC1TRGSEL (4U)       </span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT7_ADC1TRGSEL(x) (HW_SIM_SOPT7(x).B.ADC1TRGSEL)</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT7_ADC1TRGSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT7_ADC1TRGSEL) &amp; BM_SIM_SOPT7_ADC1TRGSEL)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT7_ADC1TRGSEL(x, v) (HW_SIM_SOPT7_WR(x, (HW_SIM_SOPT7_RD(x) &amp; ~BM_SIM_SOPT7_ADC1TRGSEL) | BF_SIM_SOPT7_ADC1TRGSEL(v)))</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT7_ADC1PRETRGSEL (12U)   </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT7_ADC1PRETRGSEL (0x00001000U) </span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT7_ADC1PRETRGSEL (1U)    </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT7_ADC1PRETRGSEL(x) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC1PRETRGSEL))</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT7_ADC1PRETRGSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT7_ADC1PRETRGSEL) &amp; BM_SIM_SOPT7_ADC1PRETRGSEL)</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT7_ADC1PRETRGSEL(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC1PRETRGSEL) = (v))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define BP_SIM_SOPT7_ADC1ALTTRGEN (15U)    </span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define BM_SIM_SOPT7_ADC1ALTTRGEN (0x00008000U) </span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define BS_SIM_SOPT7_ADC1ALTTRGEN (1U)     </span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define BR_SIM_SOPT7_ADC1ALTTRGEN(x) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC1ALTTRGEN))</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define BF_SIM_SOPT7_ADC1ALTTRGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SOPT7_ADC1ALTTRGEN) &amp; BM_SIM_SOPT7_ADC1ALTTRGEN)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define BW_SIM_SOPT7_ADC1ALTTRGEN(x, v) (BITBAND_ACCESS32(HW_SIM_SOPT7_ADDR(x), BP_SIM_SOPT7_ADC1ALTTRGEN) = (v))</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"> * HW_SIM_SDID - System Device Identification Register</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="union__hw__sim__sdid.html"> 1587</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__sdid.html">_hw_sim_sdid</a></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;{</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    uint32_t U;</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html"> 1590</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html">_hw_sim_sdid_bitfields</a></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    {</div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#a6ecc49757cf9a3d34f837652de196bf8"> 1592</a></span>&#160;        uint32_t PINID : 4;            </div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#a5e783452ca00641ceb9d96b394ff84c9"> 1593</a></span>&#160;        uint32_t FAMID : 3;            </div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#a02abe0c9b3b3e900a5a4490d19343fd1"> 1594</a></span>&#160;        uint32_t DIEID : 5;            </div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#a52d3fa26a9b63657217c08608ed72b8a"> 1595</a></span>&#160;        uint32_t REVID : 4;            </div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#ad2bf1c8d19b42bc7e7a09e85f8602d1c"> 1596</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 4;        </div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#ac21b2ccfca55b7f41d9f964053c24f9a"> 1597</a></span>&#160;        uint32_t SERIESID : 4;         </div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#a8cff05bedb83af0377fdafc917709615"> 1598</a></span>&#160;        uint32_t SUBFAMID : 4;         </div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html#a4bb97279670d3dd089b18c122bded4ff"> 1599</a></span>&#160;        uint32_t FAMILYID : 4;         </div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    } B;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;} <a class="code" href="union__hw__sim__sdid.html">hw_sim_sdid_t</a>;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define HW_SIM_SDID_ADDR(x)      ((x) + 0x1024U)</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define HW_SIM_SDID(x)           (*(__I hw_sim_sdid_t *) HW_SIM_SDID_ADDR(x))</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define HW_SIM_SDID_RD(x)        (HW_SIM_SDID(x).U)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SDID bitfields</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_PINID    (0U)          </span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_PINID    (0x0000000FU) </span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_PINID    (4U)          </span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_PINID(x) (HW_SIM_SDID(x).B.PINID)</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_FAMID    (4U)          </span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_FAMID    (0x00000070U) </span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_FAMID    (3U)          </span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_FAMID(x) (HW_SIM_SDID(x).B.FAMID)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_DIEID    (7U)          </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_DIEID    (0x00000F80U) </span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_DIEID    (5U)          </span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_DIEID(x) (HW_SIM_SDID(x).B.DIEID)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_REVID    (12U)         </span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_REVID    (0x0000F000U) </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_REVID    (4U)          </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_REVID(x) (HW_SIM_SDID(x).B.REVID)</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_SERIESID (20U)         </span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_SERIESID (0x00F00000U) </span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_SERIESID (4U)          </span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_SERIESID(x) (HW_SIM_SDID(x).B.SERIESID)</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_SUBFAMID (24U)         </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_SUBFAMID (0x0F000000U) </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_SUBFAMID (4U)          </span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_SUBFAMID(x) (HW_SIM_SDID(x).B.SUBFAMID)</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define BP_SIM_SDID_FAMILYID (28U)         </span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define BM_SIM_SDID_FAMILYID (0xF0000000U) </span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define BS_SIM_SDID_FAMILYID (4U)          </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define BR_SIM_SDID_FAMILYID(x) (HW_SIM_SDID(x).B.FAMILYID)</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment"> * HW_SIM_SCGC1 - System Clock Gating Control Register 1</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc1.html"> 1776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc1.html">_hw_sim_scgc1</a></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;{</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    uint32_t U;</div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html"> 1779</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html">_hw_sim_scgc1_bitfields</a></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    {</div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html#ab0e27d0ca2bff437576854bacb9699b5"> 1781</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 6;        </div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html#a922fd78a2d5eaec0ee9336ed4c041342"> 1782</a></span>&#160;        uint32_t I2C2b : 1;            </div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html#ada13234a5c895b0fc9f1c14ec4a9528d"> 1783</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 3;        </div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html#a9e8886908f3cbbec790d2d30a3c7f483"> 1784</a></span>&#160;        uint32_t UART4b : 1;           </div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html#a62d895087116926a7cd1b840c9d33cb1"> 1785</a></span>&#160;        uint32_t UART5b : 1;           </div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html#a79e36c0dff65f8ccf43d8cb827d3e637"> 1786</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 20;       </div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    } B;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;} <a class="code" href="union__hw__sim__scgc1.html">hw_sim_scgc1_t</a>;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1_ADDR(x)     ((x) + 0x1028U)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1(x)          (*(__IO hw_sim_scgc1_t *) HW_SIM_SCGC1_ADDR(x))</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1_RD(x)       (HW_SIM_SCGC1(x).U)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1_WR(x, v)    (HW_SIM_SCGC1(x).U = (v))</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1_SET(x, v)   (HW_SIM_SCGC1_WR(x, HW_SIM_SCGC1_RD(x) |  (v)))</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1_CLR(x, v)   (HW_SIM_SCGC1_WR(x, HW_SIM_SCGC1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC1_TOG(x, v)   (HW_SIM_SCGC1_WR(x, HW_SIM_SCGC1_RD(x) ^  (v)))</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC1 bitfields</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC1_I2C2    (6U)          </span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC1_I2C2    (0x00000040U) </span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC1_I2C2    (1U)          </span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC1_I2C2(x) (BITBAND_ACCESS32(HW_SIM_SCGC1_ADDR(x), BP_SIM_SCGC1_I2C2))</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC1_I2C2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC1_I2C2) &amp; BM_SIM_SCGC1_I2C2)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC1_I2C2(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC1_ADDR(x), BP_SIM_SCGC1_I2C2) = (v))</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC1_UART4   (10U)         </span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC1_UART4   (0x00000400U) </span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC1_UART4   (1U)          </span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC1_UART4(x) (BITBAND_ACCESS32(HW_SIM_SCGC1_ADDR(x), BP_SIM_SCGC1_UART4))</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC1_UART4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC1_UART4) &amp; BM_SIM_SCGC1_UART4)</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC1_UART4(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC1_ADDR(x), BP_SIM_SCGC1_UART4) = (v))</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC1_UART5   (11U)         </span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC1_UART5   (0x00000800U) </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC1_UART5   (1U)          </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC1_UART5(x) (BITBAND_ACCESS32(HW_SIM_SCGC1_ADDR(x), BP_SIM_SCGC1_UART5))</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC1_UART5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC1_UART5) &amp; BM_SIM_SCGC1_UART5)</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC1_UART5(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC1_ADDR(x), BP_SIM_SCGC1_UART5) = (v))</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"> * HW_SIM_SCGC2 - System Clock Gating Control Register 2</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc2.html"> 1893</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc2.html">_hw_sim_scgc2</a></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;{</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    uint32_t U;</div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html"> 1896</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html">_hw_sim_scgc2_bitfields</a></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    {</div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html#afc0a65ceb1e15bd535eee091c8522f10"> 1898</a></span>&#160;        uint32_t ENETb : 1;            </div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html#a97a377862527d955d03830c3655723da"> 1899</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 11;       </div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html#a41cae2b8a158e5f1730a0b016b7943e1"> 1900</a></span>&#160;        uint32_t DAC0b : 1;            </div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html#aec18092ef80cb3ea29e227fb5bb4dda3"> 1901</a></span>&#160;        uint32_t DAC1b : 1;            </div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html#af5ec9783dab68b6ddf9cdba04bb64245"> 1902</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 18;       </div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    } B;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;} <a class="code" href="union__hw__sim__scgc2.html">hw_sim_scgc2_t</a>;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2_ADDR(x)     ((x) + 0x102CU)</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2(x)          (*(__IO hw_sim_scgc2_t *) HW_SIM_SCGC2_ADDR(x))</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2_RD(x)       (HW_SIM_SCGC2(x).U)</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2_WR(x, v)    (HW_SIM_SCGC2(x).U = (v))</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2_SET(x, v)   (HW_SIM_SCGC2_WR(x, HW_SIM_SCGC2_RD(x) |  (v)))</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2_CLR(x, v)   (HW_SIM_SCGC2_WR(x, HW_SIM_SCGC2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC2_TOG(x, v)   (HW_SIM_SCGC2_WR(x, HW_SIM_SCGC2_RD(x) ^  (v)))</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC2 bitfields</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC2_ENET    (0U)          </span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC2_ENET    (0x00000001U) </span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC2_ENET    (1U)          </span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC2_ENET(x) (BITBAND_ACCESS32(HW_SIM_SCGC2_ADDR(x), BP_SIM_SCGC2_ENET))</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC2_ENET(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC2_ENET) &amp; BM_SIM_SCGC2_ENET)</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC2_ENET(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC2_ADDR(x), BP_SIM_SCGC2_ENET) = (v))</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC2_DAC0    (12U)         </span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC2_DAC0    (0x00001000U) </span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC2_DAC0    (1U)          </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC2_DAC0(x) (BITBAND_ACCESS32(HW_SIM_SCGC2_ADDR(x), BP_SIM_SCGC2_DAC0))</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC2_DAC0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC2_DAC0) &amp; BM_SIM_SCGC2_DAC0)</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC2_DAC0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC2_ADDR(x), BP_SIM_SCGC2_DAC0) = (v))</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC2_DAC1    (13U)         </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC2_DAC1    (0x00002000U) </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC2_DAC1    (1U)          </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC2_DAC1(x) (BITBAND_ACCESS32(HW_SIM_SCGC2_ADDR(x), BP_SIM_SCGC2_DAC1))</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC2_DAC1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC2_DAC1) &amp; BM_SIM_SCGC2_DAC1)</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC2_DAC1(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC2_ADDR(x), BP_SIM_SCGC2_DAC1) = (v))</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"> * HW_SIM_SCGC3 - System Clock Gating Control Register 3</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc3.html"> 2009</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc3.html">_hw_sim_scgc3</a></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;{</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    uint32_t U;</div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html"> 2012</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html">_hw_sim_scgc3_bitfields</a></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    {</div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#a77c37f1e90d82eb33dc7709a9fcf0a0c"> 2014</a></span>&#160;        uint32_t RNGA : 1;             </div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#accabdf5691fb3af4ea12105ba30d275f"> 2015</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 11;       </div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#aa7529d4718e9bfe4efc8d9ebfdbd363d"> 2016</a></span>&#160;        uint32_t SPI2b : 1;            </div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#a82c631330802e69a14f7a0b43a470252"> 2017</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 4;        </div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#a11925c8d2f766906cd379eee019dca70"> 2018</a></span>&#160;        uint32_t SDHCb : 1;            </div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#aed34c969dfdb25de3f9ca3700999868a"> 2019</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 6;        </div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#aa764c1ec02dc3bb89d8afff269392487"> 2020</a></span>&#160;        uint32_t FTM2b : 1;            </div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#a54272b862cecc2f6198b8ba3a3e15282"> 2021</a></span>&#160;        uint32_t FTM3b : 1;            </div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#ab5551b7b31f602920cb022a9c052be9b"> 2022</a></span>&#160;        uint32_t RESERVED3 : 1;        </div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#ad11f44c86deacc7b01dd05d05867c52a"> 2023</a></span>&#160;        uint32_t ADC1b : 1;            </div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html#a9359f6aefd586a9e9d06eb19a2655d3b"> 2024</a></span>&#160;        uint32_t RESERVED4 : 4;        </div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    } B;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;} <a class="code" href="union__hw__sim__scgc3.html">hw_sim_scgc3_t</a>;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3_ADDR(x)     ((x) + 0x1030U)</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3(x)          (*(__IO hw_sim_scgc3_t *) HW_SIM_SCGC3_ADDR(x))</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3_RD(x)       (HW_SIM_SCGC3(x).U)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3_WR(x, v)    (HW_SIM_SCGC3(x).U = (v))</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3_SET(x, v)   (HW_SIM_SCGC3_WR(x, HW_SIM_SCGC3_RD(x) |  (v)))</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3_CLR(x, v)   (HW_SIM_SCGC3_WR(x, HW_SIM_SCGC3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC3_TOG(x, v)   (HW_SIM_SCGC3_WR(x, HW_SIM_SCGC3_RD(x) ^  (v)))</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC3 bitfields</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC3_RNGA    (0U)          </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC3_RNGA    (0x00000001U) </span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC3_RNGA    (1U)          </span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC3_RNGA(x) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_RNGA))</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC3_RNGA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC3_RNGA) &amp; BM_SIM_SCGC3_RNGA)</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC3_RNGA(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_RNGA) = (v))</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC3_SPI2    (12U)         </span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC3_SPI2    (0x00001000U) </span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC3_SPI2    (1U)          </span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC3_SPI2(x) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_SPI2))</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC3_SPI2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC3_SPI2) &amp; BM_SIM_SCGC3_SPI2)</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC3_SPI2(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_SPI2) = (v))</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC3_SDHC    (17U)         </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC3_SDHC    (0x00020000U) </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC3_SDHC    (1U)          </span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC3_SDHC(x) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_SDHC))</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC3_SDHC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC3_SDHC) &amp; BM_SIM_SCGC3_SDHC)</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC3_SDHC(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_SDHC) = (v))</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC3_FTM2    (24U)         </span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC3_FTM2    (0x01000000U) </span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC3_FTM2    (1U)          </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC3_FTM2(x) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_FTM2))</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC3_FTM2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC3_FTM2) &amp; BM_SIM_SCGC3_FTM2)</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC3_FTM2(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_FTM2) = (v))</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC3_FTM3    (25U)         </span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC3_FTM3    (0x02000000U) </span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC3_FTM3    (1U)          </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC3_FTM3(x) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_FTM3))</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC3_FTM3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC3_FTM3) &amp; BM_SIM_SCGC3_FTM3)</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC3_FTM3(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_FTM3) = (v))</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC3_ADC1    (27U)         </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC3_ADC1    (0x08000000U) </span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC3_ADC1    (1U)          </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC3_ADC1(x) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_ADC1))</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC3_ADC1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC3_ADC1) &amp; BM_SIM_SCGC3_ADC1)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC3_ADC1(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC3_ADDR(x), BP_SIM_SCGC3_ADC1) = (v))</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment"> * HW_SIM_SCGC4 - System Clock Gating Control Register 4</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc4.html"> 2199</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc4.html">_hw_sim_scgc4</a></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;{</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    uint32_t U;</div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html"> 2202</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html">_hw_sim_scgc4_bitfields</a></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    {</div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#ac7300abe7f48e4350741286c3ea37fe7"> 2204</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 1;        </div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a861137a114782e1873072a4c175c246d"> 2205</a></span>&#160;        uint32_t EWMb : 1;             </div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#aef8b1ac19ae9cf3a26b4a132b8cc9d44"> 2206</a></span>&#160;        uint32_t CMTb : 1;             </div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#ae4bff9c251f297d6672f5672fca77042"> 2207</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 3;        </div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a3bcfe7bc09ee447283dc8846ab931bf0"> 2208</a></span>&#160;        uint32_t I2C0b : 1;            </div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a2d47a80660032115a64878bdd4ebeb12"> 2209</a></span>&#160;        uint32_t I2C1b : 1;            </div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a2241a92f92bbb9c0028ef613f179b706"> 2210</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 2;        </div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a5401d1bb7153519677f6e3c31ddbf9a8"> 2211</a></span>&#160;        uint32_t UART0b : 1;           </div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a0245d19f9362a7a63794b5010274f399"> 2212</a></span>&#160;        uint32_t UART1b : 1;           </div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a401fac2aaad9433ff6865fa2072c1121"> 2213</a></span>&#160;        uint32_t UART2b : 1;           </div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a5b6ccdcb37fe59cada74f8c8d3cc67fe"> 2214</a></span>&#160;        uint32_t UART3b : 1;           </div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a72351643fe3baf598997fd9db6930ca8"> 2215</a></span>&#160;        uint32_t RESERVED3 : 4;        </div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#aa4a40625f18eaf76d061fa1fe80b8b13"> 2216</a></span>&#160;        uint32_t USBOTG : 1;           </div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a53938a80d815e917ddc15794546cdb56"> 2217</a></span>&#160;        uint32_t CMP : 1;              </div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a81be937a4d9faf0af1f299eaf5d6f5c1"> 2218</a></span>&#160;        uint32_t VREFb : 1;            </div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#af136e5230128c1f335233af1dbcf6014"> 2219</a></span>&#160;        uint32_t RESERVED4 : 11;       </div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    } B;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;} <a class="code" href="union__hw__sim__scgc4.html">hw_sim_scgc4_t</a>;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4_ADDR(x)     ((x) + 0x1034U)</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4(x)          (*(__IO hw_sim_scgc4_t *) HW_SIM_SCGC4_ADDR(x))</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4_RD(x)       (HW_SIM_SCGC4(x).U)</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4_WR(x, v)    (HW_SIM_SCGC4(x).U = (v))</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4_SET(x, v)   (HW_SIM_SCGC4_WR(x, HW_SIM_SCGC4_RD(x) |  (v)))</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4_CLR(x, v)   (HW_SIM_SCGC4_WR(x, HW_SIM_SCGC4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC4_TOG(x, v)   (HW_SIM_SCGC4_WR(x, HW_SIM_SCGC4_RD(x) ^  (v)))</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC4 bitfields</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_EWM     (1U)          </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_EWM     (0x00000002U) </span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_EWM     (1U)          </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_EWM(x)  (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_EWM))</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_EWM(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_EWM) &amp; BM_SIM_SCGC4_EWM)</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_EWM(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_EWM) = (v))</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_CMT     (2U)          </span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_CMT     (0x00000004U) </span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_CMT     (1U)          </span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_CMT(x)  (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_CMT))</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_CMT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_CMT) &amp; BM_SIM_SCGC4_CMT)</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_CMT(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_CMT) = (v))</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_I2C0    (6U)          </span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_I2C0    (0x00000040U) </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_I2C0    (1U)          </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_I2C0(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_I2C0))</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_I2C0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_I2C0) &amp; BM_SIM_SCGC4_I2C0)</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_I2C0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_I2C0) = (v))</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_I2C1    (7U)          </span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_I2C1    (0x00000080U) </span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_I2C1    (1U)          </span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_I2C1(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_I2C1))</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_I2C1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_I2C1) &amp; BM_SIM_SCGC4_I2C1)</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_I2C1(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_I2C1) = (v))</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_UART0   (10U)         </span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_UART0   (0x00000400U) </span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_UART0   (1U)          </span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_UART0(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART0))</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_UART0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_UART0) &amp; BM_SIM_SCGC4_UART0)</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_UART0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART0) = (v))</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_UART1   (11U)         </span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_UART1   (0x00000800U) </span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_UART1   (1U)          </span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_UART1(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART1))</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_UART1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_UART1) &amp; BM_SIM_SCGC4_UART1)</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_UART1(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART1) = (v))</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_UART2   (12U)         </span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_UART2   (0x00001000U) </span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_UART2   (1U)          </span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_UART2(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART2))</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_UART2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_UART2) &amp; BM_SIM_SCGC4_UART2)</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_UART2(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART2) = (v))</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_UART3   (13U)         </span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_UART3   (0x00002000U) </span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_UART3   (1U)          </span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_UART3(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART3))</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_UART3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_UART3) &amp; BM_SIM_SCGC4_UART3)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_UART3(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_UART3) = (v))</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_USBOTG  (18U)         </span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_USBOTG  (0x00040000U) </span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_USBOTG  (1U)          </span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_USBOTG(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_USBOTG))</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_USBOTG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_USBOTG) &amp; BM_SIM_SCGC4_USBOTG)</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_USBOTG(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_USBOTG) = (v))</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_CMP     (19U)         </span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_CMP     (0x00080000U) </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_CMP     (1U)          </span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_CMP(x)  (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_CMP))</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_CMP(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_CMP) &amp; BM_SIM_SCGC4_CMP)</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_CMP(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_CMP) = (v))</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC4_VREF    (20U)         </span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC4_VREF    (0x00100000U) </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC4_VREF    (1U)          </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC4_VREF(x) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_VREF))</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC4_VREF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC4_VREF) &amp; BM_SIM_SCGC4_VREF)</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC4_VREF(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC4_ADDR(x), BP_SIM_SCGC4_VREF) = (v))</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment"> * HW_SIM_SCGC5 - System Clock Gating Control Register 5</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc5.html"> 2514</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc5.html">_hw_sim_scgc5</a></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;{</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    uint32_t U;</div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html"> 2517</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html">_hw_sim_scgc5_bitfields</a></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    {</div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#a6e91ec9ac9ff7921b8a2dde3bcb8b29f"> 2519</a></span>&#160;        uint32_t LPTMR : 1;            </div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#a7d7472b4ef8a46343b99e8111f205aca"> 2520</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 8;        </div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#a94f07775ddf13563dddefc7bbe21ec55"> 2521</a></span>&#160;        uint32_t PORTAb : 1;           </div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#ab241f201f88e0d698d4b098cc279f89e"> 2522</a></span>&#160;        uint32_t PORTBb : 1;           </div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#a34cec11ef6ed61ea83d96840abe541d8"> 2523</a></span>&#160;        uint32_t PORTCb : 1;           </div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#ab9027450aa4ebf1dd3cc4458eba0069d"> 2524</a></span>&#160;        uint32_t PORTDb : 1;           </div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#aa1b3050803269af1e224f54da99842f7"> 2525</a></span>&#160;        uint32_t PORTEb : 1;           </div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html#a4c8fd2ed4ec7eb1c7d5ff56ab39d72b0"> 2526</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 18;       </div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    } B;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;} <a class="code" href="union__hw__sim__scgc5.html">hw_sim_scgc5_t</a>;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5_ADDR(x)     ((x) + 0x1038U)</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5(x)          (*(__IO hw_sim_scgc5_t *) HW_SIM_SCGC5_ADDR(x))</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5_RD(x)       (HW_SIM_SCGC5(x).U)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5_WR(x, v)    (HW_SIM_SCGC5(x).U = (v))</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5_SET(x, v)   (HW_SIM_SCGC5_WR(x, HW_SIM_SCGC5_RD(x) |  (v)))</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5_CLR(x, v)   (HW_SIM_SCGC5_WR(x, HW_SIM_SCGC5_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC5_TOG(x, v)   (HW_SIM_SCGC5_WR(x, HW_SIM_SCGC5_RD(x) ^  (v)))</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC5 bitfields</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC5_LPTMR   (0U)          </span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC5_LPTMR   (0x00000001U) </span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC5_LPTMR   (1U)          </span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC5_LPTMR(x) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_LPTMR))</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC5_LPTMR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC5_LPTMR) &amp; BM_SIM_SCGC5_LPTMR)</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC5_LPTMR(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_LPTMR) = (v))</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC5_PORTA   (9U)          </span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC5_PORTA   (0x00000200U) </span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC5_PORTA   (1U)          </span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC5_PORTA(x) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTA))</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC5_PORTA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC5_PORTA) &amp; BM_SIM_SCGC5_PORTA)</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC5_PORTA(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTA) = (v))</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC5_PORTB   (10U)         </span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC5_PORTB   (0x00000400U) </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC5_PORTB   (1U)          </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC5_PORTB(x) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTB))</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC5_PORTB(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC5_PORTB) &amp; BM_SIM_SCGC5_PORTB)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC5_PORTB(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTB) = (v))</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC5_PORTC   (11U)         </span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC5_PORTC   (0x00000800U) </span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC5_PORTC   (1U)          </span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC5_PORTC(x) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTC))</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC5_PORTC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC5_PORTC) &amp; BM_SIM_SCGC5_PORTC)</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC5_PORTC(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTC) = (v))</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC5_PORTD   (12U)         </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC5_PORTD   (0x00001000U) </span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC5_PORTD   (1U)          </span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC5_PORTD(x) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTD))</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC5_PORTD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC5_PORTD) &amp; BM_SIM_SCGC5_PORTD)</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC5_PORTD(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTD) = (v))</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC5_PORTE   (13U)         </span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC5_PORTE   (0x00002000U) </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC5_PORTE   (1U)          </span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC5_PORTE(x) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTE))</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC5_PORTE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC5_PORTE) &amp; BM_SIM_SCGC5_PORTE)</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC5_PORTE(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC5_ADDR(x), BP_SIM_SCGC5_PORTE) = (v))</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment"> * HW_SIM_SCGC6 - System Clock Gating Control Register 6</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc6.html"> 2705</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc6.html">_hw_sim_scgc6</a></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;{</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    uint32_t U;</div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html"> 2708</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html">_hw_sim_scgc6_bitfields</a></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    {</div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a57d79b775521160e059702e4cc51485f"> 2710</a></span>&#160;        uint32_t FTF : 1;              </div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a909c111c9326cdbe1fece2b064287da0"> 2711</a></span>&#160;        uint32_t DMAMUXb : 1;          </div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a03619805f4fe6486ca4d31071c0898e9"> 2712</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 2;        </div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#aeec2979617afc81542117353d82504a4"> 2713</a></span>&#160;        uint32_t FLEXCAN0 : 1;         </div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a6b3c5cc89fcae3f4f5a8d0b32a8a4061"> 2714</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 4;        </div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a88550342c71bae6083d01f6c24ab41a5"> 2715</a></span>&#160;        uint32_t RNGA : 1;             </div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a332537810094b768c0d95c5af36ea626"> 2716</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 2;        </div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a2b083995477885b0363c3b4192821a27"> 2717</a></span>&#160;        uint32_t SPI0b : 1;            </div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#acb175da00befcd5fd2fe73d3511f17b5"> 2718</a></span>&#160;        uint32_t SPI1b : 1;            </div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#acd49edf5c77f501f530083b84bf9bb6d"> 2719</a></span>&#160;        uint32_t RESERVED3 : 1;        </div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#ab42e6f95f446ad8be4909b794d00be6b"> 2720</a></span>&#160;        uint32_t I2S : 1;              </div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a4f79ef583b80a0f8380550992534eeb6"> 2721</a></span>&#160;        uint32_t RESERVED4 : 2;        </div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#af197a98b10a40c69949d3f2051199d57"> 2722</a></span>&#160;        uint32_t CRC : 1;              </div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a56037be772f54170b1971ccc0a982b4f"> 2723</a></span>&#160;        uint32_t RESERVED5 : 2;        </div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a4bdd01c77bcfd9e51047a156840950f3"> 2724</a></span>&#160;        uint32_t USBDCDb : 1;          </div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a01984546506d60ec12ecceec5da2c8c6"> 2725</a></span>&#160;        uint32_t PDB : 1;              </div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a0b6d903ca742efa385d76098eee3f1ed"> 2726</a></span>&#160;        uint32_t PITb : 1;             </div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a1c940def22c9d8f349da2fe03828b2cb"> 2727</a></span>&#160;        uint32_t FTM0b : 1;            </div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#ae14b878401538b629b9e7b651ddbfc8b"> 2728</a></span>&#160;        uint32_t FTM1b : 1;            </div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a7b105b4117de7cda7656f56b7096941d"> 2729</a></span>&#160;        uint32_t FTM2b : 1;            </div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#ab6804b85138e070d0888566a16adb787"> 2730</a></span>&#160;        uint32_t ADC0b : 1;            </div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a4b7b2972da382ab70d4042b239a86a76"> 2731</a></span>&#160;        uint32_t RESERVED6 : 1;        </div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#abf4c7e9cf704fa7d885844bbe9b1fbbd"> 2732</a></span>&#160;        uint32_t RTCb : 1;             </div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a89df8e5bfba180ab3d93817310a32bb0"> 2733</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html#a5af59729239b0cc61ec37a01c65be942"> 2734</a></span>&#160;        uint32_t DAC0b : 1;            </div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    } B;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;} <a class="code" href="union__hw__sim__scgc6.html">hw_sim_scgc6_t</a>;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6_ADDR(x)     ((x) + 0x103CU)</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6(x)          (*(__IO hw_sim_scgc6_t *) HW_SIM_SCGC6_ADDR(x))</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6_RD(x)       (HW_SIM_SCGC6(x).U)</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6_WR(x, v)    (HW_SIM_SCGC6(x).U = (v))</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6_SET(x, v)   (HW_SIM_SCGC6_WR(x, HW_SIM_SCGC6_RD(x) |  (v)))</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6_CLR(x, v)   (HW_SIM_SCGC6_WR(x, HW_SIM_SCGC6_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC6_TOG(x, v)   (HW_SIM_SCGC6_WR(x, HW_SIM_SCGC6_RD(x) ^  (v)))</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC6 bitfields</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_FTF     (0U)          </span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_FTF     (0x00000001U) </span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_FTF     (1U)          </span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_FTF(x)  (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTF))</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_FTF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_FTF) &amp; BM_SIM_SCGC6_FTF)</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_FTF(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTF) = (v))</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_DMAMUX  (1U)          </span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_DMAMUX  (0x00000002U) </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_DMAMUX  (1U)          </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_DMAMUX(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_DMAMUX))</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_DMAMUX(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_DMAMUX) &amp; BM_SIM_SCGC6_DMAMUX)</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_DMAMUX(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_DMAMUX) = (v))</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_FLEXCAN0 (4U)         </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_FLEXCAN0 (0x00000010U) </span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_FLEXCAN0 (1U)         </span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_FLEXCAN0(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FLEXCAN0))</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_FLEXCAN0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_FLEXCAN0) &amp; BM_SIM_SCGC6_FLEXCAN0)</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_FLEXCAN0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FLEXCAN0) = (v))</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_RNGA    (9U)          </span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_RNGA    (0x00000200U) </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_RNGA    (1U)          </span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_RNGA(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_RNGA))</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_RNGA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_RNGA) &amp; BM_SIM_SCGC6_RNGA)</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_RNGA(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_RNGA) = (v))</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_SPI0    (12U)         </span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_SPI0    (0x00001000U) </span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_SPI0    (1U)          </span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_SPI0(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_SPI0))</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_SPI0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_SPI0) &amp; BM_SIM_SCGC6_SPI0)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_SPI0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_SPI0) = (v))</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_SPI1    (13U)         </span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_SPI1    (0x00002000U) </span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_SPI1    (1U)          </span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_SPI1(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_SPI1))</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_SPI1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_SPI1) &amp; BM_SIM_SCGC6_SPI1)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_SPI1(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_SPI1) = (v))</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_I2S     (15U)         </span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_I2S     (0x00008000U) </span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_I2S     (1U)          </span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_I2S(x)  (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_I2S))</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_I2S(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_I2S) &amp; BM_SIM_SCGC6_I2S)</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_I2S(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_I2S) = (v))</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_CRC     (18U)         </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_CRC     (0x00040000U) </span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_CRC     (1U)          </span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_CRC(x)  (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_CRC))</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_CRC(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_CRC) &amp; BM_SIM_SCGC6_CRC)</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_CRC(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_CRC) = (v))</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_USBDCD  (21U)         </span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_USBDCD  (0x00200000U) </span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_USBDCD  (1U)          </span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_USBDCD(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_USBDCD))</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_USBDCD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_USBDCD) &amp; BM_SIM_SCGC6_USBDCD)</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_USBDCD(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_USBDCD) = (v))</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_PDB     (22U)         </span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_PDB     (0x00400000U) </span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_PDB     (1U)          </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_PDB(x)  (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_PDB))</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_PDB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_PDB) &amp; BM_SIM_SCGC6_PDB)</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_PDB(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_PDB) = (v))</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_PIT     (23U)         </span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_PIT     (0x00800000U) </span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_PIT     (1U)          </span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_PIT(x)  (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_PIT))</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_PIT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_PIT) &amp; BM_SIM_SCGC6_PIT)</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_PIT(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_PIT) = (v))</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_FTM0    (24U)         </span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_FTM0    (0x01000000U) </span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_FTM0    (1U)          </span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_FTM0(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTM0))</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_FTM0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_FTM0) &amp; BM_SIM_SCGC6_FTM0)</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_FTM0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTM0) = (v))</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_FTM1    (25U)         </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_FTM1    (0x02000000U) </span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_FTM1    (1U)          </span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_FTM1(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTM1))</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_FTM1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_FTM1) &amp; BM_SIM_SCGC6_FTM1)</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_FTM1(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTM1) = (v))</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_FTM2    (26U)         </span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_FTM2    (0x04000000U) </span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_FTM2    (1U)          </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_FTM2(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTM2))</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_FTM2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_FTM2) &amp; BM_SIM_SCGC6_FTM2)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_FTM2(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_FTM2) = (v))</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_ADC0    (27U)         </span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_ADC0    (0x08000000U) </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_ADC0    (1U)          </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_ADC0(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_ADC0))</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_ADC0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_ADC0) &amp; BM_SIM_SCGC6_ADC0)</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_ADC0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_ADC0) = (v))</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_RTC     (29U)         </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_RTC     (0x20000000U) </span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_RTC     (1U)          </span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_RTC(x)  (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_RTC))</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_RTC(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_RTC) &amp; BM_SIM_SCGC6_RTC)</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_RTC(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_RTC) = (v))</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC6_DAC0    (31U)         </span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC6_DAC0    (0x80000000U) </span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC6_DAC0    (1U)          </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC6_DAC0(x) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_DAC0))</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC6_DAC0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC6_DAC0) &amp; BM_SIM_SCGC6_DAC0)</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC6_DAC0(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC6_ADDR(x), BP_SIM_SCGC6_DAC0) = (v))</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment"> * HW_SIM_SCGC7 - System Clock Gating Control Register 7</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="union__hw__sim__scgc7.html"> 3171</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__scgc7.html">_hw_sim_scgc7</a></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;{</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    uint32_t U;</div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html"> 3174</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html">_hw_sim_scgc7_bitfields</a></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;    {</div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html#a30228123d7951ff4b9129458722cbbc1"> 3176</a></span>&#160;        uint32_t FLEXBUS : 1;          </div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html#ab6b095528f980f976a9558fc228d3a49"> 3177</a></span>&#160;        uint32_t DMA : 1;              </div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html#a69885aaa5b66bee51c51c3740d3c25d8"> 3178</a></span>&#160;        uint32_t MPUb : 1;             </div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html#a3205c621cf5797fd2d5f79c6da81c73b"> 3179</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 29;       </div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;    } B;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;} <a class="code" href="union__hw__sim__scgc7.html">hw_sim_scgc7_t</a>;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7_ADDR(x)     ((x) + 0x1040U)</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7(x)          (*(__IO hw_sim_scgc7_t *) HW_SIM_SCGC7_ADDR(x))</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7_RD(x)       (HW_SIM_SCGC7(x).U)</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7_WR(x, v)    (HW_SIM_SCGC7(x).U = (v))</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7_SET(x, v)   (HW_SIM_SCGC7_WR(x, HW_SIM_SCGC7_RD(x) |  (v)))</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7_CLR(x, v)   (HW_SIM_SCGC7_WR(x, HW_SIM_SCGC7_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define HW_SIM_SCGC7_TOG(x, v)   (HW_SIM_SCGC7_WR(x, HW_SIM_SCGC7_RD(x) ^  (v)))</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC7 bitfields</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC7_FLEXBUS (0U)          </span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC7_FLEXBUS (0x00000001U) </span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC7_FLEXBUS (1U)          </span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC7_FLEXBUS(x) (BITBAND_ACCESS32(HW_SIM_SCGC7_ADDR(x), BP_SIM_SCGC7_FLEXBUS))</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC7_FLEXBUS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC7_FLEXBUS) &amp; BM_SIM_SCGC7_FLEXBUS)</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC7_FLEXBUS(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC7_ADDR(x), BP_SIM_SCGC7_FLEXBUS) = (v))</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC7_DMA     (1U)          </span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC7_DMA     (0x00000002U) </span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC7_DMA     (1U)          </span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC7_DMA(x)  (BITBAND_ACCESS32(HW_SIM_SCGC7_ADDR(x), BP_SIM_SCGC7_DMA))</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC7_DMA(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC7_DMA) &amp; BM_SIM_SCGC7_DMA)</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC7_DMA(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC7_ADDR(x), BP_SIM_SCGC7_DMA) = (v))</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define BP_SIM_SCGC7_MPU     (2U)          </span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define BM_SIM_SCGC7_MPU     (0x00000004U) </span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define BS_SIM_SCGC7_MPU     (1U)          </span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define BR_SIM_SCGC7_MPU(x)  (BITBAND_ACCESS32(HW_SIM_SCGC7_ADDR(x), BP_SIM_SCGC7_MPU))</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define BF_SIM_SCGC7_MPU(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_SCGC7_MPU) &amp; BM_SIM_SCGC7_MPU)</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define BW_SIM_SCGC7_MPU(x, v) (BITBAND_ACCESS32(HW_SIM_SCGC7_ADDR(x), BP_SIM_SCGC7_MPU) = (v))</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment"> * HW_SIM_CLKDIV1 - System Clock Divider Register 1</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;</div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="union__hw__sim__clkdiv1.html"> 3290</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__clkdiv1.html">_hw_sim_clkdiv1</a></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;{</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;    uint32_t U;</div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html"> 3293</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html">_hw_sim_clkdiv1_bitfields</a></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;    {</div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html#a4fc857dca7ff64486b22d7275fc16f9c"> 3295</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 16;       </div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html#ae4afa2602d724e5f40ca69b84c986711"> 3296</a></span>&#160;        uint32_t OUTDIV4 : 4;          </div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html#a758160f6c09dd3545f6c3cde695bc361"> 3297</a></span>&#160;        uint32_t OUTDIV3 : 4;          </div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html#a27b73d59cb048762aa52e80b94af908f"> 3298</a></span>&#160;        uint32_t OUTDIV2 : 4;          </div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html#a34e26b60a499efcbf6b5e0abcf370c19"> 3299</a></span>&#160;        uint32_t OUTDIV1 : 4;          </div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    } B;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;} <a class="code" href="union__hw__sim__clkdiv1.html">hw_sim_clkdiv1_t</a>;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1_ADDR(x)   ((x) + 0x1044U)</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1(x)        (*(__IO hw_sim_clkdiv1_t *) HW_SIM_CLKDIV1_ADDR(x))</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1_RD(x)     (HW_SIM_CLKDIV1(x).U)</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1_WR(x, v)  (HW_SIM_CLKDIV1(x).U = (v))</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1_SET(x, v) (HW_SIM_CLKDIV1_WR(x, HW_SIM_CLKDIV1_RD(x) |  (v)))</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1_CLR(x, v) (HW_SIM_CLKDIV1_WR(x, HW_SIM_CLKDIV1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV1_TOG(x, v) (HW_SIM_CLKDIV1_WR(x, HW_SIM_CLKDIV1_RD(x) ^  (v)))</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_CLKDIV1 bitfields</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define BP_SIM_CLKDIV1_OUTDIV4 (16U)       </span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define BM_SIM_CLKDIV1_OUTDIV4 (0x000F0000U) </span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define BS_SIM_CLKDIV1_OUTDIV4 (4U)        </span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define BR_SIM_CLKDIV1_OUTDIV4(x) (HW_SIM_CLKDIV1(x).B.OUTDIV4)</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define BF_SIM_CLKDIV1_OUTDIV4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_CLKDIV1_OUTDIV4) &amp; BM_SIM_CLKDIV1_OUTDIV4)</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define BW_SIM_CLKDIV1_OUTDIV4(x, v) (HW_SIM_CLKDIV1_WR(x, (HW_SIM_CLKDIV1_RD(x) &amp; ~BM_SIM_CLKDIV1_OUTDIV4) | BF_SIM_CLKDIV1_OUTDIV4(v)))</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define BP_SIM_CLKDIV1_OUTDIV3 (20U)       </span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define BM_SIM_CLKDIV1_OUTDIV3 (0x00F00000U) </span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define BS_SIM_CLKDIV1_OUTDIV3 (4U)        </span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define BR_SIM_CLKDIV1_OUTDIV3(x) (HW_SIM_CLKDIV1(x).B.OUTDIV3)</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define BF_SIM_CLKDIV1_OUTDIV3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_CLKDIV1_OUTDIV3) &amp; BM_SIM_CLKDIV1_OUTDIV3)</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define BW_SIM_CLKDIV1_OUTDIV3(x, v) (HW_SIM_CLKDIV1_WR(x, (HW_SIM_CLKDIV1_RD(x) &amp; ~BM_SIM_CLKDIV1_OUTDIV3) | BF_SIM_CLKDIV1_OUTDIV3(v)))</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define BP_SIM_CLKDIV1_OUTDIV2 (24U)       </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define BM_SIM_CLKDIV1_OUTDIV2 (0x0F000000U) </span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define BS_SIM_CLKDIV1_OUTDIV2 (4U)        </span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define BR_SIM_CLKDIV1_OUTDIV2(x) (HW_SIM_CLKDIV1(x).B.OUTDIV2)</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define BF_SIM_CLKDIV1_OUTDIV2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_CLKDIV1_OUTDIV2) &amp; BM_SIM_CLKDIV1_OUTDIV2)</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define BW_SIM_CLKDIV1_OUTDIV2(x, v) (HW_SIM_CLKDIV1_WR(x, (HW_SIM_CLKDIV1_RD(x) &amp; ~BM_SIM_CLKDIV1_OUTDIV2) | BF_SIM_CLKDIV1_OUTDIV2(v)))</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define BP_SIM_CLKDIV1_OUTDIV1 (28U)       </span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define BM_SIM_CLKDIV1_OUTDIV1 (0xF0000000U) </span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define BS_SIM_CLKDIV1_OUTDIV1 (4U)        </span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define BR_SIM_CLKDIV1_OUTDIV1(x) (HW_SIM_CLKDIV1(x).B.OUTDIV1)</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define BF_SIM_CLKDIV1_OUTDIV1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_CLKDIV1_OUTDIV1) &amp; BM_SIM_CLKDIV1_OUTDIV1)</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define BW_SIM_CLKDIV1_OUTDIV1(x, v) (HW_SIM_CLKDIV1_WR(x, (HW_SIM_CLKDIV1_RD(x) &amp; ~BM_SIM_CLKDIV1_OUTDIV1) | BF_SIM_CLKDIV1_OUTDIV1(v)))</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment"> * HW_SIM_CLKDIV2 - System Clock Divider Register 2</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="union__hw__sim__clkdiv2.html"> 3493</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__clkdiv2.html">_hw_sim_clkdiv2</a></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;{</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;    uint32_t U;</div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html"> 3496</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html">_hw_sim_clkdiv2_bitfields</a></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;    {</div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html#a82ac7c465612398276e2c4e918ab25b1"> 3498</a></span>&#160;        uint32_t USBFRAC : 1;          </div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html#a43c73aeb258926bd19c95eb576be7e3c"> 3499</a></span>&#160;        uint32_t USBDIV : 3;           </div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html#a8c9a9de79fd514740678a9e234448770"> 3500</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 28;       </div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;    } B;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;} <a class="code" href="union__hw__sim__clkdiv2.html">hw_sim_clkdiv2_t</a>;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2_ADDR(x)   ((x) + 0x1048U)</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2(x)        (*(__IO hw_sim_clkdiv2_t *) HW_SIM_CLKDIV2_ADDR(x))</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2_RD(x)     (HW_SIM_CLKDIV2(x).U)</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2_WR(x, v)  (HW_SIM_CLKDIV2(x).U = (v))</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2_SET(x, v) (HW_SIM_CLKDIV2_WR(x, HW_SIM_CLKDIV2_RD(x) |  (v)))</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2_CLR(x, v) (HW_SIM_CLKDIV2_WR(x, HW_SIM_CLKDIV2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define HW_SIM_CLKDIV2_TOG(x, v) (HW_SIM_CLKDIV2_WR(x, HW_SIM_CLKDIV2_RD(x) ^  (v)))</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_CLKDIV2 bitfields</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define BP_SIM_CLKDIV2_USBFRAC (0U)        </span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define BM_SIM_CLKDIV2_USBFRAC (0x00000001U) </span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define BS_SIM_CLKDIV2_USBFRAC (1U)        </span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define BR_SIM_CLKDIV2_USBFRAC(x) (BITBAND_ACCESS32(HW_SIM_CLKDIV2_ADDR(x), BP_SIM_CLKDIV2_USBFRAC))</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define BF_SIM_CLKDIV2_USBFRAC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_CLKDIV2_USBFRAC) &amp; BM_SIM_CLKDIV2_USBFRAC)</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define BW_SIM_CLKDIV2_USBFRAC(x, v) (BITBAND_ACCESS32(HW_SIM_CLKDIV2_ADDR(x), BP_SIM_CLKDIV2_USBFRAC) = (v))</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define BP_SIM_CLKDIV2_USBDIV (1U)         </span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define BM_SIM_CLKDIV2_USBDIV (0x0000000EU) </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define BS_SIM_CLKDIV2_USBDIV (3U)         </span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define BR_SIM_CLKDIV2_USBDIV(x) (HW_SIM_CLKDIV2(x).B.USBDIV)</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define BF_SIM_CLKDIV2_USBDIV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_CLKDIV2_USBDIV) &amp; BM_SIM_CLKDIV2_USBDIV)</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define BW_SIM_CLKDIV2_USBDIV(x, v) (HW_SIM_CLKDIV2_WR(x, (HW_SIM_CLKDIV2_RD(x) &amp; ~BM_SIM_CLKDIV2_USBDIV) | BF_SIM_CLKDIV2_USBDIV(v)))</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment"> * HW_SIM_FCFG1 - Flash Configuration Register 1</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="union__hw__sim__fcfg1.html"> 3579</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__fcfg1.html">_hw_sim_fcfg1</a></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;{</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;    uint32_t U;</div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html"> 3582</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html">_hw_sim_fcfg1_bitfields</a></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;    {</div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a02464d1d55fc676c408248a6cb561f3e"> 3584</a></span>&#160;        uint32_t FLASHDIS : 1;         </div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a6d3fc60e43b899097b836467ca65287b"> 3585</a></span>&#160;        uint32_t FLASHDOZE : 1;        </div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a03d3b7a95f79d75a50b697d1bbbaffa2"> 3586</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 6;        </div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a6d3f9fa91fcb6abd57de2fb47de4ddd4"> 3587</a></span>&#160;        uint32_t DEPART : 4;           </div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#abe12973255f523fe5ca23a447478cab0"> 3588</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 4;        </div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a52b2ae3381d3cc5af3e243e98d784cb4"> 3589</a></span>&#160;        uint32_t EESIZE : 4;           </div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a3b919aa023e571dbac99cf72990ccc6f"> 3590</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">RESERVED2</a> : 4;        </div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#ab0f30fab4ba56c025be61d24f24a8da3"> 3591</a></span>&#160;        uint32_t PFSIZE : 4;           </div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html#a3c09c64729ac111516d9b33104320f27"> 3592</a></span>&#160;        uint32_t NVMSIZE : 4;          </div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;    } B;</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;} <a class="code" href="union__hw__sim__fcfg1.html">hw_sim_fcfg1_t</a>;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1_ADDR(x)     ((x) + 0x104CU)</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1(x)          (*(__IO hw_sim_fcfg1_t *) HW_SIM_FCFG1_ADDR(x))</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1_RD(x)       (HW_SIM_FCFG1(x).U)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1_WR(x, v)    (HW_SIM_FCFG1(x).U = (v))</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1_SET(x, v)   (HW_SIM_FCFG1_WR(x, HW_SIM_FCFG1_RD(x) |  (v)))</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1_CLR(x, v)   (HW_SIM_FCFG1_WR(x, HW_SIM_FCFG1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG1_TOG(x, v)   (HW_SIM_FCFG1_WR(x, HW_SIM_FCFG1_RD(x) ^  (v)))</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_FCFG1 bitfields</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG1_FLASHDIS (0U)         </span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG1_FLASHDIS (0x00000001U) </span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG1_FLASHDIS (1U)         </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG1_FLASHDIS(x) (BITBAND_ACCESS32(HW_SIM_FCFG1_ADDR(x), BP_SIM_FCFG1_FLASHDIS))</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define BF_SIM_FCFG1_FLASHDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_FCFG1_FLASHDIS) &amp; BM_SIM_FCFG1_FLASHDIS)</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define BW_SIM_FCFG1_FLASHDIS(x, v) (BITBAND_ACCESS32(HW_SIM_FCFG1_ADDR(x), BP_SIM_FCFG1_FLASHDIS) = (v))</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG1_FLASHDOZE (1U)        </span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG1_FLASHDOZE (0x00000002U) </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG1_FLASHDOZE (1U)        </span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG1_FLASHDOZE(x) (BITBAND_ACCESS32(HW_SIM_FCFG1_ADDR(x), BP_SIM_FCFG1_FLASHDOZE))</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define BF_SIM_FCFG1_FLASHDOZE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SIM_FCFG1_FLASHDOZE) &amp; BM_SIM_FCFG1_FLASHDOZE)</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define BW_SIM_FCFG1_FLASHDOZE(x, v) (BITBAND_ACCESS32(HW_SIM_FCFG1_ADDR(x), BP_SIM_FCFG1_FLASHDOZE) = (v))</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG1_DEPART  (8U)          </span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG1_DEPART  (0x00000F00U) </span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG1_DEPART  (4U)          </span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG1_DEPART(x) (HW_SIM_FCFG1(x).B.DEPART)</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG1_EESIZE  (16U)         </span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG1_EESIZE  (0x000F0000U) </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG1_EESIZE  (4U)          </span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG1_EESIZE(x) (HW_SIM_FCFG1(x).B.EESIZE)</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG1_PFSIZE  (24U)         </span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG1_PFSIZE  (0x0F000000U) </span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG1_PFSIZE  (4U)          </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG1_PFSIZE(x) (HW_SIM_FCFG1(x).B.PFSIZE)</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG1_NVMSIZE (28U)         </span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG1_NVMSIZE (0xF0000000U) </span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG1_NVMSIZE (4U)          </span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG1_NVMSIZE(x) (HW_SIM_FCFG1(x).B.NVMSIZE)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment"> * HW_SIM_FCFG2 - Flash Configuration Register 2</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;</div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="union__hw__sim__fcfg2.html"> 3769</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__fcfg2.html">_hw_sim_fcfg2</a></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;{</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;    uint32_t U;</div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html"> 3772</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html">_hw_sim_fcfg2_bitfields</a></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;    {</div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html#ab10334afd521f3d2f8c3f1ccdf002ee1"> 3774</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">RESERVED0</a> : 16;       </div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html#a23bd276f8bb41c40755db5243a67e804"> 3775</a></span>&#160;        uint32_t MAXADDR1 : 7;         </div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html#a52641fade41e2d42f5f3b3ae1180c9b2"> 3776</a></span>&#160;        uint32_t PFLSH : 1;            </div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html#a6643fc1c6c711e762982d8b95d754da5"> 3777</a></span>&#160;        uint32_t MAXADDR0 : 7;         </div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html#aaedbe79c816d1a629afa706cb7fb5a9a"> 3778</a></span>&#160;        uint32_t <a class="code" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">RESERVED1</a> : 1;        </div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    } B;</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;} <a class="code" href="union__hw__sim__fcfg2.html">hw_sim_fcfg2_t</a>;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG2_ADDR(x)     ((x) + 0x1050U)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG2(x)          (*(__I hw_sim_fcfg2_t *) HW_SIM_FCFG2_ADDR(x))</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define HW_SIM_FCFG2_RD(x)       (HW_SIM_FCFG2(x).U)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_FCFG2 bitfields</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG2_MAXADDR1 (16U)        </span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG2_MAXADDR1 (0x007F0000U) </span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG2_MAXADDR1 (7U)         </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG2_MAXADDR1(x) (HW_SIM_FCFG2(x).B.MAXADDR1)</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG2_PFLSH   (23U)         </span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG2_PFLSH   (0x00800000U) </span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG2_PFLSH   (1U)          </span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG2_PFLSH(x) (BITBAND_ACCESS32(HW_SIM_FCFG2_ADDR(x), BP_SIM_FCFG2_PFLSH))</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define BP_SIM_FCFG2_MAXADDR0 (24U)        </span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define BM_SIM_FCFG2_MAXADDR0 (0x7F000000U) </span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define BS_SIM_FCFG2_MAXADDR0 (7U)         </span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define BR_SIM_FCFG2_MAXADDR0(x) (HW_SIM_FCFG2(x).B.MAXADDR0)</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment"> * HW_SIM_UIDH - Unique Identification Register High</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="union__hw__sim__uidh.html"> 3864</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__uidh.html">_hw_sim_uidh</a></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;{</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    uint32_t U;</div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidh_1_1__hw__sim__uidh__bitfields.html"> 3867</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__uidh_1_1__hw__sim__uidh__bitfields.html">_hw_sim_uidh_bitfields</a></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    {</div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidh_1_1__hw__sim__uidh__bitfields.html#a50b43b9289733b0ec039dbe37fb529cf"> 3869</a></span>&#160;        uint32_t UID : 32;             </div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;    } B;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;} <a class="code" href="union__hw__sim__uidh.html">hw_sim_uidh_t</a>;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define HW_SIM_UIDH_ADDR(x)      ((x) + 0x1054U)</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define HW_SIM_UIDH(x)           (*(__I hw_sim_uidh_t *) HW_SIM_UIDH_ADDR(x))</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define HW_SIM_UIDH_RD(x)        (HW_SIM_UIDH(x).U)</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_UIDH bitfields</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define BP_SIM_UIDH_UID      (0U)          </span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define BM_SIM_UIDH_UID      (0xFFFFFFFFU) </span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define BS_SIM_UIDH_UID      (32U)         </span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define BR_SIM_UIDH_UID(x)   (HW_SIM_UIDH(x).U)</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment"> * HW_SIM_UIDMH - Unique Identification Register Mid-High</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="union__hw__sim__uidmh.html"> 3910</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__uidmh.html">_hw_sim_uidmh</a></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;{</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;    uint32_t U;</div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields.html"> 3913</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields.html">_hw_sim_uidmh_bitfields</a></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;    {</div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields.html#ab5880c4ca55024bf369ce9aea46bfbec"> 3915</a></span>&#160;        uint32_t UID : 32;             </div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;    } B;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;} <a class="code" href="union__hw__sim__uidmh.html">hw_sim_uidmh_t</a>;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define HW_SIM_UIDMH_ADDR(x)     ((x) + 0x1058U)</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define HW_SIM_UIDMH(x)          (*(__I hw_sim_uidmh_t *) HW_SIM_UIDMH_ADDR(x))</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define HW_SIM_UIDMH_RD(x)       (HW_SIM_UIDMH(x).U)</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_UIDMH bitfields</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define BP_SIM_UIDMH_UID     (0U)          </span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define BM_SIM_UIDMH_UID     (0xFFFFFFFFU) </span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define BS_SIM_UIDMH_UID     (32U)         </span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define BR_SIM_UIDMH_UID(x)  (HW_SIM_UIDMH(x).U)</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="comment"> * HW_SIM_UIDML - Unique Identification Register Mid Low</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="union__hw__sim__uidml.html"> 3956</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__uidml.html">_hw_sim_uidml</a></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;{</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;    uint32_t U;</div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields.html"> 3959</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields.html">_hw_sim_uidml_bitfields</a></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;    {</div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields.html#aef2da2e82c0214d99361c954f2c91789"> 3961</a></span>&#160;        uint32_t UID : 32;             </div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;    } B;</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;} <a class="code" href="union__hw__sim__uidml.html">hw_sim_uidml_t</a>;</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define HW_SIM_UIDML_ADDR(x)     ((x) + 0x105CU)</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define HW_SIM_UIDML(x)          (*(__I hw_sim_uidml_t *) HW_SIM_UIDML_ADDR(x))</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define HW_SIM_UIDML_RD(x)       (HW_SIM_UIDML(x).U)</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_UIDML bitfields</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">#define BP_SIM_UIDML_UID     (0U)          </span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define BM_SIM_UIDML_UID     (0xFFFFFFFFU) </span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define BS_SIM_UIDML_UID     (32U)         </span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define BR_SIM_UIDML_UID(x)  (HW_SIM_UIDML(x).U)</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="comment"> * HW_SIM_UIDL - Unique Identification Register Low</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;</div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="union__hw__sim__uidl.html"> 4002</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__sim__uidl.html">_hw_sim_uidl</a></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;{</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;    uint32_t U;</div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidl_1_1__hw__sim__uidl__bitfields.html"> 4005</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__sim__uidl_1_1__hw__sim__uidl__bitfields.html">_hw_sim_uidl_bitfields</a></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;    {</div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="struct__hw__sim__uidl_1_1__hw__sim__uidl__bitfields.html#aa6e822fdac7ad8badf4f75d69351347b"> 4007</a></span>&#160;        uint32_t UID : 32;             </div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;    } B;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;} <a class="code" href="union__hw__sim__uidl.html">hw_sim_uidl_t</a>;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define HW_SIM_UIDL_ADDR(x)      ((x) + 0x1060U)</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define HW_SIM_UIDL(x)           (*(__I hw_sim_uidl_t *) HW_SIM_UIDL_ADDR(x))</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define HW_SIM_UIDL_RD(x)        (HW_SIM_UIDL(x).U)</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_UIDL bitfields</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define BP_SIM_UIDL_UID      (0U)          </span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define BM_SIM_UIDL_UID      (0xFFFFFFFFU) </span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define BS_SIM_UIDL_UID      (32U)         </span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define BR_SIM_UIDL_UID(x)   (HW_SIM_UIDL(x).U)</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment"> * hw_sim_t - module struct</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="struct__hw__sim.html"> 4046</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__sim.html">_hw_sim</a></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;{</div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a8454ab0e35dbadf532fb430d5c99ab0d"> 4048</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__sopt1.html">hw_sim_sopt1_t</a> <a class="code" href="struct__hw__sim.html#a8454ab0e35dbadf532fb430d5c99ab0d">SOPT1</a>;             </div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#afd7a6126f3c93303400048240cdaa56d"> 4049</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__sopt1cfg.html">hw_sim_sopt1cfg_t</a> <a class="code" href="struct__hw__sim.html#afd7a6126f3c93303400048240cdaa56d">SOPT1CFG</a>;       </div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;    uint8_t _reserved0[4092];</div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#afd7e47c57ddc31b815cf5b3ad2396351"> 4051</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__sopt2.html">hw_sim_sopt2_t</a> <a class="code" href="struct__hw__sim.html#afd7e47c57ddc31b815cf5b3ad2396351">SOPT2</a>;             </div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;    uint8_t _reserved1[4];</div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a8d2ab8044468a90fd36dbecd77cf8894"> 4053</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__sopt4.html">hw_sim_sopt4_t</a> <a class="code" href="struct__hw__sim.html#a8d2ab8044468a90fd36dbecd77cf8894">SOPT4</a>;             </div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#ad21131c62f4633683ff6e912dad8a6e5"> 4054</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__sopt5.html">hw_sim_sopt5_t</a> <a class="code" href="struct__hw__sim.html#ad21131c62f4633683ff6e912dad8a6e5">SOPT5</a>;             </div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;    uint8_t _reserved2[4];</div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#af6dfe82da6fc2b2d6fb8d10c48348f61"> 4056</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__sopt7.html">hw_sim_sopt7_t</a> <a class="code" href="struct__hw__sim.html#af6dfe82da6fc2b2d6fb8d10c48348f61">SOPT7</a>;             </div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    uint8_t _reserved3[8];</div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#ac96fe561d9dc3a5114b87a7af41d0699"> 4058</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sim__sdid.html">hw_sim_sdid_t</a> <a class="code" href="struct__hw__sim.html#ac96fe561d9dc3a5114b87a7af41d0699">SDID</a>;                </div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#aeab3d8ac203265208a8683ca3c2baeeb"> 4059</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc1.html">hw_sim_scgc1_t</a> <a class="code" href="struct__hw__sim.html#aeab3d8ac203265208a8683ca3c2baeeb">SCGC1</a>;             </div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#ad6aac0da028db2f1b366a53043d290c8"> 4060</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc2.html">hw_sim_scgc2_t</a> <a class="code" href="struct__hw__sim.html#ad6aac0da028db2f1b366a53043d290c8">SCGC2</a>;             </div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#aa943b1ffe3767d3b6391dee2127c5295"> 4061</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc3.html">hw_sim_scgc3_t</a> <a class="code" href="struct__hw__sim.html#aa943b1ffe3767d3b6391dee2127c5295">SCGC3</a>;             </div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a64732632e061710ec708cb124f38dbe7"> 4062</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc4.html">hw_sim_scgc4_t</a> <a class="code" href="struct__hw__sim.html#a64732632e061710ec708cb124f38dbe7">SCGC4</a>;             </div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a843af5677c002dd091b5fc48eb70382f"> 4063</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc5.html">hw_sim_scgc5_t</a> <a class="code" href="struct__hw__sim.html#a843af5677c002dd091b5fc48eb70382f">SCGC5</a>;             </div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#af633c4e971241b6cdbd299cf0a8f6d8c"> 4064</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc6.html">hw_sim_scgc6_t</a> <a class="code" href="struct__hw__sim.html#af633c4e971241b6cdbd299cf0a8f6d8c">SCGC6</a>;             </div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a9ec8adcb8ef628abb3fbaed616ff4b0a"> 4065</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__scgc7.html">hw_sim_scgc7_t</a> <a class="code" href="struct__hw__sim.html#a9ec8adcb8ef628abb3fbaed616ff4b0a">SCGC7</a>;             </div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a8cfdba863c98effcd389e8c3a3ba27f0"> 4066</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__clkdiv1.html">hw_sim_clkdiv1_t</a> <a class="code" href="struct__hw__sim.html#a8cfdba863c98effcd389e8c3a3ba27f0">CLKDIV1</a>;         </div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a2d48b9d1699a4bf9b24693778374019e"> 4067</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__clkdiv2.html">hw_sim_clkdiv2_t</a> <a class="code" href="struct__hw__sim.html#a2d48b9d1699a4bf9b24693778374019e">CLKDIV2</a>;         </div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a5c9e113ebd848ccfd7f2dd046d36b565"> 4068</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__sim__fcfg1.html">hw_sim_fcfg1_t</a> <a class="code" href="struct__hw__sim.html#a5c9e113ebd848ccfd7f2dd046d36b565">FCFG1</a>;             </div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a8d054b9ce92cf98464c6357d8f30f254"> 4069</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sim__fcfg2.html">hw_sim_fcfg2_t</a> <a class="code" href="struct__hw__sim.html#a8d054b9ce92cf98464c6357d8f30f254">FCFG2</a>;              </div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#ad95bf21ae4a65c8627c87845b51a51e0"> 4070</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sim__uidh.html">hw_sim_uidh_t</a> <a class="code" href="struct__hw__sim.html#ad95bf21ae4a65c8627c87845b51a51e0">UIDH</a>;                </div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a5b21b77f424bb0e6222f6014bd4df8de"> 4071</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sim__uidmh.html">hw_sim_uidmh_t</a> <a class="code" href="struct__hw__sim.html#a5b21b77f424bb0e6222f6014bd4df8de">UIDMH</a>;              </div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#a7395a45d8a00dd1a8c04ab5eec4623f4"> 4072</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sim__uidml.html">hw_sim_uidml_t</a> <a class="code" href="struct__hw__sim.html#a7395a45d8a00dd1a8c04ab5eec4623f4">UIDML</a>;              </div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="struct__hw__sim.html#ac4edde90d1af8644f1f4b7cc4a3486ba"> 4073</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__sim__uidl.html">hw_sim_uidl_t</a> <a class="code" href="struct__hw__sim.html#ac4edde90d1af8644f1f4b7cc4a3486ba">UIDL</a>;                </div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;} <a class="code" href="struct__hw__sim.html">hw_sim_t</a>;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define HW_SIM(x)      (*(hw_sim_t *)(x))</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_SIM_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__sim_html_a843af5677c002dd091b5fc48eb70382f"><div class="ttname"><a href="struct__hw__sim.html#a843af5677c002dd091b5fc48eb70382f">_hw_sim::SCGC5</a></div><div class="ttdeci">__IO hw_sim_scgc5_t SCGC5</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4063</div></div>
<div class="ttc" id="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html">_hw_sim_sopt1cfg::_hw_sim_sopt1cfg_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:308</div></div>
<div class="ttc" id="union__hw__sim__scgc5_html"><div class="ttname"><a href="union__hw__sim__scgc5.html">_hw_sim_scgc5</a></div><div class="ttdoc">HW_SIM_SCGC5 - System Clock Gating Control Register 5 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2514</div></div>
<div class="ttc" id="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html">_hw_sim_scgc3::_hw_sim_scgc3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2012</div></div>
<div class="ttc" id="union__hw__sim__fcfg2_html"><div class="ttname"><a href="union__hw__sim__fcfg2.html">_hw_sim_fcfg2</a></div><div class="ttdoc">HW_SIM_FCFG2 - Flash Configuration Register 2 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3769</div></div>
<div class="ttc" id="union__hw__sim__sopt4_html"><div class="ttname"><a href="union__hw__sim__sopt4.html">_hw_sim_sopt4</a></div><div class="ttdoc">HW_SIM_SOPT4 - System Options Register 4 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:744</div></div>
<div class="ttc" id="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html">_hw_sim_sopt7::_hw_sim_sopt7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1370</div></div>
<div class="ttc" id="struct__hw__sim_html_af633c4e971241b6cdbd299cf0a8f6d8c"><div class="ttname"><a href="struct__hw__sim.html#af633c4e971241b6cdbd299cf0a8f6d8c">_hw_sim::SCGC6</a></div><div class="ttdeci">__IO hw_sim_scgc6_t SCGC6</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4064</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_a3366a6e96d960c2b54c74e9200530211"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a3366a6e96d960c2b54c74e9200530211">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:140</div></div>
<div class="ttc" id="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html">_hw_sim_scgc1::_hw_sim_scgc1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1779</div></div>
<div class="ttc" id="union__hw__sim__uidml_html"><div class="ttname"><a href="union__hw__sim__uidml.html">_hw_sim_uidml</a></div><div class="ttdoc">HW_SIM_UIDML - Unique Identification Register Mid Low (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3956</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__sim__sopt1_html"><div class="ttname"><a href="union__hw__sim__sopt1.html">_hw_sim_sopt1</a></div><div class="ttdoc">HW_SIM_SOPT1 - System Options Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:131</div></div>
<div class="ttc" id="struct__hw__sim_html_afd7e47c57ddc31b815cf5b3ad2396351"><div class="ttname"><a href="struct__hw__sim.html#afd7e47c57ddc31b815cf5b3ad2396351">_hw_sim::SOPT2</a></div><div class="ttdeci">__IO hw_sim_sopt2_t SOPT2</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4051</div></div>
<div class="ttc" id="union__hw__sim__uidl_html"><div class="ttname"><a href="union__hw__sim__uidl.html">_hw_sim_uidl</a></div><div class="ttdoc">HW_SIM_UIDL - Unique Identification Register Low (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4002</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_a93b210938418acfdd5ed69f8ef809d80"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a93b210938418acfdd5ed69f8ef809d80">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::USBREGEN</a></div><div class="ttdeci">uint32_t USBREGEN</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:145</div></div>
<div class="ttc" id="struct__hw__sim_html_a5b21b77f424bb0e6222f6014bd4df8de"><div class="ttname"><a href="struct__hw__sim.html#a5b21b77f424bb0e6222f6014bd4df8de">_hw_sim::UIDMH</a></div><div class="ttdeci">__I hw_sim_uidmh_t UIDMH</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4071</div></div>
<div class="ttc" id="struct__hw__sim_html_aa943b1ffe3767d3b6391dee2127c5295"><div class="ttname"><a href="struct__hw__sim.html#aa943b1ffe3767d3b6391dee2127c5295">_hw_sim::SCGC3</a></div><div class="ttdeci">__IO hw_sim_scgc3_t SCGC3</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4061</div></div>
<div class="ttc" id="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields_html"><div class="ttname"><a href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html">_hw_sim_fcfg2::_hw_sim_fcfg2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3772</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_ab275f608ee4ee98f47e24de4f3eaf913"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ab275f608ee4ee98f47e24de4f3eaf913">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::RAMSIZE</a></div><div class="ttdeci">uint32_t RAMSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:137</div></div>
<div class="ttc" id="union__hw__sim__scgc2_html"><div class="ttname"><a href="union__hw__sim__scgc2.html">_hw_sim_scgc2</a></div><div class="ttdoc">HW_SIM_SCGC2 - System Clock Gating Control Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1893</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_af2a32721511ff3cf8c3a2cbb7e48b138"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af2a32721511ff3cf8c3a2cbb7e48b138">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:138</div></div>
<div class="ttc" id="struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields_html"><div class="ttname"><a href="struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields.html">_hw_sim_uidml::_hw_sim_uidml_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3959</div></div>
<div class="ttc" id="struct__hw__sim_html"><div class="ttname"><a href="struct__hw__sim.html">_hw_sim</a></div><div class="ttdoc">All SIM module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4046</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_ae3f98afce8baf30245c4c14e2e4b900d"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ae3f98afce8baf30245c4c14e2e4b900d">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::USBSSTBY</a></div><div class="ttdeci">uint32_t USBSSTBY</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:143</div></div>
<div class="ttc" id="struct__hw__sim__uidh_1_1__hw__sim__uidh__bitfields_html"><div class="ttname"><a href="struct__hw__sim__uidh_1_1__hw__sim__uidh__bitfields.html">_hw_sim_uidh::_hw_sim_uidh_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3867</div></div>
<div class="ttc" id="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html">_hw_sim_sopt5::_hw_sim_sopt5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1222</div></div>
<div class="ttc" id="union__hw__sim__fcfg1_html"><div class="ttname"><a href="union__hw__sim__fcfg1.html">_hw_sim_fcfg1</a></div><div class="ttdoc">HW_SIM_FCFG1 - Flash Configuration Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3579</div></div>
<div class="ttc" id="struct__hw__sim__uidl_1_1__hw__sim__uidl__bitfields_html"><div class="ttname"><a href="struct__hw__sim__uidl_1_1__hw__sim__uidl__bitfields.html">_hw_sim_uidl::_hw_sim_uidl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4005</div></div>
<div class="ttc" id="struct__hw__sim_html_aeab3d8ac203265208a8683ca3c2baeeb"><div class="ttname"><a href="struct__hw__sim.html#aeab3d8ac203265208a8683ca3c2baeeb">_hw_sim::SCGC1</a></div><div class="ttdeci">__IO hw_sim_scgc1_t SCGC1</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4059</div></div>
<div class="ttc" id="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_html"><div class="ttname"><a href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html">_hw_sim_clkdiv2::_hw_sim_clkdiv2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3496</div></div>
<div class="ttc" id="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html">_hw_sim_sopt4::_hw_sim_sopt4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:747</div></div>
<div class="ttc" id="union__hw__sim__scgc4_html"><div class="ttname"><a href="union__hw__sim__scgc4.html">_hw_sim_scgc4</a></div><div class="ttdoc">HW_SIM_SCGC4 - System Clock Gating Control Register 4 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2199</div></div>
<div class="ttc" id="struct__hw__sim_html_ad6aac0da028db2f1b366a53043d290c8"><div class="ttname"><a href="struct__hw__sim.html#ad6aac0da028db2f1b366a53043d290c8">_hw_sim::SCGC2</a></div><div class="ttdeci">__IO hw_sim_scgc2_t SCGC2</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4060</div></div>
<div class="ttc" id="struct__hw__sim_html_a8d054b9ce92cf98464c6357d8f30f254"><div class="ttname"><a href="struct__hw__sim.html#a8d054b9ce92cf98464c6357d8f30f254">_hw_sim::FCFG2</a></div><div class="ttdeci">__I hw_sim_fcfg2_t FCFG2</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4069</div></div>
<div class="ttc" id="union__hw__sim__sopt7_html"><div class="ttname"><a href="union__hw__sim__sopt7.html">_hw_sim_sopt7</a></div><div class="ttdoc">HW_SIM_SOPT7 - System Options Register 7 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1367</div></div>
<div class="ttc" id="union__hw__sim__scgc1_html"><div class="ttname"><a href="union__hw__sim__scgc1.html">_hw_sim_scgc1</a></div><div class="ttdoc">HW_SIM_SCGC1 - System Clock Gating Control Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1776</div></div>
<div class="ttc" id="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html">_hw_sim_scgc7::_hw_sim_scgc7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3174</div></div>
<div class="ttc" id="union__hw__sim__clkdiv1_html"><div class="ttname"><a href="union__hw__sim__clkdiv1.html">_hw_sim_clkdiv1</a></div><div class="ttdoc">HW_SIM_CLKDIV1 - System Clock Divider Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3290</div></div>
<div class="ttc" id="union__hw__sim__uidmh_html"><div class="ttname"><a href="union__hw__sim__uidmh.html">_hw_sim_uidmh</a></div><div class="ttdoc">HW_SIM_UIDMH - Unique Identification Register Mid-High (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3910</div></div>
<div class="ttc" id="struct__hw__sim_html_a9ec8adcb8ef628abb3fbaed616ff4b0a"><div class="ttname"><a href="struct__hw__sim.html#a9ec8adcb8ef628abb3fbaed616ff4b0a">_hw_sim::SCGC7</a></div><div class="ttdeci">__IO hw_sim_scgc7_t SCGC7</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4065</div></div>
<div class="ttc" id="union__hw__sim__uidh_html"><div class="ttname"><a href="union__hw__sim__uidh.html">_hw_sim_uidh</a></div><div class="ttdoc">HW_SIM_UIDH - Unique Identification Register High (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3864</div></div>
<div class="ttc" id="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html">_hw_sim_scgc2::_hw_sim_scgc2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1896</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__sim_html_a8cfdba863c98effcd389e8c3a3ba27f0"><div class="ttname"><a href="struct__hw__sim.html#a8cfdba863c98effcd389e8c3a3ba27f0">_hw_sim::CLKDIV1</a></div><div class="ttdeci">__IO hw_sim_clkdiv1_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4066</div></div>
<div class="ttc" id="struct__hw__sim_html_a8d2ab8044468a90fd36dbecd77cf8894"><div class="ttname"><a href="struct__hw__sim.html#a8d2ab8044468a90fd36dbecd77cf8894">_hw_sim::SOPT4</a></div><div class="ttdeci">__IO hw_sim_sopt4_t SOPT4</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4053</div></div>
<div class="ttc" id="union__hw__sim__sdid_html"><div class="ttname"><a href="union__hw__sim__sdid.html">_hw_sim_sdid</a></div><div class="ttdoc">HW_SIM_SDID - System Device Identification Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1587</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_af50dd0561ff2891745d06bb10b2ddbd2"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#af50dd0561ff2891745d06bb10b2ddbd2">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::OSC32KSEL</a></div><div class="ttdeci">uint32_t OSC32KSEL</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:139</div></div>
<div class="ttc" id="struct__hw__sim_html_a2d48b9d1699a4bf9b24693778374019e"><div class="ttname"><a href="struct__hw__sim.html#a2d48b9d1699a4bf9b24693778374019e">_hw_sim::CLKDIV2</a></div><div class="ttdeci">__IO hw_sim_clkdiv2_t CLKDIV2</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4067</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_ad06eec8135d0d6262e93a55795ad8b07"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#ad06eec8135d0d6262e93a55795ad8b07">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::USBVSTBY</a></div><div class="ttdeci">uint32_t USBVSTBY</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:141</div></div>
<div class="ttc" id="struct__hw__sim_html_a8454ab0e35dbadf532fb430d5c99ab0d"><div class="ttname"><a href="struct__hw__sim.html#a8454ab0e35dbadf532fb430d5c99ab0d">_hw_sim::SOPT1</a></div><div class="ttdeci">__IO hw_sim_sopt1_t SOPT1</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4048</div></div>
<div class="ttc" id="union__hw__sim__scgc3_html"><div class="ttname"><a href="union__hw__sim__scgc3.html">_hw_sim_scgc3</a></div><div class="ttdoc">HW_SIM_SCGC3 - System Clock Gating Control Register 3 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2009</div></div>
<div class="ttc" id="union__hw__sim__sopt1cfg_html"><div class="ttname"><a href="union__hw__sim__sopt1cfg.html">_hw_sim_sopt1cfg</a></div><div class="ttdoc">HW_SIM_SOPT1CFG - SOPT1 Configuration Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:305</div></div>
<div class="ttc" id="union__hw__sim__clkdiv2_html"><div class="ttname"><a href="union__hw__sim__clkdiv2.html">_hw_sim_clkdiv2</a></div><div class="ttdoc">HW_SIM_CLKDIV2 - System Clock Divider Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3493</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html">_hw_sim_sopt1::_hw_sim_sopt1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:134</div></div>
<div class="ttc" id="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html">_hw_sim_scgc4::_hw_sim_scgc4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2202</div></div>
<div class="ttc" id="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_html_a1c935132cb8da901b6e446b06f1334e6"><div class="ttname"><a href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html#a1c935132cb8da901b6e446b06f1334e6">_hw_sim_sopt1::_hw_sim_sopt1_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:136</div></div>
<div class="ttc" id="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html">_hw_sim_sdid::_hw_sim_sdid_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1590</div></div>
<div class="ttc" id="union__hw__sim__sopt5_html"><div class="ttname"><a href="union__hw__sim__sopt5.html">_hw_sim_sopt5</a></div><div class="ttdoc">HW_SIM_SOPT5 - System Options Register 5 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:1219</div></div>
<div class="ttc" id="union__hw__sim__scgc7_html"><div class="ttname"><a href="union__hw__sim__scgc7.html">_hw_sim_scgc7</a></div><div class="ttdoc">HW_SIM_SCGC7 - System Clock Gating Control Register 7 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3171</div></div>
<div class="ttc" id="struct__hw__sim_html_ad21131c62f4633683ff6e912dad8a6e5"><div class="ttname"><a href="struct__hw__sim.html#ad21131c62f4633683ff6e912dad8a6e5">_hw_sim::SOPT5</a></div><div class="ttdeci">__IO hw_sim_sopt5_t SOPT5</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4054</div></div>
<div class="ttc" id="struct__hw__sim_html_afd7a6126f3c93303400048240cdaa56d"><div class="ttname"><a href="struct__hw__sim.html#afd7a6126f3c93303400048240cdaa56d">_hw_sim::SOPT1CFG</a></div><div class="ttdeci">__IO hw_sim_sopt1cfg_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4049</div></div>
<div class="ttc" id="struct__hw__sim_html_ac4edde90d1af8644f1f4b7cc4a3486ba"><div class="ttname"><a href="struct__hw__sim.html#ac4edde90d1af8644f1f4b7cc4a3486ba">_hw_sim::UIDL</a></div><div class="ttdeci">__I hw_sim_uidl_t UIDL</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4073</div></div>
<div class="ttc" id="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields_html"><div class="ttname"><a href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html">_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3293</div></div>
<div class="ttc" id="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_html"><div class="ttname"><a href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html">_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3582</div></div>
<div class="ttc" id="union__hw__sim__scgc6_html"><div class="ttname"><a href="union__hw__sim__scgc6.html">_hw_sim_scgc6</a></div><div class="ttdoc">HW_SIM_SCGC6 - System Clock Gating Control Register 6 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2705</div></div>
<div class="ttc" id="struct__hw__sim_html_a64732632e061710ec708cb124f38dbe7"><div class="ttname"><a href="struct__hw__sim.html#a64732632e061710ec708cb124f38dbe7">_hw_sim::SCGC4</a></div><div class="ttdeci">__IO hw_sim_scgc4_t SCGC4</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4062</div></div>
<div class="ttc" id="struct__hw__sim_html_a7395a45d8a00dd1a8c04ab5eec4623f4"><div class="ttname"><a href="struct__hw__sim.html#a7395a45d8a00dd1a8c04ab5eec4623f4">_hw_sim::UIDML</a></div><div class="ttdeci">__I hw_sim_uidml_t UIDML</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4072</div></div>
<div class="ttc" id="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html">_hw_sim_scgc6::_hw_sim_scgc6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2708</div></div>
<div class="ttc" id="struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields_html"><div class="ttname"><a href="struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields.html">_hw_sim_uidmh::_hw_sim_uidmh_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:3913</div></div>
<div class="ttc" id="struct__hw__sim_html_ad95bf21ae4a65c8627c87845b51a51e0"><div class="ttname"><a href="struct__hw__sim.html#ad95bf21ae4a65c8627c87845b51a51e0">_hw_sim::UIDH</a></div><div class="ttdeci">__I hw_sim_uidh_t UIDH</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4070</div></div>
<div class="ttc" id="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_html"><div class="ttname"><a href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html">_hw_sim_scgc5::_hw_sim_scgc5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:2517</div></div>
<div class="ttc" id="struct__hw__sim_html_a5c9e113ebd848ccfd7f2dd046d36b565"><div class="ttname"><a href="struct__hw__sim.html#a5c9e113ebd848ccfd7f2dd046d36b565">_hw_sim::FCFG1</a></div><div class="ttdeci">__IO hw_sim_fcfg1_t FCFG1</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4068</div></div>
<div class="ttc" id="struct__hw__sim_html_ac96fe561d9dc3a5114b87a7af41d0699"><div class="ttname"><a href="struct__hw__sim.html#ac96fe561d9dc3a5114b87a7af41d0699">_hw_sim::SDID</a></div><div class="ttdeci">__I hw_sim_sdid_t SDID</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4058</div></div>
<div class="ttc" id="union__hw__sim__sopt2_html"><div class="ttname"><a href="union__hw__sim__sopt2.html">_hw_sim_sopt2</a></div><div class="ttdoc">HW_SIM_SOPT2 - System Options Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:427</div></div>
<div class="ttc" id="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_html"><div class="ttname"><a href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html">_hw_sim_sopt2::_hw_sim_sopt2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:430</div></div>
<div class="ttc" id="struct__hw__sim_html_af6dfe82da6fc2b2d6fb8d10c48348f61"><div class="ttname"><a href="struct__hw__sim.html#af6dfe82da6fc2b2d6fb8d10c48348f61">_hw_sim::SOPT7</a></div><div class="ttdeci">__IO hw_sim_sopt7_t SOPT7</div><div class="ttdef"><b>Definition:</b> MK64F12_sim.h:4056</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
