Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado-18.3/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7daccb120f4349cf9ef4763ae67768aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot voter5_tb_behav xil_defaultlib.voter5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port S [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:31]
WARNING: [VRFC 10-278] actual bit length 34 differs from formal bit length 3 for port enable [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:37]
WARNING: [VRFC 10-278] actual bit length 34 differs from formal bit length 3 for port enable [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:35]
WARNING: [VRFC 10-278] actual bit length 34 differs from formal bit length 3 for port enable [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:36]
WARNING: [VRFC 10-278] actual bit length 34 differs from formal bit length 3 for port enable [D:/Build-My-Own/Digital-Lab/lab-1/voter_ic/voter_ic.srcs/sources_1/new/voter5.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec_74LS139
Compiling module xil_defaultlib.dec_74LS138
Compiling module xil_defaultlib.voter5
Compiling module xil_defaultlib.voter5_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot voter5_tb_behav
