{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602644929459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602644929459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 20:08:49 2020 " "Processing started: Tue Oct 13 20:08:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602644929459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644929459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644929460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602644929948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602644929948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10_generic " "Found entity 1: de10_generic" {  } { { "de10_generic.v" "" { Text "C:/Users/mbkea/Documents/_OIT/2020/Fall/cst-133/labs/lab-2/de10_generic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602644939994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644939994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1b " "Found entity 1: mux2_1b" {  } { { "mux2_1b.v" "" { Text "C:/Users/mbkea/Documents/_OIT/2020/Fall/cst-133/labs/lab-2/mux2_1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602644939994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644939994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_4b " "Found entity 1: mux2_4b" {  } { { "mux2_4b.v" "" { Text "C:/Users/mbkea/Documents/_OIT/2020/Fall/cst-133/labs/lab-2/mux2_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602644940001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644940001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_generic " "Elaborating entity \"de10_generic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602644940038 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "de10_generic.v(43) " "Verilog HDL error at de10_generic.v(43): part-select direction is opposite from prefix index direction" {  } { { "de10_generic.v" "" { Text "C:/Users/mbkea/Documents/_OIT/2020/Fall/cst-133/labs/lab-2/de10_generic.v" 43 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1602644940039 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "LEDR de10_generic.v(25) " "HDL error at de10_generic.v(25): see declaration for object \"LEDR\"" {  } { { "de10_generic.v" "" { Text "C:/Users/mbkea/Documents/_OIT/2020/Fall/cst-133/labs/lab-2/de10_generic.v" 25 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602644940041 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SW de10_generic.v(28) " "HDL error at de10_generic.v(28): see declaration for object \"SW\"" {  } { { "de10_generic.v" "" { Text "C:/Users/mbkea/Documents/_OIT/2020/Fall/cst-133/labs/lab-2/de10_generic.v" 28 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602644940041 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602644940041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602644940240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 13 20:09:00 2020 " "Processing ended: Tue Oct 13 20:09:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602644940240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602644940240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602644940240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644940240 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602644940981 ""}
