
---------- Begin Simulation Statistics ----------
final_tick                                92166971000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 292882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689676                       # Number of bytes of host memory used
host_op_rate                                   293457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   341.43                       # Real time elapsed on the host
host_tick_rate                              269940444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092167                       # Number of seconds simulated
sim_ticks                                 92166971000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.843339                       # CPI: cycles per instruction
system.cpu.discardedOps                        189742                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        50940253                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.542494                       # IPC: instructions per cycle
system.cpu.numCycles                        184333942                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133393689                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       289889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        645916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       799444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          768                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1601753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            768                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             120354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185156                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104729                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235677                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1001947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1001947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     17317984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                17317984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            356031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  356031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              356031                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1104858000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1211205700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            457376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       856043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          233691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           344935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          344935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       456194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2725                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2401339                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2404064                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        49376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47104512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47153888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          290653                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5924992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1092964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1092131     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    833      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1092964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1136500500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         801131495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1182000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               446199                       # number of demand (read+write) hits
system.l2.demand_hits::total                   446275                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data              446199                       # number of overall hits
system.l2.overall_hits::total                  446275                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             354930                       # number of demand (read+write) misses
system.l2.demand_misses::total                 356036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1106                       # number of overall misses
system.l2.overall_misses::.cpu.data            354930                       # number of overall misses
system.l2.overall_misses::total                356036                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28837362500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28921749500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84387000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28837362500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28921749500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           801129                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               802311                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          801129                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              802311                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.443037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.443763                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.443037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.443763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76299.276673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81248.027780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81232.654844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76299.276673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81248.027780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81232.654844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              185156                       # number of writebacks
system.l2.writebacks::total                    185156                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        354925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            356031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       354925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           356031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     73327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25287786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25361113000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     73327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25287786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25361113000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.443031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.443757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.443031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443757                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66299.276673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71248.252448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71232.878598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66299.276673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71248.252448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71232.878598                       # average overall mshr miss latency
system.l2.replacements                         290653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       670887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           670887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       670887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       670887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          354                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            109258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          235677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19592965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19592965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        344935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            344935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.683250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.683250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83134.820114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83134.820114                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       235677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17236195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17236195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.683250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.683250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73134.820114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73134.820114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84387000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84387000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76299.276673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76299.276673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73327000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73327000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66299.276673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66299.276673                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        336941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            336941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       119253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          119253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9244397500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9244397500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       456194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        456194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.261409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77519.202871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77519.202871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       119248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       119248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8051591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8051591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.261398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67519.715215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67519.715215                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63137.912827                       # Cycle average of tags in use
system.l2.tags.total_refs                     1601685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.496728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.781602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       153.897488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62927.233738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963408                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25822                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        37629                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13169709                       # Number of tag accesses
system.l2.tags.data_accesses                 13169709                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    150438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    354849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007052007652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              911879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      356031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    356031                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185156                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     76                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34718                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                356031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               185156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  286954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   8886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   8864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.156701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.294113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.322659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8677     97.89%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           50      0.56%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.12%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.05%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          120      1.35%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.965817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.933695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.049096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4693     52.94%     52.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              122      1.38%     54.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3708     41.83%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              341      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11392992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5924992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    123.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   92156900000                       # Total gap between requests
system.mem_ctrls.avgGap                     170286.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11355168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4812320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 383998.732040353178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123202139.299988493323                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52213064.482720173895                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       354925                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185156                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27889192                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10636005224                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5122335346864                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25216.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29966.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27664970.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11357600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11392992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5924992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5924992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       354925                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         356031                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       383999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123228526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        123612525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       383999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       383999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     64285415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        64285415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     64285415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       383999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123228526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       187897940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               355955                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              150385                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        10809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        10909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        11059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        11083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        11139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        10938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        11148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        10625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        10817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        10918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        10940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        10458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        11447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        11764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        11750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        11547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        11512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         4635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         4761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         4753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         4880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4833                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4437529556                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1186042060                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10663894416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12466.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29958.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              253495                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              89775                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       163070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   198.723002                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   114.629827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   270.878299                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       103734     63.61%     63.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        26765     16.41%     80.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5612      3.44%     83.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2945      1.81%     85.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9678      5.93%     91.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1200      0.74%     91.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          793      0.49%     92.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          912      0.56%     92.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11431      7.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       163070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              22781120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9624640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              247.172276                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.426129                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    128020091.471997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    226004699.944805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   489693108.374378                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  177115565.424001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8000102140.613489                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 26796543411.472305                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 11584163024.582048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  47401642041.883057                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.301832                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35182120916                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4142950000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52841900084                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    126267352.847997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    222910442.143205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   486656715.417575                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  177651071.136001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8000102140.613489                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 27408711164.385406                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11161549753.535570                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  47583848640.079765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.278751                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33883813548                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4142950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54140207452                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     13919878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13919878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13919878                       # number of overall hits
system.cpu.icache.overall_hits::total        13919878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88162000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88162000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88162000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88162000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13921060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13921060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13921060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13921060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74587.140440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74587.140440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74587.140440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74587.140440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          361                       # number of writebacks
system.cpu.icache.writebacks::total               361                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86980000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86980000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86980000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73587.140440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73587.140440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73587.140440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73587.140440                       # average overall mshr miss latency
system.cpu.icache.replacements                    361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13919878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13919878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88162000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88162000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13921060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13921060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74587.140440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74587.140440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86980000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86980000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73587.140440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73587.140440                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           619.045319                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13921060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11777.546531                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   619.045319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.604536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.604536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27843302                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27843302                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51201651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51201651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51202068                       # number of overall hits
system.cpu.dcache.overall_hits::total        51202068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       894134                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         894134                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       902135                       # number of overall misses
system.cpu.dcache.overall_misses::total        902135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40702041000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40702041000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40702041000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40702041000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52095785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52095785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52104203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52104203                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45521.186981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45521.186981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45117.461356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45117.461356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5586                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.615385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       670887                       # number of writebacks
system.cpu.dcache.writebacks::total            670887                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       101007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       101007                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101007                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       793127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       793127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       801128                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       801128                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34099085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34099085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34725848499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34725848499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015224                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015224                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42993.222397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42993.222397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43346.192492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43346.192492                       # average overall mshr miss latency
system.cpu.dcache.replacements                 799081                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40694573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40694573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13610874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13610874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41146679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41146679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30105.492960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30105.492960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       448192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       448192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12840945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12840945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28650.544856                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28650.544856                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10507078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10507078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       442028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       442028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27091167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27091167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61288.350512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61288.350512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        97093                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        97093                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       344935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       344935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21258140500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21258140500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61629.409889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61629.409889                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    626762999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    626762999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78335.582927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78335.582927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        99500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        99500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        99500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        99500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        98500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        98500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2016.870985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52003272                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            801129                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.912482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2016.870985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105009687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105009687                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4484542                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734544                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103474                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101719                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.916567                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65205                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              386                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42681433                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474530                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023809                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92166971000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
