[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADMV1014ACCZ production of ANALOG DEVICES from the text: 24 GHz to 44 GHz,  \nWideband, Microwave Downconverter\nData Sheet ADMV1014\n \n Rev. A  Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2018–2019 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \nWideband RF input frequency range: 24 GHz to 44 GHz \n2 downconversion modes \nDirect conversion from RF to baseband I/Q Image rejecting downconversion to complex IF \nLO input frequency range: 5.4 GHz to 10.25 GHz  LO quadrupler for up to 41 GHz  Matched 50 Ω, single-ended RF input, and complex IF outputs  Option between matched 100 Ω balanced or 50 Ω single-\nended LO inputs \n100 Ω balanced baseband I/Q output impedance with \nadjustable output common-mode voltage level  \nImage rejection optimization Square law power detector for setting mixer input power Variable attenuator for receiver power control Programmable via a 4-wire SPI interface 32-terminal, 5 mm × 5 mm LGA package \nAPPLICATIONS \nPoint to point microwave radios Radar, electronic warfare systems Instrumentation, automatic test equipment (ATE) \n FUNCTIONAL BLOCK DIAGRAM \n90°\nDETSEN\nSDI\nGNDLO_NLO_PGNDVCC_MIXERDVDDSCLKSDO\nVCC_LNA_3P3VCC_VVAVCTRLGNDVCC_VGAVDETVCC_IF_BBQ_N\nQ_PIF_QGNDIF_II_P\nI_NVCC_QUAD\nGNDRF_INGNDVCC_LNA_1P5VCC_BGRSTBG_RBIAS0°×4ADMV1014\n17172-001 \nFigure 1. \nGENERAL DESCRIPTION \nThe ADMV1014 is a silicon germanium (SiGe), wideband, \nmicrowave downconverter optimized for point to point microwave \nradio designs operating in the 24 GHz to 44 GHz frequency range.  \nThe downconverter offers two modes of frequency translation. \nThe device is capable of direct quadrature demodulation to baseband inphase (I)/quadrature (Q ) output signals, as well as \nimage rejection downconversion to a complex intermediate \nfrequency (IF) output carrier frequency. The baseband outputs \ncan be dc-coupled, or, more typically, the I/Q outputs are ac-coupled with a sufficiently low high-pass corner frequency to ensure adequate demodulation accuracy. The serial port interface (SPI) allows fine adjustment of the quadrature phase \nto allow the user to optimize I/Q demodulation performance. \nAlternatively, the baseband I/Q outputs can be disabled, and the I/Q signals can be passed through an on-chip active balun to provide two single-ended complex IF outputs anywhere between 800 MHz and 6000 MHz. When used as an image rejecting downconverter, the unwanted image term is typically suppressed to better than 30 dBc below the wanted sideband. The ADMV1014 offers a flexible local oscillator (LO) system, \nincluding a frequency quadruple option allowing up to a 41 GHz \nrange of LO input frequencies to cover a radio frequency (RF) input range as wide as 24 GHz to 44 GHz. A square law power detector is provided to allow monitoring of the power levels at the mixer inputs. The detector output provides closed-loop \ncontrol of the RF input variable attenuator through an external \nop amp error integrator circuit option. \nThe ADMV1014 downconverter comes in a compact, thermally \nenhanced, 5 mm × 5 mm LGA package. The ADMV1014 operates \nover the −40°C to +85°C case temperature range. \n \n \nADMV1014 Data Sheet\n \nRev. A | Page 2 of 42 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ....................................................................................... 1 \xa0\nFunctional Block Diagram .............................................................. 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nRevision History ............................................................................... 2 \xa0\nSpecifications ..................................................................................... 3 \xa0\nSerial Port Register Timing ......................................................... 5 \xa0\nAbsolute Maximum Ratings ............................................................ 6 \xa0\nThermal Resistance ...................................................................... 6 \xa0\nESD Caution .................................................................................. 6 \xa0\nPin Configuration and Function Descriptions ............................. 7 \xa0\nTypical Performance Characteristics ............................................. 9 \xa0\nI/Q Mode ....................................................................................... 9 \xa0\nIF Mode ........................................................................................ 17 \xa0\nOutput Detector Performance .................................................. 24 \xa0\nReturn Loss and Isolations ........................................................ 25 \xa0\nM × N Spurious Performance ................................................... 27 \xa0\nTheory of Operation ...................................................................... 28 \xa0\nStart-Up Sequence ...................................................................... 28 \xa0\nBaseband Quadrature Demodulation (I/Q Mode) ................ 28 \xa0Image Rejection Downconversion ........................................... 29 \xa0\nDetector ....................................................................................... 29 \xa0\nLO Input Path ............................................................................. 29 \xa0\nPower-Down ............................................................................... 29 \xa0\nSerial Port Interface (SPI) ......................................................... 30 \xa0\nApplications Information .............................................................. 31 \xa0\nError Vector Magnitude (EVM) Performance ....................... 31 \xa0\nBaseband Quadrature Demodulation to Very Low \nFrequencies ................................................................................. 32 \xa0\nPerformance at Different Quad Filter Settings ....................... 32 \xa0\nVV A Temperature Compensation............................................ 33 \xa0\nPerformance Between Differential vs. Single-Ended LO Input....................................................................................................... 33\n\xa0\nPerformance across RF Frequency at Fixed IF and Baseband Frequencies ................................................................................. 34\n\xa0\nRecommended Land Pattern .................................................... 35 \xa0\nEvaluation Board Information ................................................. 35 \xa0\nRegister Summary .......................................................................... 36 \xa0\nRegister Details ............................................................................... 37 \xa0\nOutline Dimensions ....................................................................... 42 \xa0\nOrdering Guide .......................................................................... 42 \xa0\n \nREVISION HISTORY \n4/2019—Rev. 0 to Rev. A \nChanges to Figure 1 .......................................................................... 1 Changes to Table 3 and Thermal Resistance Section ................... 6 Changes to Figure 3 and Table 5 ..................................................... 7 \nChanges to Figure 14 ...................................................................... 10 \nChanges to Figure 19 Caption ....................................................... 11 Changes to Figure 27 ...................................................................... 12 Changes to Figure 51 Caption and Figure 52 Caption .............. 17 Changes to Figure 63 Caption and Figure 64 Caption .............. 19 Changes to Figure 69 Caption and Figure 70 Caption .............. 20 \nChanges to Figure 75 ...................................................................... 21 \nChanges to Figure 79 ...................................................................... 22 Changes to Return Loss and Isolations Section, Figure 95, and Figure 97 .......................................................................................... 25 Changes to Figure 99 and Figure 101 .......................................... 26 Changes to Start-Up Sequence Section and Baseband  \nQuadrature Demodulation (I/Q Mode) Section  ....................... 28 \nChanges to Image Rejection Downconversion Section  and LO Input Path Section ............................................................ 29 Change to Serial Port Interface (SPI) Section ............................. 30 Changes to Figure 111 ................................................................... 32 Changes to Table 18 and Table 19 ................................................ 41 \n \n10/2018—Revision 0: Initial Version \n \nData Sheet ADMV1014\n \nRev. A | Page 3 of 42 SPECIFICATIONS \nRF amplitude = −30 dBm, measurements performed with a 0 mV dc bias. VCC_MIXER = VCC_QUAD = VCC_BG = VCC_LNA = \nVCC_VGA = VCC_IF_BB = 3.3 V , DVDD = VCC_VV A = 1.8 V , Register 0x0B set to 0x727C, Register 0x 03, Bits[12:13] set to 11, and \nambient temperature (T A) = 25°C, unless otherwise noted.  \nMeasurements are in IF mode, performed with a 90° hybrid, Register 0x03, Bit 11 = 0, and Register 0x03, Bit 8 = 1, unless other wise noted. \nMeasurements in I/Q mode are measured as a composite of the I and Q channel performance, common-mode voltage (V CM) = 1.15 V , \nRegister 0x03, Bit 11 = 1, and Register 0x03, Bit 8 = 0, unless otherwise noted. \nTable 1.  \nParameter  Test Conditions/Comments Min  Typ  Max  Unit  \nFREQUENCY RANGES      \nRF Input   24  44 GHz \nLO Input   5.4  10.25 GHz \nLO Quadrupler   21.6  41 GHz \nIF Output   0.8  6.0 GHz \nBaseband (BB) I/Q Output   DC  6.0 GHz \nLO AMPLITUDE RANGE  −6 0 +6 dBm \nI/Q DEMODULATOR PERFORMANCE       \nConversion Gain At maximum gain     \n24 GHz to 42 GHz  12.5 17  dB \n42 GHz to 44 GHz  12.5 17  dB \nVoltage Variable Attenuator (VVA) Control Range   19  dB \nSingle Sideband (SSB) Noise Figure At maximum gain     \n24 GHz to 42 GHz   5.5 8 dB \n42 GHz to 44 GHz   6 8.5 dB \nInput Third-Order Intercept (IP3) At maximum gain     \n24 GHz to 42 GHz   0  dBm \n42 GHz to 44 GHz   −1  dBm \nInput Second-Order Intercept (IP2) 24 GHz to 44 GHz, at maximum gain  45  dBm \nInput 1 dB Compression Point (P 1dB) At maximum gain     \n24 GHz to 42 GHz  −14 −10  dBm \n42 GHz to 44 GHz  −15 −11  dBm \nAmplitude Balance   ±0.5  dB \nPhase Balance DC < baseband frequency (f BB) < 2 GHz  1  Degrees \n 2 GHz < f BB < 4 GHz  2  Degrees \n 4 GHz < f BB < 6 GHz  4  Degrees \nImage Rejection 24 GHz to 44 GHz, at maximum gain     \nUncalibrated   45  dBc \nCalibrated   52  dBc \nIF DOWNCONVERTER PERFORMANCE      \nConversion Gain At maximum gain     \n24 GHz to 42 GHz   12.5 17  dB \n42 GHz to 44 GHz   11.5 16  dB \nVVA Control Range   19  dB \nSSB Noise Figure At maximum gain     \n24 GHz to 42 GHz   5.5 8 dB \n42 GHz to 44 GHz   6 8.5 dB \nInput IP3 At maximum gain     \n24 GHz to 42 GHz   0  dBm \n42 GHz to 44 GHz   0.5  dBm \nADMV1014 Data Sheet\n \nRev. A | Page 4 of 42 Parameter  Test Conditions/Comments Min  Typ  Max  Unit  \nInput P1dB At maximum gain     \n24 GHz to 42 GHz  −14 −9  dBm \n42 GHz to 44 GHz  −15 −10  dBm \nAmplitude Balance   −0.5  dB \nPhase Balance 800 MHz < IF frequency (f IF) < 2 GHz  0.5  Degrees \n 2 GHz < f IF < 4 GHz  1  Degrees \n 4 GHz < f IF < 6 GHz  2.5  Degrees \nImage Rejection      \nUncalibrated   30  dBc \nCalibrated   35  dBc \nRECEIVER (Rx) POWER DETECTOR PERFORMANCE      \nInput Level ±1 dB dynamic range     \nMinimum    −35  dBm \nMaximum   −14  dBm \n±1 dB Dynamic Range   20  dB \nOutput Voltage      \nMaximum DC Output   3.3  V \nRETURN LOSS       \nRF Input  50 Ω single-ended  −13  dB \nLO Input  100 Ω differential  −10  dB \nIF Output 50 Ω single-ended  −12  dB \nBB Output  100 Ω differential  −15  dB \nBB I/Q Output Impedance   100  Ω \nLEAKAGE At maximum gain     \nFundamental LO to RF    −70  dBm \n4 × LO to RF    −70  dBm \nFundamental LO to IF    −60  dBm \nFundamental LO to I/Q    −60  dBm \nLOGIC INPUTS      \nInput Voltage Range      \nHigh, V INH  DVDD − 0.4  1.8 V \nLow, V INL  0  0.4 V \nInput Current, I INH/IINL   100  μA \nInput Capacitance, C IN   3  pF \nLOGIC OUTPUTS      \nOutput Voltage Range      \nHigh, V OH  DVDD − 0.4  1.8 V \nLow, V OL  0  0.4 V \nOutput High Current, I OH    500 μA \nPOWER INTERFACE      \nVCC_IF_BB, VCC_VGA, VCC_LNA_3P3, VCC_MIXER, \nVCC_BG, VCC_QUAD  3.15 3.3 3.45 V \n3.3 V Supply Current    437  mA \nDVDD, VCC_VVA  1.7 1.8 1.9 V \n1.8 V Supply Current    4.2  mA \nVCC_LNA_1P5  1.43 1.5 1.57 V \n1.5 V Supply Current   33  mA \nTotal Power Consumption   1.5  W \nPower-Down   96 125 mW \n \n \n \nData Sheet ADMV1014\n \nRev. A | Page 5 of 42 SERIAL PORT REGISTER TIMING \nTable 2.  \nParameter 䡟escription Min Typ Max Unit \ntSDI, SETUP  Data to clock setup time 10    ns \ntSDI, HOLD  Data to clock hold time 10    ns \ntSCLK, HIGH  Clock high duration 40 to 60   % \ntSCLK, LOW  Clock low duration 40 to 60   % \ntSCLK, SEN _SETUP  Clock to SEN  setup time 30    ns \ntSCLK, DOT  Clock to data out transition time   10 ns \ntSCLK, DOV  Clock to data out valid time   10 ns \ntSCLK, SEN _INACTIVE  Clock to SEN  inactive 20    ns \ntSEN _INACTIVE  Inactive SEN  (between two operations) 80    ns \n \nTiming Diagram \ntSCLK, LOW\ntSCLK, DOT\nSDOtSCLK, DOV\nSDItSDI, SETUPtSDI, HOLDSCLK\ntSEN_INACTIVEtSCLK, HIGH\ntSCLK, SEN_INACTIVEtSCLK, SEN_SETU P\nSEN\n17172-106 \nFigure 2. Serial Port Register Timing Diagram \n \nADMV1014 Data Sheet\n \nRev. A | Page 6 of 42 ABSOLUTE MAXIMUM RATINGS \nTable 3.  \nParameter Rating \nSupply Voltage  \nVCC_IF_BB, VCC_VGA, VCC_LNA_3P3, \nVCC_MIXER, VCC_BG, VCC_QUAD, DVDD 4.3 V \nVCC_VVA, VCC_LNA_1P5  2.3 V \nRF Input Power 0 dBm  \nLO Input Power 9 dBm  \nMaximum Junction Temperature 125°C \nMaximum Power Dissipation1 2.17 W \nLifetime at Maximum Junction Temperature (T J) 1 ×106 hours \nOperating Case Temperature Range −40°C to +85°C \nStorage Temperature Range −55°C to +125°C \nLead Temperature (Soldering 60 sec) 260°C \nMoisture Sensitivity Level (MSL) Rating2 MSL3 \nElectrostatic Discharge (ESD) Sensitivity  \nHuman Body Model (HBM) 3000 V \nField Induced Charged Device Model \n(FICDM) 750 V \n \n1 The maximum power dissipation is a th eoretical number calculated by  \n(TJ − 85°C)/θ JC_TOP . \n2 Based on IPC/JEDEC J-STD-20 MSL classifications. \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational \nsection of this specification is not implied. Operation beyond \nthe maximum operating conditions for extended periods may \naffect product reliability. \nTHERMAL RESISTANCE \nThermal performance is directly linked to printed circuit board \n(PCB) design and operating environment. Careful attention to \nPCB thermal design is required.  \nθJA is the natural convection junction to ambient thermal \nresistance measured in a one cubic foot sealed enclosure. θ JC is \nthe junction to case thermal resistance. Only use θ\nJA and θ JC to compare the thermal performance of \ndifferent packages when all test conditions listed are similar to \nJEDEC specifications. Otherwise, use Ѱ JT and ѰJB to calculate \nthe device junction temperature using the following equations: TJ = (P × ѰJT) + TTOP (1) \nwhere: \nTTOP is package top temperature (°C). T TOP is measured at the \ntop center of the package. \nѰJT is the junction to top thermal characterization number. \nP is the total power dissipation in the chip (W). \nTJ = (P × ѰJB) + T BOARD  (2) \nwhere: \nTBOARD  is the board temperature measured on the midpoint of \nthe longest side of the package no more than 1 mm from the edge of the package body (°C). \nѰ\nJB is the junction to board thermal characterization number. \nP is the total power dissipation in the chip (W). \nAs stated in JEDEC51-12, only use Equation 1 and Equation 2 \nwhen no heat sink or heat spreader is present. When a heat sink \nor heat spreader is added, use θ JC_TOP  to estimate or calculate the \njunction temperature. \nTable 4. Thermal Resistance \nPackage \nType1 θ JA2  θ JC_TOP3 θ JB4 Ψ JT5  Ψ JB6  Unit \nCC-32-6 33.6 18.4 13.3 4.9 12.6 °C/W \n \n1 The thermal resistance values specified in Table 4 are simulated based on \nJEDEC specifications, unless specifie d otherwise, and must be used in \ncompliance with JESD51-12. \n2 θJA is the junction to ambient thermal resistance in a natural convection, \nJEDEC environment. \n3 θJC_TOP  is the junction to case (top) JEDEC thermal resistance.  \n4 θJB is the junction to board JEDEC thermal resistance. \n5 ΨJT is the junction to top JEDEC thermal characterization parameter. \n6 ΨJB is the junction to board JEDEC thermal characterization parameter \nESD CAUTION \n \n \n \n  \n \nData Sheet ADMV1014\n \nRev. A | Page 7 of 42 PIN CONFIGURATION AND FU NCTION DESCRIPTIONS \n17172-002VCC_QUAD\nBG_RBIASRSTVCC_BGVCC_LNA_1P5GNDRF_INGNDSEN\nI_P\nI_N\nIF_I\nGNDIF_Q\nQ_N\nQ_P\nSDO\nVCC_IF_BB\nVDET\nVCC_VGA\nGND\nVCTRL\nVCC_VVA\nVCC_LNA_3P3SDI\nSCLKDVDDVCC_MIXERGNDLO_PLO_NGNDADMV1014\nTOP VIEW\n(Not to Scale)\n1\n2\n3\n4\n5\n6\n7\n8\n910 11 12 13 14 15 161731 32 30 29 28 27 26 25\n18192021222324\nNOTES\n1. EXPOSED PAD. SOLDER THE EXPOSED PAD\nTO A LOW IMPEDANCE GROUND PLANE. \nFigure 3. Pin Configuration \nTable 5. Pin Function Descriptions \nPin No. Mnemonic Description \n1 SEN  SPI Serial Enable. SEN  is a high impedance pin with a logic of 1.8 V. \n2, 3 I_P , I_N Negative (I_N) and Positive (I_P) Differenti al BB I Outputs. These pins are dc-coupled. \n4, 6 IF_I, IF_Q IF I and IF Q Single-Ended Complex Quadrature Outputs. These pins are dc-coupled to GND, and \neach pin is matched to 50 Ω. \n5, 13, 17, 19, 25, 28 GND Ground. \n7, 8 Q_N, Q_P Positive (Q_P) and Negative (Q_N) Differential Baseband Q Outputs. These pins are dc-coupled. \n9 SDO SPI Serial Data Output. \n10 VCC_IF_BB 3.3 V Power Supply for BB and IF Section. Place a 100 pF, 0.01 μF, and a 10 μF capacitor close to this \npin. \n11 VDET Square Law Detector Output Voltage. \n12 VCC_VGA 3.3 V Power Supply for RF Amplifier. Place a 100 pF, 0.01 μF, and a 10 μF capacitor close to this pin. \n14 VCTRL RF VVA Control Voltage. The voltage on this pin ranges from 1.8 V (minimum gain) to 0 V (maximum gain). Refer to the ADMV1014-EVALZ  user guide for the external component requirements. \n15 VCC_VVA 1.8 V Power Supply for VVA Control Circuit. Place a 100 pF, 0.01 μF, and a 10 μF capacitor close to this pin. \n16 VCC_LNA_3P3 3.3 V Power Supply for LNA. Place a 100 pF , 0.01 μF, and a 10 μF capacitor close to this pin. \n18 RF_IN RF Input. This pin is dc-coupled internally wi th a choke to GND, and matched to 50 Ω, single-\nended. A dc input above 0 V requires external ac coupling. \n20 VCC_LNA_1P5 1.5 V Power Supply for Low Noise Amplifier (LNA). Place a 100 pF, 0.01 μF, and a 10 μF capacitor \nclose to this pin. \n21 VCC_BG 3.3 V Power Supply for Band Gap Circuit. Place a 100 pF, 0.01 μF, and a 10 μF capacitor close to this \npin. \n22 RST SPI Reset. Connect this pin to logic high for normal operation. \n23 BG_RBIAS Bang Gap Circuit External High Precision Resistor. Place a 1.1 kΩ, high precision resistor shunt to \nground close to this pin.  \n24 VCC_QUAD 3.3 V Power Supply for Quadruple. Place a 100 pF, 0.01 μF, and a 10 μF capacitor close to this pin. \nADMV1014 Data Sheet\n \nRev. A | Page 8 of 42 Pin No. Mnemonic Description \n26, 27 LO_N, LO_P Negative (LO_N) and Positive (LO_P) Differential Local Oscillator Input. These pins are dc-coupled \ninternally with a choke to GND and matched to 100 Ω differential or 50 Ω single-ended. A dc input \nabove 0 V requires external ac coupling. When using the LO input as single-ended, terminate the \nunused LO port with a 50 Ω impedance to ground. \n29 VCC_MIXER 3.3 V Power Supply for the Mixer. Place a 100 pF, 0.01 μF, and a 10 μF capacitor close to this pin. \n30 DVDD 1.8 V SPI Digital Supply. Place a 100 pF, 0. 01 μF, and a 10 μF capacitor close to this pin. \n31 SCLK SPI Clock Digital Input. SC LK is a high impedance pin.  \n32 SDI SPI Serial Data Input. SDI is a high impedance pin.  \n EPAD Exposed Pad. Solder the exposed pad to a low impedance ground plane. \n \nData Sheet ADMV1014\n \nRev. A | Page 9 of 42 TYPICAL PERFORMANCE CHARACTERISTICS \nI/Q MODE  \nRF amplitude = −30 dBm, measurements performed with a 0 mV dc bias. VCC_MIXER = VCC_QUAD = VCC_BG = VCC_LNA = \nVCC_VGA = VCC_IF_BB = 3.3 V , DVDD = VCC_VV A = 1.8 V , and T A = 25°C, unless otherwise noted. Register 0x0B is set to 0x727C, \nRegister 0x03, Bits[13:12] are set to 11, V CM = 1.15 V , Register 0x03, Bit 11 = 1, Register 0x03, Bit 8 = 0, and measurements are a composite \nof the I and Q channels. V ATT is the attenuation voltage at the VCTRL pin. V ATT = 0 V , unless otherwise specified. \n25\n–30–25–20–15–10–505101520\n23 25 27 29 31 33 35 37 39 41 43 45CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)+85°C AT 1.8V\n+25°C AT 1.8V\n–40°C AT 1.8V+85°C AT 0.8V+25°C AT 0.8V–40°C AT 0.8V\n+85°C AT 0V\n+25°C AT 0V–40°C AT 0V\n17172-003 \nFigure 4. Conversion Gain  vs. RF Frequency at Three Different Gain Settings \nfor Various Temperatures, f BB = 100 MHz (Upper Sideband) \n25\n–10–505101520\n23 25 27 29 31 33 35 37 39 41 43 45CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)3.5V UPPER SIDE BAND\n3.3V UPPER SIDE BAND\n3.1V UPPER SIDE BAND\n17172-004\nFigure 5. Conversion Gain vs. RF Frequency for Various Supply Voltages,  \nfBB = 100 MHz \n25\n–10–505101520\n23 25 27 29 31 33 35 37 39 41 43 45CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND–6dBm UPPER SIDEBAND\n17172-005\nFigure 6. Conversion Gain vs. RF Frequency for Various LO Inputs, f BB = 100 MHz \n 25\n–505101520\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8CONVERSION GAIN (dB)\nVATT (V)+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n+85°C AT 28GHz+25°C AT 28GHz–40°C AT 28GHz\n17172-006\nFigure 7. Conversion Gain vs. V ATT for Various RF Frequencies (f RF),  \nfBB = 100 MHz at f RF = 28 GHz and 39 GHz  \n25\n05101520\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0CONVERSION GAIN (dB)\nBASEBAND FREQUENCY (GHz)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n17172-007\nFigure 8. Conversion Gain vs. Baseband Frequency at f RF = 28 GHz and \n39 GHz (Upper Sideband) \n25\n05101520CONVERSION GAIN (dB)39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n17172-0080 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 9. Conversion Gain vs. Baseband Frequency at f RF = 28 GHz and \n39 GHz (Lower Sideband) \nADMV1014 Data Sheet\n \nRev. A | Page 10 of 42 10\n–10–8–6–4–202468\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP3 (dBm)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDE BAND\n17172-009 \nFigure 10. Input IP3 vs. RF Freque ncy at Maximum Gain for Various \nTemperatures, RF Amplitude = −30 dBm per Tone at 20 MHz Spacing,  \nfBB = 100 MHz (Upper Sideband) \n10\n–10–8–6–4–202468\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP3 (dBm)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n17172-010\nFigure 11. Input IP3 vs. RF Frequency at Maximum Gain for Various Supply \nVoltages, RF Amplitude = −30 dBm per Tone at 20 MHz Spacing,  \nfBB = 100 MHz (Upper Sideband) \n10\n–10–8–6–4–202468\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP3 (dBm)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n17172-011\nFigure 12. Input IP3 vs. RF Frequenc y at Maximum Gain for Various LO  \nInputs, RF Amplitude = −30 dBm pe r Tone at 20 MHz Spacing, f BB = 100 MHz  \n(Upper Sideband) 10.0\n–5.0–2.502.55.07.5\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8INPUT IP3 (dBm)\nVATT (V)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n17172-012 \nFigure 13. Input IP3 vs. V ATT for Various RF Frequencies (f RF),  \nRF Amplitude = −30 dBm per Tone at 20 MHz Spacing, f BB = 100 MHz (Upper \nSideband) at f RF = 28 GHz and 39 GHz \n10.0\n–10.0–7.5–5.0–2.502.55.07.539GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND39GHz LOWER SIDEBAND28GHz LOWER SIDEBANDINPUT IP3 (dBm)\n17172-0130 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 14. Input IP3 vs. Baseband  Frequency at Maximum Gain, RF \nAmplitude = −30 dBm per Tone at 20 MHz Spacing at f RF = 28 GHz and \n39 GHz, Upper Sideband and Lower Sideband  \n5\n4\n–5–2\n–4–3–10123\n–30 –29 –28 –27 –26 –25 –24 –23 –22 –21 –20INPUT IP3 (dBm)\nINPUT POWER (dBm)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n17172-014\nFigure 15. Input IP3 vs. Input Po wer for Various RF Frequencies (f RF) at 20 MHz \nSpacing, f BB = 100 MHz, f RF = 28 GHz and 39 GHz  \nData Sheet ADMV1014\n \nRev. A | Page 11 of 42 12\n0246810\n23 25 27 29 31 33 35 37 39 41 43 45NOISE FIGURE (dB)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n17172-015\nFigure 16. Noise Figure vs. RF Frequency at Maximum Gain for Various \nTemperatures, f BB = 100 MHz \n12\n0246810\n23 25 27 29 31 33 35 37 39 41 43 45NOISE FIGURE (dB)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n17172-016\nFigure 17. Noise Figure vs. RF Frequency for Various Supply Voltages,  \nfBB = 100 MHz \n12\n0246810\n23 25 27 29 31 33 35 37 39 41 43 45NOISE FIGURE (dB)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n17172-017 \nFigure 18. Noise Figure vs. RF Frequency for Various LO Inputs, f BB = 100 MHz 25\n05101520\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8NOISE FIGURE (dB)\nVATT (V)+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n17172-018\nFigure 19. Noise Figure vs. V ATT for Various RF Frequencies and Temperatures, \nfBB = 100 MHz at f RF = 28 GHz and 39 GHz  \n9\n02468\n1357NOISE FIGURE (dB) 39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n17172-0190 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 20. Noise Figure vs . Baseband Frequency at f RF = 28 GHz and 39 GHz \n(Upper Sideband)  \n9\n02468\n1357NOISE FIGURE (dB) 39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n17172-0200 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 21. Noise Figure vs . Baseband Frequency at f RF = 28 GHz and 39 GHz \n(Lower Sideband)  \nADMV1014 Data Sheet\n \nRev. A | Page 12 of 42 80\n6070\n01020304050\n23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)\nRF INPUT FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n17172-021\nFigure 22. Image Rejection vs. RF Input Frequency at Maximum Gain for \nVarious Temperatures, f BB = 100 MHz, Uncalibrated  \n23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)80\n6070\n01020304050\nRF INPUT FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n17172-022\nFigure 23. Image Rejection vs. RF Input Frequency at Maximum Gain for \nVarious Temperatures, f BB = 100 MHz, Calibrated  \n23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)80\n6070\n01020304050\nRF INPUT FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n17172-023\nFigure 24. Image Rejection vs. RF Input Frequency for Various Supply \nVoltages, f BB = 100 MHz  23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)80\n6070\n01020304050\nRF INPUT FREQUENCY (GHz)+6dBm UPPER SIDE BAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDE BAND\n17172-024\nFigure 25. Image Rejection vs. RF Input Frequency for Various LO Inputs,  \nfBB = 100 MHz \n80\n6070\n01020304050IMAGE REJECTION (dBc)\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8\nVATT (V)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n17172-025\nFigure 26. Image Rejection vs. V ATT for Various RF Frequencies (f RF),  \nfBB = 100 MHz at f RF = 28 GHz and 39 GHz  \n123456780\n6070\n01020304050IMAGE REJECTION (dBc)\n0\nBASEBAND FREQUENCY (GHz)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n17172-026\nFigure 27. Image Rejection vs. Baseband Frequency at f RF = 28 GHz and \n 39 GHz (Upper Sideband and Lower Sideband)  \nData Sheet ADMV1014\n \nRev. A | Page 13 of 42 60\n01020304050\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP2 (dBm)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDE BAND\n17172-027\nFigure 28. Input IP2 vs. RF Freque ncy at Maximum Gain for Various \nTemperatures, RF Amplitude = −30 dBm per Tone at 20 MHz Spacing,  \nfBB = 100 MHz (Upper Sideband)  \n60\n01020304050\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP2 (dBm)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n17172-028 \nFigure 29. Input IP2 vs. RF Frequency (f RF) at Maximum Gain for Various \nSupply Voltages, RF Amplit ude = −30 dBm per Tone at 20 MHz Spacing,  \nfBB = 100 MHz (Upper Sideband) \n23 25 27 29 31 33 35 37 39 41 43 4560\n01020304050INPUT IP2 (dBm)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDE BAND\n–6dBm UPPER SIDEBAND\n17172-029\nFigure 30. Input IP2 vs. RF Frequenc y at Maximum Gain for Various LO  \nInputs, RF Amplitude = −30 dBm pe r Tone at 20 MHz Spacing, f BB = 100 MHz  \n(Upper Sideband)  60\n01020304050INPUT IP2 (dBm)\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8\nVATT (V)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n17172-030\nFigure 31. Input IP2 vs. V ATT for Various RF Frequencies (f RF), RF Amplitude = −30 \ndBm per Tone at 20 MHz Spacing, f BB = 100 MHz (Upper Sideband) at  \nfRF = 28 GHz and 39 GHz  \n39GHz UPPER SIDEBAND28GHz UPPER SIDEBAND55\n010203040\n515253550\n45INPUT IP2 (dBm)\n17172-0310 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 32. Input IP2 vs. Baseband  Frequency at Maximum Gain, RF \nAmplitude = −30 dBm per Tone at 20 MHz Spacing at f RF = 28 GHz and \n39 GHz, Upper Sideband  \n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND55\n010203040\n515253550\n45INPUT IP2 (dBm)\n17172-0320 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 33. Input IP2 vs. Baseband Fr equency for Various RF Frequencies (f RF) \nat 20 MHz Spacing, f BB = 100 MHz, f RF = 28 GHz and 39 GHz  \nADMV1014 Data Sheet\n \nRev. A | Page 14 of 42 0\n–20–18–16–14–10\n–12–8–6–4–2\n23 25 27 29 31 33 35 37 39 41 43 45INPUT P1dB (dBm)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDE BAND\n17172-033\nFigure 34. Input P1dB vs. RF Frequency at Maximum Gain for Various \nTemperatures, f BB = 100 MHz \n0\n–20–18–16–14–10\n–12–8–6–4–2\n23 25 27 29 31 33 35 37 39 41 43 45INPUT P1dB (dBm)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n17172-034\nFigure 35. Input P1dB vs. RF Frequency for Various Supply Voltages,  \nfBB = 100 MHz \n0\n–20–18–16–14–10\n–12–8–6–4–2\n23 25 27 29 31 33 35 37 39 41 43 45INPUT P1dB (dBm)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDE BAND\n–6dBm UPPER SIDEBAND\n17172-035\nFigure 36. Input P1dB vs. RF Frequency for Various LO Inputs, f BB = 100 MHz 0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8\nVATT (V)+85°C AT 39GHz+25°C AT 39GHz\n–40°C AT 39GHz\n+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz0\n–14–10\n–12–8–6–4–2INPUT P1dB (dBm)\n17172-036\nFigure 37. Input P1dB vs. V ATT for Various RF Frequencies (f RF),  \nfBB = 100 MHz at f RF = 28 GHz and 39 GHz \n39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND0\n–20–18–16–14–10\n–12–8–6–4–2INPUT P1dB (dBm)\n17172-0370 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 38. Input P1dB vs. Baseband Output Frequency at  \nfRF = 28 GHz and 39 GHz (Upper Sideband)  \n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND0\n–20–18–16–14–10\n–12–8–6–4–2INPUT P1dB (dBm)\n17172-0380 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0\nBASEBAND FREQUENCY (GHz)\nFigure 39. Input P1dB vs. Baseband Output Frequency at  \nfRF = 28 GHz and 39 GHz (Lower Sideband) \nData Sheet ADMV1014\n \nRev. A | Page 15 of 42 1.0\n–1.0–0.8–0.400.40.8\n–0.6–0.20.20.6\n01234567MAGNITUDE ERROR (dB)\nBASEBAND OUTPUT FREQUENCY (GHz)BB I_N +85°C\nBB I_N +25°C\nBB I_N –40°CBB Q_N +85°C\nBB Q_N +25°C\nBB Q_N –40°CBB Q_P +85°C\nBB Q_P +25°C\nBB Q_P –40°C\n17172-045\nFigure 40. Magnitude Error vs. Baseband  Output Frequency, Referenced to  \nI_P Output, f RF = 28 GHz, for Various Temperatures, at Maximum Gain  \n8\n–8–404\n–6–226\n01234567PHASE ERROR (Degrees)\nBASEBAND OUTPUT FREQUENCY (GHz)\n17172-046BB I_N +85°C\nBB I_N +25°C\nBB I_N –40°CBB Q_N +85°C\nBB Q_N +25°C\nBB Q_N –40°CBB Q_P +85°C\nBB Q_P +25°C\nBB Q_P –40°C\nFigure 41. Phase Error vs. Baseband Output Frequency, Referenced to I_P  \nOutput, f RF = 28 GHz, for Various Temperatures, at Maximum Gain \n 1.0\n–1.0–0.8–0.400.40.8\n–0.6–0.20.20.6\n01234567MAGNITUDE ERROR (dB)\nBASEBAND OUTPUT FREQUENCY (GHz)\n17172-047BB I_N +85°C\nBB I_N +25°C\nBB I_N –40°CBB Q_N +85°C\nBB Q_N +25°C\nBB Q_N –40°CBB Q_P +85°C\nBB Q_P +25°C\nBB Q_P –40°C\nFigure 42. Magnitude Error vs. Baseband  Output Frequency, Referenced to  \nI_P Output, f RF = 39 GHz, for Various Temperatures, at Maximum Gain \n8\n–8–404\n–6–226\n01234567PHASE ERROR (Degrees)\nBASEBAND OUTPUT FREQUENCY (GHz)\n17172-048BB I_N +85°C\nBB I_N +25°C\nBB I_N –40°CBB Q_N +85°C\nBB Q_N +25°C\nBB Q_N –40°CBB Q_P +85°C\nBB Q_P +25°C\nBB Q_P –40°C\nFigure 43. Phase Error vs. Baseband Output Frequency, Referenced to I_P  \nOutput, f RF = 39 GHz, for Various Temperatures, at Maximum Gain \nADMV1014 Data Sheet\n \nRev. A | Page 16 of 42 25\n05101520CONVERSION GAIN (dB)\n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)0\n1\n2\n3\n17172-042\nFigure 44. Conversion Gain vs. RF  Frequency at Four Different  \nBB_AMP_GAIN_CTRL (Register 0x0A, Bits[2:1]) Settings, f BB = 100 MHz  \n(Upper Sideband) \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)01\n2\n35\n–5–4–3–2–101234INPUT IP3 (dBm)\n17172-043\nFigure 45. Input IP3 vs. RF Frequency at Four Different BB_AMP_GAIN_CTRL  \n(Register A, Bits[2:1]) Settings, f BB = 100 MHz (Upper Sideband) 23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)0\n1\n2\n312\n0246810NOISE FIGURE (dB)\n17172-044\nFigure 46. Noise Figure vs. RF Frequency Four Different BB_AMP_GAIN_CTRL \n(Register 0x0A, Bits[2:1]) Settings, f BB = 100 MHz (Upper Sideband) \n \n    \n \n     \n \nData Sheet ADMV1014\n \nRev. A | Page 17 of 42 IF MODE  \nRF amplitude = −30 dBm, measurements performed with a 0 mV dc bias. VCC_MIXER = VCC_QUAD = VCC_BG = VCC_LNA = \nVCC_VGA = VCC_IF_BB = 3.3 V , DVDD = VCC_VV A = 1.8 V , T A = 25°C unless otherwise specified. Register 0x0B set to 0x727C, \nRegister 0x03, Bits[12:13] set to 11, measurements performed with a 90° hybrid, Register 0x03, Bit 11 = 0, and Register 0x03, B it 8 = 1. \n25\n–30–25–20–15–10–505101520\n23 25 27 29 31 33 35 37 39 41 43 45CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n+85°C LOWER SIDEBAND\n+25°C LOWER SIDEBAND\n–40°C LOWER SIDEBAND\n17172-049\nFigure 47. Conversion Gain vs. RF Frequency at Maximum Gain for Various \nTemperatures, f IF = 3.5 GHz (Upper Sideband and Lower Sideband)  \n25\n–30–25–20–15–10–505101520\n23 25 27 29 31 33 35 37 39 41 43 45CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n3.5V LOWER SIDEBAND\n3.3V LOWER SIDEBAND\n3.1V LOWER SIDEBAND\n17172-050\nFigure 48. Conversion Gain vs. RF Frequency at Maximum Gain for Various  \nSupply Voltages, f IF = 3.5 GHz (Upper Sideband and Lower Sideband) \n25\n–30–25–20–15–10–505101520\n23 25 27 29 31 33 35 37 39 41 43 45CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n+6dBm LOWER SIDEBAND0dBm LOWER SIDEBAND\n–6dBm LOWER SIDEBAND\n17172-051\nFigure 49. Conversion Gain vs. RF Frequency at Maximum Gain for Various \nLO Inputs, f IF = 3.5 GHz (Upper Sideband and Lower Sideband)  25\n05101520\n0.5 1.0 2.0 3.0 1.5 2.5 3.5 4.0 4.5 5.0 5.5 6.5 6.0 7.0CONVERSION GAIN (dB)\nIF FREQUENCY39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n17172-052\nFigure 50. Conversion Gain vs. IF Frequency (f IF) at Maximum Gain,  \nfRF = 28 GHz and 39 GHz (Upper Si deband and Lower Sideband) \n25\n–15–10–505101520\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8CONVERSION GAIN (dB)\nVATT (V)+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n17172-053\nFigure 51. Conversion Gain vs. V ATT at Various Temperatures, f IF = 3.5 GHz,  \nfRF = 28 GHz and 39 GHz (Upper Sideband) \n25\n–15–10–505101520\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8CONVERSION GAIN (dB)\nVATT (V)+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n17172-054 \nFigure 52. Conversion Gain vs. V ATT at Various Temperatures, f IF = 3.5 GHz ,  \nfRF = 28 GHz and 39 GHz (Lower Sideband)  \nADMV1014 Data Sheet\n \nRev. A | Page 18 of 42 12\n–12–10–8–6–4–20246810\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP3 (dBm)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n+85°C LOWER SIDEBAND\n+25°C LOWER SIDEBAND\n–40°C LOWER SIDEBAND\n17172-055\nFigure 53. Input IP3 vs. RF Freque ncy at Maximum Gain for Various \nTemperatures, RF Amplitude = −30 dBm per Tone at 20 MHz Spacing,  \nfIF = 3.5 GHz (Upper Sideband and Lower Sideband)  \n12\n–12–10–8–6–4–20246810\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP3 (dBm)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n3.5V LOWER SIDEBAND\n3.3V LOWER SIDEBAND\n3.1V LOWER SIDEBAND\n17172-056\nFigure 54. Input IP3 vs. RF Frequency  at Maximum Gain for Various Supply \nVoltages, RF Amplitude = −30 dBm per Tone at 20 MHz Spacing, f IF = 3.5 GHz \n(Upper Sideband and Lower Sideband) \n12\n–12–10–8–6–4–20246810\n23 25 27 29 31 33 35 37 39 41 43 45INPUT IP3 (dBm)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n+6dBm LOWER SIDEBAND\n0dBm LOWER SIDEBAND\n–6dBm LOWER SIDEBAND\n17172-057\nFigure 55. Input IP3 vs. RF Frequency at Maximum gain for Various LO Inputs, \nRF Amplitude = −30 dBm per Tone at 20 MHz Spacing, f IF = 3.5 GHz  \n(Upper Sideband and Lower Sideband)  10\n–6–4048\n–226\n00 . 2 0 . 6 1 . 0 0.4 0.8 1.2 1.4 1.6 1.8INPUT IP3 (dBm)\nVATT (V)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n17172-058\nFigure 56. Input IP3 vs. V ATT for Various RF Frequencies (f RF), RF Amplitude = \n−30 dBm per Tone at 20 MHz Spacing, f IF = 3.5 GHz at f RF = 28 GHz and \n39 GHz (Upper Sideband and Lower Sideband) \n10\n–10–8–6–4048\n–226INPUT IP3 (dBm)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n0.5 1.0 2.0 3.0 1.5 2.5 3.5 4.0 4.5 5.0 5.5 6.5 6.0 7.0\nIF FREQUENCY (GHz)\n17172-059\nFigure 57. Input IP3 vs. IF Frequenc y at Maximum Gain, RF Amplitude = \n−30 dBm per Tone at 20 MHz Spacing at f RF = 28 GHz and 39 GHz  \n(Upper Sideband and Lower Sideband)  \n5\n–5–4–3–2024\n–113INPUT IP3 (dBm)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n–30 –29 –27 –25 –28 –26 –24 –23 –22 –21 –20\nINPUT POWER (dBm)\n17172-060\nFigure 58. Input IP3 vs. Input Po wer for Various RF Frequencies (f RF), at \n20 MHz Spacing, f IF = 3.5 GHz, f RF = 28 GHz and 39 GHz  \n(Upper Sideband and Lower Sideband) \nData Sheet ADMV1014\n \nRev. A | Page 19 of 42 12\n0246810\n23 25 27 29 31 33 35 37 39 41 43 45NOISE FIGURE (dB)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n+85°C LOWER SIDEBAND\n+25°C LOWER SIDEBAND\n–40°C LOWER SIDEBAND\n17172-061\nFigure 59. Noise Figure vs. RF Frequency at Maximum Gain for Various \nTemperatures, f IF = 3.5 GHz (Upper Sideband and Lower Sideband) \n12\n0246810\n23 25 27 29 31 33 35 37 39 41 43 45NOISE FIGURE (dB)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n3.5V LOWER SIDEBAND\n3.3V LOWER SIDEBAND\n3.1V LOWER SIDEBAND\n17172-062 \nFigure 60. Noise Figure vs. RF Frequency at Maximum Gain for Various \nSupply Voltages, f IF =  3.5 GHz (Upper Sideband and Lower Sideband) \n12\n0246810\n23 25 27 29 31 33 35 37 39 41 43 45NOISE FIGURE (dB)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n+6dBm LOWER SIDEBAND\n0dBm LOWER SIDEBAND\n–6dBm LOWER SIDEBAND\n17172-063 \nFigure 61. Noise Figure vs. RF Frequency at Maximum Gain for Various LO \nInputs, f IF = 3.5 GHz (Upper Sideband and Lower Sideband)  39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n0.5 1.0 2.0 3.0 1.5 2.5 3.5 4.0 4.5 5.0 5.5 6.5 6.0 7.0\nIF FREQUENCY (GHz)9\n02468\n1357NOISE FIGURE (dB)\n17172-064\nFigure 62. Noise Figure vs. IF  Frequency at Maximum Gain, f RF = 28 GHz and \n39 GHz (Upper Sideband and Lower Sideband)  \n22\n048121620\n26101418NOISE FIGURE (dB)+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8\nVATT (V)\n17172-065\nFigure 63. Noise Figure vs. V ATT at Various Temperatures, f IF = 3.5 GHz,  \nfRF = 28 GHz and 39 GHz (Upper Sideband)  \n22\n048121620\n26101418NOISE FIGURE (dB)+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8\nVATT (V)\n17172-066 \nFigure 64. Noise Figure vs. V ATT at Various Temperatures, f IF = 3.5 GHz,  \nfRF = 28 GHz and 39 GHz (Lower Sideband)  \nADMV1014 Data Sheet\n \nRev. A | Page 20 of 42 0\n–20–18–16–14–12–10–8–6–4–2\n23 25 27 29 31 33 35 37 39 41 43 45INPUT P1dB (dBm)\nRF FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND\n+85°C LOWER SIDEBAND\n+25°C LOWER SIDEBAND\n–40°C LOWER SIDEBAND\n17172-067\nFigure 65. Input P1dB vs. RF Frequency at Maximum Gain for Various \nTemperatures, f IF = 3.5 GHz (Upper Sideband and Lower Sideband)  \n0\n–20–18–16–14–12–10–8–6–4–2\n23 25 27 29 31 33 35 37 39 41 43 45INPUT P1dB (dBm)\nRF FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n3.5V LOWER SIDEBAND\n3.3V LOWER SIDEBAND\n3.1V LOWER SIDEBAND\n17172-068 \nFigure 66. Input P1dB vs. RF Frequency at Maximum Gain for Various Supply \nVoltages, f IF = 3.5 GHz (Upper Sideband and Lower Sideband)  \n0\n–20–18–16–14–12–10–8–6–4–2\n24 26 28 30 32 34 36 38 40 42 44INPUT P1dB (dBm)\nRF FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n+6dBm LOWER SIDEBAND\n0dBm LOWER SIDEBAND\n–6dBm LOWER SIDEBAND\n17172-069 \nFigure 67. Input P1dB vs. RF Frequency at Maximum Gain for Various LO \nInputs, f IF = 3.5 GHz (Upper Sideband and Lower Sideband) 39GHz UPPER SIDEBAND28GHz UPPER SIDEBAND\n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n0.5 1.0 2.0 3.0 1.5 2.5 3.5 4.0 4.5 5.0 5.5 6.5 6.0 7.0\nIF FREQUENCY (GHz)1\n–15–11–7–3\n–13–9–5–1INPUT P1dB (dBm)\n17172-070\nFigure 68. Input P1dB vs. IF Frequency at Maximum Gain,  \nfRF = 28 GHz and 39 GHz (Upper Side band and Lower Sideband)  \n2\n–16–14–12–10–8–6–4–20\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8INPUT P1dB (dBm)\nVATT (V)+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n17172-071\nFigure 69. Input P1dB vs. V ATT at Various Temperatures, f IF = 3.5 GHz,  \nfRF = 28 GHz and 39 GHz (Upper Sideband)  \n2\n–16–14–12–10–8–6–4–20\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8INPUT P1dB (dBm)\nVATT (V)+85°C AT 28GHz\n+25°C AT 28GHz\n–40°C AT 28GHz\n+85°C AT 39GHz\n+25°C AT 39GHz\n–40°C AT 39GHz\n17172-072 \nFigure 70. Input P1dB vs. V ATT at Various Temperatures, f IF = 3.5 GHz,  \nfRF = 28 GHz and 39 GHz (Lower Sideband)  \nData Sheet ADMV1014\n \nRev. A | Page 21 of 42 23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)60\n01020304050\nRF INPUT FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND+85°C LOWER SIDEBAND\n+25°C LOWER SIDEBAND\n–40°C LOWER SIDEBAND\n17172-073\nFigure 71. Image Rejection vs. RF Input Frequency at Maximum Gain for Various  \nTemperatures, f IF = 3.5 GHz (Upper Sideband and Lower Sideband), Uncalibrated  \n \n23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)60\n01020304050\nRF INPUT FREQUENCY (GHz)+85°C UPPER SIDEBAND\n+25°C UPPER SIDEBAND\n–40°C UPPER SIDEBAND+85°C LOWER SIDEBAND\n+25°C LOWER SIDEBAND\n–40°C LOWER SIDEBAND\n17172-074\nFigure 72. Image Rejection vs. RF Input Frequency at Maximum Gain for Various  \nTemperatures, f IF = 3.5 GHz (Upper Sideband an d Lower Sideband), Calibrated \n \n23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)60\n01020304050\nRF INPUT FREQUENCY (GHz)3.5V UPPER SIDEBAND\n3.3V UPPER SIDEBAND\n3.1V UPPER SIDEBAND\n3.5V LOWER SIDEBAND\n3.3V LOWER SIDEBAND\n3.1V LOWER SIDEBAND\n17172-075 \nFigure 73. Image Rejection vs. RF Input Frequency at Maximum Gain for Various \nSupply Voltages, f IF = 3.5 GHz (Upper Sideband and Lower Sideband) 23 25 27 29 31 33 35 37 39 41 43 45IMAGE REJECTION (dBc)60\n01020304050\nRF INPUT FREQUENCY (GHz)+6dBm UPPER SIDEBAND\n0dBm UPPER SIDEBAND\n–6dBm UPPER SIDEBAND\n+6dBm LOWER SIDEBAND0dBm LOWER SIDEBAND–6dBm LOWER SIDEBAND\n17172-076\nFigure 74. Image Rejection vs. RF Input Frequency at Maximum Gain for \nVarious LO Inputs, f IF = 3.5 GHz (Upper Sideband and Lower Sideband)  \n60\n01020304050IMAGE REJECTION (dBc)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND39GHz LOWER SIDEBAND28GHz LOWER SIDEBAND\n0\nIF INPUT FREQUENCY (GHz)\n17172-0771234567\n \nFigure 75. Image Rejection vs. IF Input Frequency at Maximum Gain,  \nfRF = 28 GHz and 39 GHz (Upper Si deband and Lower Sideband) \n60\n01020304050IMAGE REJECTION (dBc)39GHz UPPER SIDEBAND\n28GHz UPPER SIDEBAND\n39GHz LOWER SIDEBAND\n28GHz LOWER SIDEBAND\n0 0 . 20 . 40 . 60 . 81 . 01 . 21 . 41 . 61 . 8\nVATT (V)\n17172-078\nFigure 76. Image Rejection vs. V ATT at Various RF Frequencies (f RF),  \nfIF = 3.5 GHz, f RF = 28 GHz and 39 GHz (Upper Sideband and Lower Sideband)  \nADMV1014 Data Sheet\n \nRev. A | Page 22 of 42 23 25 27 29 31 33 35 37 39 41 43 4520\n026\n481012141618CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)\n17172-0790\n1\n3\n7\n15\nFigure 77. Conversion Gain vs. RF Frequency at Different \nIF_AMP_COARSE_GAIN_x Settings, f IF = 3.5 GHz (Upper Sideband); Settings for \nRegister 0x08, Bits[11:8] and Regist er 0x09, Bits[15:12] Are the Same \n5\n–5–4–2\n–3–101234\n23 25 27 29 31 33 35 37 41 39 45 43INPUT IP3 (dBm)\nRF FREQUENCY (GHz)\n17172-0800\n1\n3\n7\n15\nFigure 78. Input IP3 vs. RF Frequency at Different IF_AMP_COARSE_GAIN_x  \nSettings, f IF = 3.5 GHz (Upper Sideband); Settings for Register 0x08, Bits[11:8]  \nand Register 0x09, Bits[15:12] Are the Same \n23 25 27 29 31 33 35 37 39 41 43 4510\n013\n2456789NOISE FIGURE (dB)\nRF FREQUENCY (GHz)\n17172-0810\n1\n3\n7\n15\n \nFigure 79. Noise Figure vs. RF Frequency at Different \nIF_AMP_COARSE_GAIN_x Settings, f IF = 3.5 GHz (Upper Sideband); Settings for \nRegister 0x08, Bits[11:8] and Regi ster 0x09, Bits[15:12] Are the Same  23 25 27 29 31 33 35 37 39 41 43 4520\n024681012141618CONVERSION GAIN (dB)\nRF FREQUENCY (GHz)0\n1\n2\n345\n6\n789\n10\n111213\n14\n15\n17172-082\nFigure 80. Conversion Gain vs. RF  Frequency at Different IF_AMP_ \nFINE_GAIN_x Settings, f IF = 3.5 GHz (Upper Sideband);  Register 0x08, Bits[7:4] \nand Bits[3:0] Are the Same \n5\n–5–4–2\n–3–101234\n23 25 27 29 31 33 35 37 41 39 45 43INPUT IP3 (dBm)\nRF FREQUENCY (GHz)0\n1\n2\n345\n6\n789\n10\n111213\n14\n15\n17172-083\nFigure 81. Input IP3 vs. RF Frequenc y at Different IF_AMP_FINE_GAIN_x \nSettings, f IF = 3.5 GHz (Upper Sideband); Setti ngs for Register 0x08, Bits[7:4] \nand Bits[3:0] Are the Same \n23 25 27 29 31 33 35 37 39 41 43 4510\n013\n2456789NOISE FIGURE (dB)\nRF FREQUENCY (GHz)0\n1\n2\n345\n6\n789\n10\n111213\n14\n15\n17172-084 \nFigure 82. Noise Figure vs. RF Frequency at Different IF_AMP_FINE_GAIN_x \nSettings, f IF = 3.5 GHz (Upper Sideband); Setti ngs for Register 0x08, Bits[7:4] \nand Bits[3:0] Are the Same \nData Sheet ADMV1014\n \nRev. A | Page 23 of 42 0246 13571.0\n–1.0–0.8–0.6–0.4–0.200.20.40.60.8I/Q MAGNITUDE ERROR (dB)\nIF OUTPUT FREQUENCY (GHz)+85°C\n+25°C\n–40°C\n17172-085\nFigure 83. I/Q Magnitude Error vs. IF Output Frequency, Referenced to IF_I \nOutput, f RF = 28 GHz, for Various Temperatures, at Maximum Gain  \n0246 13575\n–5–4–3–2–101234I/Q PHASE ERROR (dB)\nIF OUTPUT FREQUENCY (GHz)+85°C\n+25°C–40°C\n17172-086\nFigure 84. I/Q Phase Error vs. IF Output Frequency, Referenced to IF_I Output, \nfRF = 28 GHz, for Various Temperatures, at Maximum Gain 0246 1357\nIF OUTPUT FREQUENCY (GHz)+85°C\n+25°C\n–40°C1.0\n–1.0–0.8–0.6–0.4–0.200.20.40.60.8I/Q MAGNITUDE ERROR (dB)\n17172-087\nFigure 85. I/Q Magnitude Error vs. IF Output Frequency, Referenced to IF_I \nOutput, f RF = 39 GHz, for Various Temperatures, at Maximum Gain \n0246 13575\n–5–4–3–2–101234I/Q PHASE ERROR (dB)\nIF OUTPUT FREQUENCY (GHz)+85°C\n+25°C–40°C\n17172-088\nFigure 86. I/Q Phase Error vs. IF Output Frequency, Referenced to IF_I Output, \nfRF = 39 GHz, for Various Temperatures, at Maximum Gain  \n \n \nADMV1014 Data Sheet\n \nRev. A | Page 24 of 42 OUTPUT DETECTOR PERFORMANCE \nRF amplitude = −30 dBm, measurements performed with a 0 mV dc bias. VCC_MIXER = VCC_QUAD = VCC_BG = VCC_LNA = \nVCC_VGA = VCC_IF_BB = 3.3 V , DVDD = VCC_VV A = 1.8 V , Register 0x0B is set to 0x727C, Register 0x03, Bit 6 = 0, Register 0x03, \nBits[13:12] set to 11, and T A = 25°C, unless otherwise noted.  \n3.5\n00.51.01.52.5\n2.03.0\n–40 –35 –25 –30 –20 –15 –10VDET (V)\nRF INPUT POWER (dBm)+85°C = 64\n+85°C = 8\n+85°C = 0+25°C = 64\n+25°C = 8\n+25°C = 0–40°C = 64\n–40°C = 8\n–40°C = 0\n17172-090\nFigure 87. VDET vs. RF Input Power, f RF = 28 GHz for Various Temperatures  \nand DET_PROG Settings  \n3.5\n00.51.01.52.5\n2.03.0\n–40 –35 –25 –30 –20 –15 –10VDET (V)\nRF INPUT POWER (dBm)+85°C = 64\n+85°C = 8\n+85°C = 0+25°C = 64\n+25°C = 8\n+25°C = 0–40°C = 64\n–40°C = 8\n–40°C = 0\n17172-091\nFigure 88. VDET vs. RF Input Power, f RF = 39 GHz for Various Temperatures  \nand DET_PROG Settings  23 25 27 29 31 33 35 37 39 41 43 453.0\n0.51.01.52.02.5VDET (V)\nRF INPUT FREQUENCY (GHz)–22\n–27\n–32\n17172-089\nFigure 89. VDET vs. RF Input Frequency at Various Input Power Levels,  \nDET_PROG = 8  \n5\n–5–4–3–22\n04\n1\n–13\n–40 –35 –25 –30 –20 –15 –10VDET LINEARITY ERROR (dB)\nRF INPUT POWER (dBm)+85°C = 64\n+85°C = 8+85°C = 0\n+25°C = 64\n+25°C = 8\n+25°C = 0–40°C = 64–40°C = 8–40°C = 0\n17172-093\nFigure 90. VDET Linearity Error vs. RF Input Power, f RF = 28 GHz for Various  \nTemperatures and DET_PROG Settings  \n5\n–5–4–3–22\n04\n1\n–13\n–40 –35 –25 –30 –20 –15 –10VDET LINEARITY ERROR (dB)\nRF INPUT POWER (dBm)+85°C = 64\n+85°C = 8\n+85°C = 0\n+25°C = 64\n+25°C = 8+25°C = 0–40°C = 64–40°C = 8\n–40°C = 0\n17172-094\nFigure 91. VDET Linearity Error vs. RF Input Power, f RF = 39 GHz for Various  \nTemperatures and DET_PROG Settings \nData Sheet ADMV1014\n \nRev. A | Page 25 of 42 RETURN LOSS AND ISOLATIONS \nRF amplitude = −30 dBm, measurements performed with a 0 mV dc bias. VCC_MIXER = VCC_QUAD = VCC_BG = VCC_LNA = \nVCC_VGA = VCC_IF_BB = 3.3 V , DVDD = VCC_VV A = 1.8 V , Register 0x0B is set to 0x727C, Register 0x03, Bits[13:12] are set to 11, \nand T A = 25°C, unless otherwise noted.  \nMeasurements in IF mode performed with a 90° hybrid, Register 0x03, Bit 11 = 0, Register 0x03, Bit 8 = 1, unless otherwise note d. \nMeasurements in I/Q mode are measured as a composite of the I and Q channel performed, V CM = 1.15 V , Register 0x03, Bit 11 = 1, and \nRegister 0x03, Bit 8 = 0, unless otherwise noted. \n0\n–35–15\n–25–5\n–20\n–30–10\n23 27 35 31 39 43 25 33 29 37 41 45RF RETURN LOSS (dB)\nRF FREQUENCY (GHz)\n17172-095\nFigure 92. RF Input Return Loss vs. RF Frequency  \n0\n–35–15\n–25–5\n–20\n–30–10\n46 10 8 59 71 1 12LO RETURN LOSS (dB)\nLO FREQUENCY (GHz)LONLOPLODIFF\n17172-096\nFigure 93. LO Return Loss vs. LO Frequency \n46 10 8 59 71 1 12–50\n–100–65\n–80–55\n–70\n–90–85–75\n–95–60LO TO RF LEAKAGE (dBm)\nLO INPUT FREQUENCY (GHz)LOx1 = +85°C\nLOx1 = +25°CLOx1 = –40°C\nLOx4 = +85°C\nLOx4 = +25°CLOx4 = –40°C\n17172-097 \nFigure 94. LO to RF Leakage vs. LO Input Frequency for Various Temperatures \nat Different Gain Settings  0\n–35–15\n–30–5\n–20\n–25–10\n0I/Q DIFFERENTIAL RETURN LOSS (dB)\nI/Q FREQUENCY (GHz)I\nQ\n17172-0981234567\nFigure 95. I/Q Differential Return Lo ss vs. I/Q Frequency (Taken Without \nHybrids or Baluns)  \n0\n–35–15\n–30–5\n–20\n–25–10\n02 6 4 15 37IF RETURN LOSS (dB)\nIF FREQUENCY (GHz)IF_I\nIF_Q\n17172-099\nFigure 96. IF Return Loss vs. IF Frequency (Taken Without Hybrid)  \n46 10 8 59 71 1 12–50\n–100–65\n–80–55\n–70\n–90–85–75\n–95–60LO TO IF LEAKAGE (dBm)\nLO INPUT FREQUENCY (GHz)\n17172-100LOx1 = 1.8\nLOx1 = 0.9\nLOx1 = 0LOx4 = 1.8\nLOx4 = 0.9\nLOx4 = 0\n \nFigure 97. LO to IF Leakage vs. LO Input Frequency at Different VCTRL Settings  \n \nADMV1014 Data Sheet\n \nRev. A | Page 26 of 42 46 10 8 59 71 1 12–30\n–80–45\n–60–35\n–50\n–70–65–55\n–75–40LO TO IF LEAKAGE (dBm)\nLO INPUT FREQUENCY (GHz)I = +85°C\nI = +25°C\nI = –40°C\nQ = +85°C\nQ = +25°C\nQ = –40°C\n17172-101\nFigure 98. LO to IF Leakage vs. LO Input Frequency at Various Temperatures \n \n–40\n–90–55\n–70–45\n–60\n–80–75–65\n–85–50\n46 1 0 81 2LO TO I/Q LEAKAGE (dBm)\nLO INPUT FREQUENCY (GHz)\n17172-102I_P = +85°C\nI_P = +25°C\nI_P = –40°C\nI_N = +85°CI_N = +25°CI_N = –40°CQ_P = +85°CQ_P = +25°C\nQ_P = –40°C\nQ_N = +85°CQ_N = +25°CQ_N = –40°C\nFigure 99. LO to I/Q Leakage vs. LO Input Frequency at Various Temperatures \n(Taken Without Hybrid)  46 10 8 59 71 1 12–30\n–80–45\n–60–35\n–50\n–70–65–55\n–75–40LO TO IF LEAKAGE (dBm)\nLO INPUT FREQUENCY (GHz)I = 0\nI = 1\nI = 3\nI = 7\nI = 15Q = 0\nQ = 1\nQ = 3\nQ = 7\nQ = 15\n17172-103\nFigure 100. LO to IF Leakage, vs. LO Input Frequency at Different IF Amplifier \nGain Settings (Taken Without Hybrid) \n46 10 8 59 71 1 12–40\n–90–55\n–70–45\n–60\n–80–75–65\n–85–50FUNDAMENTAL LO TO I/Q LEAKAGE (dBm)\nLO INPUT FREQUENCY (GHz)I_P = 0\nI_P = 3I_N = 0I_N = 3Q_P = 0Q_P = 3Q_N = 0Q_N = 3\n17172-104\nFigure 101. Fundamental LO to I/Q Leakage vs. LO Input Frequency at \nDifferent Baseband Amplifier Gain Settings  \n \n \n      \n       \n  \n      \n \nData Sheet ADMV1014\n \nRev. A | Page 27 of 42 M × N SPURIOUS PERFORMANCE \nMixer spurious products are measured in dBc from the IF \noutput power level. Spurious values are measured using the \nfollowing equation:  \n|(M × RF)+ (N × LO)| \nN/A means not applicable. Blank cells in the spurious \nperformance tables indicate that the frequency is above 50 GHz and is not measured.  \nThe LO frequencies are referred from the frequencies applied  \nto the LO_x pin of the ADMV1014. RF amplitude = −30 dBm, \nmeasurements performed with a 0 mV dc bias. VCC_MIXER = VCC_QUAD = VCC_BG = VCC_LNA = VCC_VGA = VCC_ IF_BB = 3.3 V , DVDD = VCC_VV A = 1.8 V , Register 0x0B is set to 0x727C, Register 0x03, Bits[13:12] are set to 11, and T\nA = \n25°C, unless otherwise noted.  \nMeasurements in IF mode performed with Register 0x03, Bit 11 = 0 \nand Register 0x03, Bit 8 = 1, unless otherwise noted. \nThe measurements in I/Q mode are as follows: V CM = 1.15 V , \nRegister 0x03, Bit 11 = 1, and Register 0x03, Bit 8 = 0, unless \notherwise noted.  \nI/Q Mode \nMeasurements are made on the I_P port. Data is taken without \nany hybrids or baluns.  \nBB frequency (f BB) =100 MHz, LO= 6.975 GHz at 0 dBm, and \nfRF = 28 GHz at −30 dBm.  \n  N × LO \n  0 1 2 3 4 5 6 7 8 \nM × RF −2  85 87 87 82 86 103 96 59 \n−1 61 90 54 46 0 45 52 106 82 \n0 N/A 43 55 65 48 76 78 81  \n+1 61 91 80 82      \nfBB = 100 MHz, LO= 9.725 GHz at 0 dBm, and f RF = 39 GHz at \n−30 dBm. \n  N × LO \n  0 1 2 3 4 5 6 7 8 \nM × RF  −2    85 88 87 92 87 60 \n−1 63 92 56 47 0 51 61 85 84 \n0 N/A 42 48 67 51 85    \n+1 42 48        IF Mode \nMeasurements are made on the IF_I port. Data is taken without \nany 90° hybrid.  \nIF frequency (f IF) = 3.5 GHz, LO= 6.125 GHz at 0 dBm, and \nfRF = 28 GHz at −30 dBm. \n  N × LO \n  0 1 2 3 4 5 6 7 8 \nM × RF  −2  81 93 85 93 93 99 96 \x1f䤁Ĥ \n−1 66 94 89 63 0 44 46 92 78 \n0 N/A 45 43 65 54 71 64 80 58 \n+1 66 84 84 81      \nfIF = 3.5 GHz, LO= 8.875 GHz at 0 dBm, and f RF = 39 GHz at \n−30 dBm. \n  N × LO \n  0 1 2 3 4 5 6 7 8 \nM × RF −2     84 92 91 93 59 \n−1 62 93 81 71 0 39 91 92 89 \n0 N/A 47 68 75 50 75    \n+1 62 89        \nfIF = 3.5 GHz, LO= 7.875 GHz at 0 dBm, and f RF = 28 GHz at \n−30 dBm. \n  N × LO \n  0 1 2 3 4 5 6 7 8 \nM × RF  −2  90 86 83 95 94 83 89 58 \n−1 70 93 70 41 0 65 90 89 83 \n0 N/A 47 62 66 49 74 86   \n+1 70 90 88       \nfIF = 3.5 GHz, LO= 10.5 GHz at 0 dBm, and f RF =39 GHz at \n−30 dBm \n  N × LO \n  0 1 2 3 4 5 6 7 8 \nM × RF  −2    85 87 94 94 90 58 \n−1 61 91 81 35 0 87 84 84 82 \n0 N/A 39 51 62 53     \n+1 61 89        \n \n \nADMV1014 Data Sheet\n \nRev. A | Page 28 of 42 THEORY OF OPERATION \nThe ADMV1014 is a wideband microwave downconverter \noptimized for microwave radio designs operating in the 24 GHz to 44 GHz frequency range. See Figure 1 for a functional block diagram of the device. The ADMV1014 digital settings are \ncontrolled via the SPI. The ADMV1014 has two modes of \noperation:  \n\uf0b7 Baseband quadrature demodulation (I/Q mode) \n\uf0b7 Image reject I/Q downconversion (IF mode)  \nSTART-UP SEQUENCE  \nThe ADMV1014 SPI settings require its default settings to be \nchanged during startup for optimum performance. To use the \nSPI, toggle the RST pin to logic low and then logic high to \nperform a hard reset before starting up the device. \nSet Register 0x0B to 0x727C after every power-up or reset. Set \nRegister 0x03, Bits[13:12] to 11 after every power-up or reset. \nBASEBAND QUADRATURE DEMODULATION (I/Q \nMODE) \nIn I/Q mode, the output impedance of the baseband I/Q ports is \n100 Ω differential. These outputs are designed to be loaded to a  \ndc-coupled, differential, 100 Ω load. I_P and I_N are the differential baseband I outputs. Q_P and Q_N are the \ndifferential baseband Q outputs. \nTo set the ADMV1014 in I/Q mode, set BB_AMP_PD \n(Register 0x03, Bit 8) to 0 and set IF_AMP_PD (Register 0x03, Bit 11) to 1.  The baseband I/Q ports are designed to operate from dc to \n6.0 GHz at each I and Q channel. \nThe BB output V\nCM can be changed from 1.05 V to 1.85 V . To \nchange the V CM, set BB_SWITCH_HIGH_LOW_COMMMON \n(Register 0x0A, Bit 0) to be the opposite of Register 0x0A, Bit 6. \nAlso, set the MIXER_VGATE bit field (Register 0x07, Bits[15:9]) \nand the BB_AMP_REF_GEN bit field (Register 0x0A, Bits[6:3]) \nbased on Table 6. \nTable 6 provides the correct setting for these bit fields vs. the \nrequired common-mode voltage. \nThe V CM can be further adjusted on each I or Q channel by \n±15 mV by setting the BB_AMP_OFFSET_I bit field \n(Register 0x09, Bits[4:0]) and the BB_AMP_OFFSET_Q bit field \n(Register 0x09, Bits[9:5]) for each V CM setting shown in Table 6. \nThe most significant bit (MSB) for each bit field is the sign bit. \nWhen the MSB is 1, the values of the four lower bits are positive. When the MSB is 0, the values of the four lower bits \nare negative. These bits also offer input IP2 and common-mode \nrejection optimization. \nThe BB I/Q section of the ADMV1014 also features a baseband \namplifier with a digital attenuator that is controlled by setting the BB_AMP_GAIN_CTRL bit field (Register 0x0A, Bits[2:1]). Figure 44, Figure 45, and Figure 46 show the performance of the \nbaseband digital attenuator. \nThe Baseband Quadrature Demodulation to Very Low \nFrequencies section shows the baseband performance to very \nlow demodulation frequencies. \nTable 6. Common-Mode Voltage Settings \nVCM (V) MIXER_VGATE  \n(Register 0x07, Bits[15:9]) BB_AMP_REF_GEN  (Register 0x0A, Bits[6:3]) BB_SWITCH_HIGH_LOW_COMMON_MODE  (Register 0x0A, Bit 0) \n1.05 1101010 0000 1 \n1.10 1101011 0001 1 \n1.15 1101100 0010 1 \n1.20 1101110 0011 1 \n1.25 1101111 0100 1 \n1.30 1110000 0101 1 \n1.35 1110001 0110 1 \n1.40 1110010 0111 1 \n1.50 1110101 1000 0 \n1.55 1110110 1001 0 \n1.60 1110111 1010 0 \n1.65 1111000 1011 0 \n1.70 1111010 1100 0 \n1.75 1111011 1101 0 \n1.80 0101100 1110 0 \n1.85 0101101 1111 0 \n \nData Sheet ADMV1014\n \nRev. A | Page 29 of 42 IMAGE REJECTION DOWNCONVERSION \nThe ADMV1014 features the ability to downconvert to a real IF \noutput anywhere from 800 MHz to 6000 MHz, while suppressing \nthe unwanted image sideband by typically better than 30 dBc. The IF outputs are quadrature to each other, 50 Ω single-ended, \nand are internally ac coupled. IF_I and IF_Q are the quadrature IF \noutputs. An external 90° hybrid is required to select the appropriate \nsideband. \nTo configure the ADMV1014 in IF mode, set BB_AMP_PD \n(Register 0x03, Bit 8) to 1 and set IF_AMP_PD (Register 0x03, \nBit 11) to 0  \nEach IF output features an amplifier with a digital attenuator. \nThe digital attenuator can be adjusted using fine or coarse steps. The coarse steps for the IF_I can be adjusted using the IF_AMP_ \nCOARSE_GAIN_I bit field (Register 0x08, Bits[11:8]). The coarse \nsteps for the IF_Q can be adjusted using the IF_AMP_COARSE_ GAIN_Q bit field (Register 0x09, Bits[15:12]). Each course gain bit field has five settings. The fine steps for IF_I can be adjusted using the IF_AMP_FINE_GAIN_I bit field (Register 0x08, Bits[3:0]). The fine steps for the IF_Q can be adjusted using the \nIF_AMP_FINE_GAIN_Q bit field (Register 0x08, Bits[7:4]). \nFigure 77 to Figure 82 show the performance of these four bit \nfields. \nDETECTOR \nThe ADMV1014 features a square law detector that produces a \nvoltage linearly, according to the square of the RF voltage \noutput from the low noise amplifier. The detector can be enabled by setting the DET_EN bit (Register 0x03, Bit 6) to 0. The \ndetector can be turned off by setting this bit to 1. The detector \nlinear range can be adjusted by setting the DET_PROG bit field (Register 0x07, Bits[6:0]). These ranges are specified based on the input power into the detector coming from the output of the low noise amplifier. Each DET_PROG setting offers an \napproximate 20 dB of ±1 dB dynamic range based on a two-\npoint linear regression from an ideal line for one temperature at each DET_PROG setting. See Figure 89 to Figure 91 for more \nperformance information of the detector. \nLO INPUT PATH  \nThe LO input path operates from 5.4 GHz to 10.25 GHz with an \nLO amplitude range of −6 dBm to +6 dBm. The LO has an \ninternal quadrupler (×4) and a programmable band-pass filter. \nThe LO band-pass filter is programmable using QUAD_FILTERS \n(Register 0x04 Bits[3:0]). See the Performance at Different Quad Filter Settings section for more information on the \nQUAD_FILTERS settings. \nThe LO path can operate either differentially or single-ended \n(SE). LOIP and LOIN are the inputs to the LO path. The LO path can switch from differential to single-ended operation by setting the QUAD_SE_MODE bits (Register 0x04, Bits[9:6]). See the Performance Between Differential vs. Single-Ended LO \nInput section for more information. \nFigure 102 shows a block diagram of the LO path. \nAMP4 × LO_N\n4 × LO_PLO_N\nLO_P×4\n17172-105 \nFigure 102. LO Path Block Diagram  \nEnable the quadrupler by setting the QUAD_IBIAS_PD bit \n(Register 0x03, Bit 7) to 0 and the QUAD_BG_PD bit (Register 0x03, Bit 9) to 0. To power down the quadrupler, set both of these bits to 1. \nAn unwanted image can be downconverted from the \nquadrature error in generating the quadrature LO signals. \nDeviation from ideal quadrature (that is, total image rejection and no image tone is downconverted) on these signals limits the \namount of achievable image rejection.  \nThe ADMV1014 offers about 25° of quadrature phase \nadjustment in the LO path quadrature signals. Make these adjustments through the LOAMP_PH_ADJ_I_FINE bits \n(Register 0x05, Bits[15:9]) and the LOAMP_PH_ADJ_Q_FINE \n(Register 0x05, Bits[8:2]) bits. These bits reject the unwanted sideband signal. In IF mode amplitude adjustments can be made to the complex outputs via IF_AMP_FINE_GAIN_Q (Register 0x08, Bits[7:4]) and IF_AMP_FINE_GAIN_I (Register 0x08, Bits[3:0]) to further reduce the unwanted sideband. \nPOWER-DOWN \nThe SPI of the ADMV1014 allows the user to power down \ndevice circuits and reduce power consumption. There are two \npower-down modes: band gap power-down mode (BG_PD) and individual power-down circuits mode. The BG_PD bit (Register 0x03, Bit 5) and the QUAD_BG_PD bit (Register 0x03, Bit 9) power down the band gap circuit. The QUAD_IBIAS_PD \nbit (Register 0x03, Bit 7) and the IBIAS_PD bit (Register 0x03, \nBit 14) power down the specific circuits.  \nTable 7 shows the circuits that are controlled by their related \npower-down bit, the typical power savings, and the latency \nrequirement to power the circuits back up. \n \n  \nADMV1014 Data Sheet\n \nRev. A | Page 30 of 42 Table 7. Power-Down Power and Latency Requirements \nBit Name Circuit Typical Power \nSavings (mW) Power-Up Latency (μs) Power-Down Latency (μs) \nIBIAS_PD Receiver bias current (I BIAS) 1172 5 <1 \nQUAD_IBIAS_PD LO path 238 4 <1 \nBG_PD and QUAD_BG_PD Band gap 1423 4.5 <1 \nIBIAS_PD, IF_AMP_PD, QUAD_BG_PD, \nBB_AMP_PD, QUAD_IBIAS_PD, BG_PD Entire chip 1435 5 <1 \n \n123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4\nSCLK\nSDI D11 R / W A 5A 4A 3A 2A 1A 0 D 1 5 D 1 4 D 1 3 D 1 2 P D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0SEN\n17172-107 \nFigure 103. Write Serial Port Timing Diagram  \n1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 4\nSCLK\nSDI\nSDO D0 P D5 D4 D3 D2 D1 D 1 0 D 9D 8D 7D 6 D 1 5D 1 4D 1 3D 1 2D 1 1A1 A0 R / W A 5A 4A 3A 2SEN\n17172-108 \nFigure 104. Read Serial Port Timing Diagram  \n \nSERIAL PORT INTERFACE (SPI) \nThe SPI of the ADMV1014 allows the user to configure the device \nfor specific functions or operations via a 4-pin SPI port. This \ninterface provides users with added flexibility and customization. \nThe SPI consists of four control lines: SCLK, SDIN, SDO, and SEN\n.  \nThe ADMV1014 protocol consists of a write/read bit followed by six register address bits, 16 data bits, and a parity bit. Both the address and data fields are organized most significant bit (MSB) first and end with the least significant bit. For a write, set \nthe first bit to 0. For a read, set the first bit to 1. \nThe write cycle sampling must be performed on the rising edge. \nThe 16 bits of the serial write data are shifted in, MSB to Lower Sideband. The ADMV1014 input logic level for the write cycle supports an 1.8 V interface.  \nFor a read cycle, up to 16 bits of serial read data are shifted out, \nMSB first. After the 16 bits of data shift out, the parity bit shifts \nout. The output logic level for a read cycle is 1.8 V .  \nThe parity bit always follows the direction of the data. If parity \nis not used, the transmitting end transmits zero instead of parity. The parity is odd, which means that the total number of ones transmitted during a command, including the read/write bit, \nthe address bit, the data bit, and the parity bit, must be odd. \nFigure 103 and Figure 104 show the SPI write and read \nprotocol, respectively. \n \n \nData Sheet ADMV1014\n \nRev. A | Page 31 of 42 APPLICATIONS INFORMATION  \nERROR VECTOR MAGNITUDE (EVM) \nPERFORMANCE \nFigure 105 shows the EVM vs. input power performance of the \nADMV1014 in IF mode at maximum gain, upper sideband, \n25°C and 0 dBm LO input power. The EVM measurement was \nperformed using four 100 MHz, 5G-NR, 256QAM waveforms. \nThe EVM shown is the average of the four channels. The EVM \nof the test equipment was not de-embedded.  \nFigure 106 shows the constellation diagram and EVM statistics \nof each of the four channels at −30 dBm input power. \n–45 –40 –35 –30 –25 –20 –15\nPIN (dBm)EVM (%)1.8\n00.20.40.60.81.01.21.41.6\n17172-109 \nFigure 105. EVM vs. Input Power at 28 GHz, VCTRL = 0 V, T A = 25°C,  \nLO = 0 dBm, Upper Sideband (Low-Side LO), IF = 3.5 GHz \n17172-110\n \nFigure 106. Constellation Diagram and EVM Statistics per Channel  \n \n \n      \n \n     \n \n \nADMV1014 Data Sheet\n \nRev. A | Page 32 of 42 BASEBAND QUADRATURE DEMODULATION TO \nVERY LOW FREQUENCIES \nFigure 107 to Figure 111 show the I/Q mode performance at \nlow baseband frequencies. The measurements were performed \nat 28 GHz, −25 dBm input power, V CM = 1.15 V , Register 0x03, \nBit 11 = 1, Register 0x03, Bit 8 = 0, 6 dBm LO input power, and \nTA = 25°C. \n350\n0100250\n50150200300\n11 0 0 M 10M 1M 100k 10k 1k 100 10I AND Q DIFFERENTIAL PEAK-TO-PEAK VOLTAGE\nBASEBAND FREQUENCY (Hz)Q DIFFERENTIAL\nI DIFFERENTIAL\n17172-111 \nFigure 107. I and Q Differential Peak-to-Peak Voltage vs. Baseband Frequency  \n20\n0614\n571018\n12\n816\n11 00M 10M 1M 100k 10k 1k 100 10CONVERSION GAIN (dB)\nBASEBAND FREQUENCY (Hz)Q GAIN\nI GAIN\n17172-112 \nFigure 108. Conversion Gain vs. Baseband Frequency  \n5\n024\n13AMPLITUDE IMBALANCE (dB)/\nPHASE IMBALANCE (Degrees)\nBASEBAND FREQUENCY (Hz)AMPLITUDE IMBALANCE\nPHASE IMBALANCE\n1 100M 10M 1M 100k 10k 1k 100 10\n17172-113 \nFigure 109. Amplitude Imbalance and Phase Imbalance vs. Baseband Frequency BASEBAND FREQUENCY (Hz)IMAGE REJECT50\n01020304045\n5152535IMAGE REJECTION (dBc)\n1 100M 10M 1M 100k 10k 1k 100 10\n17172-114 \nFigure 110. Image Rejection vs. Baseband Frequency  \n350\n0100250\n50150200300\n1 100M 10M 1M 100k 10k 1k 100 10DC OFFSET ERROR (mV)\nBASEBAND FREQUENCY (Hz)Q DIFFERENTIAL\nI DIFFERENTIAL\n17172-111 \nFigure 111. DC Offset Error vs. Baseband Frequency  \nPERFORMANCE AT DIFFERENT QUAD FILTER \nSETTINGS \nFigure 112 shows the conversion gain vs. RF frequency in IF \nmode at 25°C and LO input power = 6 dBm, for different QUAD_FILTERS settings. Figure 113 shows the LO to IF_I and \nLO to IF_Q leakage vs. LO frequency at different quad filter \nsettings. \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)QUAD_FILTERS = 0\nQUAD_FILTERS = 5\nQUAD_FILTERS = 10\nQUAD_FILTERS = 1525\n–30–25–20–15–10–505101520CONVERSION GAIN (dB)\n17172-116 \nFigure 112. Conversion Gain vs. RF Frequency for Four Different \nQUAD_FILTERS Settings, f IF = 3.5 GHz (Upper Sideband) \nData Sheet ADMV1014\n \nRev. A | Page 33 of 42 456789 1 0 1 1 1 2\nLO FREQUENCY (GHz)IF I: QUAD_FILTERS = 0\nIF I: QUAD_FILTERS = 5\nIF I: QUAD_FILTERS = 10\nIF I: QUAD_FILTERS = 15\nIF Q: QUAD_FILTERS = 0\nIF Q: QUAD_FILTERS = 5\nIF Q: QUAD_FILTERS = 10\nIF Q: QUAD_FILTERS = 15–40\n–80–75–65–55–45\n–70–60–50LO TO IF LEAKAGE (dBm)\n17172-117 \nFigure 113. LO To IF Leakage vs. RF Frequency for Four Different \nQUAD_FILTERS Settings, f IF = 3.5 GHz (Upper Sideband)   \nVVA TEMPERATURE COMPENSATION \nFigure 114 shows the conversion gain vs. RF frequency at two \ndifferent Register 0x0B settings and three different temperatures \nfor IF mode. The recommended value suggested in the Start-Up Sequence section provides the highest conversion gain. If the priority is to decrease the conversion gain variation across temperature, Register 0x0B can be set to 0x726C. However, at \nthis value, the conversion gain is lower at each temperature. \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)+85°C AT REG 0x0B = 0x727C\n+25°C AT REG 0x0B = 0x727C\n–40°C AT REG 0x0B = 0x727C+85°C AT REG 0x0B = 0x726C\n+25°C AT REG 0x0B = 0x726C\n–40°C AT REG 0x0B = 0x726C25\n–10–505101520CONVERSION GAIN (dB)\n17172-118 \nFigure 114. Conversion Gain vs. RF Frequency at Maximum Gain for Various \nRegister 0x0B Settings and Various Temperatures  \n \n   \n \n      PERFORMANCE BETWEEN DIFFERENTIAL vs. \nSINGLE-ENDED LO INPUT \nFigure 115 to Figure 117 show the conversion gain, input IP3 \nand image rejection performance for operating the ADMV1014 \nLO input as differential vs. SE. The measurements were \nperformed with 0 dBm LO input power, IF mode, with an IF \nfrequency of 3.5 GHz, upper sideband, and T A = 25°C. \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)LO DIFF\nLO SE P SIDE\nLO SE N SIDE25\n05101520CONVERSION GAIN (dB)\n17172-119 \nFigure 115. Conversion Gain vs. RF Frequency for Three Different LO Mode \nSettings, f IF = 3.5 GHz (Upper Sideband) \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)10\n–10–8–6–4–202468INPUT IP3 (dBm)\nLO DIFF\nLO SE P SIDE\nLO SE N SIDE\n17172-120 \nFigure 116. Input IP3 vs. RF Frequency for Three Different LO Mode Settings, \nRF Amplitude = −30 dBm per Tone at 20 MHz Spacing, f IF = 3.5 GHz  \n(Upper Sideband) \nADMV1014 Data Sheet\n \nRev. A | Page 34 of 42 24 26 28 30 32 34 36 38 40 42 44\nRF INPUT FREQUENCY (GHz)40\n0102030\n5152535IMAGE REJECTION (dBc)\n17172-121LO DIFF\nLO SE P SIDE\nLO SE N SIDE\n \nFigure 117. Image Rejection vs. RF Input Frequency for Three Different LO \nMode Settings, RF Amplitude = −30 dBm per Tone at 20 MHz Spacing,  \nfIF = 3.5 GHz (Upper Sideband) \nPERFORMANCE ACROSS RF FREQUENCY AT FIXED \nIF AND BASEBAND FREQUENCIES \nThe ADMV1014 quadrupler operates from 21.6 GHz to \n41 GHz. When using high-side LO injection, the conversion \ngain starts rolling off gradually after the quadrupler frequency reaches 41 GHz. When using low-side LO, the conversion gain \nstarts rolling off when the quadrupler frequency is 21.6 GHz. \nFigure 118 and Figure 119 show the conversion gain vs. RF \nfrequency in IF mode for fixed IF frequencies (T\nA = 25°C, LO =  \n6 dBm) for upper sideband and lower sideband, respectively. \nFigure 120 and Figure 121 show the conversion gain vs. RF \nfrequency in IQ mode for fixed BB frequencies (T A = 25°C, LO = \n6 dBm) for upper sideband and lower sideband, respectively. \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)0.8GHz UPPER SIDEBAND\n1.0GHz UPPER SIDEBAND\n2.0GHz UPPER SIDEBAND\n3.0GHz UPPER SIDEBAND\n4.0GHz UPPER SIDEBAND\n5.0GHz UPPER SIDEBAND\n6.0GHz UPPER SIDEBANDCONVERSION GAIN (dB)25\n–30–25–20–15–10–505101520\n17172-122 \nFigure 118. Conversion Gain vs. RF Frequency for Multiple IF Frequency \nSettings (Upper Sideband) 23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)CONVERSION GAIN (dB)30\n–70–60–50–40–30–20–1001020\n17172-1230.8GHz LOWER SIDEBAND\n1.0GHz LOWER SIDEBAND\n2.0GHz LOWER SIDEBAND\n3.0GHz LOWER SIDEBAND\n4.0GHz LOWER SIDEBAND\n5.0GHz LOWER SIDEBAND\n6.0GHz LOWER SIDEBAND\n \nFigure 119. Conversion Gain vs. RF Frequency at Multiple IF Frequency \nSettings (Lower Sideband) \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)CONVERSION GAIN (dB)25\n–30–25–20–15–10–505101520\n17172-1240.8GHz UPPER SIDEBAND\n1.0GHz UPPER SIDEBAND\n2.0GHz UPPER SIDEBAND\n3.0GHz UPPER SIDEBAND\n4.0GHz UPPER SIDEBAND\n5.0GHz UPPER SIDEBAND\n6.0GHz UPPER SIDEBAND\n \nFigure 120. Conversion Gain vs. RF Frequency at Multiple I/Q Frequency \nSettings (Upper Sideband) \n23 25 27 29 31 33 35 37 39 41 43 45\nRF FREQUENCY (GHz)CONVERSION GAIN (dB)30\n–60–50–40–30–20–1001020\n17172-1250.8GHz LOWER SIDEBAND\n1.0GHz LOWER SIDEBAND\n2.0GHz LOWER SIDEBAND\n3.0GHz LOWER SIDEBAND\n4.0GHz LOWER SIDEBAND5.0GHz LOWER SIDEBAND\n6.0GHz LOWER SIDEBAND\n \nFigure 121. Conversion Gain vs. RF Frequency at Multiple IQ Frequency \nSettings (Lower Sideband) \n \n \n \nData Sheet ADMV1014\n \nRev. A | Page 35 of 42 RECOMMENDED LAND PATTERN  \nSolder the exposed pad on the underside of the ADMV1014 to a \nlow thermal and electrical impedance ground plane. This pad is \ntypically soldered to an exposed opening in the solder mask on the evaluation board. Connect these ground vias to all other \nground layers on the evaluation board to maximize heat \ndissipation from the device package. \n17172-126 \nFigure 122. Evaluation Board Layout for the LGA package  EVALUATION BOARD INFORMATION \nFor more information about the ADMV1014 evaluation board, \nrefer to the ADMV1014-EV ALZ  user guide. \n \n  \n \n     \n \n \n  \n \n   \nADMV1014 Data Sheet\n \nRev. A | Page 36 of 42 REGISTER SUMMARY \nTable 8. Register Summary  \nReg.  Name  Bits Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 \nReset  R/W  Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 \n0x00 SPI_CONTROL [15:8] PARITY_EN SPI_SOFT_\nRESET RESERVED CHIP_ID[7:4] 0x0093 R/W \n  [7:0] CHIP_ID[3:0] REVISION   \n0x01 ALARM [15:8] PARITY_ ERROR TOO_FEW_ERRORS TOO_MANY_ERRORS ADDRESS_RANGE_ERROR RESERVED 0x0000 R \n  [7:0] RESERVED   \n0x02 ALARM_MASKS [15:8] PARITY_ ERROR_MASK TOO_ FEW_ ERRORS_ \nMASK TOO_MANY_\nERRORS_ MASK ADDRESS_RANGE_ERROR_ \nMASK RESERVED 0xFFFF R/W \n  [7:0] RESERVED   \n0x03 ENABLE [15:8] RESERVED IBIAS_PD P1DB_COMPENSATION IF_AMP_ \nPD RESERVED QUAD_ BG_PD BB_AMP_ PD 0x0157 R/W \n  [7:0] QUAD_IBIAS_PD DET_EN BG_PD RESERVED   \n0x04 QUAD [15:8] RESERVED QUAD_SE_MODE[3:2] 0x5700 R/W \n  [7:0] QUAD_SE_MODE[1:0] RESERVED QUAD_FILTERS   \n0x05 LO_AMP_ PHASE_ \nADJUST1 [15:8] LOAMP_PH_ADJ_I_FINE LOAMP_ \nPH_ADJ_ \nQ_FINE[6] 0x4101 R/W \n  [7:0] LOAMP_PH_ADJ_Q_FINE[5:0] RESERVED   \n0x07 MIXER [15:8] MIXER_VGATE RESERVED 0xD808 R/W \n  [7:0] RESERVED DET_PROG   \n0x08 IF_AMP [15:8] RESERVED IF_AMP_COARSE_GAIN_I 0x0000 R/W \n  [7:0] IF_AMP_FINE_GAIN_Q  IF_AMP_FINE_GAIN_I   \n0x09 IF_AMP_BB_ \nAMP [15:8] IF_AMP_COARSE_GAIN_Q RESERV ED BB_AMP_OFFSET_Q[ 4:3] 0x0000 R/W \n  [7:0] BB_AMP_OFFSET_Q[2:0] BB_AMP_OFFSET_I   \n0x0A BB_AMP__AGC [15:8] RESERVED 0x2390 R/W \n  [7:0] RESERVED BB_AMP_REF_GEN BB_AMP_GAIN_CTRL BB_ SWITCH_ \nHIGH_ \nLOW_ COMMON_\nMODE   \n0x0B VVA_TEMP_ \nCOMP [15:8] VVA_TEMPERATURE_COMPENSATION[15:8]  0x4A5C R/W \n  [7:0] VVA_TEMPERATURE_COMPENSATION[7:0]   \nData Sheet ADMV1014\n \nRev. A | Page 37 of 42 REGISTER DETAILS \nAddress: 0x00, Reset: 0x0093, Name: SPI_CONTROL  \nEnable the Parity for Write Execution Revision ID\nSPI Soft Reset Chip ID0\n11\n12\n03\n04\n15\n06\n07\n18\n09\n010\n011\n012\n013\n014\n015\n0\n[15] PARITY_EN (R/W) [3:0] REVISION (R)\n[14] SPI_SOFT_RESET (R/W) [11:4] CHIP_ID (R)[13:12] RESERVED\n \nTable 9. Bit Descriptions for SPI_CONTROL \nBits  Bit Name  Settings  Description Reset  Access  \n15 PARITY_EN  Enable the Parity for Write Execution 0x0 R/W \n14 SPI_SOFT_RESET  SPI Soft Reset 0x0 R/W \n[13:12] RESERVED  Reserved 0x0 R \n[11:4] CHIP_ID  Chip ID 0x9 R \n[3:0] REVISION  Revision ID 0x3 R \n \nAddress: 0x01, Reset: 0x0000, Name: ALARM  \nParity Error\nToo Few ErrorsAddress Range Error\nToo_Many_Errors0\n01\n02\n03\n04\n05\n06\n07\n08\n09\n010\n011\n012\n013\n014\n015\n0\n[15] PARITY_ERROR (R) [11:0] RESERVED[14] TOO_FEW_ERRORS (R)[12] ADDRESS_RANGE_ERROR (R)\n[13] TOO_MANY_ERRORS (R)\n \nTable 10. Bit Descriptions for ALARM \nBits  Bit Name  Settings  Description Reset  Access  \n15 PARITY_ERROR  Parity Error 0x0 R \n14 TOO_FEW_ERRORS  Too Few Errors 0x0 R \n13 TOO_MANY_ERRORS  Too Many Errors 0x0 R \n12 ADDRESS_RANGE_ERROR  Address Range Error 0x0 R \n[11:0] RESERVED  Reserved 0x0 R \n \nAddress: 0x02, Reset: 0xFFFF, Name: ALARM_MASKS  \nParity Error Mask\nToo Few Errors MaskAddress Range Error Mask\nToo Many Errors Mask0\n11\n12\n13\n14\n15\n16\n17\n18\n19\n110\n111\n112\n113\n114\n115\n1\n[15] PARITY_ERROR_MASK (R/W) [11:0] RESERVED\n[14] TOO_FEW_ERRORS_MASK (R/W)[12] ADDRESS_RANGE_ERROR_MASK (R/W)\n[13] TOO_MANY_ERRORS_MASK (R/W)\n \nTable 11. Bit Descriptions for ALARM_MASKS \nBits  Bit Name  Settings  Description Reset  Access  \n15 PARITY_ERROR_MASK  Parity Error Mask 0x1 R/W \n14 TOO_FEW_ERRORS_MASK  Too Few Errors Mask 0x1 R/W \n13 TOO_MANY_ERRORS_MASK  Too Many Errors Mask 0x1 R/W \n12 ADDRESS_RANGE_ERROR_MASK  Address Range Error Mask 0x1 R/W \n[11:0] RESERVED  Reserved 0xFFF R \n \nADMV1014 Data Sheet\n \nRev. A | Page 38 of 42 Address: 0x03, Reset: 0x0157, Name: ENABLE  \nPower Down the RX Ibias Power Down the RX BG\nTurn on bits to optimize P1dB Digital RX Detector Enable\nPower Down the IF Amp Power Down the Quadrupler Bias\nCurrent.\nPower Down the Base-Band AmpPower Down the Quadrupler BandGap0\n11\n12\n13\n04\n15\n06\n17\n08\n19\n010\n011\n012\n013\n014\n015\n0\n[15] RESERVED [4:0] RESERVED\n[14] IBIAS_PD (R/W) [5] BG_PD (R/W)\n[13:12] P1DB_COMPENSATION (R/W) [6] DET_EN (R/W)[11] IF_AMP_PD (R/W) [7] QUAD_IBIAS_PD (R/W)[10] RESERVED\n[8] BB_AMP_PD (R/W)[9] QUAD_BG_PD (R/W)\n \nTable 12. Bit Descriptions for ENABLE \nBits  Bit Name  Settings  Description Reset  Access  \n15 RESERVED  Reserved 0x0 R \n14 IBIAS_PD  Power Down the Rx I BIAS 0x0 R/W \n[13:12] P1DB_COMPENSATION  Turn on bits to optimize P1dB 0x0 R/W \n11 IF_AMP_PD  Power Down the IF Amp 0x0 R/W \n10 RESERVED  Reserved 0x0 R \n9 QUAD_BG_PD  Power Down the Quadrupler Band Gap 0x0 R/W \n8 BB_AMP_PD  Power Down the Baseband Amp 0x1 R/W \n7 QUAD_IBIAS_PD  Power Down the Quadrupler Bias Current 0x0 R/W \n6 DET_EN  Digital Rx Detector Enable 0x1 R/W \n5 BG_PD  Power Down the Rx BG 0x0 R/W \n[4:0] RESERVED  Reserved 0x1 R \n \nAddress: 0x04, Reset: 0x5700, Name: QUAD  \nLO Filters BW Selection\n1111: LO Frequency BW: 5.4 to 7GHz.1010: LO Frequency BW: 5.4 to 8GHz.0101: LO Frequency BW: 6.6 to 9.2GHz.0000: LO Frequency BW: 8.625 to 10.25GHz.Switch Differential/SE Modes\n1100: Differential Mode.1001: SE_Mode_P_Side.0110: SE_Mode_N_Side.0\n01\n02\n03\n04\n05\n06\n07\n08\n19\n110\n111\n012\n113\n014\n115\n0\n[15:10] RESERVED [3:0] QUAD_FILTERS (R/W)\n[9:6] QUAD_SE_MODE (R/W)\n[5:4] RESERVED  \nTable 13. Bit Descriptions for QUAD \nBits  Bit Name  Settings  Description Reset  Access  \n[15:10] RESERVED  Reserved 0x15 R \n[9:6] QUAD_SE_MODE  Switch Differential/SE Modes 0xC R/W \n  0110 SE Mode N Side   \n  1001 SE Mode P Side   \n  1100 Differential Mode   \n[5:4] RESERVED  Reserved. 0x0 R \n[3:0] QUAD_FILTERS  LO Filters BW Selection 0x0 R/W \n  0000 LO Frequency BW: 8.625 GHz to 10.25 GHz    \n  0101 LO Frequency BW: 6.6 GHz to 9.2 GHz   \n  1010 LO Frequency BW: 5.4 GHz to 8 GHz   \n  1111 LO Frequency BW: 5.4 GHz to 7 GHz   \n \nData Sheet ADMV1014\n \nRev. A | Page 39 of 42 Address: 0x05, Reset: 0x4101, Name: LO_AMP_PHASE_ADJUST1  \nMixer Image Rejection Calibration\n0x00:Maximum Phase, 0x7F: Minimum\nPhase\nMixer Image Rejection Calibration\n0x00:Maximum Phase, 0x7F: Minimum\nPhase0\n11\n02\n03\n04\n05\n06\n07\n08\n19\n010\n011\n012\n013\n014\n115\n0\n[15:9] LOAMP_PH_ADJ_I_FINE (R/W) [1:0] RESERVED\n[8:2] LOAMP_PH_ADJ_Q_FINE (R/W)\n \nTable 14. Bit Descriptions  for LO_AMP_PHASE_ADJUST1 \nBits  Bit Name  Settings  Description Reset  Access  \n[15:9] LOAMP_PH_ADJ_I_FINE  Mixer Image Rejection Calibration 0x00: Maximum Phase, 0x7F: \nMinimum Phase 0x20 R/W \n[8:2] LOAMP_PH_ADJ_Q_FINE  Mixer Image Rejection Calibration 0x0: Maximum Phase, 0x7F: \nMinimum Phase  0x40 R/W \n[1:0] RESERVED  Reserved. 0x1 R \n \nAddress: 0x07, Reset: 0xD808, Name: MIXER  \nControl BB Common Mode Voltage\n(Please see the application section\nfor more Information)Digital RX Detector Program\n1000000: From -18 to -2dBm.100000: From -17 to -1dBm.10000: From -16.25 to -0.25dBm.1000: From -15.5 to +0.5dBm.100: From -15 to +1dBm.10: From -14 to +2dBm.1: From -13 to +3dBm.0: From -12 to +4dBm.0\n01\n02\n03\n14\n05\n06\n07\n08\n09\n010\n011\n112\n113\n014\n115\n1\n[15:9] MIXER_VGATE (R/W) [6:0] DET_PROG (R/W)\n[8:7] RESERVED\n \nTable 15. Bit Descriptions for MIXER \nBits  Bit Name  Settings  Description Reset  Access  \n[15:9] MIXER_VGATE  Control BB Common Mode Voltage. See the Applications Information section for \nmore information) 0x6C R/W \n[8:7] RESERVED  Reserved. 0x0 R \n[6:0] DET_PROG  Digital Rx Detector Program. 0x8 R/W \n  0 From −12 dBm to +4 dBm.   \n  1 From −13 dBm to +3 dBm.   \n  10 From −14 dBm to +2 dBm.   \n  100 From −15 dBm to +1 dBm.   \n  1000 From −15.5 dBm to +0.5 dBm.   \n  10000 From −16.25 dBm to −0.25 dBm.   \n  100000 From −17 dBm to −1 dBm.   \n  1000000 From −18 dBm to −2 dBm.   \n \n   \n \n \nADMV1014 Data Sheet\n \nRev. A | Page 40 of 42 Address: 0x08, Reset: 0x0000, Name: IF_AMP  \nIF Amp I, 10 Fine Steps from 0x0 to\n0xA  (Total attenuation ~1dB). Refer\nto Figure 80 to Figure 82.Digital IF Amp 1dB Step Gain_I\n1111: Refer to Figure 77 to Figure 79.111: Refer to Figure 77 to Figure 79.11: Refer to Figure 77 to Figure 79.1: Refer to Figure 77 to Figure 79.0: Refer to Figure 77 to Figure 79.\nIF Amp Q, 10 Fine Steps from 0x0\nto 0xA  (Total attenuation ~1dB). Refe r\nto Figure 80 to Figure 82.0\n01\n02\n03\n04\n05\n06\n07\n08\n09\n010\n011\n012\n013\n014\n015\n0\n[15:12] RESERVED [3:0] IF_AMP_FINE_G AIN_I (R/W)\n[11:8] IF_AMP_COARSE_GAIN_I (R/W)\n[7:4] IF_AMP_FINE_GAIN_Q (R/W)\n \nTable 16. Bit Descriptions for IF_AMP \nBits  Bit Name  Settings  Description Reset  Access  \n[15:12] RESERVED  Reserved. 0x0 R \n[11:8] IF_AMP_COARSE_GAIN_I  Digita l IF Amp Step Gain I.  0x0 R/W \n  0 Refer to Figure 77 to Figure 79.    \n  1 Refer to Figure 77 to Figure 79.   \n  11 Refer to Figure 77 to Figure 79.   \n  111 Refer to Figure 77 to Figure 79.   \n  1111 Refer to Figure 77 to Figure 79.   \n[7:4] IF_AMP_FINE_GAIN_Q  IF Amp Q, 10 Fine Steps from 0x0 to 0xA. Refer to Figure 80 to Figure 82. 0x0 R/W \n[3:0] IF_AMP_FINE_GAIN_I  IF Amp I, 10 Fine Steps from 0x0 to 0xA. Refer to Figure 80 to Figure 82. 0x0 R/W \n \nAddress: 0x9, Reset: 0x0000, Name: IF_AMP__BB_AMP  \nDigital IF Amp 1dB Step Gain_Q\n1111: Refer to Figure 77 to Figure 79.111: Refer to Figure 77 to Figure 79.11: Refer to Figure 77 to Figure 79.1: Refer to Figure 77 to Figure 79.0: Refer to Figure 77 to Figure 79.BB Amp I. Bit 4: Use as Sign Bit, b’1\nis for positive values and b’0 is for\nnegative values; Bits [3:0] MinimumOffset, 0xF: Maximum Offset.\nBB Amp Q. Bit 9: Use as Sign Bit,\nb’1is for positive values and b’0 isfor negative values; Bit [8:5] MinimumOffset, 0xF: Maximum Offset.0\n01\n02\n03\n04\n05\n06\n07\n08\n09\n010\n011\n012\n013\n014\n015\n0\n[15:12] IF_AMP_COARSE_G AIN_Q (R/W) [4:0] BB_AMP_OFF SET_I (R/W)\n[11:10] RESERVED[9:5] BB_AMP_OFFSET_Q (R/W)\n \nTable 17. Bit Descriptions for IF_AMP__BB_AMP \nBits  Bit Name  Settings  Description Reset  Access  \n[15:12] IF_AMP_COARSE_GAIN_Q  Digita l IF Amp 1 dB Step Gain Q 0x0 R/W \n  0 Refer to Figure 77 to Figure 79    \n  1 Refer to Figure 77 to Figure 79   \n  11 Refer to Figure 77 to Figure 79   \n  111 Refer to Figure 77 to Figure 79   \n  1111 Refer to Figure 77 to Figure 79   \n[11:10] RESERVED  Reserved. 0x0 R \n[9:5] BB_AMP_OFFSET_Q  BB Amp Q (Bit 9: Use as Sign Bit, 1 is for positive values and 0 is for \nnegative values; Bits[8:5]: Minimum Offset, 0xF: Maximum Offset)  0x0 R/W \n[4:0] BB_AMP_OFFSET_I  BB Amp I (Bit 4: Use as Sign Bit, 1 is for positive values and 0 is for negative values; Bits[3:0]: Minimum Offset, 0xF: Maximum Offset) 0x0 R/W \n \n \n \nData Sheet ADMV1014\n \nRev. A | Page 41 of 42 Address: 0x0A, Reset: 0x2390, Name: BB_AMP_AGC  \nSetting between High and Low Output\nCommon Mode Voltage; Should Be\nSet to Opposite from RegA<bit6>Control BB Common Mode VoltageSee the Baseband Quadrature Demodulation\n(I/Q Mode) section for more information.\nSee Figure 44 to Figure 46.0\n01\n02\n03\n04\n15\n06\n07\n18\n19\n110\n011\n012\n013\n114\n015\n0\n[15:7] RESERVED [0] BB_SWITCH_HIGH_LOW_COMMON_MODE (R/W)\n[6:3] BB_AMP_REF _G EN (R/W)\n[2:1] BB_AMP_GAIN_CTRL (R/W)\n \nTable 18. Bit Descriptions for BB_AMP_AGC \nBits  Bit Name  Settings  Description Reset  Access  \n[15:7] RESERVED  Reserved. 0x4 R \n[6:3] BB_AMP_REF_GEN  Control BB Common-Mode Voltage. See the \nBaseband Quadrature Demodulation (I/Q Mode) \nsection for more information. 0x2 R/W \n[2:1] BB_AMP_GAIN_CTRL  See Figure 44 to Figure 46. 0x0 R/W \n0 BB_SWITCH_HIGH_LOW_COMMON_MODE  Setting between High and Low Output Common-Mode Voltage. This bit must be set to opposite from \nRegister 0x0A, Bit 6. See the Baseband Quadrature \nDemodulation (I/Q Mode) section for more information.  0x0 R/W \n \nAddress: 0x0B, Reset: 0x4A5C, Name: VV A_TEMP_COMP  \nVVA Temperature Compensation0\n01\n02\n13\n14\n15\n06\n17\n08\n09\n110\n011\n112\n013\n014\n115\n0\n[15:0] VVA_TEMPPERATURE_COMPENSATION (R/W)\n \nTable 19. Bit Descriptions for VVA_TEMP_COMP \nBits  Bit Name  Settings  Description Reset  Access  \n[15:0] VVA_TEMPERATURE_COMPENSATION  VVA Temperature Compensation. Set to 0x727C. See the \nStart-Up Sequence section and the VVA Temperature \nCompensation section for more information. Disable \nPARITY_EN when updating the VVA temperature compensation. 0x4A5C R/W \n \n   \nADMV1014 Data Sheet\n \nRev. A | Page 42 of 42 OUTLINE DIMENSIONS \n02-12-2018-APKG-0057275.10\n5.00\n4.90\nTOP VIEW\nSIDE VIEWBOTTOM VIEW1\n8\n9 16172425 32\n0.50\nBSC\n0.75\nBSC 0.165\nBSC0.275\nREF3.50 REF\nSQ0.40\n0.35\n0.300.320.27\n0.22\nFOR PROPER CONNECTION OF\nTHE EXPOSED PADS, REFER TO\nTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONSSECTION OF THIS DATA SHEET.0.81 BSC\nSQ\nPIN 1\nINDICATOR\n3.57 BSC\nSQ\n3.77 BSCPIN 1\nCORNER AREA\n0.75 MAX\n0.67 NOM0.520.45\n0.38\n0.250.22\n0.19 SEATING\nPLANE\n \nFigure 123. 32-Terminal Land Grid Array [LGA] \n(CC-32-6) \nDimensions shown in millimeters \nORDERING GUIDE \nModel1 Temperature Range Package Description Package Option \nADMV1014ACCZ −40°C to +85°C 32-Terminal Land Grid Array Package [LGA] CC-32-6 \nADMV1014ACCZ-R7 −40°C to +85°C 32-Terminal Land Grid Array Package [LGA] CC-32-6 \nADMV1014-EVALZ  Evaluation Board  \n \n1 Z = RoHS-Compliant Part. \n \n \n \n  \n©2018–2019 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the property of their respective owners. \n  D17172-0-4/19(A)  \n'}]
!==============================================================================!
### Component Summary: ADMV1014ACCZ

**Description:**
The ADMV1014 is a silicon germanium (SiGe) wideband microwave downconverter designed for point-to-point microwave radio applications. It operates within a frequency range of 24 GHz to 44 GHz and provides two modes of frequency translation: direct quadrature demodulation to baseband I/Q output signals and image rejection downconversion to a complex intermediate frequency (IF) output. The device is programmable via a 4-wire SPI interface and is housed in a compact 32-terminal, 5 mm × 5 mm Land Grid Array (LGA) package.

**Key Specifications:**
- **Voltage Ratings:**
  - VCC_MIXER, VCC_QUAD, VCC_BG, VCC_LNA, VCC_VGA, VCC_IF_BB: 3.15 V to 3.45 V
  - DVDD, VCC_VVA: 1.7 V to 1.9 V
  - VCC_LNA_1P5: 1.43 V to 1.57 V

- **Current Ratings:**
  - Supply Current (3.3 V): 437 mA
  - Supply Current (1.8 V): 4.2 mA
  - Supply Current (1.5 V): 33 mA

- **Power Consumption:**
  - Total Power Consumption: 1.5 W
  - Power-Down Mode: 96 mW to 125 mW

- **Operating Temperature Range:**
  - Case Temperature: −40°C to +85°C

- **Package Type:**
  - 32-Terminal Land Grid Array (LGA), CC-32-6

- **Special Features:**
  - Wideband RF input frequency range: 24 GHz to 44 GHz
  - Local oscillator (LO) input frequency range: 5.4 GHz to 10.25 GHz
  - LO quadrupler for up to 41 GHz
  - Image rejection optimization with a square law power detector
  - Programmable via SPI interface
  - Adjustable output common-mode voltage level

- **Moisture Sensitive Level (MSL):**
  - MSL3 (according to JEDEC J-STD-020E)

**Typical Applications:**
The ADMV1014 is primarily used in:
- Point-to-point microwave radios
- Radar systems
- Electronic warfare systems
- Instrumentation and automatic test equipment (ATE)

This component is ideal for applications requiring high-frequency signal processing, such as in telecommunications and military communications, where efficient downconversion and signal integrity are critical.