# Top level constraints specific to the chisel build

# This is currently used for all processors except bluespec_p3:
set_property USER_SLR_ASSIGNMENT SLR0 [get_cells ssith_processor_0]
