|spi_test
CLOCK_1_OP <= CLOCK_1.DB_MAX_OUTPUT_PORT_TYPE
50MHz_CLK => spi_PLL:inst14.inclk0
50MHz_CLK => cdc_synchroniser:inst5.CLKsync
50MHz_CLK => cdc_synchroniser:inst6.CLKsync
MISO <= spi_bhm:inst3.miso
SCLK_IN => spi_bhm:inst3.sclk
CS_N => spi_bhm:inst3.cs
MOSI_IN => spi_bhm:inst3.mosi
RESET_BUTTON2 => inst.IN0
RESET_BUTTON => inst.IN1
ADC_SDAT => spi_master:inst1.MISO
Switch_0 => spi_master:inst1.DATATX[0]
Switch_1 => spi_master:inst1.DATATX[1]
Switch_2 => spi_master:inst1.DATATX[2]
Switch_3 => spi_master:inst1.DATATX[3]
ADC_SADDR <= spi_master:inst1.MOSI
ADC_SCLK <= spi_master:inst1.SCLK
ADC_CS_N <= spi_master:inst1.CS
LED_7 <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
LED_6 <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
LED_5 <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
LED_4 <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
LED_3 <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
LED_2 <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
LED_1 <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
LED_0 <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_PLL:inst14
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|spi_test|spi_PLL:inst14|altpll:altpll_component
inclk[0] => spi_PLL_altpll:auto_generated.inclk[0]
inclk[1] => spi_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|spi_test|spi_PLL:inst14|altpll:altpll_component|spi_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|spi_test|spi_bhm:inst3
sclk => sof.CLK
sclk => busytx_sync.CLK
sclk => rx[0].CLK
sclk => rx[1].CLK
sclk => rx[2].CLK
sclk => rx[3].CLK
sclk => rx[4].CLK
sclk => rx[5].CLK
sclk => rx[6].CLK
sclk => rx[7].CLK
sclk => rx[8].CLK
sclk => rx[9].CLK
sclk => rx[10].CLK
sclk => rx[11].CLK
sclk => rx[12].CLK
sclk => rx[13].CLK
sclk => rx[14].CLK
sclk => rx[15].CLK
sclk => sregin[0].CLK
sclk => sregin[1].CLK
sclk => sregin[2].CLK
sclk => sregin[3].CLK
sclk => sregin[4].CLK
sclk => sregin[5].CLK
sclk => sregin[6].CLK
sclk => sregin[7].CLK
sclk => sregin[8].CLK
sclk => sregin[9].CLK
sclk => sregin[10].CLK
sclk => sregin[11].CLK
sclk => sregin[12].CLK
sclk => sregin[13].CLK
sclk => sregin[14].CLK
sclk => \receive:state[0].CLK
sclk => \receive:state[1].CLK
sclk => \receive:state[2].CLK
sclk => \receive:state[3].CLK
sclk => \receive:state[4].CLK
sclk => sregout[0].CLK
sclk => sregout[0]~en.CLK
sclk => sregout[1].CLK
sclk => sregout[1]~en.CLK
sclk => sregout[2].CLK
sclk => sregout[2]~en.CLK
sclk => sregout[3].CLK
sclk => sregout[3]~en.CLK
sclk => sregout[4].CLK
sclk => sregout[4]~en.CLK
sclk => sregout[5].CLK
sclk => sregout[5]~en.CLK
sclk => sregout[6].CLK
sclk => sregout[6]~en.CLK
sclk => sregout[7].CLK
sclk => sregout[7]~en.CLK
sclk => sregout[8].CLK
sclk => sregout[8]~en.CLK
sclk => sregout[9].CLK
sclk => sregout[9]~en.CLK
sclk => sregout[10].CLK
sclk => sregout[10]~en.CLK
sclk => sregout[11].CLK
sclk => sregout[11]~en.CLK
sclk => sregout[12].CLK
sclk => sregout[12]~en.CLK
sclk => sregout[13].CLK
sclk => sregout[13]~en.CLK
sclk => sregout[14].CLK
sclk => sregout[14]~en.CLK
sclk => sregout[15].CLK
sclk => sregout[15]~en.CLK
sclk => \transmit:state[0].CLK
sclk => \transmit:state[1].CLK
sclk => \transmit:state[2].CLK
sclk => \transmit:state[3].CLK
sclk => \transmit:state[4].CLK
sclk => busyrx~reg0.CLK
cs => sregout[0].ALOAD
cs => sregout[1].ALOAD
cs => sregout[2].ALOAD
cs => sregout[3].ALOAD
cs => sregout[4].ALOAD
cs => sregout[5].ALOAD
cs => sregout[6].ALOAD
cs => sregout[7].ALOAD
cs => sregout[8].ALOAD
cs => sregout[9].ALOAD
cs => sregout[10].ALOAD
cs => sregout[11].ALOAD
cs => sregout[12].ALOAD
cs => sregout[13].ALOAD
cs => sregout[14].ALOAD
cs => sregout[15].ALOAD
cs => \transmit:state[0].IN0
cs => busyrx.IN0
cs => miso.OE
cs => busytx.IN1
cs => rx[15].ENA
cs => rx[14].ENA
cs => rx[13].ENA
cs => rx[12].ENA
cs => rx[11].ENA
cs => rx[10].ENA
cs => rx[9].ENA
cs => rx[8].ENA
cs => rx[7].ENA
cs => rx[6].ENA
cs => rx[5].ENA
cs => rx[4].ENA
cs => rx[3].ENA
cs => rx[2].ENA
cs => rx[1].ENA
cs => rx[0].ENA
mosi => rx.DATAB
mosi => sregin[0].DATAIN
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
reset => busyrx.IN1
reset => rx[0].ACLR
reset => rx[1].ACLR
reset => rx[2].ACLR
reset => rx[3].ACLR
reset => rx[4].ACLR
reset => rx[5].ACLR
reset => rx[6].ACLR
reset => rx[7].ACLR
reset => rx[8].ACLR
reset => rx[9].ACLR
reset => rx[10].ACLR
reset => rx[11].ACLR
reset => rx[12].ACLR
reset => rx[13].ACLR
reset => rx[14].ACLR
reset => rx[15].ACLR
reset => sregout[0]~en.ACLR
reset => sregout[1]~en.ACLR
reset => sregout[2]~en.ACLR
reset => sregout[3]~en.ACLR
reset => sregout[4]~en.ACLR
reset => sregout[5]~en.ACLR
reset => sregout[6]~en.ACLR
reset => sregout[7]~en.ACLR
reset => sregout[8]~en.ACLR
reset => sregout[9]~en.ACLR
reset => sregout[10]~en.ACLR
reset => sregout[11]~en.ACLR
reset => sregout[12]~en.ACLR
reset => sregout[13]~en.ACLR
reset => sregout[14]~en.ACLR
reset => sregout[15]~en.ACLR
reset => \transmit:state[0].IN1
reset => busyrx~reg0.ENA
reset => busytx_sync.ENA
data_tx[0] => sregout.DATAB
data_tx[0] => sregout[0].ADATA
data_tx[1] => sregout.DATAB
data_tx[1] => sregout[1].ADATA
data_tx[2] => sregout.DATAB
data_tx[2] => sregout[2].ADATA
data_tx[3] => sregout.DATAB
data_tx[3] => sregout[3].ADATA
data_tx[4] => sregout.DATAB
data_tx[4] => sregout[4].ADATA
data_tx[5] => sregout.DATAB
data_tx[5] => sregout[5].ADATA
data_tx[6] => sregout.DATAB
data_tx[6] => sregout[6].ADATA
data_tx[7] => sregout.DATAB
data_tx[7] => sregout[7].ADATA
data_tx[8] => sregout.DATAB
data_tx[8] => sregout[8].ADATA
data_tx[9] => sregout.DATAB
data_tx[9] => sregout[9].ADATA
data_tx[10] => sregout.DATAB
data_tx[10] => sregout[10].ADATA
data_tx[11] => sregout.DATAB
data_tx[11] => sregout[11].ADATA
data_tx[12] => sregout.DATAB
data_tx[12] => sregout[12].ADATA
data_tx[13] => sregout.DATAB
data_tx[13] => sregout[13].ADATA
data_tx[14] => sregout.DATAB
data_tx[14] => sregout[14].ADATA
data_tx[15] => sregout.DATAB
data_tx[15] => sregout[15].ADATA
data_rx[0] <= rx[0].DB_MAX_OUTPUT_PORT_TYPE
data_rx[1] <= rx[1].DB_MAX_OUTPUT_PORT_TYPE
data_rx[2] <= rx[2].DB_MAX_OUTPUT_PORT_TYPE
data_rx[3] <= rx[3].DB_MAX_OUTPUT_PORT_TYPE
data_rx[4] <= rx[4].DB_MAX_OUTPUT_PORT_TYPE
data_rx[5] <= rx[5].DB_MAX_OUTPUT_PORT_TYPE
data_rx[6] <= rx[6].DB_MAX_OUTPUT_PORT_TYPE
data_rx[7] <= rx[7].DB_MAX_OUTPUT_PORT_TYPE
data_rx[8] <= rx[8].DB_MAX_OUTPUT_PORT_TYPE
data_rx[9] <= rx[9].DB_MAX_OUTPUT_PORT_TYPE
data_rx[10] <= rx[10].DB_MAX_OUTPUT_PORT_TYPE
data_rx[11] <= rx[11].DB_MAX_OUTPUT_PORT_TYPE
data_rx[12] <= rx[12].DB_MAX_OUTPUT_PORT_TYPE
data_rx[13] <= rx[13].DB_MAX_OUTPUT_PORT_TYPE
data_rx[14] <= rx[14].DB_MAX_OUTPUT_PORT_TYPE
data_rx[15] <= rx[15].DB_MAX_OUTPUT_PORT_TYPE
busyrx <= busyrx~reg0.DB_MAX_OUTPUT_PORT_TYPE
busytx <= busytx.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|T_cycle_measurement:inst8
RX[0] => RX_BUFFER[0].DATAIN
RX[1] => RX_BUFFER[1].DATAIN
RX[2] => RX_BUFFER[2].DATAIN
RX[3] => RX_BUFFER[3].DATAIN
RX[4] => RX_BUFFER[4].DATAIN
RX[5] => RX_BUFFER[5].DATAIN
RX[6] => RX_BUFFER[6].DATAIN
RX[7] => RX_BUFFER[7].DATAIN
RX[8] => RX_BUFFER[8].DATAIN
RX[9] => RX_BUFFER[9].DATAIN
RX[10] => RX_BUFFER[10].DATAIN
RX[11] => RX_BUFFER[11].DATAIN
RX[12] => ~NO_FANOUT~
RX[13] => ~NO_FANOUT~
RX[14] => ~NO_FANOUT~
RX[15] => ~NO_FANOUT~
CLK => data_tx[0]~reg0.CLK
CLK => data_tx[1]~reg0.CLK
CLK => data_tx[2]~reg0.CLK
CLK => data_tx[3]~reg0.CLK
CLK => data_tx[4]~reg0.CLK
CLK => data_tx[5]~reg0.CLK
CLK => data_tx[6]~reg0.CLK
CLK => data_tx[7]~reg0.CLK
CLK => data_tx[8]~reg0.CLK
CLK => data_tx[9]~reg0.CLK
CLK => data_tx[10]~reg0.CLK
CLK => data_tx[11]~reg0.CLK
CLK => data_tx[12]~reg0.CLK
CLK => data_tx[13]~reg0.CLK
CLK => data_tx[14]~reg0.CLK
CLK => data_tx[15]~reg0.CLK
CLK => counter_up[0].CLK
CLK => counter_up[1].CLK
CLK => counter_up[2].CLK
CLK => counter_up[3].CLK
CLK => counter_up[4].CLK
CLK => counter_up[5].CLK
CLK => counter_up[6].CLK
CLK => counter_up[7].CLK
CLK => counter_up[8].CLK
CLK => counter_up[9].CLK
CLK => counter_up[10].CLK
CLK => counter_up[11].CLK
CLK => counter_up[12].CLK
CLK => counter_up[13].CLK
CLK => counter_up[14].CLK
CLK => counter_up[15].CLK
CLK => RX_BUFFER[0].CLK
CLK => RX_BUFFER[1].CLK
CLK => RX_BUFFER[2].CLK
CLK => RX_BUFFER[3].CLK
CLK => RX_BUFFER[4].CLK
CLK => RX_BUFFER[5].CLK
CLK => RX_BUFFER[6].CLK
CLK => RX_BUFFER[7].CLK
CLK => RX_BUFFER[8].CLK
CLK => RX_BUFFER[9].CLK
CLK => RX_BUFFER[10].CLK
CLK => RX_BUFFER[11].CLK
CLK => midpoint_count[0].CLK
CLK => midpoint_count[1].CLK
CLK => midpoint_count[2].CLK
CLK => midpoint_count[3].CLK
CLK => midpoint_count[4].CLK
CLK => midpoint_count[5].CLK
CLK => midpoint_count[6].CLK
CLK => midpoint_count[7].CLK
CLK => midpoint_count[8].CLK
CLK => midpoint_count[9].CLK
CLK => midpoint_count[10].CLK
CLK => midpoint_count[11].CLK
CLK => midpoint_count[12].CLK
CLK => midpoint_count[13].CLK
CLK => midpoint_count[14].CLK
CLK => midpoint_count[15].CLK
CLK => midpoint_count[16].CLK
CLK => midpoint_count[17].CLK
CLK => midpoint_count[18].CLK
CLK => midpoint_count[19].CLK
CLK => midpoint_count[20].CLK
CLK => midpoint_count[21].CLK
CLK => midpoint_count[22].CLK
CLK => midpoint_count[23].CLK
CLK => midpoint_count[24].CLK
CLK => midpoint_count[25].CLK
CLK => midpoint_count[26].CLK
CLK => midpoint_count[27].CLK
CLK => midpoint_count[28].CLK
CLK => midpoint_count[29].CLK
CLK => midpoint_count[30].CLK
CLK => midpoint_count[31].CLK
RESET => data_tx[0]~reg0.ACLR
RESET => data_tx[1]~reg0.ACLR
RESET => data_tx[2]~reg0.ACLR
RESET => data_tx[3]~reg0.ACLR
RESET => data_tx[4]~reg0.ACLR
RESET => data_tx[5]~reg0.ACLR
RESET => data_tx[6]~reg0.ACLR
RESET => data_tx[7]~reg0.ACLR
RESET => data_tx[8]~reg0.ACLR
RESET => data_tx[9]~reg0.ACLR
RESET => data_tx[10]~reg0.ACLR
RESET => data_tx[11]~reg0.ACLR
RESET => data_tx[12]~reg0.ACLR
RESET => data_tx[13]~reg0.ACLR
RESET => data_tx[14]~reg0.ACLR
RESET => data_tx[15]~reg0.ACLR
RESET => counter_up[0].ACLR
RESET => counter_up[1].ACLR
RESET => counter_up[2].ACLR
RESET => counter_up[3].ACLR
RESET => counter_up[4].ACLR
RESET => counter_up[5].ACLR
RESET => counter_up[6].ACLR
RESET => counter_up[7].ACLR
RESET => counter_up[8].ACLR
RESET => counter_up[9].ACLR
RESET => counter_up[10].ACLR
RESET => counter_up[11].ACLR
RESET => counter_up[12].ACLR
RESET => counter_up[13].ACLR
RESET => counter_up[14].ACLR
RESET => counter_up[15].ACLR
RESET => RX_BUFFER[0].ACLR
RESET => RX_BUFFER[1].ACLR
RESET => RX_BUFFER[2].ACLR
RESET => RX_BUFFER[3].ACLR
RESET => RX_BUFFER[4].ACLR
RESET => RX_BUFFER[5].ACLR
RESET => RX_BUFFER[6].ACLR
RESET => RX_BUFFER[7].ACLR
RESET => RX_BUFFER[8].ACLR
RESET => RX_BUFFER[9].ACLR
RESET => RX_BUFFER[10].ACLR
RESET => RX_BUFFER[11].ACLR
RESET => midpoint_count[31].ENA
RESET => midpoint_count[30].ENA
RESET => midpoint_count[29].ENA
RESET => midpoint_count[28].ENA
RESET => midpoint_count[27].ENA
RESET => midpoint_count[26].ENA
RESET => midpoint_count[25].ENA
RESET => midpoint_count[24].ENA
RESET => midpoint_count[23].ENA
RESET => midpoint_count[22].ENA
RESET => midpoint_count[21].ENA
RESET => midpoint_count[20].ENA
RESET => midpoint_count[19].ENA
RESET => midpoint_count[18].ENA
RESET => midpoint_count[17].ENA
RESET => midpoint_count[16].ENA
RESET => midpoint_count[15].ENA
RESET => midpoint_count[14].ENA
RESET => midpoint_count[13].ENA
RESET => midpoint_count[12].ENA
RESET => midpoint_count[11].ENA
RESET => midpoint_count[10].ENA
RESET => midpoint_count[9].ENA
RESET => midpoint_count[8].ENA
RESET => midpoint_count[7].ENA
RESET => midpoint_count[6].ENA
RESET => midpoint_count[5].ENA
RESET => midpoint_count[4].ENA
RESET => midpoint_count[3].ENA
RESET => midpoint_count[2].ENA
RESET => midpoint_count[1].ENA
RESET => midpoint_count[0].ENA
data_tx[0] <= data_tx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[1] <= data_tx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[2] <= data_tx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[3] <= data_tx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[4] <= data_tx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[5] <= data_tx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[6] <= data_tx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[7] <= data_tx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[8] <= data_tx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[9] <= data_tx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[10] <= data_tx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[11] <= data_tx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[12] <= data_tx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[13] <= data_tx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[14] <= data_tx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_tx[15] <= data_tx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_master:inst1
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MISO => RX_BUFFER.DATAB
MOSI <= MOSI.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK$latch.DB_MAX_OUTPUT_PORT_TYPE
CS <= CS.DB_MAX_OUTPUT_PORT_TYPE
CLK => sclk_pulse.CLK
CLK => MOSI~reg0.CLK
CLK => MOSI~en.CLK
CLK => RX_BUFFER[0].CLK
CLK => RX_BUFFER[1].CLK
CLK => RX_BUFFER[2].CLK
CLK => RX_BUFFER[3].CLK
CLK => RX_BUFFER[4].CLK
CLK => RX_BUFFER[5].CLK
CLK => RX_BUFFER[6].CLK
CLK => RX_BUFFER[7].CLK
CLK => RX_BUFFER[8].CLK
CLK => RX_BUFFER[9].CLK
CLK => RX_BUFFER[10].CLK
CLK => RX_BUFFER[11].CLK
CLK => RX_BUFFER[12].CLK
CLK => RX_BUFFER[13].CLK
CLK => RX_BUFFER[14].CLK
CLK => RX_BUFFER[15].CLK
CLK => tx_count[0].CLK
CLK => tx_count[1].CLK
CLK => tx_count[2].CLK
CLK => tx_count[3].CLK
CLK => tx_count[4].CLK
CLK => tx_count[5].CLK
CLK => tx_count[6].CLK
CLK => tx_count[7].CLK
CLK => tx_count[8].CLK
CLK => tx_count[9].CLK
CLK => tx_count[10].CLK
CLK => tx_count[11].CLK
CLK => tx_count[12].CLK
CLK => tx_count[13].CLK
CLK => tx_count[14].CLK
CLK => tx_count[15].CLK
CLK => tx_count[16].CLK
CLK => tx_count[17].CLK
CLK => tx_count[18].CLK
CLK => tx_count[19].CLK
CLK => tx_count[20].CLK
CLK => tx_count[21].CLK
CLK => tx_count[22].CLK
CLK => tx_count[23].CLK
CLK => tx_count[24].CLK
CLK => tx_count[25].CLK
CLK => tx_count[26].CLK
CLK => tx_count[27].CLK
CLK => tx_count[28].CLK
CLK => tx_count[29].CLK
CLK => tx_count[30].CLK
CLK => tx_count[31].CLK
CLK => rx_count[0].CLK
CLK => rx_count[1].CLK
CLK => rx_count[2].CLK
CLK => rx_count[3].CLK
CLK => rx_count[4].CLK
CLK => rx_count[5].CLK
CLK => rx_count[6].CLK
CLK => rx_count[7].CLK
CLK => rx_count[8].CLK
CLK => rx_count[9].CLK
CLK => rx_count[10].CLK
CLK => rx_count[11].CLK
CLK => rx_count[12].CLK
CLK => rx_count[13].CLK
CLK => rx_count[14].CLK
CLK => rx_count[15].CLK
CLK => rx_count[16].CLK
CLK => rx_count[17].CLK
CLK => rx_count[18].CLK
CLK => rx_count[19].CLK
CLK => rx_count[20].CLK
CLK => rx_count[21].CLK
CLK => rx_count[22].CLK
CLK => rx_count[23].CLK
CLK => rx_count[24].CLK
CLK => rx_count[25].CLK
CLK => rx_count[26].CLK
CLK => rx_count[27].CLK
CLK => rx_count[28].CLK
CLK => rx_count[29].CLK
CLK => rx_count[30].CLK
CLK => rx_count[31].CLK
CLK => sclk_count[0].CLK
CLK => sclk_count[1].CLK
CLK => sclk_count[2].CLK
CLK => sclk_count[3].CLK
CLK => sclk_count[4].CLK
CLK => sclk_count[5].CLK
CLK => sclk_count[6].CLK
CLK => sclk_count[7].CLK
CLK => sclk_count[8].CLK
CLK => sclk_count[9].CLK
CLK => sclk_count[10].CLK
CLK => sclk_count[11].CLK
CLK => sclk_count[12].CLK
CLK => sclk_count[13].CLK
CLK => sclk_count[14].CLK
CLK => sclk_count[15].CLK
CLK => sclk_count[16].CLK
CLK => sclk_count[17].CLK
CLK => sclk_count[18].CLK
CLK => sclk_count[19].CLK
CLK => sclk_count[20].CLK
CLK => sclk_count[21].CLK
CLK => sclk_count[22].CLK
CLK => sclk_count[23].CLK
CLK => sclk_count[24].CLK
CLK => sclk_count[25].CLK
CLK => sclk_count[26].CLK
CLK => sclk_count[27].CLK
CLK => sclk_count[28].CLK
CLK => sclk_count[29].CLK
CLK => sclk_count[30].CLK
CLK => sclk_count[31].CLK
RESET => SCLK.IN0
RESET => CS.OUTPUTSELECT
RESET => RX[15].IN1
RESET => TX_BUFFER[0].OUTPUTSELECT
RESET => TX_BUFFER[1].OUTPUTSELECT
RESET => TX_BUFFER[2].OUTPUTSELECT
RESET => TX_BUFFER[3].OUTPUTSELECT
RESET => TX_BUFFER[4].OUTPUTSELECT
RESET => TX_BUFFER[5].OUTPUTSELECT
RESET => TX_BUFFER[6].OUTPUTSELECT
RESET => TX_BUFFER[7].OUTPUTSELECT
RESET => TX_BUFFER[8].OUTPUTSELECT
RESET => TX_BUFFER[9].OUTPUTSELECT
RESET => TX_BUFFER[10].OUTPUTSELECT
RESET => TX_BUFFER[11].OUTPUTSELECT
RESET => TX_BUFFER[12].OUTPUTSELECT
RESET => TX_BUFFER[13].OUTPUTSELECT
RESET => TX_BUFFER[14].OUTPUTSELECT
RESET => TX_BUFFER[15].OUTPUTSELECT
RESET => tx_count[0].IN0
RESET => sclk_count[31].ENA
RESET => sclk_count[30].ENA
RESET => sclk_count[29].ENA
RESET => sclk_count[28].ENA
RESET => sclk_count[27].ENA
RESET => sclk_count[26].ENA
RESET => sclk_count[25].ENA
RESET => sclk_count[24].ENA
RESET => sclk_count[23].ENA
RESET => sclk_count[22].ENA
RESET => sclk_count[21].ENA
RESET => sclk_count[20].ENA
RESET => sclk_count[19].ENA
RESET => sclk_count[18].ENA
RESET => sclk_count[17].ENA
RESET => sclk_count[16].ENA
RESET => sclk_count[15].ENA
RESET => sclk_count[14].ENA
RESET => sclk_count[13].ENA
RESET => sclk_count[12].ENA
RESET => sclk_count[11].ENA
RESET => sclk_count[10].ENA
RESET => sclk_count[9].ENA
RESET => sclk_count[8].ENA
RESET => sclk_count[7].ENA
RESET => sclk_count[6].ENA
RESET => sclk_count[5].ENA
RESET => sclk_count[4].ENA
RESET => sclk_count[3].ENA
RESET => sclk_count[2].ENA
RESET => sclk_count[1].ENA
RESET => sclk_pulse.ENA
RESET => sclk_count[0].ENA
DATATX[0] => TX_BUFFER[0].DATAA
DATATX[0] => TX_BUFFER[0].DATAB
DATATX[1] => TX_BUFFER[1].DATAA
DATATX[1] => TX_BUFFER[1].DATAB
DATATX[2] => TX_BUFFER[2].DATAA
DATATX[2] => TX_BUFFER[2].DATAB
DATATX[3] => TX_BUFFER[3].DATAA
DATATX[3] => TX_BUFFER[3].DATAB
DATATX[4] => TX_BUFFER[4].DATAA
DATATX[4] => TX_BUFFER[4].DATAB
DATATX[5] => TX_BUFFER[5].DATAA
DATATX[5] => TX_BUFFER[5].DATAB
DATATX[6] => TX_BUFFER[6].DATAA
DATATX[6] => TX_BUFFER[6].DATAB
DATATX[7] => TX_BUFFER[7].DATAA
DATATX[7] => TX_BUFFER[7].DATAB
DATATX[8] => TX_BUFFER[8].DATAA
DATATX[8] => TX_BUFFER[8].DATAB
DATATX[9] => TX_BUFFER[9].DATAA
DATATX[9] => TX_BUFFER[9].DATAB
DATATX[10] => TX_BUFFER[10].DATAA
DATATX[10] => TX_BUFFER[10].DATAB
DATATX[11] => TX_BUFFER[11].DATAA
DATATX[11] => TX_BUFFER[11].DATAB
DATATX[12] => TX_BUFFER[12].DATAA
DATATX[12] => TX_BUFFER[12].DATAB
DATATX[13] => TX_BUFFER[13].DATAA
DATATX[13] => TX_BUFFER[13].DATAB
DATATX[14] => TX_BUFFER[14].DATAA
DATATX[14] => TX_BUFFER[14].DATAB
DATATX[15] => TX_BUFFER[15].DATAA
DATATX[15] => TX_BUFFER[15].DATAB
START => SCLK.IN1
START => sclk_count[31].OUTPUTSELECT
START => sclk_count[30].OUTPUTSELECT
START => sclk_count[29].OUTPUTSELECT
START => sclk_count[28].OUTPUTSELECT
START => sclk_count[27].OUTPUTSELECT
START => sclk_count[26].OUTPUTSELECT
START => sclk_count[25].OUTPUTSELECT
START => sclk_count[24].OUTPUTSELECT
START => sclk_count[23].OUTPUTSELECT
START => sclk_count[22].OUTPUTSELECT
START => sclk_count[21].OUTPUTSELECT
START => sclk_count[20].OUTPUTSELECT
START => sclk_count[19].OUTPUTSELECT
START => sclk_count[18].OUTPUTSELECT
START => sclk_count[17].OUTPUTSELECT
START => sclk_count[16].OUTPUTSELECT
START => sclk_count[15].OUTPUTSELECT
START => sclk_count[14].OUTPUTSELECT
START => sclk_count[13].OUTPUTSELECT
START => sclk_count[12].OUTPUTSELECT
START => sclk_count[11].OUTPUTSELECT
START => sclk_count[10].OUTPUTSELECT
START => sclk_count[9].OUTPUTSELECT
START => sclk_count[8].OUTPUTSELECT
START => sclk_count[7].OUTPUTSELECT
START => sclk_count[6].OUTPUTSELECT
START => sclk_count[5].OUTPUTSELECT
START => sclk_count[4].OUTPUTSELECT
START => sclk_count[3].OUTPUTSELECT
START => sclk_count[2].OUTPUTSELECT
START => sclk_count[1].OUTPUTSELECT
START => sclk_pulse.OUTPUTSELECT
START => sclk_count[0].OUTPUTSELECT
START => CS.DATAA
START => tx_count[0].IN1
START => RX_BUFFER[15].ENA
START => RX_BUFFER[14].ENA
START => RX_BUFFER[13].ENA
START => RX_BUFFER[12].ENA
START => RX_BUFFER[11].ENA
START => RX_BUFFER[10].ENA
START => RX_BUFFER[9].ENA
START => RX_BUFFER[8].ENA
START => RX_BUFFER[7].ENA
START => RX_BUFFER[6].ENA
START => RX_BUFFER[5].ENA
START => RX_BUFFER[4].ENA
START => RX_BUFFER[3].ENA
START => RX_BUFFER[2].ENA
START => RX_BUFFER[1].ENA
START => RX_BUFFER[0].ENA
RX[0] <= RX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[1] <= RX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[2] <= RX[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[3] <= RX[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[4] <= RX[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[5] <= RX[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[6] <= RX[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[7] <= RX[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[8] <= RX[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[9] <= RX[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[10] <= RX[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[11] <= RX[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[12] <= RX[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[13] <= RX[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[14] <= RX[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RX[15] <= RX[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|wait_N_seconds:inst2
RESET => count[0].ACLR
RESET => count[1].ACLR
RESET => count[2].ACLR
RESET => count[3].ACLR
RESET => count[4].ACLR
RESET => count[5].ACLR
RESET => count[6].PRESET
RESET => count[7].ACLR
RESET => count[8].PRESET
RESET => count[9].PRESET
RESET => count[10].ACLR
RESET => count[11].PRESET
RESET => count[12].ACLR
RESET => count[13].ACLR
RESET => count[14].PRESET
RESET => count[15].ACLR
RESET => count[16].ACLR
RESET => count[17].ACLR
RESET => count[18].PRESET
RESET => count[19].PRESET
RESET => count[20].ACLR
RESET => count[21].ACLR
RESET => count[22].PRESET
RESET => count[23].ACLR
RESET => count[24].ACLR
RESET => count[25].ACLR
RESET => count[26].ACLR
RESET => count[27].ACLR
RESET => count[28].ACLR
RESET => count[29].ACLR
RESET => count[30].ACLR
RESET => count[31].ACLR
CLK => count[0].CLK
CLK => count[1].CLK
CLK => count[2].CLK
CLK => count[3].CLK
CLK => count[4].CLK
CLK => count[5].CLK
CLK => count[6].CLK
CLK => count[7].CLK
CLK => count[8].CLK
CLK => count[9].CLK
CLK => count[10].CLK
CLK => count[11].CLK
CLK => count[12].CLK
CLK => count[13].CLK
CLK => count[14].CLK
CLK => count[15].CLK
CLK => count[16].CLK
CLK => count[17].CLK
CLK => count[18].CLK
CLK => count[19].CLK
CLK => count[20].CLK
CLK => count[21].CLK
CLK => count[22].CLK
CLK => count[23].CLK
CLK => count[24].CLK
CLK => count[25].CLK
CLK => count[26].CLK
CLK => count[27].CLK
CLK => count[28].CLK
CLK => count[29].CLK
CLK => count[30].CLK
CLK => count[31].CLK
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
START => count.OUTPUTSELECT
READY <= READY$latch.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|cdc_synchroniser:inst5
Qsync <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ARESET => inst3.ACLR
ARESET => inst2.ACLR
ARESET => inst1.ACLR
CLKsync => inst3.CLK
CLKsync => inst2.CLK
CLKsync => inst1.CLK
Dasync => inst1.DATAIN


|spi_test|cdc_synchroniser:inst6
Qsync <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ARESET => inst3.ACLR
ARESET => inst2.ACLR
ARESET => inst1.ACLR
CLKsync => inst3.CLK
CLKsync => inst2.CLK
CLKsync => inst1.CLK
Dasync => inst1.DATAIN


