"D:/Efinity/2023.2/bin/efx_map" --project "t120f324_lpddr3_x16" --write-efx-verilog "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16/outflow/t120f324_lpddr3_x16.map.v" --write-premap-module "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16/outflow/t120f324_lpddr3_x16.elab.vdb" --binary-db "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16/outflow/t120f324_lpddr3_x16.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16/work_syn" --output-dir "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16/outflow" --project-xml "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16/t120f324_lpddr3_x16.xml" --I "D:/e/vicharak/effinity_projects/t120f324_lpddr3_x16"