# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do cla16_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# ** Warning: [14] C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd(70): (vcom-1272) Length of expected is 16; length of slice name is 4.
# ** Warning: [14] C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd(71): (vcom-1272) Length of expected is 16; length of slice name is 4.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# ** Failure: (vsim-3808) Incompatible modes for port "p".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_1 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 30
# ** Failure: (vsim-3808) Incompatible modes for port "g".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_1 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 30
# ** Failure: (vsim-3808) Incompatible modes for port "p".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_2 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 31
# ** Failure: (vsim-3808) Incompatible modes for port "g".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_2 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 31
# ** Failure: (vsim-3808) Incompatible modes for port "p".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_3 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 32
# ** Failure: (vsim-3808) Incompatible modes for port "g".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_3 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 32
# ** Failure: (vsim-3808) Incompatible modes for port "p".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_4 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 33
# ** Failure: (vsim-3808) Incompatible modes for port "g".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_cla16/dut/cla4_4 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd Line: 33
# Fatal error at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd line 33
#  while elaborating region: /testbench_cla16/dut
# Fatal error at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd line 33
#  while elaborating region: /testbench_cla16
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 16
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# ** Warning: [14] C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd(70): (vcom-1272) Length of expected is 16; length of slice name is 4.
# ** Warning: [14] C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd(71): (vcom-1272) Length of expected is 16; length of slice name is 4.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 16 (15 downto 0). Right is 4 (26 downto 23).
#    Time: 0 ps  Iteration: 1  Process: /testbench_cla16/line__68 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Fatal error in Process line__68 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 70
# 
# HDL call sequence:
# Stopped at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd 70 Process line__68
# 
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: Vetor deu erro n. Teste: 0. Esperado p_expected ='0'Valor Obtido: p ='1'
#    Time: 5 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 0. Esperado g_expected ='1'Valor Obtido: g ='0'
#    Time: 5 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 1. Esperado p_expected ='0'Valor Obtido: p ='1'
#    Time: 15 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 1. Esperado g_expected ='1'Valor Obtido: g ='0'
#    Time: 15 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 2. Esperado p_expected ='0'Valor Obtido: p ='1'
#    Time: 25 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 2. Esperado g_expected ='1'Valor Obtido: g ='0'
#    Time: 25 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 3. Esperado p_expected ='0'Valor Obtido: p ='1'
#    Time: 35 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 3. Esperado g_expected ='1'Valor Obtido: g ='0'
#    Time: 35 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 6. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 65 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 6. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 65 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 7. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 75 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 7. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 75 ns  Iteration: 1  Instance: /testbench_cla16
# ** Failure: 8tests completed, errors = 12
#    Time: 75 ns  Iteration: 1  Process: /testbench_cla16/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 21
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: Vetor deu erro n. Teste: 2. Esperado p_expected ='0'Valor Obtido: p ='1'
#    Time: 25 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 2. Esperado g_expected ='1'Valor Obtido: g ='0'
#    Time: 25 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 3. Esperado p_expected ='0'Valor Obtido: p ='1'
#    Time: 35 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 3. Esperado g_expected ='1'Valor Obtido: g ='0'
#    Time: 35 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 6. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 65 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 6. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 65 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 7. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 75 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 7. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 75 ns  Iteration: 1  Instance: /testbench_cla16
# ** Failure: 8tests completed, errors = 8
#    Time: 75 ns  Iteration: 1  Process: /testbench_cla16/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 21
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: Vetor deu erro n. Teste: 4. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 45 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 4. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 45 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 5. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 55 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 5. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 55 ns  Iteration: 1  Instance: /testbench_cla16
# ** Failure: 8tests completed, errors = 4
#    Time: 75 ns  Iteration: 1  Process: /testbench_cla16/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 21
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: Vetor deu erro n. Teste: 4. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 45 ns  Iteration: 1  Instance: /testbench_cla16
# ** Failure: 8tests completed, errors = 1
#    Time: 75 ns  Iteration: 1  Process: /testbench_cla16/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 21
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: Vetor deu erro n. Teste: 4. Esperado p_expected ='1'Valor Obtido: p ='0'
#    Time: 45 ns  Iteration: 1  Instance: /testbench_cla16
# ** Error: Vetor deu erro n. Teste: 4. Esperado g_expected ='0'Valor Obtido: g ='1'
#    Time: 45 ns  Iteration: 1  Instance: /testbench_cla16
# ** Failure: 8tests completed, errors = 2
#    Time: 75 ns  Iteration: 1  Process: /testbench_cla16/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 117
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 21
do cla16_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela16bits
# -- Compiling architecture synth of vuaparalela16bits
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# Loading work.vuaparalela16bits(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Just kidding -- 8tests completed successfully.
#    Time: 75 ns  Iteration: 1  Process: /testbench_cla16/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 112
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd line 112
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 21
