{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/util_ds_buf_2_OBUF_DS_P:true|/util_ds_buf_1_IBUF_OUT:true|/PS7/processing_system7_0_FCLK_CLK0:true|/PS7/processing_system7_0_FCLK_RESET0_N:true|/PS7/rst_ps7_0_125M_peripheral_aresetn:true|/axis_red_pitaya_dac_0_dac_rst:true|/DataAcquisition/axis_red_pitaya_adc_0_adc_clk:true|/util_ds_buf_2_OBUF_DS_N:true|/clk_wiz_0_clk_out1:true|/axis_red_pitaya_dac_0_dac_clk:true|/adc/axis_red_pitaya_adc_0_adc_clk:true|/dac/axis_red_pitaya_dac_0_dac_clk:true|/dac/axis_red_pitaya_dac_0_dac_rst:true|/dac/clk_wiz_0_clk_out1:true|",
   "Default View_ScaleFactor":"0.729749",
   "Default View_TopLeft":"1461,145",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/util_ds_buf_2_OBUF_DS_P:false|/util_ds_buf_1_IBUF_OUT:false|/PS7/processing_system7_0_FCLK_CLK0:false|/PS7/processing_system7_0_FCLK_RESET0_N:false|/PS7/rst_ps7_0_125M_peripheral_aresetn:false|/axis_red_pitaya_dac_0_dac_rst:false|/DataAcquisition/axis_red_pitaya_adc_0_adc_clk:false|/util_ds_buf_2_OBUF_DS_N:false|/clk_wiz_0_clk_out1:false|/axis_red_pitaya_dac_0_dac_clk:false|/adc/axis_red_pitaya_adc_0_adc_clk:false|/dac/axis_red_pitaya_dac_0_dac_clk:false|/dac/axis_red_pitaya_dac_0_dac_rst:false|/dac/clk_wiz_0_clk_out1:false|",
   "Interfaces View_ScaleFactor":"0.932296",
   "Interfaces View_TopLeft":"-163,-24",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -150 -y 180 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -150 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -150 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -150 -y 160 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -150 -y 140 -defaultsOSRD
preplace port DDR -pg 1 -lvl 6 -x 3390 -y 170 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 3390 -y 190 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 6 -x 3390 -y 712 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -150 -y 60 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -150 -y 80 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 6 -x 3390 -y 40 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 6 -x 3390 -y 20 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 6 -x 3390 -y 120 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 6 -x 3390 -y 360 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 6 -x 3390 -y 380 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 6 -x 3390 -y 400 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 6 -x 3390 -y 420 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -150 -y 100 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -150 -y 120 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 6 -x 3390 -y 440 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 6 -x 3390 -y 60 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 6 -x 3390 -y 100 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 6 -x 3390 -y 80 -defaultsOSRD
preplace portBus daisy_p_o -pg 1 -lvl 6 -x 3390 -y 580 -defaultsOSRD
preplace portBus daisy_n_o -pg 1 -lvl 6 -x 3390 -y 600 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x -150 -y 590 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x -150 -y 610 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 6 -x 3390 -y 140 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 4 -x 2200 -y 840 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 3191 -y 600 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 1195 -y 240 -defaultsOSRD
preplace inst PS7 -pg 1 -lvl 1 -x 30 -y 230 -defaultsOSRD
preplace inst adc -pg 1 -lvl 3 -x 1785 -y 90 -defaultsOSRD
preplace inst dac -pg 1 -lvl 5 -x 3191 -y 400 -defaultsOSRD
preplace inst FIFO_delay_port2 -pg 1 -lvl 4 -x 2200 -y 450 -defaultsOSRD
preplace inst GPIO_change_0 -pg 1 -lvl 3 -x 1785 -y 300 -defaultsOSRD
preplace inst FIFO_delay_port1 -pg 1 -lvl 4 -x 2200 -y 280 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 2 -x 1195 -y 440 -defaultsOSRD
preplace inst PS7|rst_ps7_0_125M -pg 1 -lvl 1 -x 220 -y 570 -defaultsOSRD
preplace inst PS7|ps7_0_axi_periph -pg 1 -lvl 2 -x 630 -y 380 -defaultsOSRD
preplace inst PS7|processing_system7_0 -pg 1 -lvl 1 -x 220 -y 300 -defaultsOSRD
preplace inst FIFO_delay_port2|counter_trig_PORT2 -pg 1 -lvl 2 -x 2530 -y 670 -defaultsOSRD
preplace inst FIFO_delay_port2|xlslice_fifo_PORT2 -pg 1 -lvl 1 -x 2230 -y 690 -defaultsOSRD
preplace inst FIFO_delay_port2|fifo_generator_PORT2 -pg 1 -lvl 2 -x 2530 -y 500 -defaultsOSRD
preplace netloc daisy_p_i_1 1 0 4 -110J 840 NJ 840 NJ 840 NJ
preplace netloc daisy_n_i_1 1 0 4 -130J 860 NJ 860 NJ 860 NJ
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 3370J 580n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 3370J 600n
preplace netloc util_ds_buf_1_IBUF_OUT 1 4 1 2890 600n
preplace netloc adc_clk_p_i_1 1 0 3 NJ 60 NJ 60 NJ
preplace netloc adc_clk_n_i_1 1 0 3 -130J 70 NJ 70 1360J
preplace netloc adc_dat_a_i_1 1 0 3 -120J 80 NJ 80 1350J
preplace netloc adc_dat_b_i_1 1 0 3 -110J 90 NJ 90 1340J
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 3 3 NJ 120 NJ 120 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 5 1 NJ 360
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 5 1 NJ 380
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 5 1 NJ 400
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 5 1 NJ 420
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 5 1 NJ 440
preplace netloc rst_ps7_0_125M_peripheral_aresetn 1 1 1 970 260n
preplace netloc axi_gpio_0_gpio2_io_o 1 2 1 1350 250n
preplace netloc fifo_generator_0_m_axis_tdata 1 4 1 2880 380n
preplace netloc fifo_generator_0_m_axis_tvalid 1 4 1 2900 400n
preplace netloc GPIO_change_0_delay_cycnum 1 3 1 1970 270n
preplace netloc axis_red_pitaya_adc_0_adc_clk 1 2 3 1360 230 1980 360 N
preplace netloc GPIO_change_0_areset_out 1 3 1 2000 310n
preplace netloc FIFO_delay_port1_m_axis_tdata 1 4 1 2910 270n
preplace netloc FIFO_delay_port1_m_axis_tvalid 1 4 1 2890 290n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 1 960 240n
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 1 970 160n
preplace netloc processing_system7_0_FIXED_IO 1 1 5 960J 150 1340J 190 NJ 190 NJ 190 NJ
preplace netloc processing_system7_0_DDR 1 1 5 950J 140 1360J 170 NJ 170 NJ 170 NJ
preplace netloc signal_split_0_M_AXIS_PORT2 1 3 1 1990 80n
preplace netloc adc_M_AXIS_PORT1 1 3 1 2000 60n
preplace netloc PS7_M01_AXI1 1 1 1 950 390n
preplace netloc PS7|processing_system7_0_FCLK_CLK0 1 0 3 -30 460 470 540 NJ
preplace netloc PS7|rst_ps7_0_125M_peripheral_aresetn 1 1 2 480 520 NJ
preplace netloc PS7|processing_system7_0_FCLK_RESET0_N 1 0 2 -20 470 460
preplace netloc PS7|processing_system7_0_DDR 1 1 2 N 220 NJ
preplace netloc PS7|processing_system7_0_FIXED_IO 1 1 2 480 200 NJ
preplace netloc PS7|processing_system7_0_M_AXI_GP0 1 1 1 N 300
preplace netloc PS7|ps7_0_axi_periph_M00_AXI 1 2 1 780 160n
preplace netloc PS7|Conn1 1 2 1 N 390
preplace netloc FIFO_delay_port2|delay_sync_0_areset_out 1 0 2 NJ 520 2330
preplace netloc FIFO_delay_port2|axis_red_pitaya_adc_0_adc_clk 1 0 2 NJ 500 2340
preplace netloc FIFO_delay_port2|xlslice_fifo_PORT2_Dout 1 1 1 N 690
preplace netloc FIFO_delay_port2|fifo_generator_0_m_axis_tdata 1 2 1 N 470
preplace netloc FIFO_delay_port2|counter_trig_0_fifotri 1 2 1 2720 490n
preplace netloc FIFO_delay_port2|fifo_generator_0_m_axis_tvalid 1 2 1 N 510
preplace netloc FIFO_delay_port2|Din_1 1 0 1 NJ 690
preplace netloc FIFO_delay_port2|signal_split_0_M_AXIS_PORT2 1 0 2 NJ 480 N
levelinfo -pg 1 -150 30 1195 1785 2200 3191 3390
levelinfo -hier PS7 * 220 630 *
levelinfo -hier FIFO_delay_port2 * 2230 2530 *
pagesize -pg 1 -db -bbox -sgen -320 -20 3550 1790
pagesize -hier PS7 -db -bbox -sgen -50 140 810 670
pagesize -hier FIFO_delay_port2 -db -bbox -sgen 2100 390 2750 750
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"6",
   "da_ps7_cnt":"1"
}
