From 3dcb52ef9e83f26db2624d9f6ef3d0df840f55bc Mon Sep 17 00:00:00 2001
From: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Date: Mon, 27 Nov 2017 16:53:06 +0300
Subject: [PATCH 830/909] clk: r8a779x: add IMP clock

commit 2ba0b0a944c433438730c3dd78985dd43abb51c4 from
https://github.com/CogentEmbedded/meta-rcar.git

This adds IMP clock sources for Gen3 SoCs

Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/clk/renesas/r8a7795-cpg-mssr.c | 1 +
 drivers/clk/renesas/r8a7796-cpg-mssr.c | 1 +
 2 files changed, 2 insertions(+)

diff --git a/drivers/clk/renesas/r8a7795-cpg-mssr.c b/drivers/clk/renesas/r8a7795-cpg-mssr.c
index fc033ccaeae0..bd5a73ffec42 100644
--- a/drivers/clk/renesas/r8a7795-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a7795-cpg-mssr.c
@@ -233,6 +233,7 @@ static struct mssr_mod_clk r8a7795_mod_clks[] __initdata = {
 	DEF_MOD("imr2",			 821,	R8A7795_CLK_S0D2),
 	DEF_MOD("imr1",			 822,	R8A7795_CLK_S0D2),
 	DEF_MOD("imr0",			 823,	R8A7795_CLK_S0D2),
+	DEF_MOD("imp",			 824,	R8A7795_CLK_S1D1),
 	DEF_MOD("gpio7",		 905,	R8A7795_CLK_S3D4),
 	DEF_MOD("gpio6",		 906,	R8A7795_CLK_S3D4),
 	DEF_MOD("gpio5",		 907,	R8A7795_CLK_S3D4),
diff --git a/drivers/clk/renesas/r8a7796-cpg-mssr.c b/drivers/clk/renesas/r8a7796-cpg-mssr.c
index 7f42cb239e22..f01323a45638 100644
--- a/drivers/clk/renesas/r8a7796-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a7796-cpg-mssr.c
@@ -206,6 +206,7 @@ static struct mssr_mod_clk r8a7796_mod_clks[] __initdata = {
 	DEF_MOD("etheravb",		 812,	R8A7796_CLK_S0D6),
 	DEF_MOD("imr1",			 822,	R8A7796_CLK_S0D2),
 	DEF_MOD("imr0",			 823,	R8A7796_CLK_S0D2),
+	DEF_MOD("imp",			 824,	R8A7796_CLK_S1D1),
 	DEF_MOD("gpio7",		 905,	R8A7796_CLK_S3D4),
 	DEF_MOD("gpio6",		 906,	R8A7796_CLK_S3D4),
 	DEF_MOD("gpio5",		 907,	R8A7796_CLK_S3D4),
-- 
2.17.1

