INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/synth/timing/xsim/tb_mandelbrot_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mandelbrot
INFO: [VRFC 10-311] analyzing module glbl
