// Seed: 1534375243
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd12
) (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    output supply1 id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input wand id_11,
    output tri id_12,
    input wand id_13,
    output wand id_14,
    output tri0 id_15,
    input wire _id_16
);
  logic [1 : id_16] id_18;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
