Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 15 16:44:25 2021
| Host         : DESKTOP-8GSLD4C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file playground_timing_summary_routed.rpt -pb playground_timing_summary_routed.pb -rpx playground_timing_summary_routed.rpx -warn_on_violation
| Design       : playground
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.334        0.000                      0                  363        0.167        0.000                      0                  363        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.334        0.000                      0                  363        0.167        0.000                      0                  363        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 1.554ns (20.636%)  route 5.976ns (79.364%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           0.895    11.595    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.719 r  solver/multiply_instance/digits[5]_i_2/O
                         net (fo=6, routed)           0.612    12.331    solver/multiply_instance/digits[5]_i_2_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124    12.455 r  solver/multiply_instance/digits[1]_i_1/O
                         net (fo=2, routed)           0.392    12.847    solver_n_33
    SLICE_X3Y63          FDRE                                         r  digits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  digits_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)       -0.081    15.181    digits_reg[1]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.554ns (20.600%)  route 5.990ns (79.400%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           0.895    11.595    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.719 r  solver/multiply_instance/digits[5]_i_2/O
                         net (fo=6, routed)           0.638    12.357    solver/multiply_instance/digits[5]_i_2_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124    12.481 r  solver/multiply_instance/digits[2]_i_1/O
                         net (fo=2, routed)           0.379    12.860    solver_n_32
    SLICE_X3Y63          FDRE                                         r  digits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  digits_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)       -0.061    15.201    digits_reg[2]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 1.554ns (20.244%)  route 6.122ns (79.756%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           1.108    11.808    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  solver/multiply_instance/digits[14]_i_2/O
                         net (fo=5, routed)           0.937    12.869    solver/multiply_instance/digits[14]_i_2_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.993 r  solver/multiply_instance/digits[8]_i_1/O
                         net (fo=1, routed)           0.000    12.993    solver_n_27
    SLICE_X2Y63          FDRE                                         r  digits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  digits_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.079    15.341    digits_reg[8]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 1.554ns (20.714%)  route 5.948ns (79.286%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 f  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           0.895    11.595    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.719 f  solver/multiply_instance/digits[5]_i_2/O
                         net (fo=6, routed)           0.354    12.073    solver/multiply_instance/digits[5]_i_2_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.124    12.197 r  solver/multiply_instance/digits[4]_i_1/O
                         net (fo=2, routed)           0.622    12.819    solver_n_30
    SLICE_X0Y65          FDRE                                         r  digits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  digits_reg[4]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.043    15.218    digits_reg[4]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 1.554ns (20.705%)  route 5.951ns (79.295%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 f  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           0.895    11.595    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.719 f  solver/multiply_instance/digits[5]_i_2/O
                         net (fo=6, routed)           0.354    12.073    solver/multiply_instance/digits[5]_i_2_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.124    12.197 r  solver/multiply_instance/digits[4]_i_1/O
                         net (fo=2, routed)           0.625    12.822    solver_n_30
    SLICE_X0Y65          FDRE                                         r  digits_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  digits_reg[4]_lopt_replica/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.040    15.221    digits_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.554ns (20.394%)  route 6.066ns (79.606%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           1.108    11.808    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  solver/multiply_instance/digits[14]_i_2/O
                         net (fo=5, routed)           0.881    12.813    solver/multiply_instance/digits[14]_i_2_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.937 r  solver/multiply_instance/digits[14]_i_1/O
                         net (fo=1, routed)           0.000    12.937    solver_n_21
    SLICE_X2Y64          FDRE                                         r  digits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  digits_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)        0.077    15.339    digits_reg[14]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.554ns (20.543%)  route 6.011ns (79.457%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           1.108    11.808    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  solver/multiply_instance/digits[14]_i_2/O
                         net (fo=5, routed)           0.825    12.757    solver/multiply_instance/digits[14]_i_2_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.881 r  solver/multiply_instance/digits[13]_i_1/O
                         net (fo=1, routed)           0.000    12.881    solver_n_22
    SLICE_X1Y63          FDRE                                         r  digits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  digits_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.029    15.291    digits_reg[13]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.554ns (20.772%)  route 5.927ns (79.228%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           0.895    11.595    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.719 r  solver/multiply_instance/digits[5]_i_2/O
                         net (fo=6, routed)           0.612    12.331    solver/multiply_instance/digits[5]_i_2_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124    12.455 r  solver/multiply_instance/digits[1]_i_1/O
                         net (fo=2, routed)           0.342    12.798    solver_n_33
    SLICE_X2Y62          FDRE                                         r  digits_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  digits_reg[1]_lopt_replica/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)       -0.028    15.235    digits_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 1.554ns (20.962%)  route 5.859ns (79.038%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           0.895    11.595    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    11.719 r  solver/multiply_instance/digits[5]_i_2/O
                         net (fo=6, routed)           0.333    12.052    solver/multiply_instance/digits[5]_i_2_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124    12.176 r  solver/multiply_instance/digits[0]_i_1/O
                         net (fo=2, routed)           0.553    12.730    solver_n_34
    SLICE_X3Y62          FDRE                                         r  digits_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  digits_reg[0]_lopt_replica/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)       -0.058    15.205    digits_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 solver/multiply_instance/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 1.554ns (20.823%)  route 5.909ns (79.177%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.714     5.317    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  solver/multiply_instance/y_out_reg[15]/Q
                         net (fo=13, routed)          1.084     6.857    solver/multiply_instance/y_out_reg_n_0_[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  solver/multiply_instance/LED_OBUF[11]_inst_i_18/O
                         net (fo=7, routed)           0.660     7.641    solver/multiply_instance/LED_OBUF[11]_inst_i_18_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  solver/multiply_instance/LED_OBUF[11]_inst_i_12/O
                         net (fo=10, routed)          0.613     8.378    solver/multiply_instance/LED_OBUF[11]_inst_i_12_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  solver/multiply_instance/LED_OBUF[15]_inst_i_8/O
                         net (fo=10, routed)          0.896     9.399    solver/multiply_instance/LED_OBUF[15]_inst_i_8_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.152     9.551 r  solver/multiply_instance/LED_OBUF[15]_inst_i_16/O
                         net (fo=1, routed)           0.823    10.374    solver/multiply_instance/LED_OBUF[15]_inst_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.326    10.700 r  solver/multiply_instance/LED_OBUF[15]_inst_i_7/O
                         net (fo=5, routed)           1.069    11.769    solver/multiply_instance/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.893 r  solver/multiply_instance/LED_OBUF[14]_inst_i_1/O
                         net (fo=7, routed)           0.762    12.656    solver/multiply_instance/LED_OBUF[7]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124    12.780 r  solver/multiply_instance/digits[11]_i_1/O
                         net (fo=1, routed)           0.000    12.780    solver_n_24
    SLICE_X0Y63          FDRE                                         r  digits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  digits_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.029    15.291    digits_reg[11]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  2.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 solver/sqrt_instance/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/multiply_instance/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.595     1.514    solver/sqrt_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  solver/sqrt_instance/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  solver/sqrt_instance/y_out_reg[5]/Q
                         net (fo=1, routed)           0.113     1.768    solver/multiply_instance/b_reg[6]_0[5]
    SLICE_X5Y68          FDRE                                         r  solver/multiply_instance/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     2.030    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  solver/multiply_instance/b_reg[5]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.072     1.601    solver/multiply_instance/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 solver/sqrt_instance/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/multiply_instance/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.595     1.514    solver/sqrt_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  solver/sqrt_instance/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  solver/sqrt_instance/y_out_reg[1]/Q
                         net (fo=1, routed)           0.112     1.767    solver/multiply_instance/b_reg[6]_0[1]
    SLICE_X5Y68          FDRE                                         r  solver/multiply_instance/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     2.030    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  solver/multiply_instance/b_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.066     1.595    solver/multiply_instance/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 digits_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y62          FDSE                                         r  digits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  digits_reg[15]/Q
                         net (fo=2, routed)           0.119     1.779    data1[7]
    SLICE_X4Y62          FDSE                                         r  digits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDSE                                         r  digits_reg[7]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y62          FDSE (Hold_fdse_C_D)         0.070     1.602    digits_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 digits_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.650%)  route 0.122ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y62          FDSE                                         r  digits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  digits_reg[15]/Q
                         net (fo=2, routed)           0.122     1.782    data1[7]
    SLICE_X4Y62          FDSE                                         r  digits_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDSE                                         r  digits_reg[7]_lopt_replica/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y62          FDSE (Hold_fdse_C_D)         0.072     1.604    digits_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 solver/sqrt_instance/y_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/multiply_instance/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.595     1.514    solver/sqrt_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  solver/sqrt_instance/y_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  solver/sqrt_instance/y_out_reg[2]/Q
                         net (fo=1, routed)           0.104     1.759    solver/multiply_instance/b_reg[6]_0[2]
    SLICE_X6Y69          FDRE                                         r  solver/multiply_instance/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.864     2.029    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  solver/multiply_instance/b_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.052     1.580    solver/multiply_instance/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 an_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  an_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  an_sel_reg[4]/Q
                         net (fo=3, routed)           0.124     1.786    AN_OBUF[4]
    SLICE_X3Y62          FDRE                                         r  an_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  an_sel_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.070     1.605    an_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 solver/multiply_instance/result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/multiply_instance/y_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.104%)  route 0.128ns (43.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.596     1.515    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  solver/multiply_instance/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  solver/multiply_instance/result_reg[15]/Q
                         net (fo=2, routed)           0.128     1.808    solver/multiply_instance/result_reg[15]
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.868     2.033    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[15]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.072     1.625    solver/multiply_instance/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 solver/sqrt_instance/y_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/sqrt_instance/y_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.993%)  route 0.147ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.596     1.515    solver/sqrt_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  solver/sqrt_instance/y_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  solver/sqrt_instance/y_buffer_reg[3]/Q
                         net (fo=7, routed)           0.147     1.803    solver/sqrt_instance/y_buffer_reg_n_0_[3]
    SLICE_X5Y69          FDRE                                         r  solver/sqrt_instance/y_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.864     2.029    solver/sqrt_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  solver/sqrt_instance/y_out_reg[3]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.070     1.619    solver/sqrt_instance/y_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 digits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  digits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  digits_reg[6]/Q
                         net (fo=1, routed)           0.053     1.701    solver/multiply_instance/digits_reg[30][6]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.099     1.800 r  solver/multiply_instance/digits[38]_i_1/O
                         net (fo=1, routed)           0.000     1.800    solver_n_0
    SLICE_X3Y65          FDRE                                         r  digits_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  digits_reg[38]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.092     1.611    digits_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 solver/multiply_instance/result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/multiply_instance/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.946%)  route 0.129ns (44.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.596     1.515    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  solver/multiply_instance/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  solver/multiply_instance/result_reg[13]/Q
                         net (fo=3, routed)           0.129     1.808    solver/multiply_instance/result_reg[13]
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.868     2.033    solver/multiply_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  solver/multiply_instance/y_out_reg[13]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.066     1.619    solver/multiply_instance/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     an_sel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     an_sel_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61     counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61     counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61     counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     solver/multiply_instance/result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     solver/multiply_instance/result_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     solver/multiply_instance/result_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     solver/multiply_instance/result_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     solver/multiply_instance/result_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     solver/multiply_instance/result_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     solver/multiply_instance/result_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     solver/multiply_instance/result_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     solver/multiply_instance/y_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     solver/multiply_instance/y_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     digits_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     digits_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     digits_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     digits_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     digits_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     digits_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     digits_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     digits_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     digits_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     digits_reg[37]/C



