Analysis & Synthesis Status : Successful - Mon Apr 15 10:45:43 2019
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name : gated_sr_latch_test
Top-level Entity Name : gated_sr_latch_test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 20
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
