LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- LOGIC AND

ENTITY OPERATION1_AND IS
	PORT(	A, B: in std_logic;
			R: out std_logic);
END OPERATION1_AND;

ARCHITECTURE structure OF OPERATION1_AND IS
BEGIN
    R <= A AND B;
END structure;		  

-- LOGIC OR

ENTITY OPERATION2_OR IS
	PORT(	A, B: in std_logic;
			R: out std_logic);
END STRUCTURE;

ARCHITECTURE structure OF OPERATION2_OR IS
BEGIN
    R <= A OR B;
END structure;

-- ADDER

ENTITY OPERATION3_ADDER IS
	PORT(	A, B, CARRY_IN: in std_logic;
			R, CARRY_OUT: out std_logic);
END OPERATION3_ADDER;

ARCHITECTURE structure OF OPERATION3_ADDER IS
BEGIN
	R <= (A AND (NOT B) AND (NOT CARRY_IN)) OR ((NOT A) AND B AND (NOT 
CARRY_IN)) OR ((NOT A) AND (NOT B) AND CARRY_IN) OR (A AND B AND CARRY_IN);
	CARRY_OUT <= (CARRY_IN AND B) OR (CARRY_IN AND A) OR (A AND B);
