
IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



IO_Tile_0_28

 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0



LogicTile_2_20

 (2 12)  (74 332)  (74 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_4_20

 (3 1)  (183 321)  (183 321)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_v_b_0


LogicTile_5_20

 (13 12)  (247 332)  (247 332)  routing T_5_20.sp4_h_l_46 <X> T_5_20.sp4_v_b_11
 (12 13)  (246 333)  (246 333)  routing T_5_20.sp4_h_l_46 <X> T_5_20.sp4_v_b_11


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_5_16

 (9 9)  (243 265)  (243 265)  routing T_5_16.sp4_v_t_46 <X> T_5_16.sp4_v_b_7
 (10 9)  (244 265)  (244 265)  routing T_5_16.sp4_v_t_46 <X> T_5_16.sp4_v_b_7


LogicTile_4_13

 (19 6)  (199 214)  (199 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_5_12

 (4 4)  (238 196)  (238 196)  routing T_5_12.sp4_v_t_42 <X> T_5_12.sp4_v_b_3
 (6 4)  (240 196)  (240 196)  routing T_5_12.sp4_v_t_42 <X> T_5_12.sp4_v_b_3


LogicTile_4_10

 (5 8)  (185 168)  (185 168)  routing T_4_10.sp4_v_t_43 <X> T_4_10.sp4_h_r_6


LogicTile_5_10

 (25 0)  (259 160)  (259 160)  routing T_5_10.wire_logic_cluster/lc_2/out <X> T_5_10.lc_trk_g0_2
 (26 0)  (260 160)  (260 160)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 160)  (261 160)  routing T_5_10.lc_trk_g1_2 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 160)  (263 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 160)  (266 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 160)  (267 160)  routing T_5_10.lc_trk_g2_1 <X> T_5_10.wire_logic_cluster/lc_0/in_3
 (42 0)  (276 160)  (276 160)  LC_0 Logic Functioning bit
 (17 1)  (251 161)  (251 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (256 161)  (256 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (261 161)  (261 161)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 161)  (262 161)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 161)  (263 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 161)  (264 161)  routing T_5_10.lc_trk_g1_2 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 161)  (266 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (268 161)  (268 161)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.input_2_0
 (35 1)  (269 161)  (269 161)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.input_2_0
 (0 2)  (234 162)  (234 162)  routing T_5_10.glb_netwk_3 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (2 2)  (236 162)  (236 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (256 162)  (256 162)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 162)  (258 162)  routing T_5_10.bot_op_7 <X> T_5_10.lc_trk_g0_7
 (32 2)  (266 162)  (266 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 162)  (268 162)  routing T_5_10.lc_trk_g1_1 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 162)  (270 162)  LC_1 Logic Functioning bit
 (38 2)  (272 162)  (272 162)  LC_1 Logic Functioning bit
 (42 2)  (276 162)  (276 162)  LC_1 Logic Functioning bit
 (43 2)  (277 162)  (277 162)  LC_1 Logic Functioning bit
 (45 2)  (279 162)  (279 162)  LC_1 Logic Functioning bit
 (50 2)  (284 162)  (284 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 163)  (234 163)  routing T_5_10.glb_netwk_3 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (14 3)  (248 163)  (248 163)  routing T_5_10.sp4_r_v_b_28 <X> T_5_10.lc_trk_g0_4
 (17 3)  (251 163)  (251 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (37 3)  (271 163)  (271 163)  LC_1 Logic Functioning bit
 (39 3)  (273 163)  (273 163)  LC_1 Logic Functioning bit
 (42 3)  (276 163)  (276 163)  LC_1 Logic Functioning bit
 (43 3)  (277 163)  (277 163)  LC_1 Logic Functioning bit
 (17 4)  (251 164)  (251 164)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (252 164)  (252 164)  routing T_5_10.bnr_op_1 <X> T_5_10.lc_trk_g1_1
 (21 4)  (255 164)  (255 164)  routing T_5_10.bnr_op_3 <X> T_5_10.lc_trk_g1_3
 (22 4)  (256 164)  (256 164)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (259 164)  (259 164)  routing T_5_10.bnr_op_2 <X> T_5_10.lc_trk_g1_2
 (28 4)  (262 164)  (262 164)  routing T_5_10.lc_trk_g2_1 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 164)  (263 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 164)  (265 164)  routing T_5_10.lc_trk_g0_7 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 164)  (266 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (271 164)  (271 164)  LC_2 Logic Functioning bit
 (45 4)  (279 164)  (279 164)  LC_2 Logic Functioning bit
 (52 4)  (286 164)  (286 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (252 165)  (252 165)  routing T_5_10.bnr_op_1 <X> T_5_10.lc_trk_g1_1
 (21 5)  (255 165)  (255 165)  routing T_5_10.bnr_op_3 <X> T_5_10.lc_trk_g1_3
 (22 5)  (256 165)  (256 165)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (259 165)  (259 165)  routing T_5_10.bnr_op_2 <X> T_5_10.lc_trk_g1_2
 (27 5)  (261 165)  (261 165)  routing T_5_10.lc_trk_g1_1 <X> T_5_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 165)  (263 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 165)  (265 165)  routing T_5_10.lc_trk_g0_7 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 165)  (266 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (269 165)  (269 165)  routing T_5_10.lc_trk_g0_2 <X> T_5_10.input_2_2
 (38 5)  (272 165)  (272 165)  LC_2 Logic Functioning bit
 (51 5)  (285 165)  (285 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (256 166)  (256 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (257 166)  (257 166)  routing T_5_10.sp4_v_b_23 <X> T_5_10.lc_trk_g1_7
 (24 6)  (258 166)  (258 166)  routing T_5_10.sp4_v_b_23 <X> T_5_10.lc_trk_g1_7
 (15 7)  (249 167)  (249 167)  routing T_5_10.bot_op_4 <X> T_5_10.lc_trk_g1_4
 (17 7)  (251 167)  (251 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (8 8)  (242 168)  (242 168)  routing T_5_10.sp4_v_b_1 <X> T_5_10.sp4_h_r_7
 (9 8)  (243 168)  (243 168)  routing T_5_10.sp4_v_b_1 <X> T_5_10.sp4_h_r_7
 (10 8)  (244 168)  (244 168)  routing T_5_10.sp4_v_b_1 <X> T_5_10.sp4_h_r_7
 (17 8)  (251 168)  (251 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 168)  (252 168)  routing T_5_10.wire_logic_cluster/lc_1/out <X> T_5_10.lc_trk_g2_1
 (26 8)  (260 168)  (260 168)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 168)  (261 168)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 168)  (262 168)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 168)  (263 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 168)  (264 168)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 168)  (265 168)  routing T_5_10.lc_trk_g1_4 <X> T_5_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 168)  (266 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 168)  (268 168)  routing T_5_10.lc_trk_g1_4 <X> T_5_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 168)  (272 168)  LC_4 Logic Functioning bit
 (45 8)  (279 168)  (279 168)  LC_4 Logic Functioning bit
 (26 9)  (260 169)  (260 169)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 169)  (261 169)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 169)  (263 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 169)  (266 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (270 169)  (270 169)  LC_4 Logic Functioning bit
 (37 9)  (271 169)  (271 169)  LC_4 Logic Functioning bit
 (38 9)  (272 169)  (272 169)  LC_4 Logic Functioning bit
 (25 10)  (259 170)  (259 170)  routing T_5_10.wire_logic_cluster/lc_6/out <X> T_5_10.lc_trk_g2_6
 (31 10)  (265 170)  (265 170)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 170)  (266 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 170)  (267 170)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 170)  (274 170)  LC_5 Logic Functioning bit
 (41 10)  (275 170)  (275 170)  LC_5 Logic Functioning bit
 (42 10)  (276 170)  (276 170)  LC_5 Logic Functioning bit
 (43 10)  (277 170)  (277 170)  LC_5 Logic Functioning bit
 (22 11)  (256 171)  (256 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (265 171)  (265 171)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (40 11)  (274 171)  (274 171)  LC_5 Logic Functioning bit
 (41 11)  (275 171)  (275 171)  LC_5 Logic Functioning bit
 (42 11)  (276 171)  (276 171)  LC_5 Logic Functioning bit
 (43 11)  (277 171)  (277 171)  LC_5 Logic Functioning bit
 (15 12)  (249 172)  (249 172)  routing T_5_10.rgt_op_1 <X> T_5_10.lc_trk_g3_1
 (17 12)  (251 172)  (251 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 172)  (252 172)  routing T_5_10.rgt_op_1 <X> T_5_10.lc_trk_g3_1
 (37 12)  (271 172)  (271 172)  LC_6 Logic Functioning bit
 (39 12)  (273 172)  (273 172)  LC_6 Logic Functioning bit
 (40 12)  (274 172)  (274 172)  LC_6 Logic Functioning bit
 (42 12)  (276 172)  (276 172)  LC_6 Logic Functioning bit
 (45 12)  (279 172)  (279 172)  LC_6 Logic Functioning bit
 (27 13)  (261 173)  (261 173)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 173)  (262 173)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 173)  (263 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 173)  (270 173)  LC_6 Logic Functioning bit
 (38 13)  (272 173)  (272 173)  LC_6 Logic Functioning bit
 (41 13)  (275 173)  (275 173)  LC_6 Logic Functioning bit
 (43 13)  (277 173)  (277 173)  LC_6 Logic Functioning bit
 (44 13)  (278 173)  (278 173)  LC_6 Logic Functioning bit
 (1 14)  (235 174)  (235 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 174)  (248 174)  routing T_5_10.wire_logic_cluster/lc_4/out <X> T_5_10.lc_trk_g3_4
 (17 14)  (251 174)  (251 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (235 175)  (235 175)  routing T_5_10.lc_trk_g0_4 <X> T_5_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (251 175)  (251 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_6_10

 (21 0)  (309 160)  (309 160)  routing T_6_10.wire_logic_cluster/lc_3/out <X> T_6_10.lc_trk_g0_3
 (22 0)  (310 160)  (310 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (313 160)  (313 160)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g0_2
 (26 0)  (314 160)  (314 160)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 160)  (317 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 160)  (320 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 160)  (321 160)  routing T_6_10.lc_trk_g2_1 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 160)  (326 160)  LC_0 Logic Functioning bit
 (43 0)  (331 160)  (331 160)  LC_0 Logic Functioning bit
 (22 1)  (310 161)  (310 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (311 161)  (311 161)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g0_2
 (24 1)  (312 161)  (312 161)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g0_2
 (25 1)  (313 161)  (313 161)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g0_2
 (26 1)  (314 161)  (314 161)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 161)  (316 161)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 161)  (317 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 161)  (318 161)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 161)  (320 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 161)  (321 161)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.input_2_0
 (35 1)  (323 161)  (323 161)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.input_2_0
 (37 1)  (325 161)  (325 161)  LC_0 Logic Functioning bit
 (39 1)  (327 161)  (327 161)  LC_0 Logic Functioning bit
 (0 2)  (288 162)  (288 162)  routing T_6_10.glb_netwk_3 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (2 2)  (290 162)  (290 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 162)  (302 162)  routing T_6_10.wire_logic_cluster/lc_4/out <X> T_6_10.lc_trk_g0_4
 (28 2)  (316 162)  (316 162)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 162)  (317 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 162)  (318 162)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 162)  (319 162)  routing T_6_10.lc_trk_g0_4 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 162)  (320 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 162)  (324 162)  LC_1 Logic Functioning bit
 (37 2)  (325 162)  (325 162)  LC_1 Logic Functioning bit
 (41 2)  (329 162)  (329 162)  LC_1 Logic Functioning bit
 (43 2)  (331 162)  (331 162)  LC_1 Logic Functioning bit
 (45 2)  (333 162)  (333 162)  LC_1 Logic Functioning bit
 (50 2)  (338 162)  (338 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 163)  (288 163)  routing T_6_10.glb_netwk_3 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (17 3)  (305 163)  (305 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (316 163)  (316 163)  routing T_6_10.lc_trk_g2_1 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 163)  (317 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 163)  (318 163)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 163)  (324 163)  LC_1 Logic Functioning bit
 (37 3)  (325 163)  (325 163)  LC_1 Logic Functioning bit
 (45 3)  (333 163)  (333 163)  LC_1 Logic Functioning bit
 (1 4)  (289 164)  (289 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 164)  (303 164)  routing T_6_10.bot_op_1 <X> T_6_10.lc_trk_g1_1
 (17 4)  (305 164)  (305 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (310 164)  (310 164)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 164)  (312 164)  routing T_6_10.bot_op_3 <X> T_6_10.lc_trk_g1_3
 (26 4)  (314 164)  (314 164)  routing T_6_10.lc_trk_g0_4 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 164)  (315 164)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 164)  (316 164)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 164)  (317 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 164)  (320 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (323 164)  (323 164)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.input_2_2
 (43 4)  (331 164)  (331 164)  LC_2 Logic Functioning bit
 (45 4)  (333 164)  (333 164)  LC_2 Logic Functioning bit
 (1 5)  (289 165)  (289 165)  routing T_6_10.lc_trk_g0_2 <X> T_6_10.wire_logic_cluster/lc_7/cen
 (15 5)  (303 165)  (303 165)  routing T_6_10.bot_op_0 <X> T_6_10.lc_trk_g1_0
 (17 5)  (305 165)  (305 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (317 165)  (317 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 165)  (318 165)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 165)  (319 165)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 165)  (320 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (321 165)  (321 165)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.input_2_2
 (35 5)  (323 165)  (323 165)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.input_2_2
 (36 5)  (324 165)  (324 165)  LC_2 Logic Functioning bit
 (37 5)  (325 165)  (325 165)  LC_2 Logic Functioning bit
 (43 5)  (331 165)  (331 165)  LC_2 Logic Functioning bit
 (45 5)  (333 165)  (333 165)  LC_2 Logic Functioning bit
 (14 6)  (302 166)  (302 166)  routing T_6_10.wire_logic_cluster/lc_4/out <X> T_6_10.lc_trk_g1_4
 (15 6)  (303 166)  (303 166)  routing T_6_10.lft_op_5 <X> T_6_10.lc_trk_g1_5
 (17 6)  (305 166)  (305 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 166)  (306 166)  routing T_6_10.lft_op_5 <X> T_6_10.lc_trk_g1_5
 (31 6)  (319 166)  (319 166)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 166)  (320 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 166)  (321 166)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 166)  (325 166)  LC_3 Logic Functioning bit
 (39 6)  (327 166)  (327 166)  LC_3 Logic Functioning bit
 (45 6)  (333 166)  (333 166)  LC_3 Logic Functioning bit
 (17 7)  (305 167)  (305 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (314 167)  (314 167)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 167)  (317 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 167)  (319 167)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 167)  (324 167)  LC_3 Logic Functioning bit
 (38 7)  (326 167)  (326 167)  LC_3 Logic Functioning bit
 (45 7)  (333 167)  (333 167)  LC_3 Logic Functioning bit
 (17 8)  (305 168)  (305 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 168)  (306 168)  routing T_6_10.wire_logic_cluster/lc_1/out <X> T_6_10.lc_trk_g2_1
 (25 8)  (313 168)  (313 168)  routing T_6_10.wire_logic_cluster/lc_2/out <X> T_6_10.lc_trk_g2_2
 (26 8)  (314 168)  (314 168)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 168)  (315 168)  routing T_6_10.lc_trk_g1_4 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 168)  (317 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 168)  (318 168)  routing T_6_10.lc_trk_g1_4 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 168)  (320 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (329 168)  (329 168)  LC_4 Logic Functioning bit
 (43 8)  (331 168)  (331 168)  LC_4 Logic Functioning bit
 (45 8)  (333 168)  (333 168)  LC_4 Logic Functioning bit
 (22 9)  (310 169)  (310 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 169)  (314 169)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 169)  (316 169)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 169)  (317 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 169)  (319 169)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 169)  (325 169)  LC_4 Logic Functioning bit
 (39 9)  (327 169)  (327 169)  LC_4 Logic Functioning bit
 (45 9)  (333 169)  (333 169)  LC_4 Logic Functioning bit
 (22 11)  (310 171)  (310 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 171)  (311 171)  routing T_6_10.sp4_h_r_30 <X> T_6_10.lc_trk_g2_6
 (24 11)  (312 171)  (312 171)  routing T_6_10.sp4_h_r_30 <X> T_6_10.lc_trk_g2_6
 (25 11)  (313 171)  (313 171)  routing T_6_10.sp4_h_r_30 <X> T_6_10.lc_trk_g2_6
 (25 12)  (313 172)  (313 172)  routing T_6_10.wire_logic_cluster/lc_2/out <X> T_6_10.lc_trk_g3_2
 (31 12)  (319 172)  (319 172)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 172)  (320 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 172)  (321 172)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 172)  (322 172)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (328 172)  (328 172)  LC_6 Logic Functioning bit
 (41 12)  (329 172)  (329 172)  LC_6 Logic Functioning bit
 (42 12)  (330 172)  (330 172)  LC_6 Logic Functioning bit
 (43 12)  (331 172)  (331 172)  LC_6 Logic Functioning bit
 (22 13)  (310 173)  (310 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (319 173)  (319 173)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (328 173)  (328 173)  LC_6 Logic Functioning bit
 (41 13)  (329 173)  (329 173)  LC_6 Logic Functioning bit
 (42 13)  (330 173)  (330 173)  LC_6 Logic Functioning bit
 (43 13)  (331 173)  (331 173)  LC_6 Logic Functioning bit
 (51 13)  (339 173)  (339 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (289 174)  (289 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (315 174)  (315 174)  routing T_6_10.lc_trk_g1_3 <X> T_6_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 174)  (317 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 174)  (320 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 174)  (322 174)  routing T_6_10.lc_trk_g1_1 <X> T_6_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 174)  (323 174)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.input_2_7
 (43 14)  (331 174)  (331 174)  LC_7 Logic Functioning bit
 (0 15)  (288 175)  (288 175)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 175)  (289 175)  routing T_6_10.lc_trk_g1_5 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 175)  (310 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 175)  (311 175)  routing T_6_10.sp4_h_r_30 <X> T_6_10.lc_trk_g3_6
 (24 15)  (312 175)  (312 175)  routing T_6_10.sp4_h_r_30 <X> T_6_10.lc_trk_g3_6
 (25 15)  (313 175)  (313 175)  routing T_6_10.sp4_h_r_30 <X> T_6_10.lc_trk_g3_6
 (27 15)  (315 175)  (315 175)  routing T_6_10.lc_trk_g1_0 <X> T_6_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 175)  (317 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 175)  (318 175)  routing T_6_10.lc_trk_g1_3 <X> T_6_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 175)  (320 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (321 175)  (321 175)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.input_2_7
 (34 15)  (322 175)  (322 175)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.input_2_7
 (35 15)  (323 175)  (323 175)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.input_2_7
 (36 15)  (324 175)  (324 175)  LC_7 Logic Functioning bit
 (37 15)  (325 175)  (325 175)  LC_7 Logic Functioning bit
 (43 15)  (331 175)  (331 175)  LC_7 Logic Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (9 0)  (243 144)  (243 144)  routing T_5_9.sp4_v_t_36 <X> T_5_9.sp4_h_r_1
 (21 0)  (255 144)  (255 144)  routing T_5_9.wire_logic_cluster/lc_3/out <X> T_5_9.lc_trk_g0_3
 (22 0)  (256 144)  (256 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (234 146)  (234 146)  routing T_5_9.glb_netwk_3 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (236 146)  (236 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (260 146)  (260 146)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 146)  (262 146)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 146)  (263 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 146)  (264 146)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 146)  (266 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 146)  (267 146)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 146)  (268 146)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_1/in_3
 (41 2)  (275 146)  (275 146)  LC_1 Logic Functioning bit
 (43 2)  (277 146)  (277 146)  LC_1 Logic Functioning bit
 (45 2)  (279 146)  (279 146)  LC_1 Logic Functioning bit
 (0 3)  (234 147)  (234 147)  routing T_5_9.glb_netwk_3 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (14 3)  (248 147)  (248 147)  routing T_5_9.top_op_4 <X> T_5_9.lc_trk_g0_4
 (15 3)  (249 147)  (249 147)  routing T_5_9.top_op_4 <X> T_5_9.lc_trk_g0_4
 (17 3)  (251 147)  (251 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (261 147)  (261 147)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 147)  (262 147)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 147)  (263 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 147)  (264 147)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_1/in_1
 (51 3)  (285 147)  (285 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (261 148)  (261 148)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 148)  (262 148)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 148)  (263 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 148)  (265 148)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 148)  (266 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 148)  (267 148)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 148)  (268 148)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 148)  (269 148)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.input_2_2
 (45 4)  (279 148)  (279 148)  LC_2 Logic Functioning bit
 (27 5)  (261 149)  (261 149)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 149)  (262 149)  routing T_5_9.lc_trk_g3_1 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 149)  (263 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 149)  (264 149)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 149)  (266 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (267 149)  (267 149)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.input_2_2
 (35 5)  (269 149)  (269 149)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.input_2_2
 (36 5)  (270 149)  (270 149)  LC_2 Logic Functioning bit
 (37 5)  (271 149)  (271 149)  LC_2 Logic Functioning bit
 (53 5)  (287 149)  (287 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (260 150)  (260 150)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 150)  (262 150)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 150)  (263 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 150)  (264 150)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 150)  (265 150)  routing T_5_9.lc_trk_g0_4 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 150)  (266 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 150)  (270 150)  LC_3 Logic Functioning bit
 (38 6)  (272 150)  (272 150)  LC_3 Logic Functioning bit
 (45 6)  (279 150)  (279 150)  LC_3 Logic Functioning bit
 (52 6)  (286 150)  (286 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (256 151)  (256 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (258 151)  (258 151)  routing T_5_9.top_op_6 <X> T_5_9.lc_trk_g1_6
 (25 7)  (259 151)  (259 151)  routing T_5_9.top_op_6 <X> T_5_9.lc_trk_g1_6
 (27 7)  (261 151)  (261 151)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 151)  (262 151)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 151)  (263 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 151)  (264 151)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (14 8)  (248 152)  (248 152)  routing T_5_9.sp4_v_b_24 <X> T_5_9.lc_trk_g2_0
 (21 8)  (255 152)  (255 152)  routing T_5_9.rgt_op_3 <X> T_5_9.lc_trk_g2_3
 (22 8)  (256 152)  (256 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 152)  (258 152)  routing T_5_9.rgt_op_3 <X> T_5_9.lc_trk_g2_3
 (25 8)  (259 152)  (259 152)  routing T_5_9.rgt_op_2 <X> T_5_9.lc_trk_g2_2
 (26 8)  (260 152)  (260 152)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 152)  (261 152)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 152)  (262 152)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 152)  (263 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 152)  (264 152)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 152)  (265 152)  routing T_5_9.lc_trk_g1_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 152)  (266 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 152)  (268 152)  routing T_5_9.lc_trk_g1_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 152)  (270 152)  LC_4 Logic Functioning bit
 (38 8)  (272 152)  (272 152)  LC_4 Logic Functioning bit
 (43 8)  (277 152)  (277 152)  LC_4 Logic Functioning bit
 (45 8)  (279 152)  (279 152)  LC_4 Logic Functioning bit
 (16 9)  (250 153)  (250 153)  routing T_5_9.sp4_v_b_24 <X> T_5_9.lc_trk_g2_0
 (17 9)  (251 153)  (251 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (256 153)  (256 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (258 153)  (258 153)  routing T_5_9.rgt_op_2 <X> T_5_9.lc_trk_g2_2
 (26 9)  (260 153)  (260 153)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 153)  (262 153)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 153)  (263 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 153)  (265 153)  routing T_5_9.lc_trk_g1_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 153)  (266 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 153)  (267 153)  routing T_5_9.lc_trk_g2_0 <X> T_5_9.input_2_4
 (37 9)  (271 153)  (271 153)  LC_4 Logic Functioning bit
 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (259 154)  (259 154)  routing T_5_9.sp4_v_b_38 <X> T_5_9.lc_trk_g2_6
 (22 11)  (256 155)  (256 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 155)  (257 155)  routing T_5_9.sp4_v_b_38 <X> T_5_9.lc_trk_g2_6
 (25 11)  (259 155)  (259 155)  routing T_5_9.sp4_v_b_38 <X> T_5_9.lc_trk_g2_6
 (14 12)  (248 156)  (248 156)  routing T_5_9.rgt_op_0 <X> T_5_9.lc_trk_g3_0
 (17 12)  (251 156)  (251 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 156)  (252 156)  routing T_5_9.wire_logic_cluster/lc_1/out <X> T_5_9.lc_trk_g3_1
 (25 12)  (259 156)  (259 156)  routing T_5_9.wire_logic_cluster/lc_2/out <X> T_5_9.lc_trk_g3_2
 (26 12)  (260 156)  (260 156)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 156)  (261 156)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 156)  (262 156)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 156)  (263 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 156)  (264 156)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 156)  (266 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (269 156)  (269 156)  routing T_5_9.lc_trk_g0_4 <X> T_5_9.input_2_6
 (37 12)  (271 156)  (271 156)  LC_6 Logic Functioning bit
 (38 12)  (272 156)  (272 156)  LC_6 Logic Functioning bit
 (39 12)  (273 156)  (273 156)  LC_6 Logic Functioning bit
 (46 12)  (280 156)  (280 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (249 157)  (249 157)  routing T_5_9.rgt_op_0 <X> T_5_9.lc_trk_g3_0
 (17 13)  (251 157)  (251 157)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (256 157)  (256 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 157)  (260 157)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 157)  (262 157)  routing T_5_9.lc_trk_g2_6 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 157)  (263 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 157)  (265 157)  routing T_5_9.lc_trk_g0_3 <X> T_5_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 157)  (266 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (270 157)  (270 157)  LC_6 Logic Functioning bit
 (37 13)  (271 157)  (271 157)  LC_6 Logic Functioning bit
 (38 13)  (272 157)  (272 157)  LC_6 Logic Functioning bit
 (39 13)  (273 157)  (273 157)  LC_6 Logic Functioning bit
 (48 13)  (282 157)  (282 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (248 158)  (248 158)  routing T_5_9.wire_logic_cluster/lc_4/out <X> T_5_9.lc_trk_g3_4
 (28 14)  (262 158)  (262 158)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 158)  (263 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (37 14)  (271 158)  (271 158)  LC_7 Logic Functioning bit
 (42 14)  (276 158)  (276 158)  LC_7 Logic Functioning bit
 (17 15)  (251 159)  (251 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (261 159)  (261 159)  routing T_5_9.lc_trk_g3_0 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 159)  (262 159)  routing T_5_9.lc_trk_g3_0 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 159)  (263 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 159)  (264 159)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 159)  (266 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (267 159)  (267 159)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.input_2_7
 (35 15)  (269 159)  (269 159)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.input_2_7


LogicTile_6_9

 (21 0)  (309 144)  (309 144)  routing T_6_9.wire_logic_cluster/lc_3/out <X> T_6_9.lc_trk_g0_3
 (22 0)  (310 144)  (310 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (315 144)  (315 144)  routing T_6_9.lc_trk_g1_0 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 144)  (317 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 144)  (320 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 144)  (321 144)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 144)  (322 144)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 144)  (323 144)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.input_2_0
 (43 0)  (331 144)  (331 144)  LC_0 Logic Functioning bit
 (45 0)  (333 144)  (333 144)  LC_0 Logic Functioning bit
 (27 1)  (315 145)  (315 145)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 145)  (316 145)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 145)  (317 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 145)  (319 145)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 145)  (320 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (321 145)  (321 145)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.input_2_0
 (36 1)  (324 145)  (324 145)  LC_0 Logic Functioning bit
 (37 1)  (325 145)  (325 145)  LC_0 Logic Functioning bit
 (43 1)  (331 145)  (331 145)  LC_0 Logic Functioning bit
 (45 1)  (333 145)  (333 145)  LC_0 Logic Functioning bit
 (51 1)  (339 145)  (339 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 146)  (288 146)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (2 2)  (290 146)  (290 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 146)  (302 146)  routing T_6_9.sp4_h_l_1 <X> T_6_9.lc_trk_g0_4
 (28 2)  (316 146)  (316 146)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 146)  (317 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 146)  (318 146)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 146)  (320 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 146)  (321 146)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 146)  (322 146)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 146)  (329 146)  LC_1 Logic Functioning bit
 (43 2)  (331 146)  (331 146)  LC_1 Logic Functioning bit
 (45 2)  (333 146)  (333 146)  LC_1 Logic Functioning bit
 (0 3)  (288 147)  (288 147)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (15 3)  (303 147)  (303 147)  routing T_6_9.sp4_h_l_1 <X> T_6_9.lc_trk_g0_4
 (16 3)  (304 147)  (304 147)  routing T_6_9.sp4_h_l_1 <X> T_6_9.lc_trk_g0_4
 (17 3)  (305 147)  (305 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (41 3)  (329 147)  (329 147)  LC_1 Logic Functioning bit
 (43 3)  (331 147)  (331 147)  LC_1 Logic Functioning bit
 (45 3)  (333 147)  (333 147)  LC_1 Logic Functioning bit
 (0 4)  (288 148)  (288 148)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_7/cen
 (1 4)  (289 148)  (289 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (302 148)  (302 148)  routing T_6_9.wire_logic_cluster/lc_0/out <X> T_6_9.lc_trk_g1_0
 (32 4)  (320 148)  (320 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 148)  (321 148)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 148)  (322 148)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 148)  (323 148)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.input_2_2
 (37 4)  (325 148)  (325 148)  LC_2 Logic Functioning bit
 (43 4)  (331 148)  (331 148)  LC_2 Logic Functioning bit
 (45 4)  (333 148)  (333 148)  LC_2 Logic Functioning bit
 (1 5)  (289 149)  (289 149)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_7/cen
 (17 5)  (305 149)  (305 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (315 149)  (315 149)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 149)  (316 149)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 149)  (317 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 149)  (319 149)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 149)  (320 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (321 149)  (321 149)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.input_2_2
 (36 5)  (324 149)  (324 149)  LC_2 Logic Functioning bit
 (42 5)  (330 149)  (330 149)  LC_2 Logic Functioning bit
 (45 5)  (333 149)  (333 149)  LC_2 Logic Functioning bit
 (22 6)  (310 150)  (310 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (312 150)  (312 150)  routing T_6_9.top_op_7 <X> T_6_9.lc_trk_g1_7
 (28 6)  (316 150)  (316 150)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 150)  (317 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 150)  (318 150)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 150)  (319 150)  routing T_6_9.lc_trk_g1_7 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 150)  (320 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 150)  (322 150)  routing T_6_9.lc_trk_g1_7 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 150)  (324 150)  LC_3 Logic Functioning bit
 (38 6)  (326 150)  (326 150)  LC_3 Logic Functioning bit
 (45 6)  (333 150)  (333 150)  LC_3 Logic Functioning bit
 (21 7)  (309 151)  (309 151)  routing T_6_9.top_op_7 <X> T_6_9.lc_trk_g1_7
 (26 7)  (314 151)  (314 151)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 151)  (315 151)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 151)  (316 151)  routing T_6_9.lc_trk_g3_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 151)  (317 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 151)  (319 151)  routing T_6_9.lc_trk_g1_7 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 151)  (320 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 151)  (323 151)  routing T_6_9.lc_trk_g0_3 <X> T_6_9.input_2_3
 (36 7)  (324 151)  (324 151)  LC_3 Logic Functioning bit
 (37 7)  (325 151)  (325 151)  LC_3 Logic Functioning bit
 (39 7)  (327 151)  (327 151)  LC_3 Logic Functioning bit
 (43 7)  (331 151)  (331 151)  LC_3 Logic Functioning bit
 (45 7)  (333 151)  (333 151)  LC_3 Logic Functioning bit
 (22 9)  (310 153)  (310 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 11)  (302 155)  (302 155)  routing T_6_9.sp4_r_v_b_36 <X> T_6_9.lc_trk_g2_4
 (17 11)  (305 155)  (305 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (305 156)  (305 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 156)  (306 156)  routing T_6_9.wire_logic_cluster/lc_1/out <X> T_6_9.lc_trk_g3_1
 (25 12)  (313 156)  (313 156)  routing T_6_9.wire_logic_cluster/lc_2/out <X> T_6_9.lc_trk_g3_2
 (22 13)  (310 157)  (310 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (289 158)  (289 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (289 159)  (289 159)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_7/s_r


LogicTile_7_9

 (8 13)  (350 157)  (350 157)  routing T_7_9.sp4_h_l_41 <X> T_7_9.sp4_v_b_10
 (9 13)  (351 157)  (351 157)  routing T_7_9.sp4_h_l_41 <X> T_7_9.sp4_v_b_10
 (10 13)  (352 157)  (352 157)  routing T_7_9.sp4_h_l_41 <X> T_7_9.sp4_v_b_10


RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (3 4)  (183 132)  (183 132)  routing T_4_8.sp12_v_t_23 <X> T_4_8.sp12_h_r_0
 (19 13)  (199 141)  (199 141)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_8

 (3 4)  (237 132)  (237 132)  routing T_5_8.sp12_v_t_23 <X> T_5_8.sp12_h_r_0
 (3 12)  (237 140)  (237 140)  routing T_5_8.sp12_v_t_22 <X> T_5_8.sp12_h_r_1


LogicTile_6_8



LogicTile_7_8

 (8 3)  (350 131)  (350 131)  routing T_7_8.sp4_h_l_36 <X> T_7_8.sp4_v_t_36


RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 5)  (877 133)  (877 133)  routing T_17_8.sp12_h_l_23 <X> T_17_8.sp12_h_r_0
 (3 13)  (877 141)  (877 141)  routing T_17_8.sp12_h_l_22 <X> T_17_8.sp12_h_r_1


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 12)  (1404 140)  (1404 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_8



LogicTile_29_8

 (3 9)  (1513 137)  (1513 137)  routing T_29_8.sp12_h_l_22 <X> T_29_8.sp12_v_b_1


LogicTile_30_8

 (8 8)  (1572 136)  (1572 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7
 (10 8)  (1574 136)  (1574 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1


LogicTile_1_7

 (5 0)  (23 112)  (23 112)  routing T_1_7.sp4_v_b_6 <X> T_1_7.sp4_h_r_0
 (4 1)  (22 113)  (22 113)  routing T_1_7.sp4_v_b_6 <X> T_1_7.sp4_h_r_0
 (6 1)  (24 113)  (24 113)  routing T_1_7.sp4_v_b_6 <X> T_1_7.sp4_h_r_0


LogicTile_5_7

 (5 3)  (239 115)  (239 115)  routing T_5_7.sp4_h_l_37 <X> T_5_7.sp4_v_t_37


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 104)  (1731 104)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g1_1


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 57)  (15 57)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit


LogicTile_1_3

 (6 10)  (24 58)  (24 58)  routing T_1_3.sp4_h_l_36 <X> T_1_3.sp4_v_t_43


LogicTile_29_2

 (19 7)  (1529 39)  (1529 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 8)  (1731 40)  (1731 40)  routing T_33_2.span4_vert_b_9 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 40)  (1734 40)  routing T_33_2.span4_vert_b_9 <X> T_33_2.lc_trk_g1_1


IO_Tile_29_0

 (13 3)  (1545 13)  (1545 13)  routing T_29_0.span4_vert_31 <X> T_29_0.span4_horz_r_1

