29
1 WORK 0 SYSTEM_TOP
2 WORK 0 RST_SYNC
3 WORK 0 ClkDiv
4 WORK 0 Prescale_mux
5 WORK 0 REG_FILE
6 WORK 0 UART
7 WORK 0 UART_TX
8 WORK 0 serializer
9 WORK 0 controller_fsm
10 WORK 0 parity_calc
11 WORK 0 mux4x1
12 WORK 0 UART_RX
13 WORK 0 uart_rx_fsm
14 WORK 0 edge_bit_counter
15 WORK 0 data_sampling
16 WORK 0 deserializer
17 WORK 0 parity_check
18 WORK 0 strt_check
19 WORK 0 stop_check
20 WORK 0 DATA_SYNC
21 WORK 0 BIT_SYNC
22 WORK 0 PULSE_GEN
23 WORK 0 SYS_CTRL
24 WORK 0 CLK_GATE
25 WORK 0 ALU
26 WORK 0 ASYNC_FIFO
27 WORK 0 FIFO_MEM_CNTRL
28 WORK 0 FIFO_WR
29 WORK 0 FIFO_RD
32
../rtl/ALU.v 1 59 1 1 64770 136438344 0 0 0 0 1 0 0 1 N.A.
../rtl/ASYNC_FIFO.v 2 84 1 1 64770 136438345 0 0 0 0 1 0 0 1 N.A.
../rtl/BIT_SYNC.v 3 35 1 1 64770 136438358 0 0 0 0 1 0 1 1 N.A.
../rtl/CLK_GATE.v 4 15 1 1 64770 136438359 0 0 0 0 1 0 0 1 N.A.
../rtl/ClkDiv.v 5 42 1 1 64770 136438360 0 0 0 0 1 0 0 1 N.A.
../rtl/controller_fsm.v 6 80 1 1 64770 136438361 0 0 0 0 1 0 1 1 N.A.
../rtl/data_sampling.v 7 38 1 1 64770 136438362 0 0 0 0 1 0 1 1 N.A.
../rtl/DATA_SYNC.v 8 48 1 1 64770 136438357 0 0 0 0 1 0 1 1 N.A.
../rtl/deserializer.v 9 15 1 1 64770 136438364 0 0 0 0 1 0 0 1 N.A.
../rtl/edge_bit_counter.v 10 31 1 1 64770 136438365 0 0 0 0 1 0 0 1 N.A.
../rtl/FIFO_MEM_CNTRL.v 11 32 1 1 64770 136438366 0 0 0 0 1 0 0 1 N.A.
../rtl/FIFO_RD.v 12 32 1 1 64770 136438367 0 0 0 0 1 0 0 1 N.A.
../rtl/FIFO_WR.v 13 36 1 1 64770 136438368 0 0 0 0 1 0 0 1 N.A.
../rtl/mux4x1.v 14 25 1 1 64770 136438369 0 0 0 0 1 0 0 1 N.A.
../rtl/parity_calc.v 15 30 1 1 64770 136438370 0 0 0 0 1 0 0 1 N.A.
../rtl/parity_check.v 16 19 1 1 64770 136438371 0 0 0 0 1 0 0 1 N.A.
../rtl/Prescale_mux.v 17 15 1 1 64770 136438372 0 0 0 0 1 0 0 1 N.A.
../rtl/PULSE_GEN.v 18 17 1 1 64770 136438373 0 0 0 0 1 0 0 1 N.A.
../rtl/REG_FILE.v 19 54 1 1 64770 136438374 0 0 0 0 1 0 0 1 N.A.
../rtl/RST_SYNC.v 20 27 1 1 64770 136438375 0 0 0 0 1 0 0 1 N.A.
../rtl/serializer.v 21 31 1 1 64770 136438376 0 0 0 0 1 0 0 1 N.A.
../rtl/stop_check.v 22 16 1 1 64770 136438377 0 0 0 0 1 0 0 1 N.A.
../rtl/strt_check.v 23 16 1 1 64770 136438378 0 0 0 0 1 0 0 1 N.A.
../rtl/SYS_CTRL.v 24 208 1 1 64770 136438385 0 0 0 0 1 0 1 1 N.A.
../rtl/SYSTEM_TOP.v 25 188 1 1 64770 136438346 0 0 0 0 1 0 1 1 N.A.
../rtl/UART.v 26 46 1 1 64770 136438343 0 0 0 0 1 0 1 1 N.A.
../rtl/UART_RX.v 27 102 1 1 64770 136438363 0 0 0 0 1 0 1 1 N.A.
../rtl/uart_rx_fsm.v 28 124 1 1 64770 136438383 0 0 0 0 1 0 1 1 N.A.
../rtl/UART_TX.v 29 66 1 1 64770 136438381 0 0 0 0 1 0 1 1 N.A.
../cons/constraints.sgdc 30 -1 3 1 64770 332152284 0 0 0 0 0 0 0 0 N.A.
./system_top_spyglass/WORK 31 -1 11 1 64770 332125043 0 0 0 0 0 0 0 0 N.A.
./system_top_spyglass/cdc/cdc_setup_check/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 32 -1 7 1 64770 332125111 0 0 0 0 0 0 0 0 N.A.
1 2 60 25
2 3 84 26
3 2 36 21
4 2 16 24
5 1 40 3
6 2 81 9
7 2 39 15
8 1 48 20
9 2 15 16
10 2 32 14
11 2 33 27
12 2 33 29
13 2 37 28
14 2 26 11
15 2 30 10
16 2 20 17
17 2 16 4
18 2 18 22
19 2 54 5
20 2 28 2
21 2 32 8
22 2 17 19
23 2 17 18
24 2 208 23
25 1 188 1
26 1 46 6
27 1 102 12
28 2 125 13
29 1 66 7
