Analysis & Synthesis report for Assessment_3_Milestone3
Tue Sep 24 17:18:28 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |sdram_controller_test|sdram_controller:u0|state
  9. State Machine - |sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read|state
 10. State Machine - |sdram_controller_test|sdram_controller:u0|sdram_write:sdram_write|state
 11. State Machine - |sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |sdram_controller_test
 16. Parameter Settings for User Entity Instance: sdram_controller:u0
 17. Parameter Settings for User Entity Instance: sdram_controller:u0|sdram_initialize:sdram_init
 18. Parameter Settings for User Entity Instance: sdram_controller:u0|sdram_write:sdram_write
 19. Parameter Settings for User Entity Instance: sdram_controller:u0|sdram_read:sdram_read
 20. Port Connectivity Checks: "sdram_controller:u0|sdram_read:sdram_read"
 21. Port Connectivity Checks: "sdram_controller:u0|sdram_write:sdram_write"
 22. Port Connectivity Checks: "sdram_controller:u0|sdram_initialize:sdram_init"
 23. Port Connectivity Checks: "sdram_controller:u0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep 24 17:18:28 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; Assessment_3_Milestone3                        ;
; Top-level Entity Name           ; sdram_controller_test                          ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 82                                             ;
; Total pins                      ; 79                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+-----------------------+-------------------------+
; Option                                                                          ; Setting               ; Default Value           ;
+---------------------------------------------------------------------------------+-----------------------+-------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6        ;                         ;
; Top-level entity name                                                           ; sdram_controller_test ; Assessment_3_Milestone3 ;
; Family name                                                                     ; Cyclone V             ; Cyclone V               ;
; Use smart compilation                                                           ; Off                   ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                      ;
; Enable compact report table                                                     ; Off                   ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                     ;
; Preserve fewer node names                                                       ; On                    ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                  ; Auto                    ;
; Safe State Machine                                                              ; Off                   ; Off                     ;
; Extract Verilog State Machines                                                  ; On                    ; On                      ;
; Extract VHDL State Machines                                                     ; On                    ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                      ;
; Parallel Synthesis                                                              ; On                    ; On                      ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                    ; On                      ;
; Power-Up Don't Care                                                             ; On                    ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                     ;
; Remove Duplicate Registers                                                      ; On                    ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                    ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                     ;
; Optimization Technique                                                          ; Balanced              ; Balanced                ;
; Carry Chain Length                                                              ; 70                    ; 70                      ;
; Auto Carry Chains                                                               ; On                    ; On                      ;
; Auto Open-Drain Pins                                                            ; On                    ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                     ;
; Auto ROM Replacement                                                            ; On                    ; On                      ;
; Auto RAM Replacement                                                            ; On                    ; On                      ;
; Auto DSP Block Replacement                                                      ; On                    ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                      ;
; Strict RAM Replacement                                                          ; Off                   ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                    ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                     ;
; Auto Resource Sharing                                                           ; Off                   ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                    ; On                      ;
; Report Parameter Settings                                                       ; On                    ; On                      ;
; Report Source Assignments                                                       ; On                    ; On                      ;
; Report Connectivity Checks                                                      ; On                    ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation      ;
; HDL message level                                                               ; Level2                ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                     ;
; Clock MUX Protection                                                            ; On                    ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                     ;
; Block Design Naming                                                             ; Auto                  ; Auto                    ;
; SDC constraint protection                                                       ; Off                   ; Off                     ;
; Synthesis Effort                                                                ; Auto                  ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                     ;
+---------------------------------------------------------------------------------+-----------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; sdram_controller_test.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv ;         ;
; sdram_write.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv           ;         ;
; sdram_read.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_read.sv            ;         ;
; sdram_initialize.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_initialize.sv      ;         ;
; sdram_controller.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller.sv      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 65             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 110            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 16             ;
;     -- 5 input functions                    ; 17             ;
;     -- 4 input functions                    ; 7              ;
;     -- <=3 input functions                  ; 68             ;
;                                             ;                ;
; Dedicated logic registers                   ; 82             ;
;                                             ;                ;
; I/O pins                                    ; 79             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 84             ;
; Total fan-out                               ; 720            ;
; Average fan-out                             ; 2.06           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name           ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------------+--------------+
; |sdram_controller_test              ; 110 (14)            ; 82 (3)                    ; 0                 ; 0          ; 79   ; 0            ; |sdram_controller_test                                                 ; sdram_controller_test ; work         ;
;    |sdram_controller:u0|            ; 96 (13)             ; 79 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_controller_test|sdram_controller:u0                             ; sdram_controller      ; work         ;
;       |sdram_initialize:sdram_init| ; 41 (41)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init ; sdram_initialize      ; work         ;
;       |sdram_read:sdram_read|       ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read       ; sdram_read            ; work         ;
;       |sdram_write:sdram_write|     ; 24 (24)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_controller_test|sdram_controller:u0|sdram_write:sdram_write     ; sdram_write           ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_controller_test|sdram_controller:u0|state                                                                                                            ;
+------------------+----------------+------------------+----------------+----------------+------------------+------------+----------------+------------------+----------------+
; Name             ; state.READ_FIN ; state.READ_START ; state.WRIT_ACK ; state.WRIT_FIN ; state.WRIT_START ; state.IDLE ; state.INIT_FIN ; state.INIT_START ; state.READ_ACK ;
+------------------+----------------+------------------+----------------+----------------+------------------+------------+----------------+------------------+----------------+
; state.INIT_START ; 0              ; 0                ; 0              ; 0              ; 0                ; 0          ; 0              ; 0                ; 0              ;
; state.INIT_FIN   ; 0              ; 0                ; 0              ; 0              ; 0                ; 0          ; 1              ; 1                ; 0              ;
; state.IDLE       ; 0              ; 0                ; 0              ; 0              ; 0                ; 1          ; 0              ; 1                ; 0              ;
; state.WRIT_START ; 0              ; 0                ; 0              ; 0              ; 1                ; 0          ; 0              ; 1                ; 0              ;
; state.WRIT_FIN   ; 0              ; 0                ; 0              ; 1              ; 0                ; 0          ; 0              ; 1                ; 0              ;
; state.WRIT_ACK   ; 0              ; 0                ; 1              ; 0              ; 0                ; 0          ; 0              ; 1                ; 0              ;
; state.READ_START ; 0              ; 1                ; 0              ; 0              ; 0                ; 0          ; 0              ; 1                ; 0              ;
; state.READ_FIN   ; 1              ; 0                ; 0              ; 0              ; 0                ; 0          ; 0              ; 1                ; 0              ;
; state.READ_ACK   ; 0              ; 0                ; 0              ; 0              ; 0                ; 0          ; 0              ; 1                ; 1              ;
+------------------+----------------+------------------+----------------+----------------+------------------+------------+----------------+------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read|state                                                                                  ;
+---------------------+----------------+--------------------+---------------------+---------------------+-----------------+-----------------+----------------+------------+
; Name                ; state.READ_FIN ; state.READ_READING ; state.READ_CAS2_NOP ; state.READ_CAS1_NOP ; state.READ_READ ; state.READ_NOP1 ; state.READ_ACT ; state.IDLE ;
+---------------------+----------------+--------------------+---------------------+---------------------+-----------------+-----------------+----------------+------------+
; state.IDLE          ; 0              ; 0                  ; 0                   ; 0                   ; 0               ; 0               ; 0              ; 0          ;
; state.READ_ACT      ; 0              ; 0                  ; 0                   ; 0                   ; 0               ; 0               ; 1              ; 1          ;
; state.READ_NOP1     ; 0              ; 0                  ; 0                   ; 0                   ; 0               ; 1               ; 0              ; 1          ;
; state.READ_READ     ; 0              ; 0                  ; 0                   ; 0                   ; 1               ; 0               ; 0              ; 1          ;
; state.READ_CAS1_NOP ; 0              ; 0                  ; 0                   ; 1                   ; 0               ; 0               ; 0              ; 1          ;
; state.READ_CAS2_NOP ; 0              ; 0                  ; 1                   ; 0                   ; 0               ; 0               ; 0              ; 1          ;
; state.READ_READING  ; 0              ; 1                  ; 0                   ; 0                   ; 0               ; 0               ; 0              ; 1          ;
; state.READ_FIN      ; 1              ; 0                  ; 0                   ; 0                   ; 0               ; 0               ; 0              ; 1          ;
+---------------------+----------------+--------------------+---------------------+---------------------+-----------------+-----------------+----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_controller_test|sdram_controller:u0|sdram_write:sdram_write|state                                                     ;
+--------------------+----------------+-----------------+--------------------+------------------+-----------------+----------------+-----------+
; Name               ; state.WRIT_FIN ; state.WRIT_NOP2 ; state.WRIT_WRITING ; state.WRIT_WRITE ; state.WRIT_NOP1 ; state.WRIT_ACT ; state.000 ;
+--------------------+----------------+-----------------+--------------------+------------------+-----------------+----------------+-----------+
; state.000          ; 0              ; 0               ; 0                  ; 0                ; 0               ; 0              ; 0         ;
; state.WRIT_ACT     ; 0              ; 0               ; 0                  ; 0                ; 0               ; 1              ; 1         ;
; state.WRIT_NOP1    ; 0              ; 0               ; 0                  ; 0                ; 1               ; 0              ; 1         ;
; state.WRIT_WRITE   ; 0              ; 0               ; 0                  ; 1                ; 0               ; 0              ; 1         ;
; state.WRIT_WRITING ; 0              ; 0               ; 1                  ; 0                ; 0               ; 0              ; 1         ;
; state.WRIT_NOP2    ; 0              ; 1               ; 0                  ; 0                ; 0               ; 0              ; 1         ;
; state.WRIT_FIN     ; 1              ; 0               ; 0                  ; 0                ; 0               ; 0              ; 1         ;
+--------------------+----------------+-----------------+--------------------+------------------+-----------------+----------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init|state                                                            ;
+-----------------+----------------+-----------------+-----------------+-----------------+----------------+----------------+-----------------+------------+
; Name            ; state.INIT_FIN ; state.INIT_NOP3 ; state.INIT_LOAD ; state.INIT_NOP2 ; state.INIT_REF ; state.INIT_PRE ; state.INIT_NOP1 ; state.IDLE ;
+-----------------+----------------+-----------------+-----------------+-----------------+----------------+----------------+-----------------+------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 0          ;
; state.INIT_NOP1 ; 0              ; 0               ; 0               ; 0               ; 0              ; 0              ; 1               ; 1          ;
; state.INIT_PRE  ; 0              ; 0               ; 0               ; 0               ; 0              ; 1              ; 0               ; 1          ;
; state.INIT_REF  ; 0              ; 0               ; 0               ; 0               ; 1              ; 0              ; 0               ; 1          ;
; state.INIT_NOP2 ; 0              ; 0               ; 0               ; 1               ; 0              ; 0              ; 0               ; 1          ;
; state.INIT_LOAD ; 0              ; 0               ; 1               ; 0               ; 0              ; 0              ; 0               ; 1          ;
; state.INIT_NOP3 ; 0              ; 1               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1          ;
; state.INIT_FIN  ; 1              ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1          ;
+-----------------+----------------+-----------------+-----------------+-----------------+----------------+----------------+-----------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+----------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                  ;
+----------------------------------------------------------------------+---------------------------------------------------------------------+
; sdram_controller:u0|sdram_write:sdram_write|data[8,9]                ; Stuck at GND due to stuck port data_in                              ;
; sdram_controller:u0|sdram_write:sdram_write|bank[0,1]                ; Stuck at GND due to stuck port data_in                              ;
; sdram_controller:u0|sdram_write:sdram_write|address[0..2,5..9,11,12] ; Stuck at GND due to stuck port data_in                              ;
; sdram_controller:u0|sdram_write:sdram_write|command[3]               ; Stuck at GND due to stuck port data_in                              ;
; sdram_controller:u0|state~2                                          ; Lost fanout                                                         ;
; sdram_controller:u0|state~3                                          ; Lost fanout                                                         ;
; sdram_controller:u0|state~4                                          ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_read:sdram_read|state~2                    ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_read:sdram_read|state~3                    ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_read:sdram_read|state~4                    ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_write:sdram_write|state~2                  ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_write:sdram_write|state~3                  ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_write:sdram_write|state~4                  ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_initialize:sdram_init|state~2              ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_initialize:sdram_init|state~3              ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_initialize:sdram_init|state~4              ; Lost fanout                                                         ;
; sdram_controller:u0|sdram_write:sdram_write|command[0,1]             ; Merged with sdram_controller:u0|sdram_write:sdram_write|address[10] ;
; sdram_controller:u0|sdram_write:sdram_write|dqm[1]                   ; Merged with sdram_controller:u0|sdram_write:sdram_write|dqm[0]      ;
; Total Number of Removed Registers = 30                               ;                                                                     ;
+----------------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sdram_controller_test|state[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sdram_controller_test|data     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sdram_controller_test|Mux4     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sdram_controller_test ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                                              ;
; WRIT_START     ; 001   ; Unsigned Binary                                              ;
; WRIT_FIN       ; 010   ; Unsigned Binary                                              ;
; READ_START     ; 011   ; Unsigned Binary                                              ;
; READ_FIN       ; 100   ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INIT_START     ; 0000  ; Unsigned Binary                         ;
; INIT_FIN       ; 0001  ; Unsigned Binary                         ;
; IDLE           ; 0010  ; Unsigned Binary                         ;
; WRIT_START     ; 0011  ; Unsigned Binary                         ;
; WRIT_FIN       ; 0100  ; Unsigned Binary                         ;
; WRIT_ACK       ; 0101  ; Unsigned Binary                         ;
; READ_START     ; 0110  ; Unsigned Binary                         ;
; READ_FIN       ; 0111  ; Unsigned Binary                         ;
; READ_ACK       ; 1000  ; Unsigned Binary                         ;
; INIT           ; 001   ; Unsigned Binary                         ;
; WRIT           ; 010   ; Unsigned Binary                         ;
; READ           ; 100   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u0|sdram_initialize:sdram_init ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                     ;
; INIT_NOP1      ; 001   ; Unsigned Binary                                                     ;
; INIT_PRE       ; 010   ; Unsigned Binary                                                     ;
; INIT_REF       ; 011   ; Unsigned Binary                                                     ;
; INIT_NOP2      ; 100   ; Unsigned Binary                                                     ;
; INIT_LOAD      ; 101   ; Unsigned Binary                                                     ;
; INIT_NOP3      ; 110   ; Unsigned Binary                                                     ;
; INIT_FIN       ; 111   ; Unsigned Binary                                                     ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                     ;
; CMD_MRS        ; 0000  ; Unsigned Binary                                                     ;
; CMD_REF        ; 0001  ; Unsigned Binary                                                     ;
; CMD_PALL       ; 0010  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u0|sdram_write:sdram_write ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                 ;
; WRIT_ACT       ; 001   ; Unsigned Binary                                                 ;
; WRIT_NOP1      ; 010   ; Unsigned Binary                                                 ;
; WRIT_WRITE     ; 011   ; Unsigned Binary                                                 ;
; WRIT_WRITING   ; 100   ; Unsigned Binary                                                 ;
; WRIT_NOP2      ; 101   ; Unsigned Binary                                                 ;
; WRIT_FIN       ; 110   ; Unsigned Binary                                                 ;
; BIT_LENGTH     ; 15    ; Signed Integer                                                  ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                 ;
; CMD_BACT       ; 0011  ; Unsigned Binary                                                 ;
; CMD_WRIT       ; 0100  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:u0|sdram_read:sdram_read ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                               ;
; READ_ACT       ; 001   ; Unsigned Binary                                               ;
; READ_NOP1      ; 010   ; Unsigned Binary                                               ;
; READ_READ      ; 011   ; Unsigned Binary                                               ;
; READ_CAS1_NOP  ; 100   ; Unsigned Binary                                               ;
; READ_CAS2_NOP  ; 101   ; Unsigned Binary                                               ;
; READ_READING   ; 110   ; Unsigned Binary                                               ;
; READ_FIN       ; 111   ; Unsigned Binary                                               ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                               ;
; CMD_BACT       ; 0011  ; Unsigned Binary                                               ;
; CMD_READ       ; 0101  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u0|sdram_read:sdram_read" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; icolumn[2..0] ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u0|sdram_write:sdram_write" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; icolumn[2..0] ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u0|sdram_initialize:sdram_init"                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; DRAM_DQ ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:u0"                                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iwrite_data        ; Input  ; Warning  ; Input port expression (128 bits) is wider than the input port (16 bits) it drives.  The 112 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iwrite_data[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; oread_data         ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (128 bits) it drives.  The 112 most-significant bit(s) in the port expression will be connected to GND.            ;
; oread_data[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 82                          ;
;     CLR               ; 32                          ;
;     ENA               ; 10                          ;
;     SCLR              ; 8                           ;
;     plain             ; 32                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 113                         ;
;     arith             ; 29                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 3                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 82                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 17                          ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 79                          ;
;                       ;                             ;
; Max LUT depth         ; 2.40                        ;
; Average LUT depth     ; 1.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Sep 24 17:18:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Assessment_3_Milestone3 -c Assessment_3_Milestone3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller_test.sv
    Info (12023): Found entity 1: sdram_controller_test File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_write.sv
    Info (12023): Found entity 1: sdram_write File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sdram_read.sv
    Info (12023): Found entity 1: sdram_read File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_read.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sdram_initialize.sv
    Info (12023): Found entity 1: sdram_initialize File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_initialize.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.sv
    Info (12023): Found entity 1: sdram_controller File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller.sv Line: 6
Info (12127): Elaborating entity "sdram_controller_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sdram_controller_test.sv(70): truncated value with size 24 to match size of target (22) File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 70
Warning (10034): Output port "GPIO[31..10]" at sdram_controller_test.sv(25) has no driver File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:u0" File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 218
Info (12128): Elaborating entity "sdram_initialize" for hierarchy "sdram_controller:u0|sdram_initialize:sdram_init" File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller.sv Line: 327
Warning (10858): Verilog HDL warning at sdram_initialize.sv(68): object dqm used but never assigned File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_initialize.sv Line: 68
Warning (10030): Net "dqm" at sdram_initialize.sv(68) has no driver or initial value, using a default initial value '0' File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_initialize.sv Line: 68
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_controller:u0|sdram_write:sdram_write" File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller.sv Line: 353
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_controller:u0|sdram_read:sdram_read" File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller.sv Line: 379
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[0]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[1]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[2]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[3]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[4]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[5]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[6]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[7]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[8]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
    Warning (13049): Converted tri-state buffer "sdram_controller:u0|sdram_write:sdram_write|DRAM_DQ[9]" feeding internal logic into a wire File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_write.sv Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[11]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[12]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[13]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[14]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[15]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[16]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[17]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[18]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[19]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[20]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[21]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[22]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[23]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[24]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[25]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[26]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[27]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[28]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[29]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[30]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "GPIO[31]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 25
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/sdram_controller_test.sv Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "Assessment_3_Milestone3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Assessment_3_Milestone3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Assessment_3_Milestone3 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "my_first_fpga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/output_files/Assessment_3_Milestone3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 200 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 121 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Tue Sep 24 17:18:28 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tranm/Desktop/ADD2/Assessment_3/Assessment_3_chung/Assessment_3_Milestone3/output_files/Assessment_3_Milestone3.map.smsg.


