# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name ps_ddr \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_ps_ddr \
    op interface \
    ports { m_axi_ps_ddr_AWVALID { O 1 bit } m_axi_ps_ddr_AWREADY { I 1 bit } m_axi_ps_ddr_AWADDR { O 32 vector } m_axi_ps_ddr_AWID { O 1 vector } m_axi_ps_ddr_AWLEN { O 32 vector } m_axi_ps_ddr_AWSIZE { O 3 vector } m_axi_ps_ddr_AWBURST { O 2 vector } m_axi_ps_ddr_AWLOCK { O 2 vector } m_axi_ps_ddr_AWCACHE { O 4 vector } m_axi_ps_ddr_AWPROT { O 3 vector } m_axi_ps_ddr_AWQOS { O 4 vector } m_axi_ps_ddr_AWREGION { O 4 vector } m_axi_ps_ddr_AWUSER { O 1 vector } m_axi_ps_ddr_WVALID { O 1 bit } m_axi_ps_ddr_WREADY { I 1 bit } m_axi_ps_ddr_WDATA { O 8 vector } m_axi_ps_ddr_WSTRB { O 1 vector } m_axi_ps_ddr_WLAST { O 1 bit } m_axi_ps_ddr_WID { O 1 vector } m_axi_ps_ddr_WUSER { O 1 vector } m_axi_ps_ddr_ARVALID { O 1 bit } m_axi_ps_ddr_ARREADY { I 1 bit } m_axi_ps_ddr_ARADDR { O 32 vector } m_axi_ps_ddr_ARID { O 1 vector } m_axi_ps_ddr_ARLEN { O 32 vector } m_axi_ps_ddr_ARSIZE { O 3 vector } m_axi_ps_ddr_ARBURST { O 2 vector } m_axi_ps_ddr_ARLOCK { O 2 vector } m_axi_ps_ddr_ARCACHE { O 4 vector } m_axi_ps_ddr_ARPROT { O 3 vector } m_axi_ps_ddr_ARQOS { O 4 vector } m_axi_ps_ddr_ARREGION { O 4 vector } m_axi_ps_ddr_ARUSER { O 1 vector } m_axi_ps_ddr_RVALID { I 1 bit } m_axi_ps_ddr_RREADY { O 1 bit } m_axi_ps_ddr_RDATA { I 8 vector } m_axi_ps_ddr_RLAST { I 1 bit } m_axi_ps_ddr_RID { I 1 vector } m_axi_ps_ddr_RFIFONUM { I 11 vector } m_axi_ps_ddr_RUSER { I 1 vector } m_axi_ps_ddr_RRESP { I 2 vector } m_axi_ps_ddr_BVALID { I 1 bit } m_axi_ps_ddr_BREADY { O 1 bit } m_axi_ps_ddr_BRESP { I 2 vector } m_axi_ps_ddr_BID { I 1 vector } m_axi_ps_ddr_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name ddr \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ddr \
    op interface \
    ports { ddr { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name clu_addr \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_clu_addr \
    op interface \
    ports { m_axi_clu_addr_AWVALID { O 1 bit } m_axi_clu_addr_AWREADY { I 1 bit } m_axi_clu_addr_AWADDR { O 32 vector } m_axi_clu_addr_AWID { O 1 vector } m_axi_clu_addr_AWLEN { O 32 vector } m_axi_clu_addr_AWSIZE { O 3 vector } m_axi_clu_addr_AWBURST { O 2 vector } m_axi_clu_addr_AWLOCK { O 2 vector } m_axi_clu_addr_AWCACHE { O 4 vector } m_axi_clu_addr_AWPROT { O 3 vector } m_axi_clu_addr_AWQOS { O 4 vector } m_axi_clu_addr_AWREGION { O 4 vector } m_axi_clu_addr_AWUSER { O 1 vector } m_axi_clu_addr_WVALID { O 1 bit } m_axi_clu_addr_WREADY { I 1 bit } m_axi_clu_addr_WDATA { O 32 vector } m_axi_clu_addr_WSTRB { O 4 vector } m_axi_clu_addr_WLAST { O 1 bit } m_axi_clu_addr_WID { O 1 vector } m_axi_clu_addr_WUSER { O 1 vector } m_axi_clu_addr_ARVALID { O 1 bit } m_axi_clu_addr_ARREADY { I 1 bit } m_axi_clu_addr_ARADDR { O 32 vector } m_axi_clu_addr_ARID { O 1 vector } m_axi_clu_addr_ARLEN { O 32 vector } m_axi_clu_addr_ARSIZE { O 3 vector } m_axi_clu_addr_ARBURST { O 2 vector } m_axi_clu_addr_ARLOCK { O 2 vector } m_axi_clu_addr_ARCACHE { O 4 vector } m_axi_clu_addr_ARPROT { O 3 vector } m_axi_clu_addr_ARQOS { O 4 vector } m_axi_clu_addr_ARREGION { O 4 vector } m_axi_clu_addr_ARUSER { O 1 vector } m_axi_clu_addr_RVALID { I 1 bit } m_axi_clu_addr_RREADY { O 1 bit } m_axi_clu_addr_RDATA { I 32 vector } m_axi_clu_addr_RLAST { I 1 bit } m_axi_clu_addr_RID { I 1 vector } m_axi_clu_addr_RFIFONUM { I 9 vector } m_axi_clu_addr_RUSER { I 1 vector } m_axi_clu_addr_RRESP { I 2 vector } m_axi_clu_addr_BVALID { I 1 bit } m_axi_clu_addr_BREADY { O 1 bit } m_axi_clu_addr_BRESP { I 2 vector } m_axi_clu_addr_BID { I 1 vector } m_axi_clu_addr_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name uartbase \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_uartbase \
    op interface \
    ports { uartbase { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name ts_in \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ts_in \
    op interface \
    ports { ts_in { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name init_device_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_init_device_read \
    op interface \
    ports { init_device_read { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name EN \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_EN \
    op interface \
    ports { EN { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name received_uart \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_received_uart \
    op interface \
    ports { received_uart { O 32 vector } received_uart_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


