
elastic_actuator_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c870  08000200  08000200  00010200  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  0800ca70  0800ca70  0001ca70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce30  0800ce30  000209e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce30  0800ce30  0001ce30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce38  0800ce38  000209e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ce38  0800ce38  0001ce38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce40  0800ce40  0001ce40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009e0  20000000  0800ce44  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  200009e0  0800d824  000209e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000e74  0800d824  00020e74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000209e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d04  00000000  00000000  00020a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000032b6  00000000  00000000  00036714  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001388  00000000  00000000  000399d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011f8  00000000  00000000  0003ad58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024676  00000000  00000000  0003bf50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012a81  00000000  00000000  000605c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d6166  00000000  00000000  00073047  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007f  00000000  00000000  001491ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c00  00000000  00000000  0014922c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200009e0 	.word	0x200009e0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800ca58 	.word	0x0800ca58

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200009e4 	.word	0x200009e4
 800023c:	0800ca58 	.word	0x0800ca58

08000240 <strlen>:
 8000240:	f890 f000 	pld	[r0]
 8000244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000248:	f020 0107 	bic.w	r1, r0, #7
 800024c:	f06f 0c00 	mvn.w	ip, #0
 8000250:	f010 0407 	ands.w	r4, r0, #7
 8000254:	f891 f020 	pld	[r1, #32]
 8000258:	f040 8049 	bne.w	80002ee <strlen+0xae>
 800025c:	f04f 0400 	mov.w	r4, #0
 8000260:	f06f 0007 	mvn.w	r0, #7
 8000264:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000268:	f891 f040 	pld	[r1, #64]	; 0x40
 800026c:	f100 0008 	add.w	r0, r0, #8
 8000270:	fa82 f24c 	uadd8	r2, r2, ip
 8000274:	faa4 f28c 	sel	r2, r4, ip
 8000278:	fa83 f34c 	uadd8	r3, r3, ip
 800027c:	faa2 f38c 	sel	r3, r2, ip
 8000280:	bb4b      	cbnz	r3, 80002d6 <strlen+0x96>
 8000282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000286:	fa82 f24c 	uadd8	r2, r2, ip
 800028a:	f100 0008 	add.w	r0, r0, #8
 800028e:	faa4 f28c 	sel	r2, r4, ip
 8000292:	fa83 f34c 	uadd8	r3, r3, ip
 8000296:	faa2 f38c 	sel	r3, r2, ip
 800029a:	b9e3      	cbnz	r3, 80002d6 <strlen+0x96>
 800029c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 80002a0:	fa82 f24c 	uadd8	r2, r2, ip
 80002a4:	f100 0008 	add.w	r0, r0, #8
 80002a8:	faa4 f28c 	sel	r2, r4, ip
 80002ac:	fa83 f34c 	uadd8	r3, r3, ip
 80002b0:	faa2 f38c 	sel	r3, r2, ip
 80002b4:	b97b      	cbnz	r3, 80002d6 <strlen+0x96>
 80002b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 80002ba:	f101 0120 	add.w	r1, r1, #32
 80002be:	fa82 f24c 	uadd8	r2, r2, ip
 80002c2:	f100 0008 	add.w	r0, r0, #8
 80002c6:	faa4 f28c 	sel	r2, r4, ip
 80002ca:	fa83 f34c 	uadd8	r3, r3, ip
 80002ce:	faa2 f38c 	sel	r3, r2, ip
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d0c6      	beq.n	8000264 <strlen+0x24>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	bf04      	itt	eq
 80002da:	3004      	addeq	r0, #4
 80002dc:	461a      	moveq	r2, r3
 80002de:	ba12      	rev	r2, r2
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80002e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80002ec:	4770      	bx	lr
 80002ee:	e9d1 2300 	ldrd	r2, r3, [r1]
 80002f2:	f004 0503 	and.w	r5, r4, #3
 80002f6:	f1c4 0000 	rsb	r0, r4, #0
 80002fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80002fe:	f014 0f04 	tst.w	r4, #4
 8000302:	f891 f040 	pld	[r1, #64]	; 0x40
 8000306:	fa0c f505 	lsl.w	r5, ip, r5
 800030a:	ea62 0205 	orn	r2, r2, r5
 800030e:	bf1c      	itt	ne
 8000310:	ea63 0305 	ornne	r3, r3, r5
 8000314:	4662      	movne	r2, ip
 8000316:	f04f 0400 	mov.w	r4, #0
 800031a:	e7a9      	b.n	8000270 <strlen+0x30>
 800031c:	0000      	movs	r0, r0
	...

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <memcpy>:
 80003c0:	4684      	mov	ip, r0
 80003c2:	ea41 0300 	orr.w	r3, r1, r0
 80003c6:	f013 0303 	ands.w	r3, r3, #3
 80003ca:	d16d      	bne.n	80004a8 <memcpy+0xe8>
 80003cc:	3a40      	subs	r2, #64	; 0x40
 80003ce:	d341      	bcc.n	8000454 <memcpy+0x94>
 80003d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80003d4:	f840 3b04 	str.w	r3, [r0], #4
 80003d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80003dc:	f840 3b04 	str.w	r3, [r0], #4
 80003e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80003e4:	f840 3b04 	str.w	r3, [r0], #4
 80003e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80003ec:	f840 3b04 	str.w	r3, [r0], #4
 80003f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80003f4:	f840 3b04 	str.w	r3, [r0], #4
 80003f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80003fc:	f840 3b04 	str.w	r3, [r0], #4
 8000400:	f851 3b04 	ldr.w	r3, [r1], #4
 8000404:	f840 3b04 	str.w	r3, [r0], #4
 8000408:	f851 3b04 	ldr.w	r3, [r1], #4
 800040c:	f840 3b04 	str.w	r3, [r0], #4
 8000410:	f851 3b04 	ldr.w	r3, [r1], #4
 8000414:	f840 3b04 	str.w	r3, [r0], #4
 8000418:	f851 3b04 	ldr.w	r3, [r1], #4
 800041c:	f840 3b04 	str.w	r3, [r0], #4
 8000420:	f851 3b04 	ldr.w	r3, [r1], #4
 8000424:	f840 3b04 	str.w	r3, [r0], #4
 8000428:	f851 3b04 	ldr.w	r3, [r1], #4
 800042c:	f840 3b04 	str.w	r3, [r0], #4
 8000430:	f851 3b04 	ldr.w	r3, [r1], #4
 8000434:	f840 3b04 	str.w	r3, [r0], #4
 8000438:	f851 3b04 	ldr.w	r3, [r1], #4
 800043c:	f840 3b04 	str.w	r3, [r0], #4
 8000440:	f851 3b04 	ldr.w	r3, [r1], #4
 8000444:	f840 3b04 	str.w	r3, [r0], #4
 8000448:	f851 3b04 	ldr.w	r3, [r1], #4
 800044c:	f840 3b04 	str.w	r3, [r0], #4
 8000450:	3a40      	subs	r2, #64	; 0x40
 8000452:	d2bd      	bcs.n	80003d0 <memcpy+0x10>
 8000454:	3230      	adds	r2, #48	; 0x30
 8000456:	d311      	bcc.n	800047c <memcpy+0xbc>
 8000458:	f851 3b04 	ldr.w	r3, [r1], #4
 800045c:	f840 3b04 	str.w	r3, [r0], #4
 8000460:	f851 3b04 	ldr.w	r3, [r1], #4
 8000464:	f840 3b04 	str.w	r3, [r0], #4
 8000468:	f851 3b04 	ldr.w	r3, [r1], #4
 800046c:	f840 3b04 	str.w	r3, [r0], #4
 8000470:	f851 3b04 	ldr.w	r3, [r1], #4
 8000474:	f840 3b04 	str.w	r3, [r0], #4
 8000478:	3a10      	subs	r2, #16
 800047a:	d2ed      	bcs.n	8000458 <memcpy+0x98>
 800047c:	320c      	adds	r2, #12
 800047e:	d305      	bcc.n	800048c <memcpy+0xcc>
 8000480:	f851 3b04 	ldr.w	r3, [r1], #4
 8000484:	f840 3b04 	str.w	r3, [r0], #4
 8000488:	3a04      	subs	r2, #4
 800048a:	d2f9      	bcs.n	8000480 <memcpy+0xc0>
 800048c:	3204      	adds	r2, #4
 800048e:	d008      	beq.n	80004a2 <memcpy+0xe2>
 8000490:	07d2      	lsls	r2, r2, #31
 8000492:	bf1c      	itt	ne
 8000494:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000498:	f800 3b01 	strbne.w	r3, [r0], #1
 800049c:	d301      	bcc.n	80004a2 <memcpy+0xe2>
 800049e:	880b      	ldrh	r3, [r1, #0]
 80004a0:	8003      	strh	r3, [r0, #0]
 80004a2:	4660      	mov	r0, ip
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	2a08      	cmp	r2, #8
 80004aa:	d313      	bcc.n	80004d4 <memcpy+0x114>
 80004ac:	078b      	lsls	r3, r1, #30
 80004ae:	d08d      	beq.n	80003cc <memcpy+0xc>
 80004b0:	f010 0303 	ands.w	r3, r0, #3
 80004b4:	d08a      	beq.n	80003cc <memcpy+0xc>
 80004b6:	f1c3 0304 	rsb	r3, r3, #4
 80004ba:	1ad2      	subs	r2, r2, r3
 80004bc:	07db      	lsls	r3, r3, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d380      	bcc.n	80003cc <memcpy+0xc>
 80004ca:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004ce:	f820 3b02 	strh.w	r3, [r0], #2
 80004d2:	e77b      	b.n	80003cc <memcpy+0xc>
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d3d9      	bcc.n	800048c <memcpy+0xcc>
 80004d8:	3a01      	subs	r2, #1
 80004da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80004de:	f800 3b01 	strb.w	r3, [r0], #1
 80004e2:	d2f9      	bcs.n	80004d8 <memcpy+0x118>
 80004e4:	780b      	ldrb	r3, [r1, #0]
 80004e6:	7003      	strb	r3, [r0, #0]
 80004e8:	784b      	ldrb	r3, [r1, #1]
 80004ea:	7043      	strb	r3, [r0, #1]
 80004ec:	788b      	ldrb	r3, [r1, #2]
 80004ee:	7083      	strb	r3, [r0, #2]
 80004f0:	4660      	mov	r0, ip
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_drsub>:
 80004f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e002      	b.n	8000500 <__adddf3>
 80004fa:	bf00      	nop

080004fc <__aeabi_dsub>:
 80004fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000500 <__adddf3>:
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000506:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800050a:	ea94 0f05 	teq	r4, r5
 800050e:	bf08      	it	eq
 8000510:	ea90 0f02 	teqeq	r0, r2
 8000514:	bf1f      	itttt	ne
 8000516:	ea54 0c00 	orrsne.w	ip, r4, r0
 800051a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800051e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000522:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000526:	f000 80e2 	beq.w	80006ee <__adddf3+0x1ee>
 800052a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800052e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000532:	bfb8      	it	lt
 8000534:	426d      	neglt	r5, r5
 8000536:	dd0c      	ble.n	8000552 <__adddf3+0x52>
 8000538:	442c      	add	r4, r5
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	ea82 0000 	eor.w	r0, r2, r0
 8000546:	ea83 0101 	eor.w	r1, r3, r1
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	2d36      	cmp	r5, #54	; 0x36
 8000554:	bf88      	it	hi
 8000556:	bd30      	pophi	{r4, r5, pc}
 8000558:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800055c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000560:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000564:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000568:	d002      	beq.n	8000570 <__adddf3+0x70>
 800056a:	4240      	negs	r0, r0
 800056c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000570:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000574:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000578:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800057c:	d002      	beq.n	8000584 <__adddf3+0x84>
 800057e:	4252      	negs	r2, r2
 8000580:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000584:	ea94 0f05 	teq	r4, r5
 8000588:	f000 80a7 	beq.w	80006da <__adddf3+0x1da>
 800058c:	f1a4 0401 	sub.w	r4, r4, #1
 8000590:	f1d5 0e20 	rsbs	lr, r5, #32
 8000594:	db0d      	blt.n	80005b2 <__adddf3+0xb2>
 8000596:	fa02 fc0e 	lsl.w	ip, r2, lr
 800059a:	fa22 f205 	lsr.w	r2, r2, r5
 800059e:	1880      	adds	r0, r0, r2
 80005a0:	f141 0100 	adc.w	r1, r1, #0
 80005a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005a8:	1880      	adds	r0, r0, r2
 80005aa:	fa43 f305 	asr.w	r3, r3, r5
 80005ae:	4159      	adcs	r1, r3
 80005b0:	e00e      	b.n	80005d0 <__adddf3+0xd0>
 80005b2:	f1a5 0520 	sub.w	r5, r5, #32
 80005b6:	f10e 0e20 	add.w	lr, lr, #32
 80005ba:	2a01      	cmp	r2, #1
 80005bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005c0:	bf28      	it	cs
 80005c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005c6:	fa43 f305 	asr.w	r3, r3, r5
 80005ca:	18c0      	adds	r0, r0, r3
 80005cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	d507      	bpl.n	80005e6 <__adddf3+0xe6>
 80005d6:	f04f 0e00 	mov.w	lr, #0
 80005da:	f1dc 0c00 	rsbs	ip, ip, #0
 80005de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ea:	d31b      	bcc.n	8000624 <__adddf3+0x124>
 80005ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005f0:	d30c      	bcc.n	800060c <__adddf3+0x10c>
 80005f2:	0849      	lsrs	r1, r1, #1
 80005f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005fc:	f104 0401 	add.w	r4, r4, #1
 8000600:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000604:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000608:	f080 809a 	bcs.w	8000740 <__adddf3+0x240>
 800060c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	ea41 0105 	orr.w	r1, r1, r5
 8000622:	bd30      	pop	{r4, r5, pc}
 8000624:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000628:	4140      	adcs	r0, r0
 800062a:	eb41 0101 	adc.w	r1, r1, r1
 800062e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000632:	f1a4 0401 	sub.w	r4, r4, #1
 8000636:	d1e9      	bne.n	800060c <__adddf3+0x10c>
 8000638:	f091 0f00 	teq	r1, #0
 800063c:	bf04      	itt	eq
 800063e:	4601      	moveq	r1, r0
 8000640:	2000      	moveq	r0, #0
 8000642:	fab1 f381 	clz	r3, r1
 8000646:	bf08      	it	eq
 8000648:	3320      	addeq	r3, #32
 800064a:	f1a3 030b 	sub.w	r3, r3, #11
 800064e:	f1b3 0220 	subs.w	r2, r3, #32
 8000652:	da0c      	bge.n	800066e <__adddf3+0x16e>
 8000654:	320c      	adds	r2, #12
 8000656:	dd08      	ble.n	800066a <__adddf3+0x16a>
 8000658:	f102 0c14 	add.w	ip, r2, #20
 800065c:	f1c2 020c 	rsb	r2, r2, #12
 8000660:	fa01 f00c 	lsl.w	r0, r1, ip
 8000664:	fa21 f102 	lsr.w	r1, r1, r2
 8000668:	e00c      	b.n	8000684 <__adddf3+0x184>
 800066a:	f102 0214 	add.w	r2, r2, #20
 800066e:	bfd8      	it	le
 8000670:	f1c2 0c20 	rsble	ip, r2, #32
 8000674:	fa01 f102 	lsl.w	r1, r1, r2
 8000678:	fa20 fc0c 	lsr.w	ip, r0, ip
 800067c:	bfdc      	itt	le
 800067e:	ea41 010c 	orrle.w	r1, r1, ip
 8000682:	4090      	lslle	r0, r2
 8000684:	1ae4      	subs	r4, r4, r3
 8000686:	bfa2      	ittt	ge
 8000688:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800068c:	4329      	orrge	r1, r5
 800068e:	bd30      	popge	{r4, r5, pc}
 8000690:	ea6f 0404 	mvn.w	r4, r4
 8000694:	3c1f      	subs	r4, #31
 8000696:	da1c      	bge.n	80006d2 <__adddf3+0x1d2>
 8000698:	340c      	adds	r4, #12
 800069a:	dc0e      	bgt.n	80006ba <__adddf3+0x1ba>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0220 	rsb	r2, r4, #32
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ac:	ea40 0003 	orr.w	r0, r0, r3
 80006b0:	fa21 f304 	lsr.w	r3, r1, r4
 80006b4:	ea45 0103 	orr.w	r1, r5, r3
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f1c4 040c 	rsb	r4, r4, #12
 80006be:	f1c4 0220 	rsb	r2, r4, #32
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ca:	ea40 0003 	orr.w	r0, r0, r3
 80006ce:	4629      	mov	r1, r5
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	fa21 f004 	lsr.w	r0, r1, r4
 80006d6:	4629      	mov	r1, r5
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f094 0f00 	teq	r4, #0
 80006de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006e2:	bf06      	itte	eq
 80006e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006e8:	3401      	addeq	r4, #1
 80006ea:	3d01      	subne	r5, #1
 80006ec:	e74e      	b.n	800058c <__adddf3+0x8c>
 80006ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006f2:	bf18      	it	ne
 80006f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006f8:	d029      	beq.n	800074e <__adddf3+0x24e>
 80006fa:	ea94 0f05 	teq	r4, r5
 80006fe:	bf08      	it	eq
 8000700:	ea90 0f02 	teqeq	r0, r2
 8000704:	d005      	beq.n	8000712 <__adddf3+0x212>
 8000706:	ea54 0c00 	orrs.w	ip, r4, r0
 800070a:	bf04      	itt	eq
 800070c:	4619      	moveq	r1, r3
 800070e:	4610      	moveq	r0, r2
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	ea91 0f03 	teq	r1, r3
 8000716:	bf1e      	ittt	ne
 8000718:	2100      	movne	r1, #0
 800071a:	2000      	movne	r0, #0
 800071c:	bd30      	popne	{r4, r5, pc}
 800071e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000722:	d105      	bne.n	8000730 <__adddf3+0x230>
 8000724:	0040      	lsls	r0, r0, #1
 8000726:	4149      	adcs	r1, r1
 8000728:	bf28      	it	cs
 800072a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd30      	pop	{r4, r5, pc}
 8000730:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000734:	bf3c      	itt	cc
 8000736:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800073a:	bd30      	popcc	{r4, r5, pc}
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000740:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000744:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000752:	bf1a      	itte	ne
 8000754:	4619      	movne	r1, r3
 8000756:	4610      	movne	r0, r2
 8000758:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800075c:	bf1c      	itt	ne
 800075e:	460b      	movne	r3, r1
 8000760:	4602      	movne	r2, r0
 8000762:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000766:	bf06      	itte	eq
 8000768:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800076c:	ea91 0f03 	teqeq	r1, r3
 8000770:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	bf00      	nop

08000778 <__aeabi_ui2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f04f 0500 	mov.w	r5, #0
 8000790:	f04f 0100 	mov.w	r1, #0
 8000794:	e750      	b.n	8000638 <__adddf3+0x138>
 8000796:	bf00      	nop

08000798 <__aeabi_i2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007b0:	bf48      	it	mi
 80007b2:	4240      	negmi	r0, r0
 80007b4:	f04f 0100 	mov.w	r1, #0
 80007b8:	e73e      	b.n	8000638 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_f2d>:
 80007bc:	0042      	lsls	r2, r0, #1
 80007be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ca:	bf1f      	itttt	ne
 80007cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007d8:	4770      	bxne	lr
 80007da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007de:	bf08      	it	eq
 80007e0:	4770      	bxeq	lr
 80007e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007e6:	bf04      	itt	eq
 80007e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007ec:	4770      	bxeq	lr
 80007ee:	b530      	push	{r4, r5, lr}
 80007f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	e71c      	b.n	8000638 <__adddf3+0x138>
 80007fe:	bf00      	nop

08000800 <__aeabi_ul2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f04f 0500 	mov.w	r5, #0
 800080e:	e00a      	b.n	8000826 <__aeabi_l2d+0x16>

08000810 <__aeabi_l2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800081e:	d502      	bpl.n	8000826 <__aeabi_l2d+0x16>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800082a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800082e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000832:	f43f aed8 	beq.w	80005e6 <__adddf3+0xe6>
 8000836:	f04f 0203 	mov.w	r2, #3
 800083a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800083e:	bf18      	it	ne
 8000840:	3203      	addne	r2, #3
 8000842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000846:	bf18      	it	ne
 8000848:	3203      	addne	r2, #3
 800084a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800084e:	f1c2 0320 	rsb	r3, r2, #32
 8000852:	fa00 fc03 	lsl.w	ip, r0, r3
 8000856:	fa20 f002 	lsr.w	r0, r0, r2
 800085a:	fa01 fe03 	lsl.w	lr, r1, r3
 800085e:	ea40 000e 	orr.w	r0, r0, lr
 8000862:	fa21 f102 	lsr.w	r1, r1, r2
 8000866:	4414      	add	r4, r2
 8000868:	e6bd      	b.n	80005e6 <__adddf3+0xe6>
 800086a:	bf00      	nop

0800086c <__aeabi_dmul>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8de 	bleq	8000a48 <__aeabi_dmul+0x1dc>
 800088c:	442c      	add	r4, r5
 800088e:	ea81 0603 	eor.w	r6, r1, r3
 8000892:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000896:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800089a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800089e:	bf18      	it	ne
 80008a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80008a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80008ac:	d038      	beq.n	8000920 <__aeabi_dmul+0xb4>
 80008ae:	fba0 ce02 	umull	ip, lr, r0, r2
 80008b2:	f04f 0500 	mov.w	r5, #0
 80008b6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80008ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80008be:	fbe0 e503 	umlal	lr, r5, r0, r3
 80008c2:	f04f 0600 	mov.w	r6, #0
 80008c6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80008ca:	f09c 0f00 	teq	ip, #0
 80008ce:	bf18      	it	ne
 80008d0:	f04e 0e01 	orrne.w	lr, lr, #1
 80008d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80008d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80008dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80008e0:	d204      	bcs.n	80008ec <__aeabi_dmul+0x80>
 80008e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008e6:	416d      	adcs	r5, r5
 80008e8:	eb46 0606 	adc.w	r6, r6, r6
 80008ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000900:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000904:	bf88      	it	hi
 8000906:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090a:	d81e      	bhi.n	800094a <__aeabi_dmul+0xde>
 800090c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000910:	bf08      	it	eq
 8000912:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000924:	ea46 0101 	orr.w	r1, r6, r1
 8000928:	ea40 0002 	orr.w	r0, r0, r2
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	f300 80ab 	bgt.w	8000aa4 <__aeabi_dmul+0x238>
 800094e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000952:	bfde      	ittt	le
 8000954:	2000      	movle	r0, #0
 8000956:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800095a:	bd70      	pople	{r4, r5, r6, pc}
 800095c:	f1c4 0400 	rsb	r4, r4, #0
 8000960:	3c20      	subs	r4, #32
 8000962:	da35      	bge.n	80009d0 <__aeabi_dmul+0x164>
 8000964:	340c      	adds	r4, #12
 8000966:	dc1b      	bgt.n	80009a0 <__aeabi_dmul+0x134>
 8000968:	f104 0414 	add.w	r4, r4, #20
 800096c:	f1c4 0520 	rsb	r5, r4, #32
 8000970:	fa00 f305 	lsl.w	r3, r0, r5
 8000974:	fa20 f004 	lsr.w	r0, r0, r4
 8000978:	fa01 f205 	lsl.w	r2, r1, r5
 800097c:	ea40 0002 	orr.w	r0, r0, r2
 8000980:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000984:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000988:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800098c:	fa21 f604 	lsr.w	r6, r1, r4
 8000990:	eb42 0106 	adc.w	r1, r2, r6
 8000994:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000998:	bf08      	it	eq
 800099a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f1c4 040c 	rsb	r4, r4, #12
 80009a4:	f1c4 0520 	rsb	r5, r4, #32
 80009a8:	fa00 f304 	lsl.w	r3, r0, r4
 80009ac:	fa20 f005 	lsr.w	r0, r0, r5
 80009b0:	fa01 f204 	lsl.w	r2, r1, r4
 80009b4:	ea40 0002 	orr.w	r0, r0, r2
 80009b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009c0:	f141 0100 	adc.w	r1, r1, #0
 80009c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009c8:	bf08      	it	eq
 80009ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f1c4 0520 	rsb	r5, r4, #32
 80009d4:	fa00 f205 	lsl.w	r2, r0, r5
 80009d8:	ea4e 0e02 	orr.w	lr, lr, r2
 80009dc:	fa20 f304 	lsr.w	r3, r0, r4
 80009e0:	fa01 f205 	lsl.w	r2, r1, r5
 80009e4:	ea43 0302 	orr.w	r3, r3, r2
 80009e8:	fa21 f004 	lsr.w	r0, r1, r4
 80009ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009f0:	fa21 f204 	lsr.w	r2, r1, r4
 80009f4:	ea20 0002 	bic.w	r0, r0, r2
 80009f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a00:	bf08      	it	eq
 8000a02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a06:	bd70      	pop	{r4, r5, r6, pc}
 8000a08:	f094 0f00 	teq	r4, #0
 8000a0c:	d10f      	bne.n	8000a2e <__aeabi_dmul+0x1c2>
 8000a0e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000a12:	0040      	lsls	r0, r0, #1
 8000a14:	eb41 0101 	adc.w	r1, r1, r1
 8000a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a1c:	bf08      	it	eq
 8000a1e:	3c01      	subeq	r4, #1
 8000a20:	d0f7      	beq.n	8000a12 <__aeabi_dmul+0x1a6>
 8000a22:	ea41 0106 	orr.w	r1, r1, r6
 8000a26:	f095 0f00 	teq	r5, #0
 8000a2a:	bf18      	it	ne
 8000a2c:	4770      	bxne	lr
 8000a2e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000a32:	0052      	lsls	r2, r2, #1
 8000a34:	eb43 0303 	adc.w	r3, r3, r3
 8000a38:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000a3c:	bf08      	it	eq
 8000a3e:	3d01      	subeq	r5, #1
 8000a40:	d0f7      	beq.n	8000a32 <__aeabi_dmul+0x1c6>
 8000a42:	ea43 0306 	orr.w	r3, r3, r6
 8000a46:	4770      	bx	lr
 8000a48:	ea94 0f0c 	teq	r4, ip
 8000a4c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a50:	bf18      	it	ne
 8000a52:	ea95 0f0c 	teqne	r5, ip
 8000a56:	d00c      	beq.n	8000a72 <__aeabi_dmul+0x206>
 8000a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a5c:	bf18      	it	ne
 8000a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a62:	d1d1      	bne.n	8000a08 <__aeabi_dmul+0x19c>
 8000a64:	ea81 0103 	eor.w	r1, r1, r3
 8000a68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	bd70      	pop	{r4, r5, r6, pc}
 8000a72:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a76:	bf06      	itte	eq
 8000a78:	4610      	moveq	r0, r2
 8000a7a:	4619      	moveq	r1, r3
 8000a7c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a80:	d019      	beq.n	8000ab6 <__aeabi_dmul+0x24a>
 8000a82:	ea94 0f0c 	teq	r4, ip
 8000a86:	d102      	bne.n	8000a8e <__aeabi_dmul+0x222>
 8000a88:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a8c:	d113      	bne.n	8000ab6 <__aeabi_dmul+0x24a>
 8000a8e:	ea95 0f0c 	teq	r5, ip
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_dmul+0x234>
 8000a94:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a98:	bf1c      	itt	ne
 8000a9a:	4610      	movne	r0, r2
 8000a9c:	4619      	movne	r1, r3
 8000a9e:	d10a      	bne.n	8000ab6 <__aeabi_dmul+0x24a>
 8000aa0:	ea81 0103 	eor.w	r1, r1, r3
 8000aa4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000aa8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000aac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	bd70      	pop	{r4, r5, r6, pc}
 8000ab6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000aba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000abe:	bd70      	pop	{r4, r5, r6, pc}

08000ac0 <__aeabi_ddiv>:
 8000ac0:	b570      	push	{r4, r5, r6, lr}
 8000ac2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ac6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000aca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000ace:	bf1d      	ittte	ne
 8000ad0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000ad4:	ea94 0f0c 	teqne	r4, ip
 8000ad8:	ea95 0f0c 	teqne	r5, ip
 8000adc:	f000 f8a7 	bleq	8000c2e <__aeabi_ddiv+0x16e>
 8000ae0:	eba4 0405 	sub.w	r4, r4, r5
 8000ae4:	ea81 0e03 	eor.w	lr, r1, r3
 8000ae8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000af0:	f000 8088 	beq.w	8000c04 <__aeabi_ddiv+0x144>
 8000af4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000af8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000afc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000b00:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000b04:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000b08:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000b0c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b10:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b14:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000b18:	429d      	cmp	r5, r3
 8000b1a:	bf08      	it	eq
 8000b1c:	4296      	cmpeq	r6, r2
 8000b1e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000b22:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000b26:	d202      	bcs.n	8000b2e <__aeabi_ddiv+0x6e>
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2e:	1ab6      	subs	r6, r6, r2
 8000b30:	eb65 0503 	sbc.w	r5, r5, r3
 8000b34:	085b      	lsrs	r3, r3, #1
 8000b36:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b3a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b3e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000b42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b4a:	bf22      	ittt	cs
 8000b4c:	1ab6      	subcs	r6, r6, r2
 8000b4e:	4675      	movcs	r5, lr
 8000b50:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b54:	085b      	lsrs	r3, r3, #1
 8000b56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b62:	bf22      	ittt	cs
 8000b64:	1ab6      	subcs	r6, r6, r2
 8000b66:	4675      	movcs	r5, lr
 8000b68:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b6c:	085b      	lsrs	r3, r3, #1
 8000b6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b7a:	bf22      	ittt	cs
 8000b7c:	1ab6      	subcs	r6, r6, r2
 8000b7e:	4675      	movcs	r5, lr
 8000b80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b84:	085b      	lsrs	r3, r3, #1
 8000b86:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b8a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b8e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b92:	bf22      	ittt	cs
 8000b94:	1ab6      	subcs	r6, r6, r2
 8000b96:	4675      	movcs	r5, lr
 8000b98:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b9c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000ba0:	d018      	beq.n	8000bd4 <__aeabi_ddiv+0x114>
 8000ba2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000ba6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000baa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000bae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000bb2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000bb6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000bba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000bbe:	d1c0      	bne.n	8000b42 <__aeabi_ddiv+0x82>
 8000bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000bc4:	d10b      	bne.n	8000bde <__aeabi_ddiv+0x11e>
 8000bc6:	ea41 0100 	orr.w	r1, r1, r0
 8000bca:	f04f 0000 	mov.w	r0, #0
 8000bce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000bd2:	e7b6      	b.n	8000b42 <__aeabi_ddiv+0x82>
 8000bd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000bd8:	bf04      	itt	eq
 8000bda:	4301      	orreq	r1, r0
 8000bdc:	2000      	moveq	r0, #0
 8000bde:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000be2:	bf88      	it	hi
 8000be4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000be8:	f63f aeaf 	bhi.w	800094a <__aeabi_dmul+0xde>
 8000bec:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bf0:	bf04      	itt	eq
 8000bf2:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bf6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bfa:	f150 0000 	adcs.w	r0, r0, #0
 8000bfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000c02:	bd70      	pop	{r4, r5, r6, pc}
 8000c04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000c08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000c0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c10:	bfc2      	ittt	gt
 8000c12:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c1a:	bd70      	popgt	{r4, r5, r6, pc}
 8000c1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c20:	f04f 0e00 	mov.w	lr, #0
 8000c24:	3c01      	subs	r4, #1
 8000c26:	e690      	b.n	800094a <__aeabi_dmul+0xde>
 8000c28:	ea45 0e06 	orr.w	lr, r5, r6
 8000c2c:	e68d      	b.n	800094a <__aeabi_dmul+0xde>
 8000c2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c32:	ea94 0f0c 	teq	r4, ip
 8000c36:	bf08      	it	eq
 8000c38:	ea95 0f0c 	teqeq	r5, ip
 8000c3c:	f43f af3b 	beq.w	8000ab6 <__aeabi_dmul+0x24a>
 8000c40:	ea94 0f0c 	teq	r4, ip
 8000c44:	d10a      	bne.n	8000c5c <__aeabi_ddiv+0x19c>
 8000c46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c4a:	f47f af34 	bne.w	8000ab6 <__aeabi_dmul+0x24a>
 8000c4e:	ea95 0f0c 	teq	r5, ip
 8000c52:	f47f af25 	bne.w	8000aa0 <__aeabi_dmul+0x234>
 8000c56:	4610      	mov	r0, r2
 8000c58:	4619      	mov	r1, r3
 8000c5a:	e72c      	b.n	8000ab6 <__aeabi_dmul+0x24a>
 8000c5c:	ea95 0f0c 	teq	r5, ip
 8000c60:	d106      	bne.n	8000c70 <__aeabi_ddiv+0x1b0>
 8000c62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c66:	f43f aefd 	beq.w	8000a64 <__aeabi_dmul+0x1f8>
 8000c6a:	4610      	mov	r0, r2
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	e722      	b.n	8000ab6 <__aeabi_dmul+0x24a>
 8000c70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c74:	bf18      	it	ne
 8000c76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c7a:	f47f aec5 	bne.w	8000a08 <__aeabi_dmul+0x19c>
 8000c7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c82:	f47f af0d 	bne.w	8000aa0 <__aeabi_dmul+0x234>
 8000c86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c8a:	f47f aeeb 	bne.w	8000a64 <__aeabi_dmul+0x1f8>
 8000c8e:	e712      	b.n	8000ab6 <__aeabi_dmul+0x24a>

08000c90 <__gedf2>:
 8000c90:	f04f 3cff 	mov.w	ip, #4294967295
 8000c94:	e006      	b.n	8000ca4 <__cmpdf2+0x4>
 8000c96:	bf00      	nop

08000c98 <__ledf2>:
 8000c98:	f04f 0c01 	mov.w	ip, #1
 8000c9c:	e002      	b.n	8000ca4 <__cmpdf2+0x4>
 8000c9e:	bf00      	nop

08000ca0 <__cmpdf2>:
 8000ca0:	f04f 0c01 	mov.w	ip, #1
 8000ca4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ca8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000cac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cb4:	bf18      	it	ne
 8000cb6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000cba:	d01b      	beq.n	8000cf4 <__cmpdf2+0x54>
 8000cbc:	b001      	add	sp, #4
 8000cbe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000cc2:	bf0c      	ite	eq
 8000cc4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000cc8:	ea91 0f03 	teqne	r1, r3
 8000ccc:	bf02      	ittt	eq
 8000cce:	ea90 0f02 	teqeq	r0, r2
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	4770      	bxeq	lr
 8000cd6:	f110 0f00 	cmn.w	r0, #0
 8000cda:	ea91 0f03 	teq	r1, r3
 8000cde:	bf58      	it	pl
 8000ce0:	4299      	cmppl	r1, r3
 8000ce2:	bf08      	it	eq
 8000ce4:	4290      	cmpeq	r0, r2
 8000ce6:	bf2c      	ite	cs
 8000ce8:	17d8      	asrcs	r0, r3, #31
 8000cea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000cee:	f040 0001 	orr.w	r0, r0, #1
 8000cf2:	4770      	bx	lr
 8000cf4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000cf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cfc:	d102      	bne.n	8000d04 <__cmpdf2+0x64>
 8000cfe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d02:	d107      	bne.n	8000d14 <__cmpdf2+0x74>
 8000d04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d0c:	d1d6      	bne.n	8000cbc <__cmpdf2+0x1c>
 8000d0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d12:	d0d3      	beq.n	8000cbc <__cmpdf2+0x1c>
 8000d14:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <__aeabi_cdrcmple>:
 8000d1c:	4684      	mov	ip, r0
 8000d1e:	4610      	mov	r0, r2
 8000d20:	4662      	mov	r2, ip
 8000d22:	468c      	mov	ip, r1
 8000d24:	4619      	mov	r1, r3
 8000d26:	4663      	mov	r3, ip
 8000d28:	e000      	b.n	8000d2c <__aeabi_cdcmpeq>
 8000d2a:	bf00      	nop

08000d2c <__aeabi_cdcmpeq>:
 8000d2c:	b501      	push	{r0, lr}
 8000d2e:	f7ff ffb7 	bl	8000ca0 <__cmpdf2>
 8000d32:	2800      	cmp	r0, #0
 8000d34:	bf48      	it	mi
 8000d36:	f110 0f00 	cmnmi.w	r0, #0
 8000d3a:	bd01      	pop	{r0, pc}

08000d3c <__aeabi_dcmpeq>:
 8000d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d40:	f7ff fff4 	bl	8000d2c <__aeabi_cdcmpeq>
 8000d44:	bf0c      	ite	eq
 8000d46:	2001      	moveq	r0, #1
 8000d48:	2000      	movne	r0, #0
 8000d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4e:	bf00      	nop

08000d50 <__aeabi_dcmplt>:
 8000d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d54:	f7ff ffea 	bl	8000d2c <__aeabi_cdcmpeq>
 8000d58:	bf34      	ite	cc
 8000d5a:	2001      	movcc	r0, #1
 8000d5c:	2000      	movcs	r0, #0
 8000d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d62:	bf00      	nop

08000d64 <__aeabi_dcmple>:
 8000d64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d68:	f7ff ffe0 	bl	8000d2c <__aeabi_cdcmpeq>
 8000d6c:	bf94      	ite	ls
 8000d6e:	2001      	movls	r0, #1
 8000d70:	2000      	movhi	r0, #0
 8000d72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d76:	bf00      	nop

08000d78 <__aeabi_dcmpge>:
 8000d78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d7c:	f7ff ffce 	bl	8000d1c <__aeabi_cdrcmple>
 8000d80:	bf94      	ite	ls
 8000d82:	2001      	movls	r0, #1
 8000d84:	2000      	movhi	r0, #0
 8000d86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d8a:	bf00      	nop

08000d8c <__aeabi_dcmpgt>:
 8000d8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d90:	f7ff ffc4 	bl	8000d1c <__aeabi_cdrcmple>
 8000d94:	bf34      	ite	cc
 8000d96:	2001      	movcc	r0, #1
 8000d98:	2000      	movcs	r0, #0
 8000d9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d9e:	bf00      	nop

08000da0 <__aeabi_dcmpun>:
 8000da0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000da4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000da8:	d102      	bne.n	8000db0 <__aeabi_dcmpun+0x10>
 8000daa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000dae:	d10a      	bne.n	8000dc6 <__aeabi_dcmpun+0x26>
 8000db0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000db4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000db8:	d102      	bne.n	8000dc0 <__aeabi_dcmpun+0x20>
 8000dba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000dbe:	d102      	bne.n	8000dc6 <__aeabi_dcmpun+0x26>
 8000dc0:	f04f 0000 	mov.w	r0, #0
 8000dc4:	4770      	bx	lr
 8000dc6:	f04f 0001 	mov.w	r0, #1
 8000dca:	4770      	bx	lr

08000dcc <__aeabi_d2iz>:
 8000dcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000dd0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000dd4:	d215      	bcs.n	8000e02 <__aeabi_d2iz+0x36>
 8000dd6:	d511      	bpl.n	8000dfc <__aeabi_d2iz+0x30>
 8000dd8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ddc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000de0:	d912      	bls.n	8000e08 <__aeabi_d2iz+0x3c>
 8000de2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000de6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000dea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000df2:	fa23 f002 	lsr.w	r0, r3, r2
 8000df6:	bf18      	it	ne
 8000df8:	4240      	negne	r0, r0
 8000dfa:	4770      	bx	lr
 8000dfc:	f04f 0000 	mov.w	r0, #0
 8000e00:	4770      	bx	lr
 8000e02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e06:	d105      	bne.n	8000e14 <__aeabi_d2iz+0x48>
 8000e08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e12:	4770      	bx	lr
 8000e14:	f04f 0000 	mov.w	r0, #0
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop

08000e1c <__aeabi_d2f>:
 8000e1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000e24:	bf24      	itt	cs
 8000e26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000e2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000e2e:	d90d      	bls.n	8000e4c <__aeabi_d2f+0x30>
 8000e30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000e38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000e3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000e40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000e44:	bf08      	it	eq
 8000e46:	f020 0001 	biceq.w	r0, r0, #1
 8000e4a:	4770      	bx	lr
 8000e4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000e50:	d121      	bne.n	8000e96 <__aeabi_d2f+0x7a>
 8000e52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000e56:	bfbc      	itt	lt
 8000e58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000e5c:	4770      	bxlt	lr
 8000e5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000e66:	f1c2 0218 	rsb	r2, r2, #24
 8000e6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000e6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000e72:	fa20 f002 	lsr.w	r0, r0, r2
 8000e76:	bf18      	it	ne
 8000e78:	f040 0001 	orrne.w	r0, r0, #1
 8000e7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000e84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000e88:	ea40 000c 	orr.w	r0, r0, ip
 8000e8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000e90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e94:	e7cc      	b.n	8000e30 <__aeabi_d2f+0x14>
 8000e96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000e9a:	d107      	bne.n	8000eac <__aeabi_d2f+0x90>
 8000e9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bxne	lr
 8000eac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000eb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <__aeabi_uldivmod>:
 8000ebc:	b953      	cbnz	r3, 8000ed4 <__aeabi_uldivmod+0x18>
 8000ebe:	b94a      	cbnz	r2, 8000ed4 <__aeabi_uldivmod+0x18>
 8000ec0:	2900      	cmp	r1, #0
 8000ec2:	bf08      	it	eq
 8000ec4:	2800      	cmpeq	r0, #0
 8000ec6:	bf1c      	itt	ne
 8000ec8:	f04f 31ff 	movne.w	r1, #4294967295
 8000ecc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ed0:	f000 b972 	b.w	80011b8 <__aeabi_idiv0>
 8000ed4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000edc:	f000 f806 	bl	8000eec <__udivmoddi4>
 8000ee0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ee4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee8:	b004      	add	sp, #16
 8000eea:	4770      	bx	lr

08000eec <__udivmoddi4>:
 8000eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ef0:	9e08      	ldr	r6, [sp, #32]
 8000ef2:	4604      	mov	r4, r0
 8000ef4:	4688      	mov	r8, r1
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d14b      	bne.n	8000f92 <__udivmoddi4+0xa6>
 8000efa:	428a      	cmp	r2, r1
 8000efc:	4615      	mov	r5, r2
 8000efe:	d967      	bls.n	8000fd0 <__udivmoddi4+0xe4>
 8000f00:	fab2 f282 	clz	r2, r2
 8000f04:	b14a      	cbz	r2, 8000f1a <__udivmoddi4+0x2e>
 8000f06:	f1c2 0720 	rsb	r7, r2, #32
 8000f0a:	fa01 f302 	lsl.w	r3, r1, r2
 8000f0e:	fa20 f707 	lsr.w	r7, r0, r7
 8000f12:	4095      	lsls	r5, r2
 8000f14:	ea47 0803 	orr.w	r8, r7, r3
 8000f18:	4094      	lsls	r4, r2
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	0c23      	lsrs	r3, r4, #16
 8000f20:	fbb8 f7fe 	udiv	r7, r8, lr
 8000f24:	fa1f fc85 	uxth.w	ip, r5
 8000f28:	fb0e 8817 	mls	r8, lr, r7, r8
 8000f2c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f30:	fb07 f10c 	mul.w	r1, r7, ip
 8000f34:	4299      	cmp	r1, r3
 8000f36:	d909      	bls.n	8000f4c <__udivmoddi4+0x60>
 8000f38:	18eb      	adds	r3, r5, r3
 8000f3a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000f3e:	f080 811b 	bcs.w	8001178 <__udivmoddi4+0x28c>
 8000f42:	4299      	cmp	r1, r3
 8000f44:	f240 8118 	bls.w	8001178 <__udivmoddi4+0x28c>
 8000f48:	3f02      	subs	r7, #2
 8000f4a:	442b      	add	r3, r5
 8000f4c:	1a5b      	subs	r3, r3, r1
 8000f4e:	b2a4      	uxth	r4, r4
 8000f50:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f54:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f5c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f60:	45a4      	cmp	ip, r4
 8000f62:	d909      	bls.n	8000f78 <__udivmoddi4+0x8c>
 8000f64:	192c      	adds	r4, r5, r4
 8000f66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f6a:	f080 8107 	bcs.w	800117c <__udivmoddi4+0x290>
 8000f6e:	45a4      	cmp	ip, r4
 8000f70:	f240 8104 	bls.w	800117c <__udivmoddi4+0x290>
 8000f74:	3802      	subs	r0, #2
 8000f76:	442c      	add	r4, r5
 8000f78:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000f7c:	eba4 040c 	sub.w	r4, r4, ip
 8000f80:	2700      	movs	r7, #0
 8000f82:	b11e      	cbz	r6, 8000f8c <__udivmoddi4+0xa0>
 8000f84:	40d4      	lsrs	r4, r2
 8000f86:	2300      	movs	r3, #0
 8000f88:	e9c6 4300 	strd	r4, r3, [r6]
 8000f8c:	4639      	mov	r1, r7
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	428b      	cmp	r3, r1
 8000f94:	d909      	bls.n	8000faa <__udivmoddi4+0xbe>
 8000f96:	2e00      	cmp	r6, #0
 8000f98:	f000 80eb 	beq.w	8001172 <__udivmoddi4+0x286>
 8000f9c:	2700      	movs	r7, #0
 8000f9e:	e9c6 0100 	strd	r0, r1, [r6]
 8000fa2:	4638      	mov	r0, r7
 8000fa4:	4639      	mov	r1, r7
 8000fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000faa:	fab3 f783 	clz	r7, r3
 8000fae:	2f00      	cmp	r7, #0
 8000fb0:	d147      	bne.n	8001042 <__udivmoddi4+0x156>
 8000fb2:	428b      	cmp	r3, r1
 8000fb4:	d302      	bcc.n	8000fbc <__udivmoddi4+0xd0>
 8000fb6:	4282      	cmp	r2, r0
 8000fb8:	f200 80fa 	bhi.w	80011b0 <__udivmoddi4+0x2c4>
 8000fbc:	1a84      	subs	r4, r0, r2
 8000fbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	4698      	mov	r8, r3
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	d0e0      	beq.n	8000f8c <__udivmoddi4+0xa0>
 8000fca:	e9c6 4800 	strd	r4, r8, [r6]
 8000fce:	e7dd      	b.n	8000f8c <__udivmoddi4+0xa0>
 8000fd0:	b902      	cbnz	r2, 8000fd4 <__udivmoddi4+0xe8>
 8000fd2:	deff      	udf	#255	; 0xff
 8000fd4:	fab2 f282 	clz	r2, r2
 8000fd8:	2a00      	cmp	r2, #0
 8000fda:	f040 808f 	bne.w	80010fc <__udivmoddi4+0x210>
 8000fde:	1b49      	subs	r1, r1, r5
 8000fe0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fe4:	fa1f f885 	uxth.w	r8, r5
 8000fe8:	2701      	movs	r7, #1
 8000fea:	fbb1 fcfe 	udiv	ip, r1, lr
 8000fee:	0c23      	lsrs	r3, r4, #16
 8000ff0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ff4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ff8:	fb08 f10c 	mul.w	r1, r8, ip
 8000ffc:	4299      	cmp	r1, r3
 8000ffe:	d907      	bls.n	8001010 <__udivmoddi4+0x124>
 8001000:	18eb      	adds	r3, r5, r3
 8001002:	f10c 30ff 	add.w	r0, ip, #4294967295
 8001006:	d202      	bcs.n	800100e <__udivmoddi4+0x122>
 8001008:	4299      	cmp	r1, r3
 800100a:	f200 80cd 	bhi.w	80011a8 <__udivmoddi4+0x2bc>
 800100e:	4684      	mov	ip, r0
 8001010:	1a59      	subs	r1, r3, r1
 8001012:	b2a3      	uxth	r3, r4
 8001014:	fbb1 f0fe 	udiv	r0, r1, lr
 8001018:	fb0e 1410 	mls	r4, lr, r0, r1
 800101c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001020:	fb08 f800 	mul.w	r8, r8, r0
 8001024:	45a0      	cmp	r8, r4
 8001026:	d907      	bls.n	8001038 <__udivmoddi4+0x14c>
 8001028:	192c      	adds	r4, r5, r4
 800102a:	f100 33ff 	add.w	r3, r0, #4294967295
 800102e:	d202      	bcs.n	8001036 <__udivmoddi4+0x14a>
 8001030:	45a0      	cmp	r8, r4
 8001032:	f200 80b6 	bhi.w	80011a2 <__udivmoddi4+0x2b6>
 8001036:	4618      	mov	r0, r3
 8001038:	eba4 0408 	sub.w	r4, r4, r8
 800103c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001040:	e79f      	b.n	8000f82 <__udivmoddi4+0x96>
 8001042:	f1c7 0c20 	rsb	ip, r7, #32
 8001046:	40bb      	lsls	r3, r7
 8001048:	fa22 fe0c 	lsr.w	lr, r2, ip
 800104c:	ea4e 0e03 	orr.w	lr, lr, r3
 8001050:	fa01 f407 	lsl.w	r4, r1, r7
 8001054:	fa20 f50c 	lsr.w	r5, r0, ip
 8001058:	fa21 f30c 	lsr.w	r3, r1, ip
 800105c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8001060:	4325      	orrs	r5, r4
 8001062:	fbb3 f9f8 	udiv	r9, r3, r8
 8001066:	0c2c      	lsrs	r4, r5, #16
 8001068:	fb08 3319 	mls	r3, r8, r9, r3
 800106c:	fa1f fa8e 	uxth.w	sl, lr
 8001070:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8001074:	fb09 f40a 	mul.w	r4, r9, sl
 8001078:	429c      	cmp	r4, r3
 800107a:	fa02 f207 	lsl.w	r2, r2, r7
 800107e:	fa00 f107 	lsl.w	r1, r0, r7
 8001082:	d90b      	bls.n	800109c <__udivmoddi4+0x1b0>
 8001084:	eb1e 0303 	adds.w	r3, lr, r3
 8001088:	f109 30ff 	add.w	r0, r9, #4294967295
 800108c:	f080 8087 	bcs.w	800119e <__udivmoddi4+0x2b2>
 8001090:	429c      	cmp	r4, r3
 8001092:	f240 8084 	bls.w	800119e <__udivmoddi4+0x2b2>
 8001096:	f1a9 0902 	sub.w	r9, r9, #2
 800109a:	4473      	add	r3, lr
 800109c:	1b1b      	subs	r3, r3, r4
 800109e:	b2ad      	uxth	r5, r5
 80010a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80010a4:	fb08 3310 	mls	r3, r8, r0, r3
 80010a8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80010ac:	fb00 fa0a 	mul.w	sl, r0, sl
 80010b0:	45a2      	cmp	sl, r4
 80010b2:	d908      	bls.n	80010c6 <__udivmoddi4+0x1da>
 80010b4:	eb1e 0404 	adds.w	r4, lr, r4
 80010b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80010bc:	d26b      	bcs.n	8001196 <__udivmoddi4+0x2aa>
 80010be:	45a2      	cmp	sl, r4
 80010c0:	d969      	bls.n	8001196 <__udivmoddi4+0x2aa>
 80010c2:	3802      	subs	r0, #2
 80010c4:	4474      	add	r4, lr
 80010c6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80010ca:	fba0 8902 	umull	r8, r9, r0, r2
 80010ce:	eba4 040a 	sub.w	r4, r4, sl
 80010d2:	454c      	cmp	r4, r9
 80010d4:	46c2      	mov	sl, r8
 80010d6:	464b      	mov	r3, r9
 80010d8:	d354      	bcc.n	8001184 <__udivmoddi4+0x298>
 80010da:	d051      	beq.n	8001180 <__udivmoddi4+0x294>
 80010dc:	2e00      	cmp	r6, #0
 80010de:	d069      	beq.n	80011b4 <__udivmoddi4+0x2c8>
 80010e0:	ebb1 050a 	subs.w	r5, r1, sl
 80010e4:	eb64 0403 	sbc.w	r4, r4, r3
 80010e8:	fa04 fc0c 	lsl.w	ip, r4, ip
 80010ec:	40fd      	lsrs	r5, r7
 80010ee:	40fc      	lsrs	r4, r7
 80010f0:	ea4c 0505 	orr.w	r5, ip, r5
 80010f4:	e9c6 5400 	strd	r5, r4, [r6]
 80010f8:	2700      	movs	r7, #0
 80010fa:	e747      	b.n	8000f8c <__udivmoddi4+0xa0>
 80010fc:	f1c2 0320 	rsb	r3, r2, #32
 8001100:	fa20 f703 	lsr.w	r7, r0, r3
 8001104:	4095      	lsls	r5, r2
 8001106:	fa01 f002 	lsl.w	r0, r1, r2
 800110a:	fa21 f303 	lsr.w	r3, r1, r3
 800110e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001112:	4338      	orrs	r0, r7
 8001114:	0c01      	lsrs	r1, r0, #16
 8001116:	fbb3 f7fe 	udiv	r7, r3, lr
 800111a:	fa1f f885 	uxth.w	r8, r5
 800111e:	fb0e 3317 	mls	r3, lr, r7, r3
 8001122:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001126:	fb07 f308 	mul.w	r3, r7, r8
 800112a:	428b      	cmp	r3, r1
 800112c:	fa04 f402 	lsl.w	r4, r4, r2
 8001130:	d907      	bls.n	8001142 <__udivmoddi4+0x256>
 8001132:	1869      	adds	r1, r5, r1
 8001134:	f107 3cff 	add.w	ip, r7, #4294967295
 8001138:	d22f      	bcs.n	800119a <__udivmoddi4+0x2ae>
 800113a:	428b      	cmp	r3, r1
 800113c:	d92d      	bls.n	800119a <__udivmoddi4+0x2ae>
 800113e:	3f02      	subs	r7, #2
 8001140:	4429      	add	r1, r5
 8001142:	1acb      	subs	r3, r1, r3
 8001144:	b281      	uxth	r1, r0
 8001146:	fbb3 f0fe 	udiv	r0, r3, lr
 800114a:	fb0e 3310 	mls	r3, lr, r0, r3
 800114e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001152:	fb00 f308 	mul.w	r3, r0, r8
 8001156:	428b      	cmp	r3, r1
 8001158:	d907      	bls.n	800116a <__udivmoddi4+0x27e>
 800115a:	1869      	adds	r1, r5, r1
 800115c:	f100 3cff 	add.w	ip, r0, #4294967295
 8001160:	d217      	bcs.n	8001192 <__udivmoddi4+0x2a6>
 8001162:	428b      	cmp	r3, r1
 8001164:	d915      	bls.n	8001192 <__udivmoddi4+0x2a6>
 8001166:	3802      	subs	r0, #2
 8001168:	4429      	add	r1, r5
 800116a:	1ac9      	subs	r1, r1, r3
 800116c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001170:	e73b      	b.n	8000fea <__udivmoddi4+0xfe>
 8001172:	4637      	mov	r7, r6
 8001174:	4630      	mov	r0, r6
 8001176:	e709      	b.n	8000f8c <__udivmoddi4+0xa0>
 8001178:	4607      	mov	r7, r0
 800117a:	e6e7      	b.n	8000f4c <__udivmoddi4+0x60>
 800117c:	4618      	mov	r0, r3
 800117e:	e6fb      	b.n	8000f78 <__udivmoddi4+0x8c>
 8001180:	4541      	cmp	r1, r8
 8001182:	d2ab      	bcs.n	80010dc <__udivmoddi4+0x1f0>
 8001184:	ebb8 0a02 	subs.w	sl, r8, r2
 8001188:	eb69 020e 	sbc.w	r2, r9, lr
 800118c:	3801      	subs	r0, #1
 800118e:	4613      	mov	r3, r2
 8001190:	e7a4      	b.n	80010dc <__udivmoddi4+0x1f0>
 8001192:	4660      	mov	r0, ip
 8001194:	e7e9      	b.n	800116a <__udivmoddi4+0x27e>
 8001196:	4618      	mov	r0, r3
 8001198:	e795      	b.n	80010c6 <__udivmoddi4+0x1da>
 800119a:	4667      	mov	r7, ip
 800119c:	e7d1      	b.n	8001142 <__udivmoddi4+0x256>
 800119e:	4681      	mov	r9, r0
 80011a0:	e77c      	b.n	800109c <__udivmoddi4+0x1b0>
 80011a2:	3802      	subs	r0, #2
 80011a4:	442c      	add	r4, r5
 80011a6:	e747      	b.n	8001038 <__udivmoddi4+0x14c>
 80011a8:	f1ac 0c02 	sub.w	ip, ip, #2
 80011ac:	442b      	add	r3, r5
 80011ae:	e72f      	b.n	8001010 <__udivmoddi4+0x124>
 80011b0:	4638      	mov	r0, r7
 80011b2:	e708      	b.n	8000fc6 <__udivmoddi4+0xda>
 80011b4:	4637      	mov	r7, r6
 80011b6:	e6e9      	b.n	8000f8c <__udivmoddi4+0xa0>

080011b8 <__aeabi_idiv0>:
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	0000      	movs	r0, r0
	...

080011c0 <Fuzzy>:
 * @brief :
 * @param :
 * @return:
 */
double Fuzzy(double e_l_k, double e_l_k_1, double theta_m_d_k_1)
{
 80011c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c2:	b0f9      	sub	sp, #484	; 0x1e4
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	ed83 0b00 	vstr	d0, [r3]
 80011ce:	f107 0308 	add.w	r3, r7, #8
 80011d2:	ed83 1b00 	vstr	d1, [r3]
 80011d6:	463b      	mov	r3, r7
 80011d8:	ed83 2b00 	vstr	d2, [r3]
	/*      T = 0.001; */
	/*      theta_m_d_upper_limit = pi; */
	/*      theta_m_d_lower_limit = -pi; */
	/* %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
	/* %%%%%%%% Preprocessing %%%%%%%%% */
	e = Kp * e_l_k;
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	f7ff f98a 	bl	8000500 <__adddf3>
 80011ec:	4603      	mov	r3, r0
 80011ee:	460c      	mov	r4, r1
 80011f0:	e9c7 3468 	strd	r3, r4, [r7, #416]	; 0x1a0
	de = Kd * (e_l_k - e_l_k_1) / T;
 80011f4:	f107 0110 	add.w	r1, r7, #16
 80011f8:	f107 0308 	add.w	r3, r7, #8
 80011fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001204:	f7ff f97a 	bl	80004fc <__aeabi_dsub>
 8001208:	4603      	mov	r3, r0
 800120a:	460c      	mov	r4, r1
 800120c:	4618      	mov	r0, r3
 800120e:	4621      	mov	r1, r4
 8001210:	a3e1      	add	r3, pc, #900	; (adr r3, 8001598 <Fuzzy+0x3d8>)
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	f7ff fb29 	bl	800086c <__aeabi_dmul>
 800121a:	4603      	mov	r3, r0
 800121c:	460c      	mov	r4, r1
 800121e:	4618      	mov	r0, r3
 8001220:	4621      	mov	r1, r4
 8001222:	a3e7      	add	r3, pc, #924	; (adr r3, 80015c0 <Fuzzy+0x400>)
 8001224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001228:	f7ff fc4a 	bl	8000ac0 <__aeabi_ddiv>
 800122c:	4603      	mov	r3, r0
 800122e:	460c      	mov	r4, r1
 8001230:	e9c7 3476 	strd	r3, r4, [r7, #472]	; 0x1d8
	/* 	Range: [-1  1] */
	/* 	Membership functions: NB, NS, ZE, PS, PB */
	/* %% */
	/*  */
	/*  1 to 5: NB, NS, ZE, PS, PB */
	for (idx = 0; idx < 5; idx++) {
 8001234:	2300      	movs	r3, #0
 8001236:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800123a:	e020      	b.n	800127e <Fuzzy+0xbe>
		fuzzy_e[idx] = 0.0;
 800123c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001246:	4413      	add	r3, r2
 8001248:	f1a3 0270 	sub.w	r2, r3, #112	; 0x70
 800124c:	f04f 0300 	mov.w	r3, #0
 8001250:	f04f 0400 	mov.w	r4, #0
 8001254:	e9c2 3400 	strd	r3, r4, [r2]
		fuzzy_de[idx] = 0.0;
 8001258:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001262:	4413      	add	r3, r2
 8001264:	f1a3 0298 	sub.w	r2, r3, #152	; 0x98
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	f04f 0400 	mov.w	r4, #0
 8001270:	e9c2 3400 	strd	r3, r4, [r2]
	for (idx = 0; idx < 5; idx++) {
 8001274:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001278:	3301      	adds	r3, #1
 800127a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800127e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001282:	2b04      	cmp	r3, #4
 8001284:	ddda      	ble.n	800123c <Fuzzy+0x7c>
	}

	/*  1 to 5: NB, NS, ZE, PS, PB */
	/*  Out of range */
	if (e < -1.0) {
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	4bc5      	ldr	r3, [pc, #788]	; (80015a0 <Fuzzy+0x3e0>)
 800128c:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8001290:	f7ff fd5e 	bl	8000d50 <__aeabi_dcmplt>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <Fuzzy+0xe6>
		fuzzy_e[0] = 1.0;
 800129a:	f04f 0300 	mov.w	r3, #0
 800129e:	4cc1      	ldr	r4, [pc, #772]	; (80015a4 <Fuzzy+0x3e4>)
 80012a0:	e9c7 345c 	strd	r3, r4, [r7, #368]	; 0x170
 80012a4:	e07c      	b.n	80013a0 <Fuzzy+0x1e0>

		/*  NB */
	} else if (e > 1.0) {
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	4bbe      	ldr	r3, [pc, #760]	; (80015a4 <Fuzzy+0x3e4>)
 80012ac:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 80012b0:	f7ff fd6c 	bl	8000d8c <__aeabi_dcmpgt>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d005      	beq.n	80012c6 <Fuzzy+0x106>
		fuzzy_e[4] = 1.0;
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	4cb9      	ldr	r4, [pc, #740]	; (80015a4 <Fuzzy+0x3e4>)
 80012c0:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
 80012c4:	e06c      	b.n	80013a0 <Fuzzy+0x1e0>

		/*  PB */
	} else {
		fuzzy_e[0] = trapmf(e, dv0);
 80012c6:	48b8      	ldr	r0, [pc, #736]	; (80015a8 <Fuzzy+0x3e8>)
 80012c8:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 80012cc:	f000 fd1c 	bl	8001d08 <trapmf>
 80012d0:	eeb0 7a40 	vmov.f32	s14, s0
 80012d4:	eef0 7a60 	vmov.f32	s15, s1
 80012d8:	ed87 7b5c 	vstr	d7, [r7, #368]	; 0x170

		/*  NB */
		dv1[0] = -0.4;
 80012dc:	a4a4      	add	r4, pc, #656	; (adr r4, 8001570 <Fuzzy+0x3b0>)
 80012de:	e9d4 3400 	ldrd	r3, r4, [r4]
 80012e2:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
		dv1[1] = -0.2;
 80012e6:	a4a4      	add	r4, pc, #656	; (adr r4, 8001578 <Fuzzy+0x3b8>)
 80012e8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80012ec:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
		dv1[2] = 0.0;
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	f04f 0400 	mov.w	r4, #0
 80012f8:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
		fuzzy_e[1] = trimf(e, dv1);
 80012fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001300:	4618      	mov	r0, r3
 8001302:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8001306:	f000 fe2b 	bl	8001f60 <trimf>
 800130a:	eeb0 7a40 	vmov.f32	s14, s0
 800130e:	eef0 7a60 	vmov.f32	s15, s1
 8001312:	ed87 7b5e 	vstr	d7, [r7, #376]	; 0x178

		/*  NS */
		dv1[0] = -0.2;
 8001316:	a498      	add	r4, pc, #608	; (adr r4, 8001578 <Fuzzy+0x3b8>)
 8001318:	e9d4 3400 	ldrd	r3, r4, [r4]
 800131c:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
		dv1[1] = 0.0;
 8001320:	f04f 0300 	mov.w	r3, #0
 8001324:	f04f 0400 	mov.w	r4, #0
 8001328:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
		dv1[2] = 0.2;
 800132c:	a494      	add	r4, pc, #592	; (adr r4, 8001580 <Fuzzy+0x3c0>)
 800132e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001332:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
		fuzzy_e[2] = trimf(e, dv1);
 8001336:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800133a:	4618      	mov	r0, r3
 800133c:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8001340:	f000 fe0e 	bl	8001f60 <trimf>
 8001344:	eeb0 7a40 	vmov.f32	s14, s0
 8001348:	eef0 7a60 	vmov.f32	s15, s1
 800134c:	ed87 7b60 	vstr	d7, [r7, #384]	; 0x180

		/*  ZE */
		dv1[0] = 0.0;
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	f04f 0400 	mov.w	r4, #0
 8001358:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
		dv1[1] = 0.2;
 800135c:	a488      	add	r4, pc, #544	; (adr r4, 8001580 <Fuzzy+0x3c0>)
 800135e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001362:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
		dv1[2] = 0.4;
 8001366:	a488      	add	r4, pc, #544	; (adr r4, 8001588 <Fuzzy+0x3c8>)
 8001368:	e9d4 3400 	ldrd	r3, r4, [r4]
 800136c:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
		fuzzy_e[3] = trimf(e, dv1);
 8001370:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001374:	4618      	mov	r0, r3
 8001376:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 800137a:	f000 fdf1 	bl	8001f60 <trimf>
 800137e:	eeb0 7a40 	vmov.f32	s14, s0
 8001382:	eef0 7a60 	vmov.f32	s15, s1
 8001386:	ed87 7b62 	vstr	d7, [r7, #392]	; 0x188

		/*  PS */
		fuzzy_e[4] = trapmf(e, dv6);
 800138a:	4888      	ldr	r0, [pc, #544]	; (80015ac <Fuzzy+0x3ec>)
 800138c:	ed97 0b68 	vldr	d0, [r7, #416]	; 0x1a0
 8001390:	f000 fcba 	bl	8001d08 <trapmf>
 8001394:	eeb0 7a40 	vmov.f32	s14, s0
 8001398:	eef0 7a60 	vmov.f32	s15, s1
 800139c:	ed87 7b64 	vstr	d7, [r7, #400]	; 0x190

		/*  PB */
	}

	if (de < -1.0) {
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	4b7e      	ldr	r3, [pc, #504]	; (80015a0 <Fuzzy+0x3e0>)
 80013a6:	e9d7 0176 	ldrd	r0, r1, [r7, #472]	; 0x1d8
 80013aa:	f7ff fcd1 	bl	8000d50 <__aeabi_dcmplt>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d005      	beq.n	80013c0 <Fuzzy+0x200>
		fuzzy_de[0] = 1.0;
 80013b4:	f04f 0300 	mov.w	r3, #0
 80013b8:	4c7a      	ldr	r4, [pc, #488]	; (80015a4 <Fuzzy+0x3e4>)
 80013ba:	e9c7 3452 	strd	r3, r4, [r7, #328]	; 0x148
 80013be:	e058      	b.n	8001472 <Fuzzy+0x2b2>

		/*  NB */
	} else if (de > 1.0) {
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	4b77      	ldr	r3, [pc, #476]	; (80015a4 <Fuzzy+0x3e4>)
 80013c6:	e9d7 0176 	ldrd	r0, r1, [r7, #472]	; 0x1d8
 80013ca:	f7ff fcdf 	bl	8000d8c <__aeabi_dcmpgt>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d005      	beq.n	80013e0 <Fuzzy+0x220>
		fuzzy_de[4] = 1.0;
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	4c72      	ldr	r4, [pc, #456]	; (80015a4 <Fuzzy+0x3e4>)
 80013da:	e9c7 345a 	strd	r3, r4, [r7, #360]	; 0x168
 80013de:	e048      	b.n	8001472 <Fuzzy+0x2b2>

		/*  PB */
	} else {
		fuzzy_de[0] = trapmf(de, dv2);
 80013e0:	4873      	ldr	r0, [pc, #460]	; (80015b0 <Fuzzy+0x3f0>)
 80013e2:	ed97 0b76 	vldr	d0, [r7, #472]	; 0x1d8
 80013e6:	f000 fc8f 	bl	8001d08 <trapmf>
 80013ea:	eeb0 7a40 	vmov.f32	s14, s0
 80013ee:	eef0 7a60 	vmov.f32	s15, s1
 80013f2:	ed87 7b52 	vstr	d7, [r7, #328]	; 0x148

		/*  NB */
		fuzzy_de[1] = trimf(de, dv3);
 80013f6:	486f      	ldr	r0, [pc, #444]	; (80015b4 <Fuzzy+0x3f4>)
 80013f8:	ed97 0b76 	vldr	d0, [r7, #472]	; 0x1d8
 80013fc:	f000 fdb0 	bl	8001f60 <trimf>
 8001400:	eeb0 7a40 	vmov.f32	s14, s0
 8001404:	eef0 7a60 	vmov.f32	s15, s1
 8001408:	ed87 7b54 	vstr	d7, [r7, #336]	; 0x150

		/*  NS */
		dv1[0] = -0.1;
 800140c:	a460      	add	r4, pc, #384	; (adr r4, 8001590 <Fuzzy+0x3d0>)
 800140e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001412:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
		dv1[1] = 0.0;
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	f04f 0400 	mov.w	r4, #0
 800141e:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
		dv1[2] = 0.1;
 8001422:	a45d      	add	r4, pc, #372	; (adr r4, 8001598 <Fuzzy+0x3d8>)
 8001424:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001428:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
		fuzzy_de[2] = trimf(de, dv1);
 800142c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001430:	4618      	mov	r0, r3
 8001432:	ed97 0b76 	vldr	d0, [r7, #472]	; 0x1d8
 8001436:	f000 fd93 	bl	8001f60 <trimf>
 800143a:	eeb0 7a40 	vmov.f32	s14, s0
 800143e:	eef0 7a60 	vmov.f32	s15, s1
 8001442:	ed87 7b56 	vstr	d7, [r7, #344]	; 0x158

		/*  ZE */
		fuzzy_de[3] = trimf(de, dv4);
 8001446:	485c      	ldr	r0, [pc, #368]	; (80015b8 <Fuzzy+0x3f8>)
 8001448:	ed97 0b76 	vldr	d0, [r7, #472]	; 0x1d8
 800144c:	f000 fd88 	bl	8001f60 <trimf>
 8001450:	eeb0 7a40 	vmov.f32	s14, s0
 8001454:	eef0 7a60 	vmov.f32	s15, s1
 8001458:	ed87 7b58 	vstr	d7, [r7, #352]	; 0x160

		/*  PS */
		fuzzy_de[4] = trapmf(de, dv5);
 800145c:	4857      	ldr	r0, [pc, #348]	; (80015bc <Fuzzy+0x3fc>)
 800145e:	ed97 0b76 	vldr	d0, [r7, #472]	; 0x1d8
 8001462:	f000 fc51 	bl	8001d08 <trapmf>
 8001466:	eeb0 7a40 	vmov.f32	s14, s0
 800146a:	eef0 7a60 	vmov.f32	s15, s1
 800146e:	ed87 7b5a 	vstr	d7, [r7, #360]	; 0x168
	/*  | PB| ZE | NS | NB | NB | NB | */
	/*  ------------------------------ */
	/*  MAX-PROD aggregation rules */
	/* %% */
	/*  Firing strength */
	for (idx = 0; idx < 5; idx++) {
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8001478:	e037      	b.n	80014ea <Fuzzy+0x32a>
		for (j = 0; j < 5; j++) {
 800147a:	2300      	movs	r3, #0
 800147c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001480:	e02a      	b.n	80014d8 <Fuzzy+0x318>
			rules[idx + 5 * j] = fuzzy_de[idx] * fuzzy_e[j];
 8001482:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 800148c:	4413      	add	r3, r2
 800148e:	3b98      	subs	r3, #152	; 0x98
 8001490:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001494:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 800149e:	4413      	add	r3, r2
 80014a0:	3b70      	subs	r3, #112	; 0x70
 80014a2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80014a6:	f8d7 21d0 	ldr.w	r2, [r7, #464]	; 0x1d0
 80014aa:	4613      	mov	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	441a      	add	r2, r3
 80014b0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80014b4:	18d6      	adds	r6, r2, r3
 80014b6:	4622      	mov	r2, r4
 80014b8:	462b      	mov	r3, r5
 80014ba:	f7ff f9d7 	bl	800086c <__aeabi_dmul>
 80014be:	4603      	mov	r3, r0
 80014c0:	460c      	mov	r4, r1
 80014c2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80014c6:	00f2      	lsls	r2, r6, #3
 80014c8:	440a      	add	r2, r1
 80014ca:	e9c2 3400 	strd	r3, r4, [r2]
		for (j = 0; j < 5; j++) {
 80014ce:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80014d2:	3301      	adds	r3, #1
 80014d4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80014d8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80014dc:	2b04      	cmp	r3, #4
 80014de:	ddd0      	ble.n	8001482 <Fuzzy+0x2c2>
	for (idx = 0; idx < 5; idx++) {
 80014e0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80014e4:	3301      	adds	r3, #1
 80014e6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80014ea:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	ddc3      	ble.n	800147a <Fuzzy+0x2ba>
		}
	}

	/*  Accummulation */
	varargin_1[0] = rules[22];
 80014f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014f6:	e9d3 342c 	ldrd	r3, r4, [r3, #176]	; 0xb0
 80014fa:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
	varargin_1[1] = rules[18];
 80014fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001502:	e9d3 3424 	ldrd	r3, r4, [r3, #144]	; 0x90
 8001506:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
	varargin_1[2] = rules[23];
 800150a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800150e:	e9d3 342e 	ldrd	r3, r4, [r3, #184]	; 0xb8
 8001512:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	varargin_1[3] = rules[14];
 8001516:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800151a:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 800151e:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	varargin_1[4] = rules[19];
 8001522:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001526:	e9d3 3426 	ldrd	r3, r4, [r3, #152]	; 0x98
 800152a:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	varargin_1[5] = rules[24];
 800152e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001532:	e9d3 3430 	ldrd	r3, r4, [r3, #192]	; 0xc0
 8001536:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	if (!rtIsNaN(rules[22])) {
 800153a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800153e:	ed93 7b2c 	vldr	d7, [r3, #176]	; 0xb0
 8001542:	eeb0 0a47 	vmov.f32	s0, s14
 8001546:	eef0 0a67 	vmov.f32	s1, s15
 800154a:	f000 fddf 	bl	800210c <rtIsNaN>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d103      	bne.n	800155c <Fuzzy+0x39c>
		idx = 1;
 8001554:	2301      	movs	r3, #1
 8001556:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800155a:	e060      	b.n	800161e <Fuzzy+0x45e>
	} else {
		idx = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		j = 2;
 8001562:	2302      	movs	r3, #2
 8001564:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		exitg1 = false;
 8001568:	2300      	movs	r3, #0
 800156a:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		while ((!exitg1) && (j < 7)) {
 800156e:	e04b      	b.n	8001608 <Fuzzy+0x448>
 8001570:	9999999a 	.word	0x9999999a
 8001574:	bfd99999 	.word	0xbfd99999
 8001578:	9999999a 	.word	0x9999999a
 800157c:	bfc99999 	.word	0xbfc99999
 8001580:	9999999a 	.word	0x9999999a
 8001584:	3fc99999 	.word	0x3fc99999
 8001588:	9999999a 	.word	0x9999999a
 800158c:	3fd99999 	.word	0x3fd99999
 8001590:	9999999a 	.word	0x9999999a
 8001594:	bfb99999 	.word	0xbfb99999
 8001598:	9999999a 	.word	0x9999999a
 800159c:	3fb99999 	.word	0x3fb99999
 80015a0:	bff00000 	.word	0xbff00000
 80015a4:	3ff00000 	.word	0x3ff00000
 80015a8:	0800cad8 	.word	0x0800cad8
 80015ac:	0800caf8 	.word	0x0800caf8
 80015b0:	0800cb18 	.word	0x0800cb18
 80015b4:	0800cb38 	.word	0x0800cb38
 80015b8:	0800cb50 	.word	0x0800cb50
 80015bc:	0800cb68 	.word	0x0800cb68
 80015c0:	47ae147b 	.word	0x47ae147b
 80015c4:	3f847ae1 	.word	0x3f847ae1
			if (!rtIsNaN(varargin_1[j - 1])) {
 80015c8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80015cc:	3b01      	subs	r3, #1
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 80015d4:	4413      	add	r3, r2
 80015d6:	3be0      	subs	r3, #224	; 0xe0
 80015d8:	ed93 7b00 	vldr	d7, [r3]
 80015dc:	eeb0 0a47 	vmov.f32	s0, s14
 80015e0:	eef0 0a67 	vmov.f32	s1, s15
 80015e4:	f000 fd92 	bl	800210c <rtIsNaN>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d107      	bne.n	80015fe <Fuzzy+0x43e>
				idx = j;
 80015ee:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80015f2:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
				exitg1 = true;
 80015f6:	2301      	movs	r3, #1
 80015f8:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
 80015fc:	e004      	b.n	8001608 <Fuzzy+0x448>
			} else {
				j++;
 80015fe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001602:	3301      	adds	r3, #1
 8001604:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		while ((!exitg1) && (j < 7)) {
 8001608:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <Fuzzy+0x45e>
 8001616:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800161a:	2b06      	cmp	r3, #6
 800161c:	ddd4      	ble.n	80015c8 <Fuzzy+0x408>
			}
		}
	}

	if (idx == 0) {
 800161e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001622:	2b00      	cmp	r3, #0
 8001624:	d106      	bne.n	8001634 <Fuzzy+0x474>
		de = rules[22];
 8001626:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800162a:	e9d3 342c 	ldrd	r3, r4, [r3, #176]	; 0xb0
 800162e:	e9c7 3476 	strd	r3, r4, [r7, #472]	; 0x1d8
 8001632:	e037      	b.n	80016a4 <Fuzzy+0x4e4>
	} else {
		de = varargin_1[idx - 1];
 8001634:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001638:	3b01      	subs	r3, #1
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001640:	4413      	add	r3, r2
 8001642:	3be0      	subs	r3, #224	; 0xe0
 8001644:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001648:	e9c7 3476 	strd	r3, r4, [r7, #472]	; 0x1d8
		idx++;
 800164c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001650:	3301      	adds	r3, #1
 8001652:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		for (j = idx; j < 7; j++) {
 8001656:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800165a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800165e:	e01d      	b.n	800169c <Fuzzy+0x4dc>
			e = varargin_1[j - 1];
 8001660:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001664:	3b01      	subs	r3, #1
 8001666:	00db      	lsls	r3, r3, #3
 8001668:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 800166c:	4413      	add	r3, r2
 800166e:	3be0      	subs	r3, #224	; 0xe0
 8001670:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001674:	e9c7 3468 	strd	r3, r4, [r7, #416]	; 0x1a0
			if (de < e) {
 8001678:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	; 0x1a0
 800167c:	e9d7 0176 	ldrd	r0, r1, [r7, #472]	; 0x1d8
 8001680:	f7ff fb66 	bl	8000d50 <__aeabi_dcmplt>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <Fuzzy+0x4d2>
				de = e;
 800168a:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	; 0x1a0
 800168e:	e9c7 3476 	strd	r3, r4, [r7, #472]	; 0x1d8
		for (j = idx; j < 7; j++) {
 8001692:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001696:	3301      	adds	r3, #1
 8001698:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800169c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80016a0:	2b06      	cmp	r3, #6
 80016a2:	dddd      	ble.n	8001660 <Fuzzy+0x4a0>
			}
		}
	}

	b_varargin_1[0] = rules[21];
 80016a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016a8:	e9d3 342a 	ldrd	r3, r4, [r3, #168]	; 0xa8
 80016ac:	f107 0218 	add.w	r2, r7, #24
 80016b0:	e9c2 3400 	strd	r3, r4, [r2]
	b_varargin_1[1] = rules[17];
 80016b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016b8:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 80016bc:	f107 0218 	add.w	r2, r7, #24
 80016c0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	b_varargin_1[2] = rules[13];
 80016c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016c8:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 80016cc:	f107 0218 	add.w	r2, r7, #24
 80016d0:	e9c2 3404 	strd	r3, r4, [r2, #16]
	b_varargin_1[3] = rules[9];
 80016d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016d8:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 80016dc:	f107 0218 	add.w	r2, r7, #24
 80016e0:	e9c2 3406 	strd	r3, r4, [r2, #24]
	if (!rtIsNaN(rules[21])) {
 80016e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016e8:	ed93 7b2a 	vldr	d7, [r3, #168]	; 0xa8
 80016ec:	eeb0 0a47 	vmov.f32	s0, s14
 80016f0:	eef0 0a67 	vmov.f32	s1, s15
 80016f4:	f000 fd0a 	bl	800210c <rtIsNaN>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d103      	bne.n	8001706 <Fuzzy+0x546>
		idx = 1;
 80016fe:	2301      	movs	r3, #1
 8001700:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8001704:	e033      	b.n	800176e <Fuzzy+0x5ae>
	} else {
		idx = 0;
 8001706:	2300      	movs	r3, #0
 8001708:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		j = 2;
 800170c:	2302      	movs	r3, #2
 800170e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		exitg1 = false;
 8001712:	2300      	movs	r3, #0
 8001714:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		while ((!exitg1) && (j < 5)) {
 8001718:	e01e      	b.n	8001758 <Fuzzy+0x598>
			if (!rtIsNaN(b_varargin_1[j - 1])) {
 800171a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800171e:	3b01      	subs	r3, #1
 8001720:	f107 0218 	add.w	r2, r7, #24
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	4413      	add	r3, r2
 8001728:	ed93 7b00 	vldr	d7, [r3]
 800172c:	eeb0 0a47 	vmov.f32	s0, s14
 8001730:	eef0 0a67 	vmov.f32	s1, s15
 8001734:	f000 fcea 	bl	800210c <rtIsNaN>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d107      	bne.n	800174e <Fuzzy+0x58e>
				idx = j;
 800173e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001742:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
				exitg1 = true;
 8001746:	2301      	movs	r3, #1
 8001748:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
 800174c:	e004      	b.n	8001758 <Fuzzy+0x598>
			} else {
				j++;
 800174e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001752:	3301      	adds	r3, #1
 8001754:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		while ((!exitg1) && (j < 5)) {
 8001758:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800175c:	f083 0301 	eor.w	r3, r3, #1
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <Fuzzy+0x5ae>
 8001766:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800176a:	2b04      	cmp	r3, #4
 800176c:	ddd5      	ble.n	800171a <Fuzzy+0x55a>
			}
		}
	}

	if (idx == 0) {
 800176e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001772:	2b00      	cmp	r3, #0
 8001774:	d106      	bne.n	8001784 <Fuzzy+0x5c4>
		u_PS = rules[21];
 8001776:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800177a:	e9d3 342a 	ldrd	r3, r4, [r3, #168]	; 0xa8
 800177e:	e9c7 3470 	strd	r3, r4, [r7, #448]	; 0x1c0
 8001782:	e035      	b.n	80017f0 <Fuzzy+0x630>
	} else {
		u_PS = b_varargin_1[idx - 1];
 8001784:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001788:	3b01      	subs	r3, #1
 800178a:	f107 0218 	add.w	r2, r7, #24
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	4413      	add	r3, r2
 8001792:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001796:	e9c7 3470 	strd	r3, r4, [r7, #448]	; 0x1c0
		idx++;
 800179a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800179e:	3301      	adds	r3, #1
 80017a0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		for (j = idx; j < 5; j++) {
 80017a4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80017a8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80017ac:	e01c      	b.n	80017e8 <Fuzzy+0x628>
			e = b_varargin_1[j - 1];
 80017ae:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80017b2:	3b01      	subs	r3, #1
 80017b4:	f107 0218 	add.w	r2, r7, #24
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	4413      	add	r3, r2
 80017bc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80017c0:	e9c7 3468 	strd	r3, r4, [r7, #416]	; 0x1a0
			if (u_PS < e) {
 80017c4:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	; 0x1a0
 80017c8:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 80017cc:	f7ff fac0 	bl	8000d50 <__aeabi_dcmplt>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <Fuzzy+0x61e>
				u_PS = e;
 80017d6:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	; 0x1a0
 80017da:	e9c7 3470 	strd	r3, r4, [r7, #448]	; 0x1c0
		for (j = idx; j < 5; j++) {
 80017de:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80017e2:	3301      	adds	r3, #1
 80017e4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80017e8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	ddde      	ble.n	80017ae <Fuzzy+0x5ee>
			}
		}
	}

	fuzzy_e[0] = rules[20];
 80017f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017f4:	e9d3 3428 	ldrd	r3, r4, [r3, #160]	; 0xa0
 80017f8:	e9c7 345c 	strd	r3, r4, [r7, #368]	; 0x170
	fuzzy_e[1] = rules[16];
 80017fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001800:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8001804:	e9c7 345e 	strd	r3, r4, [r7, #376]	; 0x178
	fuzzy_e[2] = rules[12];
 8001808:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800180c:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8001810:	e9c7 3460 	strd	r3, r4, [r7, #384]	; 0x180
	fuzzy_e[3] = rules[8];
 8001814:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001818:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 800181c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
	fuzzy_e[4] = rules[4];
 8001820:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001824:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8001828:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
	if (!rtIsNaN(rules[20])) {
 800182c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001830:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8001834:	eeb0 0a47 	vmov.f32	s0, s14
 8001838:	eef0 0a67 	vmov.f32	s1, s15
 800183c:	f000 fc66 	bl	800210c <rtIsNaN>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d103      	bne.n	800184e <Fuzzy+0x68e>
		idx = 1;
 8001846:	2301      	movs	r3, #1
 8001848:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800184c:	e034      	b.n	80018b8 <Fuzzy+0x6f8>
	} else {
		idx = 0;
 800184e:	2300      	movs	r3, #0
 8001850:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		j = 2;
 8001854:	2302      	movs	r3, #2
 8001856:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		exitg1 = false;
 800185a:	2300      	movs	r3, #0
 800185c:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		while ((!exitg1) && (j < 6)) {
 8001860:	e01f      	b.n	80018a2 <Fuzzy+0x6e2>
			if (!rtIsNaN(fuzzy_e[j - 1])) {
 8001862:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001866:	3b01      	subs	r3, #1
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 800186e:	4413      	add	r3, r2
 8001870:	3b70      	subs	r3, #112	; 0x70
 8001872:	ed93 7b00 	vldr	d7, [r3]
 8001876:	eeb0 0a47 	vmov.f32	s0, s14
 800187a:	eef0 0a67 	vmov.f32	s1, s15
 800187e:	f000 fc45 	bl	800210c <rtIsNaN>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d107      	bne.n	8001898 <Fuzzy+0x6d8>
				idx = j;
 8001888:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800188c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
				exitg1 = true;
 8001890:	2301      	movs	r3, #1
 8001892:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
 8001896:	e004      	b.n	80018a2 <Fuzzy+0x6e2>
			} else {
				j++;
 8001898:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800189c:	3301      	adds	r3, #1
 800189e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		while ((!exitg1) && (j < 6)) {
 80018a2:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 80018a6:	f083 0301 	eor.w	r3, r3, #1
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <Fuzzy+0x6f8>
 80018b0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80018b4:	2b05      	cmp	r3, #5
 80018b6:	ddd4      	ble.n	8001862 <Fuzzy+0x6a2>
			}
		}
	}

	if (idx == 0) {
 80018b8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d106      	bne.n	80018ce <Fuzzy+0x70e>
		u_ZE = rules[20];
 80018c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018c4:	e9d3 3428 	ldrd	r3, r4, [r3, #160]	; 0xa0
 80018c8:	e9c7 346e 	strd	r3, r4, [r7, #440]	; 0x1b8
 80018cc:	e037      	b.n	800193e <Fuzzy+0x77e>
	} else {
		u_ZE = fuzzy_e[idx - 1];
 80018ce:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80018d2:	3b01      	subs	r3, #1
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 80018da:	4413      	add	r3, r2
 80018dc:	3b70      	subs	r3, #112	; 0x70
 80018de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018e2:	e9c7 346e 	strd	r3, r4, [r7, #440]	; 0x1b8
		idx++;
 80018e6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80018ea:	3301      	adds	r3, #1
 80018ec:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		for (j = idx; j < 6; j++) {
 80018f0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80018f4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80018f8:	e01d      	b.n	8001936 <Fuzzy+0x776>
			e = fuzzy_e[j - 1];
 80018fa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80018fe:	3b01      	subs	r3, #1
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001906:	4413      	add	r3, r2
 8001908:	3b70      	subs	r3, #112	; 0x70
 800190a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800190e:	e9c7 3468 	strd	r3, r4, [r7, #416]	; 0x1a0
			if (u_ZE < e) {
 8001912:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	; 0x1a0
 8001916:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 800191a:	f7ff fa19 	bl	8000d50 <__aeabi_dcmplt>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <Fuzzy+0x76c>
				u_ZE = e;
 8001924:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	; 0x1a0
 8001928:	e9c7 346e 	strd	r3, r4, [r7, #440]	; 0x1b8
		for (j = idx; j < 6; j++) {
 800192c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001930:	3301      	adds	r3, #1
 8001932:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001936:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800193a:	2b05      	cmp	r3, #5
 800193c:	dddd      	ble.n	80018fa <Fuzzy+0x73a>
			}
		}
	}

	b_varargin_1[0] = rules[15];
 800193e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001942:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8001946:	f107 0218 	add.w	r2, r7, #24
 800194a:	e9c2 3400 	strd	r3, r4, [r2]
	b_varargin_1[1] = rules[11];
 800194e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001952:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8001956:	f107 0218 	add.w	r2, r7, #24
 800195a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	b_varargin_1[2] = rules[7];
 800195e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001962:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8001966:	f107 0218 	add.w	r2, r7, #24
 800196a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	b_varargin_1[3] = rules[3];
 800196e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001972:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8001976:	f107 0218 	add.w	r2, r7, #24
 800197a:	e9c2 3406 	strd	r3, r4, [r2, #24]
	if (!rtIsNaN(rules[15])) {
 800197e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001982:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 8001986:	eeb0 0a47 	vmov.f32	s0, s14
 800198a:	eef0 0a67 	vmov.f32	s1, s15
 800198e:	f000 fbbd 	bl	800210c <rtIsNaN>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d103      	bne.n	80019a0 <Fuzzy+0x7e0>
		idx = 1;
 8001998:	2301      	movs	r3, #1
 800199a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800199e:	e033      	b.n	8001a08 <Fuzzy+0x848>
	} else {
		idx = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		j = 2;
 80019a6:	2302      	movs	r3, #2
 80019a8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		exitg1 = false;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		while ((!exitg1) && (j < 5)) {
 80019b2:	e01e      	b.n	80019f2 <Fuzzy+0x832>
			if (!rtIsNaN(b_varargin_1[j - 1])) {
 80019b4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80019b8:	3b01      	subs	r3, #1
 80019ba:	f107 0218 	add.w	r2, r7, #24
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	4413      	add	r3, r2
 80019c2:	ed93 7b00 	vldr	d7, [r3]
 80019c6:	eeb0 0a47 	vmov.f32	s0, s14
 80019ca:	eef0 0a67 	vmov.f32	s1, s15
 80019ce:	f000 fb9d 	bl	800210c <rtIsNaN>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d107      	bne.n	80019e8 <Fuzzy+0x828>
				idx = j;
 80019d8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80019dc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
				exitg1 = true;
 80019e0:	2301      	movs	r3, #1
 80019e2:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
 80019e6:	e004      	b.n	80019f2 <Fuzzy+0x832>
			} else {
				j++;
 80019e8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80019ec:	3301      	adds	r3, #1
 80019ee:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		while ((!exitg1) && (j < 5)) {
 80019f2:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 80019f6:	f083 0301 	eor.w	r3, r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <Fuzzy+0x848>
 8001a00:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001a04:	2b04      	cmp	r3, #4
 8001a06:	ddd5      	ble.n	80019b4 <Fuzzy+0x7f4>
			}
		}
	}

	if (idx == 0) {
 8001a08:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d106      	bne.n	8001a1e <Fuzzy+0x85e>
		u_NS = rules[15];
 8001a10:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a14:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8001a18:	e9c7 346c 	strd	r3, r4, [r7, #432]	; 0x1b0
 8001a1c:	e035      	b.n	8001a8a <Fuzzy+0x8ca>
	} else {
		u_NS = b_varargin_1[idx - 1];
 8001a1e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001a22:	3b01      	subs	r3, #1
 8001a24:	f107 0218 	add.w	r2, r7, #24
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	4413      	add	r3, r2
 8001a2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001a30:	e9c7 346c 	strd	r3, r4, [r7, #432]	; 0x1b0
		idx++;
 8001a34:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001a38:	3301      	adds	r3, #1
 8001a3a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		for (j = idx; j < 5; j++) {
 8001a3e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001a42:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001a46:	e01c      	b.n	8001a82 <Fuzzy+0x8c2>
			e = b_varargin_1[j - 1];
 8001a48:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	f107 0218 	add.w	r2, r7, #24
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4413      	add	r3, r2
 8001a56:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001a5a:	e9c7 3468 	strd	r3, r4, [r7, #416]	; 0x1a0
			if (u_NS < e) {
 8001a5e:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	; 0x1a0
 8001a62:	e9d7 016c 	ldrd	r0, r1, [r7, #432]	; 0x1b0
 8001a66:	f7ff f973 	bl	8000d50 <__aeabi_dcmplt>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <Fuzzy+0x8b8>
				u_NS = e;
 8001a70:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	; 0x1a0
 8001a74:	e9c7 346c 	strd	r3, r4, [r7, #432]	; 0x1b0
		for (j = idx; j < 5; j++) {
 8001a78:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001a82:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	ddde      	ble.n	8001a48 <Fuzzy+0x888>
			}
		}
	}

	varargin_1[0] = rules[0];
 8001a8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001a92:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
	varargin_1[1] = rules[5];
 8001a96:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a9a:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8001a9e:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
	varargin_1[2] = rules[10];
 8001aa2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001aa6:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8001aaa:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	varargin_1[3] = rules[1];
 8001aae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ab2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001ab6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	varargin_1[4] = rules[6];
 8001aba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001abe:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8001ac2:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	varargin_1[5] = rules[2];
 8001ac6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001aca:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001ace:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	if (!rtIsNaN(rules[0])) {
 8001ad2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ad6:	ed93 7b00 	vldr	d7, [r3]
 8001ada:	eeb0 0a47 	vmov.f32	s0, s14
 8001ade:	eef0 0a67 	vmov.f32	s1, s15
 8001ae2:	f000 fb13 	bl	800210c <rtIsNaN>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d103      	bne.n	8001af4 <Fuzzy+0x934>
		idx = 1;
 8001aec:	2301      	movs	r3, #1
 8001aee:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8001af2:	e034      	b.n	8001b5e <Fuzzy+0x99e>
	} else {
		idx = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		j = 2;
 8001afa:	2302      	movs	r3, #2
 8001afc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		exitg1 = false;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		while ((!exitg1) && (j < 7)) {
 8001b06:	e01f      	b.n	8001b48 <Fuzzy+0x988>
			if (!rtIsNaN(varargin_1[j - 1])) {
 8001b08:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001b14:	4413      	add	r3, r2
 8001b16:	3be0      	subs	r3, #224	; 0xe0
 8001b18:	ed93 7b00 	vldr	d7, [r3]
 8001b1c:	eeb0 0a47 	vmov.f32	s0, s14
 8001b20:	eef0 0a67 	vmov.f32	s1, s15
 8001b24:	f000 faf2 	bl	800210c <rtIsNaN>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d107      	bne.n	8001b3e <Fuzzy+0x97e>
				idx = j;
 8001b2e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001b32:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
				exitg1 = true;
 8001b36:	2301      	movs	r3, #1
 8001b38:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
 8001b3c:	e004      	b.n	8001b48 <Fuzzy+0x988>
			} else {
				j++;
 8001b3e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001b42:	3301      	adds	r3, #1
 8001b44:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		while ((!exitg1) && (j < 7)) {
 8001b48:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 8001b4c:	f083 0301 	eor.w	r3, r3, #1
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d003      	beq.n	8001b5e <Fuzzy+0x99e>
 8001b56:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001b5a:	2b06      	cmp	r3, #6
 8001b5c:	ddd4      	ble.n	8001b08 <Fuzzy+0x948>
			}
		}
	}

	if (idx == 0) {
 8001b5e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d106      	bne.n	8001b74 <Fuzzy+0x9b4>
		u_NB = rules[0];
 8001b66:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b6e:	e9c7 346a 	strd	r3, r4, [r7, #424]	; 0x1a8
 8001b72:	e037      	b.n	8001be4 <Fuzzy+0xa24>
	} else {
		u_NB = varargin_1[idx - 1];
 8001b74:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001b80:	4413      	add	r3, r2
 8001b82:	3be0      	subs	r3, #224	; 0xe0
 8001b84:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b88:	e9c7 346a 	strd	r3, r4, [r7, #424]	; 0x1a8
		idx++;
 8001b8c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b90:	3301      	adds	r3, #1
 8001b92:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		for (j = idx; j < 7; j++) {
 8001b96:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b9a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001b9e:	e01d      	b.n	8001bdc <Fuzzy+0xa1c>
			e = varargin_1[j - 1];
 8001ba0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	f507 72f0 	add.w	r2, r7, #480	; 0x1e0
 8001bac:	4413      	add	r3, r2
 8001bae:	3be0      	subs	r3, #224	; 0xe0
 8001bb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001bb4:	e9c7 3468 	strd	r3, r4, [r7, #416]	; 0x1a0
			if (u_NB < e) {
 8001bb8:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	; 0x1a0
 8001bbc:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8001bc0:	f7ff f8c6 	bl	8000d50 <__aeabi_dcmplt>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <Fuzzy+0xa12>
				u_NB = e;
 8001bca:	e9d7 3468 	ldrd	r3, r4, [r7, #416]	; 0x1a0
 8001bce:	e9c7 346a 	strd	r3, r4, [r7, #424]	; 0x1a8
		for (j = idx; j < 7; j++) {
 8001bd2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001bdc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001be0:	2b06      	cmp	r3, #6
 8001be2:	dddd      	ble.n	8001ba0 <Fuzzy+0x9e0>
	/* %% */
	/*  Defuzzification method: Center of gravity */
	/* %% */
	/* %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
	/* %%%%%%%% Postprocessing %%%%%%%%% */
	theta_m_d = (((((de + u_PS * 0.3) + u_ZE * 0.0) + u_NS * -0.3) + -u_NB) /
 8001be4:	a342      	add	r3, pc, #264	; (adr r3, 8001cf0 <Fuzzy+0xb30>)
 8001be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bea:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 8001bee:	f7fe fe3d 	bl	800086c <__aeabi_dmul>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	460c      	mov	r4, r1
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	4621      	mov	r1, r4
 8001bfa:	e9d7 2376 	ldrd	r2, r3, [r7, #472]	; 0x1d8
 8001bfe:	f7fe fc7f 	bl	8000500 <__adddf3>
 8001c02:	4603      	mov	r3, r0
 8001c04:	460c      	mov	r4, r1
 8001c06:	4625      	mov	r5, r4
 8001c08:	461c      	mov	r4, r3
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001c16:	f7fe fe29 	bl	800086c <__aeabi_dmul>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4620      	mov	r0, r4
 8001c20:	4629      	mov	r1, r5
 8001c22:	f7fe fc6d 	bl	8000500 <__adddf3>
 8001c26:	4603      	mov	r3, r0
 8001c28:	460c      	mov	r4, r1
 8001c2a:	4625      	mov	r5, r4
 8001c2c:	461c      	mov	r4, r3
 8001c2e:	a332      	add	r3, pc, #200	; (adr r3, 8001cf8 <Fuzzy+0xb38>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	e9d7 016c 	ldrd	r0, r1, [r7, #432]	; 0x1b0
 8001c38:	f7fe fe18 	bl	800086c <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4620      	mov	r0, r4
 8001c42:	4629      	mov	r1, r5
 8001c44:	f7fe fc5c 	bl	8000500 <__adddf3>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	460c      	mov	r4, r1
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	4621      	mov	r1, r4
 8001c50:	e9d7 236a 	ldrd	r2, r3, [r7, #424]	; 0x1a8
 8001c54:	f7fe fc52 	bl	80004fc <__aeabi_dsub>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	460c      	mov	r4, r1
 8001c5c:	4625      	mov	r5, r4
 8001c5e:	461c      	mov	r4, r3
			((((de + u_PS) + u_ZE) + u_NS) + u_NB) * T + theta_m_d_k_1) * Ku;
 8001c60:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	; 0x1c0
 8001c64:	e9d7 0176 	ldrd	r0, r1, [r7, #472]	; 0x1d8
 8001c68:	f7fe fc4a 	bl	8000500 <__adddf3>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	e9d7 236e 	ldrd	r2, r3, [r7, #440]	; 0x1b8
 8001c78:	f7fe fc42 	bl	8000500 <__adddf3>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4610      	mov	r0, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	; 0x1b0
 8001c88:	f7fe fc3a 	bl	8000500 <__adddf3>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	e9d7 236a 	ldrd	r2, r3, [r7, #424]	; 0x1a8
 8001c98:	f7fe fc32 	bl	8000500 <__adddf3>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
	theta_m_d = (((((de + u_PS * 0.3) + u_ZE * 0.0) + u_NS * -0.3) + -u_NB) /
 8001ca0:	4620      	mov	r0, r4
 8001ca2:	4629      	mov	r1, r5
 8001ca4:	f7fe ff0c 	bl	8000ac0 <__aeabi_ddiv>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	460c      	mov	r4, r1
 8001cac:	4618      	mov	r0, r3
 8001cae:	4621      	mov	r1, r4
			((((de + u_PS) + u_ZE) + u_NS) + u_NB) * T + theta_m_d_k_1) * Ku;
 8001cb0:	a313      	add	r3, pc, #76	; (adr r3, 8001d00 <Fuzzy+0xb40>)
 8001cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb6:	f7fe fdd9 	bl	800086c <__aeabi_dmul>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460c      	mov	r4, r1
	theta_m_d = (((((de + u_PS * 0.3) + u_ZE * 0.0) + u_NS * -0.3) + -u_NB) /
 8001cbe:	4639      	mov	r1, r7
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4623      	mov	r3, r4
 8001cc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001cc8:	f7fe fc1a 	bl	8000500 <__adddf3>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	460c      	mov	r4, r1
 8001cd0:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
//			theta_m_d = theta_m_d_lower_limit;
//		}
//	}

	/* %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
	return theta_m_d;
 8001cd4:	e9d7 3466 	ldrd	r3, r4, [r7, #408]	; 0x198
 8001cd8:	ec44 3b17 	vmov	d7, r3, r4
}
 8001cdc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ce0:	eef0 0a67 	vmov.f32	s1, s15
 8001ce4:	f507 77f2 	add.w	r7, r7, #484	; 0x1e4
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cec:	f3af 8000 	nop.w
 8001cf0:	33333333 	.word	0x33333333
 8001cf4:	3fd33333 	.word	0x3fd33333
 8001cf8:	33333333 	.word	0x33333333
 8001cfc:	bfd33333 	.word	0xbfd33333
 8001d00:	47ae147b 	.word	0x47ae147b
 8001d04:	3f847ae1 	.word	0x3f847ae1

08001d08 <trapmf>:
 * @brief :
 * @param :
 * @return:
 */
double trapmf(double x, const double params[4])
{
 8001d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d0a:	b08b      	sub	sp, #44	; 0x2c
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001d12:	6078      	str	r0, [r7, #4]
	double y;
	double u0;
	double u1;
	u0 = 0.0;
 8001d14:	f04f 0300 	mov.w	r3, #0
 8001d18:	f04f 0400 	mov.w	r4, #0
 8001d1c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	u1 = 0.0;
 8001d20:	f04f 0300 	mov.w	r3, #0
 8001d24:	f04f 0400 	mov.w	r4, #0
 8001d28:	e9c7 3404 	strd	r3, r4, [r7, #16]
	if (x >= params[1]) {
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3308      	adds	r3, #8
 8001d30:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d34:	461a      	mov	r2, r3
 8001d36:	4623      	mov	r3, r4
 8001d38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d3c:	f7ff f81c 	bl	8000d78 <__aeabi_dcmpge>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d004      	beq.n	8001d50 <trapmf+0x48>
		u0 = 1.0;
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	4c84      	ldr	r4, [pc, #528]	; (8001f5c <trapmf+0x254>)
 8001d4c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	}

	if (x < params[0]) {
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d56:	461a      	mov	r2, r3
 8001d58:	4623      	mov	r3, r4
 8001d5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d5e:	f7fe fff7 	bl	8000d50 <__aeabi_dcmplt>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <trapmf+0x6c>
		u0 = 0.0;
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	f04f 0400 	mov.w	r4, #0
 8001d70:	e9c7 3406 	strd	r3, r4, [r7, #24]
	}

	if ((params[0] <= x) && (x < params[1]) && (params[0] != params[1])) {
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4623      	mov	r3, r4
 8001d7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d82:	f7fe fff9 	bl	8000d78 <__aeabi_dcmpge>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d047      	beq.n	8001e1c <trapmf+0x114>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3308      	adds	r3, #8
 8001d90:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d94:	461a      	mov	r2, r3
 8001d96:	4623      	mov	r3, r4
 8001d98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d9c:	f7fe ffd8 	bl	8000d50 <__aeabi_dcmplt>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d03a      	beq.n	8001e1c <trapmf+0x114>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3308      	adds	r3, #8
 8001db0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4623      	mov	r3, r4
 8001db8:	f7fe ffc0 	bl	8000d3c <__aeabi_dcmpeq>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d12c      	bne.n	8001e1c <trapmf+0x114>
		u0 = (x - params[0]) * (1.0 / (params[1] - params[0]));
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4623      	mov	r3, r4
 8001dcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001dd0:	f7fe fb94 	bl	80004fc <__aeabi_dsub>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	460c      	mov	r4, r1
 8001dd8:	461d      	mov	r5, r3
 8001dda:	4626      	mov	r6, r4
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3308      	adds	r3, #8
 8001de0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001dea:	461a      	mov	r2, r3
 8001dec:	4623      	mov	r3, r4
 8001dee:	f7fe fb85 	bl	80004fc <__aeabi_dsub>
 8001df2:	4603      	mov	r3, r0
 8001df4:	460c      	mov	r4, r1
 8001df6:	461a      	mov	r2, r3
 8001df8:	4623      	mov	r3, r4
 8001dfa:	f04f 0000 	mov.w	r0, #0
 8001dfe:	4957      	ldr	r1, [pc, #348]	; (8001f5c <trapmf+0x254>)
 8001e00:	f7fe fe5e 	bl	8000ac0 <__aeabi_ddiv>
 8001e04:	4603      	mov	r3, r0
 8001e06:	460c      	mov	r4, r1
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4623      	mov	r3, r4
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	4631      	mov	r1, r6
 8001e10:	f7fe fd2c 	bl	800086c <__aeabi_dmul>
 8001e14:	4603      	mov	r3, r0
 8001e16:	460c      	mov	r4, r1
 8001e18:	e9c7 3406 	strd	r3, r4, [r7, #24]
	}

	if (x <= params[2]) {
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3310      	adds	r3, #16
 8001e20:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001e24:	461a      	mov	r2, r3
 8001e26:	4623      	mov	r3, r4
 8001e28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e2c:	f7fe ff9a 	bl	8000d64 <__aeabi_dcmple>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d004      	beq.n	8001e40 <trapmf+0x138>
		u1 = 1.0;
 8001e36:	f04f 0300 	mov.w	r3, #0
 8001e3a:	4c48      	ldr	r4, [pc, #288]	; (8001f5c <trapmf+0x254>)
 8001e3c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	if (x > params[3]) {
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3318      	adds	r3, #24
 8001e44:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4623      	mov	r3, r4
 8001e4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e50:	f7fe ff9c 	bl	8000d8c <__aeabi_dcmpgt>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d005      	beq.n	8001e66 <trapmf+0x15e>
		u1 = 0.0;
 8001e5a:	f04f 0300 	mov.w	r3, #0
 8001e5e:	f04f 0400 	mov.w	r4, #0
 8001e62:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	if ((params[2] < x) && (x <= params[3]) && (params[2] != params[3])) {
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3310      	adds	r3, #16
 8001e6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	4623      	mov	r3, r4
 8001e72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e76:	f7fe ff89 	bl	8000d8c <__aeabi_dcmpgt>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d048      	beq.n	8001f12 <trapmf+0x20a>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3318      	adds	r3, #24
 8001e84:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4623      	mov	r3, r4
 8001e8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e90:	f7fe ff68 	bl	8000d64 <__aeabi_dcmple>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d03b      	beq.n	8001f12 <trapmf+0x20a>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3310      	adds	r3, #16
 8001e9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3318      	adds	r3, #24
 8001ea6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	4623      	mov	r3, r4
 8001eae:	f7fe ff45 	bl	8000d3c <__aeabi_dcmpeq>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d12c      	bne.n	8001f12 <trapmf+0x20a>
		u1 = (params[3] - x) * (1.0 / (params[3] - params[2]));
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3318      	adds	r3, #24
 8001ebc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ec0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ec4:	f7fe fb1a 	bl	80004fc <__aeabi_dsub>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	460c      	mov	r4, r1
 8001ecc:	461d      	mov	r5, r3
 8001ece:	4626      	mov	r6, r4
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3318      	adds	r3, #24
 8001ed4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3310      	adds	r3, #16
 8001edc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4623      	mov	r3, r4
 8001ee4:	f7fe fb0a 	bl	80004fc <__aeabi_dsub>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	460c      	mov	r4, r1
 8001eec:	461a      	mov	r2, r3
 8001eee:	4623      	mov	r3, r4
 8001ef0:	f04f 0000 	mov.w	r0, #0
 8001ef4:	4919      	ldr	r1, [pc, #100]	; (8001f5c <trapmf+0x254>)
 8001ef6:	f7fe fde3 	bl	8000ac0 <__aeabi_ddiv>
 8001efa:	4603      	mov	r3, r0
 8001efc:	460c      	mov	r4, r1
 8001efe:	461a      	mov	r2, r3
 8001f00:	4623      	mov	r3, r4
 8001f02:	4628      	mov	r0, r5
 8001f04:	4631      	mov	r1, r6
 8001f06:	f7fe fcb1 	bl	800086c <__aeabi_dmul>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	460c      	mov	r4, r1
 8001f0e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	if ((u0 < u1) || rtIsNaN(u1)) {
 8001f12:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f16:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f1a:	f7fe ff19 	bl	8000d50 <__aeabi_dcmplt>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d106      	bne.n	8001f32 <trapmf+0x22a>
 8001f24:	ed97 0b04 	vldr	d0, [r7, #16]
 8001f28:	f000 f8f0 	bl	800210c <rtIsNaN>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d004      	beq.n	8001f3c <trapmf+0x234>
		y = u0;
 8001f32:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001f36:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8001f3a:	e003      	b.n	8001f44 <trapmf+0x23c>
	} else {
		y = u1;
 8001f3c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001f40:	e9c7 3408 	strd	r3, r4, [r7, #32]
	}

	return y;
 8001f44:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001f48:	ec44 3b17 	vmov	d7, r3, r4
}
 8001f4c:	eeb0 0a47 	vmov.f32	s0, s14
 8001f50:	eef0 0a67 	vmov.f32	s1, s15
 8001f54:	372c      	adds	r7, #44	; 0x2c
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	3ff00000 	.word	0x3ff00000

08001f60 <trimf>:
 * @brief :
 * @param :
 * @return:
 */
double trimf(double x, const double params[3])
{
 8001f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	ed87 0b02 	vstr	d0, [r7, #8]
 8001f6a:	6078      	str	r0, [r7, #4]
	double y;
	y = 0.0;
 8001f6c:	f04f 0300 	mov.w	r3, #0
 8001f70:	f04f 0400 	mov.w	r4, #0
 8001f74:	e9c7 3404 	strd	r3, r4, [r7, #16]
	if ((params[0] != params[1]) && (params[0] < x) && (x < params[1])) {
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3308      	adds	r3, #8
 8001f82:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001f86:	461a      	mov	r2, r3
 8001f88:	4623      	mov	r3, r4
 8001f8a:	f7fe fed7 	bl	8000d3c <__aeabi_dcmpeq>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d145      	bne.n	8002020 <trimf+0xc0>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	4623      	mov	r3, r4
 8001f9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fa2:	f7fe fef3 	bl	8000d8c <__aeabi_dcmpgt>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d039      	beq.n	8002020 <trimf+0xc0>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3308      	adds	r3, #8
 8001fb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4623      	mov	r3, r4
 8001fb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fbc:	f7fe fec8 	bl	8000d50 <__aeabi_dcmplt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d02c      	beq.n	8002020 <trimf+0xc0>
		y = (x - params[0]) * (1.0 / (params[1] - params[0]));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4623      	mov	r3, r4
 8001fd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fd4:	f7fe fa92 	bl	80004fc <__aeabi_dsub>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	460c      	mov	r4, r1
 8001fdc:	461d      	mov	r5, r3
 8001fde:	4626      	mov	r6, r4
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3308      	adds	r3, #8
 8001fe4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4623      	mov	r3, r4
 8001ff2:	f7fe fa83 	bl	80004fc <__aeabi_dsub>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	460c      	mov	r4, r1
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	4623      	mov	r3, r4
 8001ffe:	f04f 0000 	mov.w	r0, #0
 8002002:	4941      	ldr	r1, [pc, #260]	; (8002108 <trimf+0x1a8>)
 8002004:	f7fe fd5c 	bl	8000ac0 <__aeabi_ddiv>
 8002008:	4603      	mov	r3, r0
 800200a:	460c      	mov	r4, r1
 800200c:	461a      	mov	r2, r3
 800200e:	4623      	mov	r3, r4
 8002010:	4628      	mov	r0, r5
 8002012:	4631      	mov	r1, r6
 8002014:	f7fe fc2a 	bl	800086c <__aeabi_dmul>
 8002018:	4603      	mov	r3, r0
 800201a:	460c      	mov	r4, r1
 800201c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	if ((params[1] != params[2]) && (params[1] < x) && (x < params[2])) {
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3308      	adds	r3, #8
 8002024:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3310      	adds	r3, #16
 800202c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002030:	461a      	mov	r2, r3
 8002032:	4623      	mov	r3, r4
 8002034:	f7fe fe82 	bl	8000d3c <__aeabi_dcmpeq>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d146      	bne.n	80020cc <trimf+0x16c>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3308      	adds	r3, #8
 8002042:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002046:	461a      	mov	r2, r3
 8002048:	4623      	mov	r3, r4
 800204a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800204e:	f7fe fe9d 	bl	8000d8c <__aeabi_dcmpgt>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d039      	beq.n	80020cc <trimf+0x16c>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3310      	adds	r3, #16
 800205c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002060:	461a      	mov	r2, r3
 8002062:	4623      	mov	r3, r4
 8002064:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002068:	f7fe fe72 	bl	8000d50 <__aeabi_dcmplt>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d02c      	beq.n	80020cc <trimf+0x16c>
		y = (params[2] - x) * (1.0 / (params[2] - params[1]));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3310      	adds	r3, #16
 8002076:	e9d3 0100 	ldrd	r0, r1, [r3]
 800207a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800207e:	f7fe fa3d 	bl	80004fc <__aeabi_dsub>
 8002082:	4603      	mov	r3, r0
 8002084:	460c      	mov	r4, r1
 8002086:	461d      	mov	r5, r3
 8002088:	4626      	mov	r6, r4
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3310      	adds	r3, #16
 800208e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3308      	adds	r3, #8
 8002096:	e9d3 3400 	ldrd	r3, r4, [r3]
 800209a:	461a      	mov	r2, r3
 800209c:	4623      	mov	r3, r4
 800209e:	f7fe fa2d 	bl	80004fc <__aeabi_dsub>
 80020a2:	4603      	mov	r3, r0
 80020a4:	460c      	mov	r4, r1
 80020a6:	461a      	mov	r2, r3
 80020a8:	4623      	mov	r3, r4
 80020aa:	f04f 0000 	mov.w	r0, #0
 80020ae:	4916      	ldr	r1, [pc, #88]	; (8002108 <trimf+0x1a8>)
 80020b0:	f7fe fd06 	bl	8000ac0 <__aeabi_ddiv>
 80020b4:	4603      	mov	r3, r0
 80020b6:	460c      	mov	r4, r1
 80020b8:	461a      	mov	r2, r3
 80020ba:	4623      	mov	r3, r4
 80020bc:	4628      	mov	r0, r5
 80020be:	4631      	mov	r1, r6
 80020c0:	f7fe fbd4 	bl	800086c <__aeabi_dmul>
 80020c4:	4603      	mov	r3, r0
 80020c6:	460c      	mov	r4, r1
 80020c8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	if (x == params[1]) {
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3308      	adds	r3, #8
 80020d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80020d4:	461a      	mov	r2, r3
 80020d6:	4623      	mov	r3, r4
 80020d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020dc:	f7fe fe2e 	bl	8000d3c <__aeabi_dcmpeq>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d004      	beq.n	80020f0 <trimf+0x190>
		y = 1.0;
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	4c07      	ldr	r4, [pc, #28]	; (8002108 <trimf+0x1a8>)
 80020ec:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	return y;
 80020f0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80020f4:	ec44 3b17 	vmov	d7, r3, r4
}
 80020f8:	eeb0 0a47 	vmov.f32	s0, s14
 80020fc:	eef0 0a67 	vmov.f32	s1, s15
 8002100:	371c      	adds	r7, #28
 8002102:	46bd      	mov	sp, r7
 8002104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002106:	bf00      	nop
 8002108:	3ff00000 	.word	0x3ff00000

0800210c <rtIsNaN>:
/* Function: rtIsNaN ==================================================
 * Abstract:
 * Test if value is not a number
 */
boolean_T rtIsNaN(real_T value)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	ed87 0b00 	vstr	d0, [r7]
  return (value!=value)? 1U:0U;
 8002116:	e9d7 2300 	ldrd	r2, r3, [r7]
 800211a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800211e:	f7fe fe0d 	bl	8000d3c <__aeabi_dcmpeq>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d101      	bne.n	800212c <rtIsNaN+0x20>
 8002128:	2301      	movs	r3, #1
 800212a:	e000      	b.n	800212e <rtIsNaN+0x22>
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <MRAC>:
 * @return:
 */
void MRAC(double theta_l, double theta_l_dot, double theta_m, double theta_m_dot,
		double theta_m_d, double phi_k_1[5], double theta_r_k_1[2],
		double *V_control, double phi_k[5], double theta_r[2])
{
 8002138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800213c:	b0d1      	sub	sp, #324	; 0x144
 800213e:	af00      	add	r7, sp, #0
 8002140:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
 8002144:	ed87 1b12 	vstr	d1, [r7, #72]	; 0x48
 8002148:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800214c:	ed84 2b00 	vstr	d2, [r4]
 8002150:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002154:	ed84 3b00 	vstr	d3, [r4]
 8002158:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800215c:	ed84 4b00 	vstr	d4, [r4]
 8002160:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8002164:	6020      	str	r0, [r4, #0]
 8002166:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800216a:	6001      	str	r1, [r0, #0]
 800216c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002170:	600a      	str	r2, [r1, #0]
 8002172:	f107 0220 	add.w	r2, r7, #32
 8002176:	6013      	str	r3, [r2, #0]
	/*  State variable */
	/*  Error between System respond and reference model respond */
	/*  Regressor */
	/*  Derivative of parameters calculated from parameter */
	/*  adaption law */
	theta_idx_1 = 1.9599999999999997 / phi_k_1[2];
 8002178:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	3310      	adds	r3, #16
 8002180:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002184:	461a      	mov	r2, r3
 8002186:	4623      	mov	r3, r4
 8002188:	a1ec      	add	r1, pc, #944	; (adr r1, 800253c <MRAC+0x404>)
 800218a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800218e:	f7fe fc97 	bl	8000ac0 <__aeabi_ddiv>
 8002192:	4603      	mov	r3, r0
 8002194:	460c      	mov	r4, r1
 8002196:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	theta_r[0] = (theta_r_k_1[0] + T * theta_r_k_1[1]) + 0.0 * theta_m_d;
 800219a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	e9d3 5600 	ldrd	r5, r6, [r3]
 80021a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	3308      	adds	r3, #8
 80021ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021b0:	a3df      	add	r3, pc, #892	; (adr r3, 8002530 <MRAC+0x3f8>)
 80021b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b6:	f7fe fb59 	bl	800086c <__aeabi_dmul>
 80021ba:	4603      	mov	r3, r0
 80021bc:	460c      	mov	r4, r1
 80021be:	461a      	mov	r2, r3
 80021c0:	4623      	mov	r3, r4
 80021c2:	4628      	mov	r0, r5
 80021c4:	4631      	mov	r1, r6
 80021c6:	f7fe f99b 	bl	8000500 <__adddf3>
 80021ca:	4603      	mov	r3, r0
 80021cc:	460c      	mov	r4, r1
 80021ce:	461d      	mov	r5, r3
 80021d0:	4626      	mov	r6, r4
 80021d2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021e2:	f7fe fb43 	bl	800086c <__aeabi_dmul>
 80021e6:	4603      	mov	r3, r0
 80021e8:	460c      	mov	r4, r1
 80021ea:	461a      	mov	r2, r3
 80021ec:	4623      	mov	r3, r4
 80021ee:	4628      	mov	r0, r5
 80021f0:	4631      	mov	r1, r6
 80021f2:	f7fe f985 	bl	8000500 <__adddf3>
 80021f6:	4603      	mov	r3, r0
 80021f8:	460c      	mov	r4, r1
 80021fa:	f8d7 2168 	ldr.w	r2, [r7, #360]	; 0x168
 80021fe:	e9c2 3400 	strd	r3, r4, [r2]
	theta[0] = -theta_m;
 8002202:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	61ba      	str	r2, [r7, #24]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002210:	61fb      	str	r3, [r7, #28]
 8002212:	ed97 7b06 	vldr	d7, [r7, #24]
 8002216:	ed87 7b3e 	vstr	d7, [r7, #248]	; 0xf8
	theta_r[1] = (-0.00196 * theta_r_k_1[0] + 0.9972 * theta_r_k_1[1]) + 0.00196 *
 800221a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002224:	a3c7      	add	r3, pc, #796	; (adr r3, 8002544 <MRAC+0x40c>)
 8002226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222a:	f7fe fb1f 	bl	800086c <__aeabi_dmul>
 800222e:	4603      	mov	r3, r0
 8002230:	460c      	mov	r4, r1
 8002232:	461d      	mov	r5, r3
 8002234:	4626      	mov	r6, r4
 8002236:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	3308      	adds	r3, #8
 800223e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002242:	a3c2      	add	r3, pc, #776	; (adr r3, 800254c <MRAC+0x414>)
 8002244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002248:	f7fe fb10 	bl	800086c <__aeabi_dmul>
 800224c:	4603      	mov	r3, r0
 800224e:	460c      	mov	r4, r1
 8002250:	461a      	mov	r2, r3
 8002252:	4623      	mov	r3, r4
 8002254:	4628      	mov	r0, r5
 8002256:	4631      	mov	r1, r6
 8002258:	f7fe f952 	bl	8000500 <__adddf3>
 800225c:	4603      	mov	r3, r0
 800225e:	460c      	mov	r4, r1
 8002260:	4698      	mov	r8, r3
 8002262:	46a1      	mov	r9, r4
 8002264:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002268:	a3ba      	add	r3, pc, #744	; (adr r3, 8002554 <MRAC+0x41c>)
 800226a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002272:	f7fe fafb 	bl	800086c <__aeabi_dmul>
 8002276:	4603      	mov	r3, r0
 8002278:	460c      	mov	r4, r1
 800227a:	4619      	mov	r1, r3
 800227c:	4622      	mov	r2, r4
 800227e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002282:	f103 0508 	add.w	r5, r3, #8
 8002286:	4613      	mov	r3, r2
 8002288:	460a      	mov	r2, r1
 800228a:	4640      	mov	r0, r8
 800228c:	4649      	mov	r1, r9
 800228e:	f7fe f937 	bl	8000500 <__adddf3>
 8002292:	4603      	mov	r3, r0
 8002294:	460c      	mov	r4, r1
 8002296:	e9c5 3400 	strd	r3, r4, [r5]
			theta_m_d;
	theta[1] = -theta_m_dot;
 800229a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	613a      	str	r2, [r7, #16]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	ed97 7b04 	vldr	d7, [r7, #16]
 80022ae:	ed87 7b40 	vstr	d7, [r7, #256]	; 0x100
	theta[2] = theta_m_d;
 80022b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80022ba:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
	theta[3] = -1.0 / N * theta_l;
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	4b9d      	ldr	r3, [pc, #628]	; (8002538 <MRAC+0x400>)
 80022c4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80022c8:	f7fe fad0 	bl	800086c <__aeabi_dmul>
 80022cc:	4603      	mov	r3, r0
 80022ce:	460c      	mov	r4, r1
 80022d0:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	theta[4] = -1.0 / N * theta_l_dot;
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	4b97      	ldr	r3, [pc, #604]	; (8002538 <MRAC+0x400>)
 80022da:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80022de:	f7fe fac5 	bl	800086c <__aeabi_dmul>
 80022e2:	4603      	mov	r3, r0
 80022e4:	460c      	mov	r4, r1
 80022e6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	for (i0 = 0; i0 < 5; i0++) {
 80022ea:	2300      	movs	r3, #0
 80022ec:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80022f0:	e037      	b.n	8002362 <MRAC+0x22a>
		c_gamma[i0] = 0.0 * theta[i0];
 80022f2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80022fc:	4413      	add	r3, r2
 80022fe:	3b48      	subs	r3, #72	; 0x48
 8002300:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	f04f 0300 	mov.w	r3, #0
 800230c:	f7fe faae 	bl	800086c <__aeabi_dmul>
 8002310:	4603      	mov	r3, r0
 8002312:	460c      	mov	r4, r1
 8002314:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002318:	00d2      	lsls	r2, r2, #3
 800231a:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800231e:	440a      	add	r2, r1
 8002320:	3a98      	subs	r2, #152	; 0x98
 8002322:	e9c2 3400 	strd	r3, r4, [r2]
		c_gamma[i0 + 5] = theta_idx_1 * theta[i0];
 8002326:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8002330:	4413      	add	r3, r2
 8002332:	3b48      	subs	r3, #72	; 0x48
 8002334:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002338:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800233c:	1d5d      	adds	r5, r3, #5
 800233e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8002342:	f7fe fa93 	bl	800086c <__aeabi_dmul>
 8002346:	4603      	mov	r3, r0
 8002348:	460c      	mov	r4, r1
 800234a:	00ea      	lsls	r2, r5, #3
 800234c:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8002350:	440a      	add	r2, r1
 8002352:	3a98      	subs	r2, #152	; 0x98
 8002354:	e9c2 3400 	strd	r3, r4, [r2]
	for (i0 = 0; i0 < 5; i0++) {
 8002358:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800235c:	3301      	adds	r3, #1
 800235e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002362:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002366:	2b04      	cmp	r3, #4
 8002368:	ddc3      	ble.n	80022f2 <MRAC+0x1ba>
	}

	for (i0 = 0; i0 < 10; i0++) {
 800236a:	2300      	movs	r3, #0
 800236c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002370:	e019      	b.n	80023a6 <MRAC+0x26e>
		c_gamma[i0] *= -gamma;
 8002372:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800237c:	4413      	add	r3, r2
 800237e:	3b98      	subs	r3, #152	; 0x98
 8002380:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002384:	469a      	mov	sl, r3
 8002386:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800238a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8002394:	4413      	add	r3, r2
 8002396:	3b98      	subs	r3, #152	; 0x98
 8002398:	e9c3 ab00 	strd	sl, fp, [r3]
	for (i0 = 0; i0 < 10; i0++) {
 800239c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80023a0:	3301      	adds	r3, #1
 80023a2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80023a6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80023aa:	2b09      	cmp	r3, #9
 80023ac:	dde1      	ble.n	8002372 <MRAC+0x23a>
	}

	for (i0 = 0; i0 < 5; i0++) {
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80023b4:	e086      	b.n	80024c4 <MRAC+0x38c>
		d_gamma[i0] = 0.0;
 80023b6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80023c0:	4413      	add	r3, r2
 80023c2:	f1a3 02e8 	sub.w	r2, r3, #232	; 0xe8
 80023c6:	f04f 0300 	mov.w	r3, #0
 80023ca:	f04f 0400 	mov.w	r4, #0
 80023ce:	e9c2 3400 	strd	r3, r4, [r2]
		d0 = c_gamma[i0 + 5];
 80023d2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80023d6:	3305      	adds	r3, #5
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80023de:	4413      	add	r3, r2
 80023e0:	3b98      	subs	r3, #152	; 0x98
 80023e2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80023e6:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
		d_gamma[i0] = c_gamma[i0] * 1.26 + d0 * 0.26;
 80023ea:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80023f4:	4413      	add	r3, r2
 80023f6:	3b98      	subs	r3, #152	; 0x98
 80023f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023fc:	a346      	add	r3, pc, #280	; (adr r3, 8002518 <MRAC+0x3e0>)
 80023fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002402:	f7fe fa33 	bl	800086c <__aeabi_dmul>
 8002406:	4603      	mov	r3, r0
 8002408:	460c      	mov	r4, r1
 800240a:	4625      	mov	r5, r4
 800240c:	461c      	mov	r4, r3
 800240e:	a344      	add	r3, pc, #272	; (adr r3, 8002520 <MRAC+0x3e8>)
 8002410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002414:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 8002418:	f7fe fa28 	bl	800086c <__aeabi_dmul>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4620      	mov	r0, r4
 8002422:	4629      	mov	r1, r5
 8002424:	f7fe f86c 	bl	8000500 <__adddf3>
 8002428:	4603      	mov	r3, r0
 800242a:	460c      	mov	r4, r1
 800242c:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002430:	00d2      	lsls	r2, r2, #3
 8002432:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8002436:	440a      	add	r2, r1
 8002438:	3ae8      	subs	r2, #232	; 0xe8
 800243a:	e9c2 3400 	strd	r3, r4, [r2]
		d_gamma[i0 + 5] = 0.0;
 800243e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002442:	3305      	adds	r3, #5
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800244a:	4413      	add	r3, r2
 800244c:	f1a3 02e8 	sub.w	r2, r3, #232	; 0xe8
 8002450:	f04f 0300 	mov.w	r3, #0
 8002454:	f04f 0400 	mov.w	r4, #0
 8002458:	e9c2 3400 	strd	r3, r4, [r2]
		d_gamma[i0 + 5] = c_gamma[i0] * 0.26 + d0 * 0.27;
 800245c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8002466:	4413      	add	r3, r2
 8002468:	3b98      	subs	r3, #152	; 0x98
 800246a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800246e:	a32c      	add	r3, pc, #176	; (adr r3, 8002520 <MRAC+0x3e8>)
 8002470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002474:	f7fe f9fa 	bl	800086c <__aeabi_dmul>
 8002478:	4603      	mov	r3, r0
 800247a:	460c      	mov	r4, r1
 800247c:	4698      	mov	r8, r3
 800247e:	46a1      	mov	r9, r4
 8002480:	a329      	add	r3, pc, #164	; (adr r3, 8002528 <MRAC+0x3f0>)
 8002482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002486:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 800248a:	f7fe f9ef 	bl	800086c <__aeabi_dmul>
 800248e:	4603      	mov	r3, r0
 8002490:	460c      	mov	r4, r1
 8002492:	4619      	mov	r1, r3
 8002494:	4622      	mov	r2, r4
 8002496:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800249a:	1d5d      	adds	r5, r3, #5
 800249c:	4613      	mov	r3, r2
 800249e:	460a      	mov	r2, r1
 80024a0:	4640      	mov	r0, r8
 80024a2:	4649      	mov	r1, r9
 80024a4:	f7fe f82c 	bl	8000500 <__adddf3>
 80024a8:	4603      	mov	r3, r0
 80024aa:	460c      	mov	r4, r1
 80024ac:	00ea      	lsls	r2, r5, #3
 80024ae:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 80024b2:	440a      	add	r2, r1
 80024b4:	3ae8      	subs	r2, #232	; 0xe8
 80024b6:	e9c2 3400 	strd	r3, r4, [r2]
	for (i0 = 0; i0 < 5; i0++) {
 80024ba:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80024be:	3301      	adds	r3, #1
 80024c0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80024c4:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	f77f af74 	ble.w	80023b6 <MRAC+0x27e>
	}

	theta_idx_0 = theta_m - theta_r[0];
 80024ce:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80024d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80024d6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80024da:	461a      	mov	r2, r3
 80024dc:	4623      	mov	r3, r4
 80024de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024e2:	f7fe f80b 	bl	80004fc <__aeabi_dsub>
 80024e6:	4603      	mov	r3, r0
 80024e8:	460c      	mov	r4, r1
 80024ea:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	theta_idx_1 = theta_m_dot - theta_r[1];
 80024ee:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80024f2:	3308      	adds	r3, #8
 80024f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80024f8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024fc:	461a      	mov	r2, r3
 80024fe:	4623      	mov	r3, r4
 8002500:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002504:	f7fd fffa 	bl	80004fc <__aeabi_dsub>
 8002508:	4603      	mov	r3, r0
 800250a:	460c      	mov	r4, r1
 800250c:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	for (i0 = 0; i0 < 5; i0++) {
 8002510:	2300      	movs	r3, #0
 8002512:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002516:	e08c      	b.n	8002632 <MRAC+0x4fa>
 8002518:	c28f5c29 	.word	0xc28f5c29
 800251c:	3ff428f5 	.word	0x3ff428f5
 8002520:	0a3d70a4 	.word	0x0a3d70a4
 8002524:	3fd0a3d7 	.word	0x3fd0a3d7
 8002528:	147ae148 	.word	0x147ae148
 800252c:	3fd147ae 	.word	0x3fd147ae
 8002530:	47ae147b 	.word	0x47ae147b
 8002534:	3f847ae1 	.word	0x3f847ae1
 8002538:	bfd00000 	.word	0xbfd00000
 800253c:	f5c28f5b 	.word	0xf5c28f5b
 8002540:	3fff5c28 	.word	0x3fff5c28
 8002544:	fcce1c58 	.word	0xfcce1c58
 8002548:	bf600e6a 	.word	0xbf600e6a
 800254c:	f9724745 	.word	0xf9724745
 8002550:	3fefe90f 	.word	0x3fefe90f
 8002554:	fcce1c58 	.word	0xfcce1c58
 8002558:	3f600e6a 	.word	0x3f600e6a
		phi_k[i0] = 0.0;
 800255c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	f107 0220 	add.w	r2, r7, #32
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	441a      	add	r2, r3
 800256a:	f04f 0300 	mov.w	r3, #0
 800256e:	f04f 0400 	mov.w	r4, #0
 8002572:	e9c2 3400 	strd	r3, r4, [r2]
		d0 = d_gamma[i0] * theta_idx_0 + d_gamma[i0 + 5] * theta_idx_1;
 8002576:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8002580:	4413      	add	r3, r2
 8002582:	3be8      	subs	r3, #232	; 0xe8
 8002584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002588:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800258c:	f7fe f96e 	bl	800086c <__aeabi_dmul>
 8002590:	4603      	mov	r3, r0
 8002592:	460c      	mov	r4, r1
 8002594:	4625      	mov	r5, r4
 8002596:	461c      	mov	r4, r3
 8002598:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800259c:	3305      	adds	r3, #5
 800259e:	00db      	lsls	r3, r3, #3
 80025a0:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80025a4:	4413      	add	r3, r2
 80025a6:	3be8      	subs	r3, #232	; 0xe8
 80025a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025ac:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 80025b0:	f7fe f95c 	bl	800086c <__aeabi_dmul>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4620      	mov	r0, r4
 80025ba:	4629      	mov	r1, r5
 80025bc:	f7fd ffa0 	bl	8000500 <__adddf3>
 80025c0:	4603      	mov	r3, r0
 80025c2:	460c      	mov	r4, r1
 80025c4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
		phi_k[i0] = d0;
 80025c8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	f107 0220 	add.w	r2, r7, #32
 80025d2:	6812      	ldr	r2, [r2, #0]
 80025d4:	441a      	add	r2, r3
 80025d6:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 80025da:	e9c2 3400 	strd	r3, r4, [r2]
		phi_k[i0] = phi_k_1[i0] + T * d0;
 80025de:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80025e8:	6812      	ldr	r2, [r2, #0]
 80025ea:	4413      	add	r3, r2
 80025ec:	e9d3 4500 	ldrd	r4, r5, [r3]
 80025f0:	a35f      	add	r3, pc, #380	; (adr r3, 8002770 <MRAC+0x638>)
 80025f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f6:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80025fa:	f7fe f937 	bl	800086c <__aeabi_dmul>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4610      	mov	r0, r2
 8002604:	4619      	mov	r1, r3
 8002606:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	f107 0220 	add.w	r2, r7, #32
 8002610:	6812      	ldr	r2, [r2, #0]
 8002612:	18d6      	adds	r6, r2, r3
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	4620      	mov	r0, r4
 800261a:	4629      	mov	r1, r5
 800261c:	f7fd ff70 	bl	8000500 <__adddf3>
 8002620:	4603      	mov	r3, r0
 8002622:	460c      	mov	r4, r1
 8002624:	e9c6 3400 	strd	r3, r4, [r6]
	for (i0 = 0; i0 < 5; i0++) {
 8002628:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800262c:	3301      	adds	r3, #1
 800262e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002632:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002636:	2b04      	cmp	r3, #4
 8002638:	dd90      	ble.n	800255c <MRAC+0x424>

	/*  Appoximated parameters calculated from its derivative */
	/*  [L^T M Ks_hat Ds_hat] */
	/* %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
	/* %%%%%%%% Control Signal %%%%%%%%% */
	*V_control = Kv * ((((-phi_k[0] * theta_m + -phi_k[1] * theta_m_dot) + phi_k[2]
 800263a:	f107 0320 	add.w	r3, r7, #32
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002654:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002658:	f7fe f908 	bl	800086c <__aeabi_dmul>
 800265c:	4603      	mov	r3, r0
 800265e:	460c      	mov	r4, r1
 8002660:	461d      	mov	r5, r3
 8002662:	4626      	mov	r6, r4
 8002664:	f107 0320 	add.w	r3, r7, #32
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	3308      	adds	r3, #8
 800266c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002670:	603b      	str	r3, [r7, #0]
 8002672:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002684:	f7fe f8f2 	bl	800086c <__aeabi_dmul>
 8002688:	4603      	mov	r3, r0
 800268a:	460c      	mov	r4, r1
 800268c:	461a      	mov	r2, r3
 800268e:	4623      	mov	r3, r4
 8002690:	4628      	mov	r0, r5
 8002692:	4631      	mov	r1, r6
 8002694:	f7fd ff34 	bl	8000500 <__adddf3>
 8002698:	4603      	mov	r3, r0
 800269a:	460c      	mov	r4, r1
 800269c:	4625      	mov	r5, r4
 800269e:	461c      	mov	r4, r3
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	3310      	adds	r3, #16
 80026a8:	e9d3 0100 	ldrd	r0, r1, [r3]
																				 * theta_m_d) - phi_k[3] * (1.0 / N) * theta_l) - phi_k[4]
 80026ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b4:	f7fe f8da 	bl	800086c <__aeabi_dmul>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
	*V_control = Kv * ((((-phi_k[0] * theta_m + -phi_k[1] * theta_m_dot) + phi_k[2]
 80026bc:	4620      	mov	r0, r4
 80026be:	4629      	mov	r1, r5
 80026c0:	f7fd ff1e 	bl	8000500 <__adddf3>
 80026c4:	4603      	mov	r3, r0
 80026c6:	460c      	mov	r4, r1
 80026c8:	4625      	mov	r5, r4
 80026ca:	461c      	mov	r4, r3
																				 * theta_m_d) - phi_k[3] * (1.0 / N) * theta_l) - phi_k[4]
 80026cc:	f107 0320 	add.w	r3, r7, #32
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	3318      	adds	r3, #24
 80026d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	4b22      	ldr	r3, [pc, #136]	; (8002768 <MRAC+0x630>)
 80026de:	f7fe f8c5 	bl	800086c <__aeabi_dmul>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	4610      	mov	r0, r2
 80026e8:	4619      	mov	r1, r3
 80026ea:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80026ee:	f7fe f8bd 	bl	800086c <__aeabi_dmul>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4620      	mov	r0, r4
 80026f8:	4629      	mov	r1, r5
 80026fa:	f7fd feff 	bl	80004fc <__aeabi_dsub>
 80026fe:	4603      	mov	r3, r0
 8002700:	460c      	mov	r4, r1
 8002702:	4625      	mov	r5, r4
 8002704:	461c      	mov	r4, r3
 8002706:	f107 0320 	add.w	r3, r7, #32
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3320      	adds	r3, #32
 800270e:	e9d3 0100 	ldrd	r0, r1, [r3]
																																		* (1.0 / N) * theta_l_dot);
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	4b14      	ldr	r3, [pc, #80]	; (8002768 <MRAC+0x630>)
 8002718:	f7fe f8a8 	bl	800086c <__aeabi_dmul>
 800271c:	4602      	mov	r2, r0
 800271e:	460b      	mov	r3, r1
 8002720:	4610      	mov	r0, r2
 8002722:	4619      	mov	r1, r3
 8002724:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002728:	f7fe f8a0 	bl	800086c <__aeabi_dmul>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
																				 * theta_m_d) - phi_k[3] * (1.0 / N) * theta_l) - phi_k[4]
 8002730:	4620      	mov	r0, r4
 8002732:	4629      	mov	r1, r5
 8002734:	f7fd fee2 	bl	80004fc <__aeabi_dsub>
 8002738:	4603      	mov	r3, r0
 800273a:	460c      	mov	r4, r1
 800273c:	4618      	mov	r0, r3
 800273e:	4621      	mov	r1, r4
	*V_control = Kv * ((((-phi_k[0] * theta_m + -phi_k[1] * theta_m_dot) + phi_k[2]
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	4b09      	ldr	r3, [pc, #36]	; (800276c <MRAC+0x634>)
 8002746:	f7fe f891 	bl	800086c <__aeabi_dmul>
 800274a:	4603      	mov	r3, r0
 800274c:	460c      	mov	r4, r1
 800274e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	e9c2 3400 	strd	r3, r4, [r2]

	/* %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
}
 8002758:	bf00      	nop
 800275a:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800275e:	46bd      	mov	sp, r7
 8002760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002764:	f3af 8000 	nop.w
 8002768:	3fd00000 	.word	0x3fd00000
 800276c:	40280000 	.word	0x40280000
 8002770:	47ae147b 	.word	0x47ae147b
 8002774:	3f847ae1 	.word	0x3f847ae1

08002778 <InitController>:
 * @brief :
 * @param :
 * @return:
 */
void InitController()
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <ControllerRun>:
 * @brief :
 * @param :
 * @return:
 */
void ControllerRun(double loadDesiredAngle)
{
 8002788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800278c:	b0af      	sub	sp, #188	; 0xbc
 800278e:	af0c      	add	r7, sp, #48	; 0x30
 8002790:	ed87 0b02 	vstr	d0, [r7, #8]
	/* Read motor current angle */
	double motorAngle;
	double motorVelocity;
	MotorReadEncoder(&motorAngle, &motorVelocity, CONTROLLER_SAMPLING_TIME_SEC);
 8002794:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002798:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800279c:	ed9f 0b7c 	vldr	d0, [pc, #496]	; 8002990 <ControllerRun+0x208>
 80027a0:	4611      	mov	r1, r2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 fe74 	bl	8003490 <MotorReadEncoder>

	/* Read load current angle */
	double loadAngle;
	double loadVelocity;
	IncrementalEncoderReadEncoder(&loadAngle, &loadVelocity, CONTROLLER_SAMPLING_TIME_SEC);
 80027a8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80027ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80027b0:	ed9f 0b77 	vldr	d0, [pc, #476]	; 8002990 <ControllerRun+0x208>
 80027b4:	4611      	mov	r1, r2
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fcbe 	bl	8003138 <IncrementalEncoderReadEncoder>
//	AbsoluteEncoderReadDataBuffer(&loadAngle);

	/* Fuzzy PI controller */
	double currMotorDesiredAngle;
	static double prevMotorDesiredAngle = 0;
	double currLoadError = loadDesiredAngle - loadAngle;
 80027bc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80027c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027c4:	f7fd fe9a 	bl	80004fc <__aeabi_dsub>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	static double prevLoadError = 0;
	currMotorDesiredAngle = Fuzzy(currLoadError, prevLoadError, prevMotorDesiredAngle);
 80027d0:	4b71      	ldr	r3, [pc, #452]	; (8002998 <ControllerRun+0x210>)
 80027d2:	ed93 7b00 	vldr	d7, [r3]
 80027d6:	4b71      	ldr	r3, [pc, #452]	; (800299c <ControllerRun+0x214>)
 80027d8:	ed93 6b00 	vldr	d6, [r3]
 80027dc:	eeb0 2a46 	vmov.f32	s4, s12
 80027e0:	eef0 2a66 	vmov.f32	s5, s13
 80027e4:	eeb0 1a47 	vmov.f32	s2, s14
 80027e8:	eef0 1a67 	vmov.f32	s3, s15
 80027ec:	ed97 0b20 	vldr	d0, [r7, #128]	; 0x80
 80027f0:	f7fe fce6 	bl	80011c0 <Fuzzy>
 80027f4:	ed87 0b1e 	vstr	d0, [r7, #120]	; 0x78
	prevLoadError = currLoadError;
 80027f8:	4967      	ldr	r1, [pc, #412]	; (8002998 <ControllerRun+0x210>)
 80027fa:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80027fe:	e9c1 2300 	strd	r2, r3, [r1]
	prevMotorDesiredAngle = currMotorDesiredAngle;
 8002802:	4966      	ldr	r1, [pc, #408]	; (800299c <ControllerRun+0x214>)
 8002804:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002808:	e9c1 2300 	strd	r2, r3, [r1]
	double controlVoltage;
	static double prevParameter[5] = {2.760782, 1.057416, 2.764187, 1.221422, 0.998208};
	static double prevReferenceModel[2] = {0,0};
	double currParameter[5];
	double currReferenceModel[2];
	MRAC(loadAngle, loadVelocity, motorAngle, motorVelocity, currMotorDesiredAngle, prevParameter, prevReferenceModel,
 800280c:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8002810:	ed97 6b14 	vldr	d6, [r7, #80]	; 0x50
 8002814:	ed97 5b1a 	vldr	d5, [r7, #104]	; 0x68
 8002818:	ed97 3b18 	vldr	d3, [r7, #96]	; 0x60
 800281c:	f107 0120 	add.w	r1, r7, #32
 8002820:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002824:	f107 0310 	add.w	r3, r7, #16
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	460b      	mov	r3, r1
 800282c:	495c      	ldr	r1, [pc, #368]	; (80029a0 <ControllerRun+0x218>)
 800282e:	485d      	ldr	r0, [pc, #372]	; (80029a4 <ControllerRun+0x21c>)
 8002830:	ed97 4b1e 	vldr	d4, [r7, #120]	; 0x78
 8002834:	eeb0 2a45 	vmov.f32	s4, s10
 8002838:	eef0 2a65 	vmov.f32	s5, s11
 800283c:	eeb0 1a46 	vmov.f32	s2, s12
 8002840:	eef0 1a66 	vmov.f32	s3, s13
 8002844:	eeb0 0a47 	vmov.f32	s0, s14
 8002848:	eef0 0a67 	vmov.f32	s1, s15
 800284c:	f7ff fc74 	bl	8002138 <MRAC>
			&controlVoltage, currParameter, currReferenceModel);
	prevParameter[0] = currParameter[0];
 8002850:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002854:	4953      	ldr	r1, [pc, #332]	; (80029a4 <ControllerRun+0x21c>)
 8002856:	e9c1 2300 	strd	r2, r3, [r1]
	prevParameter[1] = currParameter[1];
 800285a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800285e:	4951      	ldr	r1, [pc, #324]	; (80029a4 <ControllerRun+0x21c>)
 8002860:	e9c1 2302 	strd	r2, r3, [r1, #8]
	prevParameter[2] = currParameter[2];
 8002864:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002868:	494e      	ldr	r1, [pc, #312]	; (80029a4 <ControllerRun+0x21c>)
 800286a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	prevParameter[3] = currParameter[3];
 800286e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002872:	494c      	ldr	r1, [pc, #304]	; (80029a4 <ControllerRun+0x21c>)
 8002874:	e9c1 2306 	strd	r2, r3, [r1, #24]
	prevParameter[4] = currParameter[4];
 8002878:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800287c:	4949      	ldr	r1, [pc, #292]	; (80029a4 <ControllerRun+0x21c>)
 800287e:	e9c1 2308 	strd	r2, r3, [r1, #32]
	prevReferenceModel[0] = currReferenceModel[0];
 8002882:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002886:	4946      	ldr	r1, [pc, #280]	; (80029a0 <ControllerRun+0x218>)
 8002888:	e9c1 2300 	strd	r2, r3, [r1]
	prevReferenceModel[1] = currReferenceModel[1];
 800288c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002890:	4943      	ldr	r1, [pc, #268]	; (80029a0 <ControllerRun+0x218>)
 8002892:	e9c1 2302 	strd	r2, r3, [r1, #8]

	/* Saturate output */
	if(controlVoltage > MAX_MOTOR_CONTROL_VOLTAGE)
 8002896:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	4b42      	ldr	r3, [pc, #264]	; (80029a8 <ControllerRun+0x220>)
 80028a0:	f7fe fa74 	bl	8000d8c <__aeabi_dcmpgt>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <ControllerRun+0x12e>
		controlVoltage = MAX_MOTOR_CONTROL_VOLTAGE;
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	4b3e      	ldr	r3, [pc, #248]	; (80029a8 <ControllerRun+0x220>)
 80028b0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 80028b4:	e00e      	b.n	80028d4 <ControllerRun+0x14c>
	else if(controlVoltage < -MAX_MOTOR_CONTROL_VOLTAGE)
 80028b6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	4b3b      	ldr	r3, [pc, #236]	; (80029ac <ControllerRun+0x224>)
 80028c0:	f7fe fa46 	bl	8000d50 <__aeabi_dcmplt>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d004      	beq.n	80028d4 <ControllerRun+0x14c>
		controlVoltage = -MAX_MOTOR_CONTROL_VOLTAGE;
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	4b37      	ldr	r3, [pc, #220]	; (80029ac <ControllerRun+0x224>)
 80028d0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	/* Set control voltage */
	if(controlVoltage < 0)
 80028d4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	f04f 0300 	mov.w	r3, #0
 80028e0:	f7fe fa36 	bl	8000d50 <__aeabi_dcmplt>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00d      	beq.n	8002906 <ControllerRun+0x17e>
	{
		MotorSetDirection(MOTOR_DIR_NEGATIVE);
 80028ea:	2201      	movs	r2, #1
 80028ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028f0:	482f      	ldr	r0, [pc, #188]	; (80029b0 <ControllerRun+0x228>)
 80028f2:	f001 ffef 	bl	80048d4 <HAL_GPIO_WritePin>
		controlVoltage = -controlVoltage;
 80028f6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80028fa:	4614      	mov	r4, r2
 80028fc:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002900:	e9c7 4512 	strd	r4, r5, [r7, #72]	; 0x48
 8002904:	e005      	b.n	8002912 <ControllerRun+0x18a>
	}
	else
	{
		MotorSetDirection(MOTOR_DIR_POSITIVE);
 8002906:	2200      	movs	r2, #0
 8002908:	f44f 7100 	mov.w	r1, #512	; 0x200
 800290c:	4828      	ldr	r0, [pc, #160]	; (80029b0 <ControllerRun+0x228>)
 800290e:	f001 ffe1 	bl	80048d4 <HAL_GPIO_WritePin>
	}
	float dutyCycle = (float)(controlVoltage/MAX_MOTOR_CONTROL_VOLTAGE);
 8002912:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	4b23      	ldr	r3, [pc, #140]	; (80029a8 <ControllerRun+0x220>)
 800291c:	f7fe f8d0 	bl	8000ac0 <__aeabi_ddiv>
 8002920:	4603      	mov	r3, r0
 8002922:	460c      	mov	r4, r1
 8002924:	4618      	mov	r0, r3
 8002926:	4621      	mov	r1, r4
 8002928:	f7fe fa78 	bl	8000e1c <__aeabi_d2f>
 800292c:	4603      	mov	r3, r0
 800292e:	677b      	str	r3, [r7, #116]	; 0x74
	MotorSetDutyCycle(dutyCycle);
 8002930:	ed97 0a1d 	vldr	s0, [r7, #116]	; 0x74
 8002934:	f000 fd70 	bl	8003418 <MotorSetDutyCycle>

//	if((loadAngle > 6.28) || (loadAngle < -6.28))
//		MotorSetDutyCycle(0);
	LogPrint(LOG_DEBUG, "%f\t%f\t%f\t%f\t%f\t%f\t%f\n",
 8002938:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <ControllerRun+0x21c>)
 800293a:	ed93 7b00 	vldr	d7, [r3]
 800293e:	ed87 7b00 	vstr	d7, [r7]
 8002942:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <ControllerRun+0x21c>)
 8002944:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8002948:	4a16      	ldr	r2, [pc, #88]	; (80029a4 <ControllerRun+0x21c>)
 800294a:	e9d2 1204 	ldrd	r1, r2, [r2, #16]
 800294e:	4815      	ldr	r0, [pc, #84]	; (80029a4 <ControllerRun+0x21c>)
 8002950:	e9d0 5606 	ldrd	r5, r6, [r0, #24]
 8002954:	4813      	ldr	r0, [pc, #76]	; (80029a4 <ControllerRun+0x21c>)
 8002956:	e9d0 8908 	ldrd	r8, r9, [r0, #32]
 800295a:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 800295e:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 8002962:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002966:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800296a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800296e:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8002972:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8002976:	e9cd 3400 	strd	r3, r4, [sp]
 800297a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800297e:	490d      	ldr	r1, [pc, #52]	; (80029b4 <ControllerRun+0x22c>)
 8002980:	2001      	movs	r0, #1
 8002982:	f000 fc7f 	bl	8003284 <LogPrint>
			prevParameter[0], prevParameter[1], prevParameter[2], prevParameter[3], prevParameter[4],
			loadAngle, motorAngle);
}
 8002986:	bf00      	nop
 8002988:	378c      	adds	r7, #140	; 0x8c
 800298a:	46bd      	mov	sp, r7
 800298c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002990:	47ae147b 	.word	0x47ae147b
 8002994:	3f847ae1 	.word	0x3f847ae1
 8002998:	20000a00 	.word	0x20000a00
 800299c:	20000a08 	.word	0x20000a08
 80029a0:	20000a10 	.word	0x20000a10
 80029a4:	20000000 	.word	0x20000000
 80029a8:	40280000 	.word	0x40280000
 80029ac:	c0280000 	.word	0xc0280000
 80029b0:	40020000 	.word	0x40020000
 80029b4:	0800ca70 	.word	0x0800ca70

080029b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	607b      	str	r3, [r7, #4]
 80029c2:	4b10      	ldr	r3, [pc, #64]	; (8002a04 <HAL_MspInit+0x4c>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c6:	4a0f      	ldr	r2, [pc, #60]	; (8002a04 <HAL_MspInit+0x4c>)
 80029c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029cc:	6453      	str	r3, [r2, #68]	; 0x44
 80029ce:	4b0d      	ldr	r3, [pc, #52]	; (8002a04 <HAL_MspInit+0x4c>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029d6:	607b      	str	r3, [r7, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	603b      	str	r3, [r7, #0]
 80029de:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <HAL_MspInit+0x4c>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	4a08      	ldr	r2, [pc, #32]	; (8002a04 <HAL_MspInit+0x4c>)
 80029e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029e8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ea:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_MspInit+0x4c>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f2:	603b      	str	r3, [r7, #0]
 80029f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80029f6:	2007      	movs	r0, #7
 80029f8:	f001 f9fa 	bl	8003df0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40023800 	.word	0x40023800

08002a08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b08a      	sub	sp, #40	; 0x28
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a10:	f107 0314 	add.w	r3, r7, #20
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	605a      	str	r2, [r3, #4]
 8002a1a:	609a      	str	r2, [r3, #8]
 8002a1c:	60da      	str	r2, [r3, #12]
 8002a1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a5f      	ldr	r2, [pc, #380]	; (8002ba4 <HAL_SPI_MspInit+0x19c>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	f040 80b7 	bne.w	8002b9a <HAL_SPI_MspInit+0x192>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	613b      	str	r3, [r7, #16]
 8002a30:	4b5d      	ldr	r3, [pc, #372]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	4a5c      	ldr	r2, [pc, #368]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a3c:	4b5a      	ldr	r3, [pc, #360]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	4b56      	ldr	r3, [pc, #344]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	4a55      	ldr	r2, [pc, #340]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	6313      	str	r3, [r2, #48]	; 0x30
 8002a58:	4b53      	ldr	r3, [pc, #332]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	4b4f      	ldr	r3, [pc, #316]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	4a4e      	ldr	r2, [pc, #312]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a6e:	f043 0302 	orr.w	r3, r3, #2
 8002a72:	6313      	str	r3, [r2, #48]	; 0x30
 8002a74:	4b4c      	ldr	r3, [pc, #304]	; (8002ba8 <HAL_SPI_MspInit+0x1a0>)
 8002a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a80:	2302      	movs	r3, #2
 8002a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a84:	2302      	movs	r3, #2
 8002a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002a90:	2307      	movs	r3, #7
 8002a92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a94:	f107 0314 	add.w	r3, r7, #20
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4844      	ldr	r0, [pc, #272]	; (8002bac <HAL_SPI_MspInit+0x1a4>)
 8002a9c:	f001 fd88 	bl	80045b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aac:	2303      	movs	r3, #3
 8002aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ab0:	2305      	movs	r3, #5
 8002ab2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	4619      	mov	r1, r3
 8002aba:	483c      	ldr	r0, [pc, #240]	; (8002bac <HAL_SPI_MspInit+0x1a4>)
 8002abc:	f001 fd78 	bl	80045b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002ac0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ad2:	2305      	movs	r3, #5
 8002ad4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad6:	f107 0314 	add.w	r3, r7, #20
 8002ada:	4619      	mov	r1, r3
 8002adc:	4834      	ldr	r0, [pc, #208]	; (8002bb0 <HAL_SPI_MspInit+0x1a8>)
 8002ade:	f001 fd67 	bl	80045b0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002ae2:	4b34      	ldr	r3, [pc, #208]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002ae4:	4a34      	ldr	r2, [pc, #208]	; (8002bb8 <HAL_SPI_MspInit+0x1b0>)
 8002ae6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002ae8:	4b32      	ldr	r3, [pc, #200]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aee:	4b31      	ldr	r3, [pc, #196]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002af4:	4b2f      	ldr	r3, [pc, #188]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002afa:	4b2e      	ldr	r3, [pc, #184]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002afc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b00:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b02:	4b2c      	ldr	r3, [pc, #176]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b08:	4b2a      	ldr	r3, [pc, #168]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002b0e:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b14:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b16:	4b27      	ldr	r3, [pc, #156]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b1c:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002b22:	4824      	ldr	r0, [pc, #144]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b24:	f001 f9a6 	bl	8003e74 <HAL_DMA_Init>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 8002b2e:	f000 fab1 	bl	8003094 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a1f      	ldr	r2, [pc, #124]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b36:	64da      	str	r2, [r3, #76]	; 0x4c
 8002b38:	4a1e      	ldr	r2, [pc, #120]	; (8002bb4 <HAL_SPI_MspInit+0x1ac>)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002b3e:	4b1f      	ldr	r3, [pc, #124]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b40:	4a1f      	ldr	r2, [pc, #124]	; (8002bc0 <HAL_SPI_MspInit+0x1b8>)
 8002b42:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002b44:	4b1d      	ldr	r3, [pc, #116]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b4a:	4b1c      	ldr	r3, [pc, #112]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b4c:	2240      	movs	r2, #64	; 0x40
 8002b4e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b50:	4b1a      	ldr	r3, [pc, #104]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b56:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b5c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b5e:	4b17      	ldr	r3, [pc, #92]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b64:	4b15      	ldr	r3, [pc, #84]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8002b6a:	4b14      	ldr	r3, [pc, #80]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b70:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b72:	4b12      	ldr	r3, [pc, #72]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b78:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002b7e:	480f      	ldr	r0, [pc, #60]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b80:	f001 f978 	bl	8003e74 <HAL_DMA_Init>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_SPI_MspInit+0x186>
    {
      Error_Handler();
 8002b8a:	f000 fa83 	bl	8003094 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a0a      	ldr	r2, [pc, #40]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b92:	649a      	str	r2, [r3, #72]	; 0x48
 8002b94:	4a09      	ldr	r2, [pc, #36]	; (8002bbc <HAL_SPI_MspInit+0x1b4>)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b9a:	bf00      	nop
 8002b9c:	3728      	adds	r7, #40	; 0x28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40003800 	.word	0x40003800
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40020800 	.word	0x40020800
 8002bb0:	40020400 	.word	0x40020400
 8002bb4:	20000bf4 	.word	0x20000bf4
 8002bb8:	40026058 	.word	0x40026058
 8002bbc:	20000c54 	.word	0x20000c54
 8002bc0:	40026070 	.word	0x40026070

08002bc4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a0b      	ldr	r2, [pc, #44]	; (8002c00 <HAL_TIM_PWM_MspInit+0x3c>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d10d      	bne.n	8002bf2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	4b0a      	ldr	r3, [pc, #40]	; (8002c04 <HAL_TIM_PWM_MspInit+0x40>)
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	4a09      	ldr	r2, [pc, #36]	; (8002c04 <HAL_TIM_PWM_MspInit+0x40>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	6453      	str	r3, [r2, #68]	; 0x44
 8002be6:	4b07      	ldr	r3, [pc, #28]	; (8002c04 <HAL_TIM_PWM_MspInit+0x40>)
 8002be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	60fb      	str	r3, [r7, #12]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002bf2:	bf00      	nop
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40010000 	.word	0x40010000
 8002c04:	40023800 	.word	0x40023800

08002c08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c18:	d115      	bne.n	8002c46 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <HAL_TIM_Base_MspInit+0x48>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	4a0b      	ldr	r2, [pc, #44]	; (8002c50 <HAL_TIM_Base_MspInit+0x48>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6413      	str	r3, [r2, #64]	; 0x40
 8002c2a:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <HAL_TIM_Base_MspInit+0x48>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c36:	2200      	movs	r2, #0
 8002c38:	2100      	movs	r1, #0
 8002c3a:	201c      	movs	r0, #28
 8002c3c:	f001 f8e3 	bl	8003e06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c40:	201c      	movs	r0, #28
 8002c42:	f001 f8fc 	bl	8003e3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c46:	bf00      	nop
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40023800 	.word	0x40023800

08002c54 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08c      	sub	sp, #48	; 0x30
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5c:	f107 031c 	add.w	r3, r7, #28
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a32      	ldr	r2, [pc, #200]	; (8002d3c <HAL_TIM_Encoder_MspInit+0xe8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d12c      	bne.n	8002cd0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	61bb      	str	r3, [r7, #24]
 8002c7a:	4b31      	ldr	r3, [pc, #196]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	4a30      	ldr	r2, [pc, #192]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002c80:	f043 0302 	orr.w	r3, r3, #2
 8002c84:	6413      	str	r3, [r2, #64]	; 0x40
 8002c86:	4b2e      	ldr	r3, [pc, #184]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	61bb      	str	r3, [r7, #24]
 8002c90:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	4b2a      	ldr	r3, [pc, #168]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	4a29      	ldr	r2, [pc, #164]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ca2:	4b27      	ldr	r3, [pc, #156]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cae:	23c0      	movs	r3, #192	; 0xc0
 8002cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc2:	f107 031c 	add.w	r3, r7, #28
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	481e      	ldr	r0, [pc, #120]	; (8002d44 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002cca:	f001 fc71 	bl	80045b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002cce:	e030      	b.n	8002d32 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1c      	ldr	r2, [pc, #112]	; (8002d48 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d12b      	bne.n	8002d32 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	4b18      	ldr	r3, [pc, #96]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	4a17      	ldr	r2, [pc, #92]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002ce4:	f043 0304 	orr.w	r3, r3, #4
 8002ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cea:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f003 0304 	and.w	r3, r3, #4
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	4a10      	ldr	r2, [pc, #64]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002d00:	f043 0302 	orr.w	r3, r3, #2
 8002d04:	6313      	str	r3, [r2, #48]	; 0x30
 8002d06:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <HAL_TIM_Encoder_MspInit+0xec>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	60fb      	str	r3, [r7, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d12:	23c0      	movs	r3, #192	; 0xc0
 8002d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d16:	2302      	movs	r3, #2
 8002d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d22:	2302      	movs	r3, #2
 8002d24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d26:	f107 031c 	add.w	r3, r7, #28
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4807      	ldr	r0, [pc, #28]	; (8002d4c <HAL_TIM_Encoder_MspInit+0xf8>)
 8002d2e:	f001 fc3f 	bl	80045b0 <HAL_GPIO_Init>
}
 8002d32:	bf00      	nop
 8002d34:	3730      	adds	r7, #48	; 0x30
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40000400 	.word	0x40000400
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40020000 	.word	0x40020000
 8002d48:	40000800 	.word	0x40000800
 8002d4c:	40020400 	.word	0x40020400

08002d50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b088      	sub	sp, #32
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d58:	f107 030c 	add.w	r3, r7, #12
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	605a      	str	r2, [r3, #4]
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	60da      	str	r2, [r3, #12]
 8002d66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a12      	ldr	r2, [pc, #72]	; (8002db8 <HAL_TIM_MspPostInit+0x68>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d11e      	bne.n	8002db0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60bb      	str	r3, [r7, #8]
 8002d76:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <HAL_TIM_MspPostInit+0x6c>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	4a10      	ldr	r2, [pc, #64]	; (8002dbc <HAL_TIM_MspPostInit+0x6c>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	6313      	str	r3, [r2, #48]	; 0x30
 8002d82:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <HAL_TIM_MspPostInit+0x6c>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d94:	2302      	movs	r3, #2
 8002d96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002da0:	2301      	movs	r3, #1
 8002da2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da4:	f107 030c 	add.w	r3, r7, #12
 8002da8:	4619      	mov	r1, r3
 8002daa:	4805      	ldr	r0, [pc, #20]	; (8002dc0 <HAL_TIM_MspPostInit+0x70>)
 8002dac:	f001 fc00 	bl	80045b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002db0:	bf00      	nop
 8002db2:	3720      	adds	r7, #32
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40010000 	.word	0x40010000
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	40020000 	.word	0x40020000

08002dc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08a      	sub	sp, #40	; 0x28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dcc:	f107 0314 	add.w	r3, r7, #20
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	605a      	str	r2, [r3, #4]
 8002dd6:	609a      	str	r2, [r3, #8]
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a34      	ldr	r2, [pc, #208]	; (8002eb4 <HAL_UART_MspInit+0xf0>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d161      	bne.n	8002eaa <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	4b33      	ldr	r3, [pc, #204]	; (8002eb8 <HAL_UART_MspInit+0xf4>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a32      	ldr	r2, [pc, #200]	; (8002eb8 <HAL_UART_MspInit+0xf4>)
 8002df0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b30      	ldr	r3, [pc, #192]	; (8002eb8 <HAL_UART_MspInit+0xf4>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	613b      	str	r3, [r7, #16]
 8002e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	4b2c      	ldr	r3, [pc, #176]	; (8002eb8 <HAL_UART_MspInit+0xf4>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	4a2b      	ldr	r2, [pc, #172]	; (8002eb8 <HAL_UART_MspInit+0xf4>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	6313      	str	r3, [r2, #48]	; 0x30
 8002e12:	4b29      	ldr	r3, [pc, #164]	; (8002eb8 <HAL_UART_MspInit+0xf4>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e1e:	230c      	movs	r3, #12
 8002e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	2302      	movs	r3, #2
 8002e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e2e:	2307      	movs	r3, #7
 8002e30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e32:	f107 0314 	add.w	r3, r7, #20
 8002e36:	4619      	mov	r1, r3
 8002e38:	4820      	ldr	r0, [pc, #128]	; (8002ebc <HAL_UART_MspInit+0xf8>)
 8002e3a:	f001 fbb9 	bl	80045b0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002e3e:	4b20      	ldr	r3, [pc, #128]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e40:	4a20      	ldr	r2, [pc, #128]	; (8002ec4 <HAL_UART_MspInit+0x100>)
 8002e42:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002e44:	4b1e      	ldr	r3, [pc, #120]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e4a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e4c:	4b1c      	ldr	r3, [pc, #112]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e4e:	2240      	movs	r2, #64	; 0x40
 8002e50:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e58:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e5e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e60:	4b17      	ldr	r3, [pc, #92]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e66:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002e6c:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e72:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e78:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002e7e:	4810      	ldr	r0, [pc, #64]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e80:	f000 fff8 	bl	8003e74 <HAL_DMA_Init>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002e8a:	f000 f903 	bl	8003094 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a0b      	ldr	r2, [pc, #44]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e92:	631a      	str	r2, [r3, #48]	; 0x30
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <HAL_UART_MspInit+0xfc>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	2026      	movs	r0, #38	; 0x26
 8002ea0:	f000 ffb1 	bl	8003e06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ea4:	2026      	movs	r0, #38	; 0x26
 8002ea6:	f000 ffca 	bl	8003e3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002eaa:	bf00      	nop
 8002eac:	3728      	adds	r7, #40	; 0x28
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40004400 	.word	0x40004400
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40020000 	.word	0x40020000
 8002ec0:	20000d68 	.word	0x20000d68
 8002ec4:	400260a0 	.word	0x400260a0

08002ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ecc:	bf00      	nop
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eda:	e7fe      	b.n	8002eda <HardFault_Handler+0x4>

08002edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee0:	e7fe      	b.n	8002ee0 <MemManage_Handler+0x4>

08002ee2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ee6:	e7fe      	b.n	8002ee6 <BusFault_Handler+0x4>

08002ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002eec:	e7fe      	b.n	8002eec <UsageFault_Handler+0x4>

08002eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ef2:	bf00      	nop
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f00:	bf00      	nop
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f1c:	f000 fe78 	bl	8003c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f20:	bf00      	nop
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002f28:	4802      	ldr	r0, [pc, #8]	; (8002f34 <DMA1_Stream3_IRQHandler+0x10>)
 8002f2a:	f001 f8cb 	bl	80040c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20000bf4 	.word	0x20000bf4

08002f38 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002f3c:	4802      	ldr	r0, [pc, #8]	; (8002f48 <DMA1_Stream4_IRQHandler+0x10>)
 8002f3e:	f001 f8c1 	bl	80040c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000c54 	.word	0x20000c54

08002f4c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002f50:	4802      	ldr	r0, [pc, #8]	; (8002f5c <DMA1_Stream6_IRQHandler+0x10>)
 8002f52:	f001 f8b7 	bl	80040c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002f56:	bf00      	nop
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20000d68 	.word	0x20000d68

08002f60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f64:	4802      	ldr	r0, [pc, #8]	; (8002f70 <TIM2_IRQHandler+0x10>)
 8002f66:	f003 ffb6 	bl	8006ed6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000e08 	.word	0x20000e08

08002f74 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002f78:	4802      	ldr	r0, [pc, #8]	; (8002f84 <I2C1_EV_IRQHandler+0x10>)
 8002f7a:	f001 fcc4 	bl	8004906 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002f7e:	bf00      	nop
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	20000d14 	.word	0x20000d14

08002f88 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002f8c:	4802      	ldr	r0, [pc, #8]	; (8002f98 <USART2_IRQHandler+0x10>)
 8002f8e:	f004 fefd 	bl	8007d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000dc8 	.word	0x20000dc8

08002f9c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002fa0:	4802      	ldr	r0, [pc, #8]	; (8002fac <DMA1_Stream7_IRQHandler+0x10>)
 8002fa2:	f001 f88f 	bl	80040c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20000cb4 	.word	0x20000cb4

08002fb0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002fb8:	4b11      	ldr	r3, [pc, #68]	; (8003000 <_sbrk+0x50>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d102      	bne.n	8002fc6 <_sbrk+0x16>
		heap_end = &end;
 8002fc0:	4b0f      	ldr	r3, [pc, #60]	; (8003000 <_sbrk+0x50>)
 8002fc2:	4a10      	ldr	r2, [pc, #64]	; (8003004 <_sbrk+0x54>)
 8002fc4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002fc6:	4b0e      	ldr	r3, [pc, #56]	; (8003000 <_sbrk+0x50>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <_sbrk+0x50>)
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	466a      	mov	r2, sp
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d907      	bls.n	8002fea <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002fda:	f005 fd29 	bl	8008a30 <__errno>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	230c      	movs	r3, #12
 8002fe2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe8:	e006      	b.n	8002ff8 <_sbrk+0x48>
	}

	heap_end += incr;
 8002fea:	4b05      	ldr	r3, [pc, #20]	; (8003000 <_sbrk+0x50>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	4a03      	ldr	r2, [pc, #12]	; (8003000 <_sbrk+0x50>)
 8002ff4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000a20 	.word	0x20000a20
 8003004:	20000e78 	.word	0x20000e78

08003008 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800300c:	4b08      	ldr	r3, [pc, #32]	; (8003030 <SystemInit+0x28>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003012:	4a07      	ldr	r2, [pc, #28]	; (8003030 <SystemInit+0x28>)
 8003014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003018:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800301c:	4b04      	ldr	r3, [pc, #16]	; (8003030 <SystemInit+0x28>)
 800301e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003022:	609a      	str	r2, [r3, #8]
#endif
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800306c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003038:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800303a:	e003      	b.n	8003044 <LoopCopyDataInit>

0800303c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800303c:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800303e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003040:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003042:	3104      	adds	r1, #4

08003044 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003044:	480b      	ldr	r0, [pc, #44]	; (8003074 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003046:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003048:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800304a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800304c:	d3f6      	bcc.n	800303c <CopyDataInit>
  ldr  r2, =_sbss
 800304e:	4a0b      	ldr	r2, [pc, #44]	; (800307c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003050:	e002      	b.n	8003058 <LoopFillZerobss>

08003052 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003052:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003054:	f842 3b04 	str.w	r3, [r2], #4

08003058 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003058:	4b09      	ldr	r3, [pc, #36]	; (8003080 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800305a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800305c:	d3f9      	bcc.n	8003052 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800305e:	f7ff ffd3 	bl	8003008 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003062:	f005 fceb 	bl	8008a3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003066:	f000 f80e 	bl	8003086 <main>
  bx  lr    
 800306a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800306c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003070:	0800ce44 	.word	0x0800ce44
  ldr  r0, =_sdata
 8003074:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003078:	200009e0 	.word	0x200009e0
  ldr  r2, =_sbss
 800307c:	200009e0 	.word	0x200009e0
  ldr  r3, = _ebss
 8003080:	20000e74 	.word	0x20000e74

08003084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003084:	e7fe      	b.n	8003084 <ADC_IRQHandler>

08003086 <main>:
 * @brief :
 * @param :
 * @return:
 */
int main(void)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/
	InitSystem();
 800308a:	f000 fb35 	bl	80036f8 <InitSystem>

	/* Infinite loop */
	while (1)
	{
		SystemStateMachineProcessing();
 800308e:	f000 fb77 	bl	8003780 <SystemStateMachineProcessing>
 8003092:	e7fc      	b.n	800308e <main+0x8>

08003094 <Error_Handler>:
 * @brief :
 * @param : None
 * @return: None
 */
void Error_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
	/* User can add his own implementation to report the HAL error return state */
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <InitAbsoluteEncoder>:
 * @brief :
 * @param :
 * @return:
 */
void InitAbsoluteEncoder()
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	af00      	add	r7, sp, #0
	MX_SPI2_Init();
 80030a6:	f000 f803 	bl	80030b0 <MX_SPI2_Init>
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <MX_SPI2_Init>:
			break;
	}
}

static inline void MX_SPI2_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80030b4:	4b17      	ldr	r3, [pc, #92]	; (8003114 <MX_SPI2_Init+0x64>)
 80030b6:	4a18      	ldr	r2, [pc, #96]	; (8003118 <MX_SPI2_Init+0x68>)
 80030b8:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80030ba:	4b16      	ldr	r3, [pc, #88]	; (8003114 <MX_SPI2_Init+0x64>)
 80030bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030c0:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80030c2:	4b14      	ldr	r3, [pc, #80]	; (8003114 <MX_SPI2_Init+0x64>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <MX_SPI2_Init+0x64>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030ce:	4b11      	ldr	r3, [pc, #68]	; (8003114 <MX_SPI2_Init+0x64>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <MX_SPI2_Init+0x64>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80030da:	4b0e      	ldr	r3, [pc, #56]	; (8003114 <MX_SPI2_Init+0x64>)
 80030dc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80030e0:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80030e2:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <MX_SPI2_Init+0x64>)
 80030e4:	2220      	movs	r2, #32
 80030e6:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030e8:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <MX_SPI2_Init+0x64>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80030ee:	4b09      	ldr	r3, [pc, #36]	; (8003114 <MX_SPI2_Init+0x64>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030f4:	4b07      	ldr	r3, [pc, #28]	; (8003114 <MX_SPI2_Init+0x64>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80030fa:	4b06      	ldr	r3, [pc, #24]	; (8003114 <MX_SPI2_Init+0x64>)
 80030fc:	220a      	movs	r2, #10
 80030fe:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003100:	4804      	ldr	r0, [pc, #16]	; (8003114 <MX_SPI2_Init+0x64>)
 8003102:	f003 fd03 	bl	8006b0c <HAL_SPI_Init>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 800310c:	f7ff ffc2 	bl	8003094 <Error_Handler>
	}
}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000a24 	.word	0x20000a24
 8003118:	40003800 	.word	0x40003800

0800311c <InitIncrementalEncoder>:
 * @brief :
 * @param :
 * @return:
 */
void InitIncrementalEncoder()
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
	MX_TIM4_Init();
 8003120:	f000 f852 	bl	80031c8 <MX_TIM4_Init>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003124:	213c      	movs	r1, #60	; 0x3c
 8003126:	4802      	ldr	r0, [pc, #8]	; (8003130 <InitIncrementalEncoder+0x14>)
 8003128:	f003 fe9e 	bl	8006e68 <HAL_TIM_Encoder_Start>
}
 800312c:	bf00      	nop
 800312e:	bd80      	pop	{r7, pc}
 8003130:	20000a7c 	.word	0x20000a7c
 8003134:	00000000 	.word	0x00000000

08003138 <IncrementalEncoderReadEncoder>:
 * @param velocity    : Current velocity (unit: radian/second)
 * @param samplingTime: Sampling time (unit: second)
 * @return: None
 */
void IncrementalEncoderReadEncoder(double *position, double *velocity, double samplingTime)
{
 8003138:	b590      	push	{r4, r7, lr}
 800313a:	b089      	sub	sp, #36	; 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	ed87 0b00 	vstr	d0, [r7]
	uint16_t currPulse;
	double encoderIncrement;

	currPulse = TIM4->CNT;
 8003146:	4b1e      	ldr	r3, [pc, #120]	; (80031c0 <IncrementalEncoderReadEncoder+0x88>)
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	83fb      	strh	r3, [r7, #30]
	encoderIncrement = (double)((currPulse - prevPulse)*ENC_RAD_PER_PULSE);
 800314c:	8bfb      	ldrh	r3, [r7, #30]
 800314e:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8003152:	3b7f      	subs	r3, #127	; 0x7f
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd fb1f 	bl	8000798 <__aeabi_i2d>
 800315a:	a317      	add	r3, pc, #92	; (adr r3, 80031b8 <IncrementalEncoderReadEncoder+0x80>)
 800315c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003160:	f7fd fb84 	bl	800086c <__aeabi_dmul>
 8003164:	4603      	mov	r3, r0
 8003166:	460c      	mov	r4, r1
 8003168:	e9c7 3404 	strd	r3, r4, [r7, #16]

	motorPosition += encoderIncrement;
 800316c:	4b15      	ldr	r3, [pc, #84]	; (80031c4 <IncrementalEncoderReadEncoder+0x8c>)
 800316e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003172:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003176:	f7fd f9c3 	bl	8000500 <__adddf3>
 800317a:	4603      	mov	r3, r0
 800317c:	460c      	mov	r4, r1
 800317e:	4a11      	ldr	r2, [pc, #68]	; (80031c4 <IncrementalEncoderReadEncoder+0x8c>)
 8003180:	e9c2 3400 	strd	r3, r4, [r2]
	*position = motorPosition;
 8003184:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <IncrementalEncoderReadEncoder+0x8c>)
 8003186:	e9d3 3400 	ldrd	r3, r4, [r3]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	e9c2 3400 	strd	r3, r4, [r2]
	*velocity = encoderIncrement/samplingTime;
 8003190:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003194:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003198:	f7fd fc92 	bl	8000ac0 <__aeabi_ddiv>
 800319c:	4603      	mov	r3, r0
 800319e:	460c      	mov	r4, r1
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	e9c2 3400 	strd	r3, r4, [r2]

	/* Reset counter */
	TIM4->CNT = 32767;
 80031a6:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <IncrementalEncoderReadEncoder+0x88>)
 80031a8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80031ac:	625a      	str	r2, [r3, #36]	; 0x24
}
 80031ae:	bf00      	nop
 80031b0:	3724      	adds	r7, #36	; 0x24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd90      	pop	{r4, r7, pc}
 80031b6:	bf00      	nop
 80031b8:	54442c5a 	.word	0x54442c5a
 80031bc:	3f5921fb 	.word	0x3f5921fb
 80031c0:	40000800 	.word	0x40000800
 80031c4:	20000ac0 	.word	0x20000ac0

080031c8 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static inline void MX_TIM4_Init(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08c      	sub	sp, #48	; 0x30
 80031cc:	af00      	add	r7, sp, #0
	TIM_Encoder_InitTypeDef sConfig = {0};
 80031ce:	f107 030c 	add.w	r3, r7, #12
 80031d2:	2224      	movs	r2, #36	; 0x24
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f005 fc54 	bl	8008a84 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031dc:	1d3b      	adds	r3, r7, #4
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]
 80031e2:	605a      	str	r2, [r3, #4]

	htim4.Instance = TIM4;
 80031e4:	4b22      	ldr	r3, [pc, #136]	; (8003270 <MX_TIM4_Init+0xa8>)
 80031e6:	4a23      	ldr	r2, [pc, #140]	; (8003274 <MX_TIM4_Init+0xac>)
 80031e8:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 80031ea:	4b21      	ldr	r3, [pc, #132]	; (8003270 <MX_TIM4_Init+0xa8>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031f0:	4b1f      	ldr	r3, [pc, #124]	; (8003270 <MX_TIM4_Init+0xa8>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 80031f6:	4b1e      	ldr	r3, [pc, #120]	; (8003270 <MX_TIM4_Init+0xa8>)
 80031f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031fc:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031fe:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <MX_TIM4_Init+0xa8>)
 8003200:	2200      	movs	r2, #0
 8003202:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003204:	4b1a      	ldr	r3, [pc, #104]	; (8003270 <MX_TIM4_Init+0xa8>)
 8003206:	2200      	movs	r2, #0
 8003208:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800320a:	2303      	movs	r3, #3
 800320c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800320e:	2300      	movs	r3, #0
 8003210:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003212:	2301      	movs	r3, #1
 8003214:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003216:	2300      	movs	r3, #0
 8003218:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800321a:	2300      	movs	r3, #0
 800321c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800321e:	2300      	movs	r3, #0
 8003220:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003222:	2301      	movs	r3, #1
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003226:	2300      	movs	r3, #0
 8003228:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 800322a:	2300      	movs	r3, #0
 800322c:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800322e:	f107 030c 	add.w	r3, r7, #12
 8003232:	4619      	mov	r1, r3
 8003234:	480e      	ldr	r0, [pc, #56]	; (8003270 <MX_TIM4_Init+0xa8>)
 8003236:	f003 fd85 	bl	8006d44 <HAL_TIM_Encoder_Init>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_TIM4_Init+0x7c>
	{
		Error_Handler();
 8003240:	f7ff ff28 	bl	8003094 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003244:	2300      	movs	r3, #0
 8003246:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003248:	2300      	movs	r3, #0
 800324a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800324c:	1d3b      	adds	r3, r7, #4
 800324e:	4619      	mov	r1, r3
 8003250:	4807      	ldr	r0, [pc, #28]	; (8003270 <MX_TIM4_Init+0xa8>)
 8003252:	f004 fbff 	bl	8007a54 <HAL_TIMEx_MasterConfigSynchronization>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_TIM4_Init+0x98>
	{
		Error_Handler();
 800325c:	f7ff ff1a 	bl	8003094 <Error_Handler>
	}

	/* Reset Counter */
	TIM4->CNT = 32767;
 8003260:	4b04      	ldr	r3, [pc, #16]	; (8003274 <MX_TIM4_Init+0xac>)
 8003262:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003266:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003268:	bf00      	nop
 800326a:	3730      	adds	r7, #48	; 0x30
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	20000a7c 	.word	0x20000a7c
 8003274:	40000800 	.word	0x40000800

08003278 <InitLog>:
 * @brief :
 * @param :
 * @return:
 */
void InitLog()
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
	MX_USART2_UART_Init();
 800327c:	f000 f87e 	bl	800337c <MX_USART2_UART_Init>
}
 8003280:	bf00      	nop
 8003282:	bd80      	pop	{r7, pc}

08003284 <LogPrint>:
 * @brief :
 * @param :
 * @return:
 */
void LogPrint(LOG_MESSAGE_TYPE_t messageType, const char *string,...)
{
 8003284:	b40e      	push	{r1, r2, r3}
 8003286:	b580      	push	{r7, lr}
 8003288:	b085      	sub	sp, #20
 800328a:	af00      	add	r7, sp, #0
 800328c:	4603      	mov	r3, r0
 800328e:	71fb      	strb	r3, [r7, #7]
	while(transmitInProgress);
 8003290:	bf00      	nop
 8003292:	4b33      	ldr	r3, [pc, #204]	; (8003360 <LogPrint+0xdc>)
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1fb      	bne.n	8003292 <LogPrint+0xe>

	uint8_t userStringStartPosition = 0;
 800329a:	2300      	movs	r3, #0
 800329c:	73fb      	strb	r3, [r7, #15]
	memset((void *) LogTxBuffer, 0, sizeof(LogTxBuffer));
 800329e:	2264      	movs	r2, #100	; 0x64
 80032a0:	2100      	movs	r1, #0
 80032a2:	4830      	ldr	r0, [pc, #192]	; (8003364 <LogPrint+0xe0>)
 80032a4:	f005 fbee 	bl	8008a84 <memset>

	switch (messageType)
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	2b03      	cmp	r3, #3
 80032ac:	d836      	bhi.n	800331c <LogPrint+0x98>
 80032ae:	a201      	add	r2, pc, #4	; (adr r2, 80032b4 <LogPrint+0x30>)
 80032b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b4:	080032c5 	.word	0x080032c5
 80032b8:	080032d9 	.word	0x080032d9
 80032bc:	080032f3 	.word	0x080032f3
 80032c0:	08003303 	.word	0x08003303
	{
	case LOG_INFO:
		strncpy(LogTxBuffer, "INFO: ", 6);
 80032c4:	4b27      	ldr	r3, [pc, #156]	; (8003364 <LogPrint+0xe0>)
 80032c6:	4a28      	ldr	r2, [pc, #160]	; (8003368 <LogPrint+0xe4>)
 80032c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032cc:	6018      	str	r0, [r3, #0]
 80032ce:	3304      	adds	r3, #4
 80032d0:	8019      	strh	r1, [r3, #0]
		userStringStartPosition = 6;
 80032d2:	2306      	movs	r3, #6
 80032d4:	73fb      	strb	r3, [r7, #15]
		break;
 80032d6:	e022      	b.n	800331e <LogPrint+0x9a>
	case LOG_DEBUG:
		strncpy(LogTxBuffer, "DEBUG: ", 7);
 80032d8:	4b22      	ldr	r3, [pc, #136]	; (8003364 <LogPrint+0xe0>)
 80032da:	4a24      	ldr	r2, [pc, #144]	; (800336c <LogPrint+0xe8>)
 80032dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032e0:	6018      	str	r0, [r3, #0]
 80032e2:	3304      	adds	r3, #4
 80032e4:	8019      	strh	r1, [r3, #0]
 80032e6:	3302      	adds	r3, #2
 80032e8:	0c0a      	lsrs	r2, r1, #16
 80032ea:	701a      	strb	r2, [r3, #0]
		userStringStartPosition = 7;
 80032ec:	2307      	movs	r3, #7
 80032ee:	73fb      	strb	r3, [r7, #15]
		break;
 80032f0:	e015      	b.n	800331e <LogPrint+0x9a>
	case LOG_WARNING:
		strncpy(LogTxBuffer, "WARNING: ", 9);
 80032f2:	4b1c      	ldr	r3, [pc, #112]	; (8003364 <LogPrint+0xe0>)
 80032f4:	4a1e      	ldr	r2, [pc, #120]	; (8003370 <LogPrint+0xec>)
 80032f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80032f8:	c303      	stmia	r3!, {r0, r1}
 80032fa:	701a      	strb	r2, [r3, #0]
		userStringStartPosition = 9;
 80032fc:	2309      	movs	r3, #9
 80032fe:	73fb      	strb	r3, [r7, #15]
		break;
 8003300:	e00d      	b.n	800331e <LogPrint+0x9a>
	case LOG_ERROR:
		strncpy(LogTxBuffer, "ERROR: ", 7);
 8003302:	4b18      	ldr	r3, [pc, #96]	; (8003364 <LogPrint+0xe0>)
 8003304:	4a1b      	ldr	r2, [pc, #108]	; (8003374 <LogPrint+0xf0>)
 8003306:	e892 0003 	ldmia.w	r2, {r0, r1}
 800330a:	6018      	str	r0, [r3, #0]
 800330c:	3304      	adds	r3, #4
 800330e:	8019      	strh	r1, [r3, #0]
 8003310:	3302      	adds	r3, #2
 8003312:	0c0a      	lsrs	r2, r1, #16
 8003314:	701a      	strb	r2, [r3, #0]
		userStringStartPosition = 7;
 8003316:	2307      	movs	r3, #7
 8003318:	73fb      	strb	r3, [r7, #15]
		break;
 800331a:	e000      	b.n	800331e <LogPrint+0x9a>
	default:
		break;
 800331c:	bf00      	nop
	}

	va_list arg;

	va_start(arg, string);
 800331e:	f107 0320 	add.w	r3, r7, #32
 8003322:	60bb      	str	r3, [r7, #8]
	vsprintf((char *) (LogTxBuffer+userStringStartPosition), string, arg);
 8003324:	7bfb      	ldrb	r3, [r7, #15]
 8003326:	4a0f      	ldr	r2, [pc, #60]	; (8003364 <LogPrint+0xe0>)
 8003328:	4413      	add	r3, r2
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	69f9      	ldr	r1, [r7, #28]
 800332e:	4618      	mov	r0, r3
 8003330:	f005 fc06 	bl	8008b40 <vsprintf>
	va_end(arg);

	uint16_t len = strlen(LogTxBuffer);
 8003334:	480b      	ldr	r0, [pc, #44]	; (8003364 <LogPrint+0xe0>)
 8003336:	f7fc ff83 	bl	8000240 <strlen>
 800333a:	4603      	mov	r3, r0
 800333c:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)(LogTxBuffer), len);
 800333e:	89bb      	ldrh	r3, [r7, #12]
 8003340:	461a      	mov	r2, r3
 8003342:	4908      	ldr	r1, [pc, #32]	; (8003364 <LogPrint+0xe0>)
 8003344:	480c      	ldr	r0, [pc, #48]	; (8003378 <LogPrint+0xf4>)
 8003346:	f004 fcb5 	bl	8007cb4 <HAL_UART_Transmit_DMA>

	transmitInProgress = true;
 800334a:	4b05      	ldr	r3, [pc, #20]	; (8003360 <LogPrint+0xdc>)
 800334c:	2201      	movs	r2, #1
 800334e:	701a      	strb	r2, [r3, #0]
}
 8003350:	bf00      	nop
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800335a:	b003      	add	sp, #12
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	20000ac8 	.word	0x20000ac8
 8003364:	20000acc 	.word	0x20000acc
 8003368:	0800ca88 	.word	0x0800ca88
 800336c:	0800ca90 	.word	0x0800ca90
 8003370:	0800ca98 	.word	0x0800ca98
 8003374:	0800caa4 	.word	0x0800caa4
 8003378:	20000dc8 	.word	0x20000dc8

0800337c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static inline void MX_USART2_UART_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003380:	4b11      	ldr	r3, [pc, #68]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 8003382:	4a12      	ldr	r2, [pc, #72]	; (80033cc <MX_USART2_UART_Init+0x50>)
 8003384:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003386:	4b10      	ldr	r3, [pc, #64]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 8003388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800338c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800338e:	4b0e      	ldr	r3, [pc, #56]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003394:	4b0c      	ldr	r3, [pc, #48]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 8003396:	2200      	movs	r2, #0
 8003398:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800339a:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 800339c:	2200      	movs	r2, #0
 800339e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 80033a2:	220c      	movs	r2, #12
 80033a4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033a6:	4b08      	ldr	r3, [pc, #32]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033ac:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80033b2:	4805      	ldr	r0, [pc, #20]	; (80033c8 <MX_USART2_UART_Init+0x4c>)
 80033b4:	f004 fc30 	bl	8007c18 <HAL_UART_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80033be:	f7ff fe69 	bl	8003094 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000dc8 	.word	0x20000dc8
 80033cc:	40004400 	.word	0x40004400

080033d0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	transmitInProgress = false;
 80033d8:	4b04      	ldr	r3, [pc, #16]	; (80033ec <HAL_UART_TxCpltCallback+0x1c>)
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	20000ac8 	.word	0x20000ac8

080033f0 <InitMotorController>:
 * 			- ENC for encoder reading
 * @param : None
 * @return: None
 */
void InitMotorController()
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
	/* Configure PWM for H-bridge controlling */
	MX_TIM1_Init();
 80033f4:	f000 f8a4 	bl	8003540 <MX_TIM1_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80033f8:	2100      	movs	r1, #0
 80033fa:	4805      	ldr	r0, [pc, #20]	; (8003410 <InitMotorController+0x20>)
 80033fc:	f003 fc64 	bl	8006cc8 <HAL_TIM_PWM_Start>
	/* Configure ENC for encoder reading */
	MX_TIM3_Init();
 8003400:	f000 f922 	bl	8003648 <MX_TIM3_Init>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003404:	213c      	movs	r1, #60	; 0x3c
 8003406:	4803      	ldr	r0, [pc, #12]	; (8003414 <InitMotorController+0x24>)
 8003408:	f003 fd2e 	bl	8006e68 <HAL_TIM_Encoder_Start>
}
 800340c:	bf00      	nop
 800340e:	bd80      	pop	{r7, pc}
 8003410:	20000b30 	.word	0x20000b30
 8003414:	20000b70 	.word	0x20000b70

08003418 <MotorSetDutyCycle>:

void MotorSetDutyCycle(float dutyCycle)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(dutyCycle > 1)
 8003422:	edd7 7a01 	vldr	s15, [r7, #4]
 8003426:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800342a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800342e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003432:	dd03      	ble.n	800343c <MotorSetDutyCycle+0x24>
		dutyCycle = 1;
 8003434:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003438:	607b      	str	r3, [r7, #4]
 800343a:	e009      	b.n	8003450 <MotorSetDutyCycle+0x38>
	else if (dutyCycle < 0)
 800343c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003440:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003448:	d502      	bpl.n	8003450 <MotorSetDutyCycle+0x38>
		dutyCycle = 0;
 800344a:	f04f 0300 	mov.w	r3, #0
 800344e:	607b      	str	r3, [r7, #4]

	uint16_t counterValue = 0;
 8003450:	2300      	movs	r3, #0
 8003452:	81fb      	strh	r3, [r7, #14]
	counterValue = (uint16_t)(dutyCycle*TIM_PWM_CCR_COUNTER-1);
 8003454:	edd7 7a01 	vldr	s15, [r7, #4]
 8003458:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003484 <MotorSetDutyCycle+0x6c>
 800345c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003460:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003464:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003468:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800346c:	ee17 3a90 	vmov	r3, s15
 8003470:	81fb      	strh	r3, [r7, #14]
	TIM1->CCR1 = counterValue;
 8003472:	4a05      	ldr	r2, [pc, #20]	; (8003488 <MotorSetDutyCycle+0x70>)
 8003474:	89fb      	ldrh	r3, [r7, #14]
 8003476:	6353      	str	r3, [r2, #52]	; 0x34
//	sConfigOC.Pulse = counterValue;
//	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
//	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
//	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
//	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
}
 8003478:	bf00      	nop
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	43c80000 	.word	0x43c80000
 8003488:	40010000 	.word	0x40010000
 800348c:	00000000 	.word	0x00000000

08003490 <MotorReadEncoder>:
 * @param velocity    : Current velocity (unit: radian/second)
 * @param samplingTime: Sampling time (unit: second)
 * @return: None
 */
void MotorReadEncoder(double *position, double *velocity, double samplingTime)
{
 8003490:	b590      	push	{r4, r7, lr}
 8003492:	b089      	sub	sp, #36	; 0x24
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	ed87 0b00 	vstr	d0, [r7]
	uint16_t currPulse;
	double encoderIncrement;

	currPulse = TIM3->CNT;
 800349e:	4b26      	ldr	r3, [pc, #152]	; (8003538 <MotorReadEncoder+0xa8>)
 80034a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a2:	83fb      	strh	r3, [r7, #30]
	encoderIncrement = (double)((currPulse - prevPulse)*ENC_RAD_PER_PULSE);
 80034a4:	8bfb      	ldrh	r3, [r7, #30]
 80034a6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80034aa:	3b7f      	subs	r3, #127	; 0x7f
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fd f973 	bl	8000798 <__aeabi_i2d>
 80034b2:	a31d      	add	r3, pc, #116	; (adr r3, 8003528 <MotorReadEncoder+0x98>)
 80034b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b8:	f7fd f9d8 	bl	800086c <__aeabi_dmul>
 80034bc:	4603      	mov	r3, r0
 80034be:	460c      	mov	r4, r1
 80034c0:	e9c7 3404 	strd	r3, r4, [r7, #16]
	encoderIncrement /= MOTOR_GEAR_REDUCTION_RATIO;
 80034c4:	a31a      	add	r3, pc, #104	; (adr r3, 8003530 <MotorReadEncoder+0xa0>)
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80034ce:	f7fd faf7 	bl	8000ac0 <__aeabi_ddiv>
 80034d2:	4603      	mov	r3, r0
 80034d4:	460c      	mov	r4, r1
 80034d6:	e9c7 3404 	strd	r3, r4, [r7, #16]

	motorPosition += encoderIncrement;
 80034da:	4b18      	ldr	r3, [pc, #96]	; (800353c <MotorReadEncoder+0xac>)
 80034dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80034e4:	f7fd f80c 	bl	8000500 <__adddf3>
 80034e8:	4603      	mov	r3, r0
 80034ea:	460c      	mov	r4, r1
 80034ec:	4a13      	ldr	r2, [pc, #76]	; (800353c <MotorReadEncoder+0xac>)
 80034ee:	e9c2 3400 	strd	r3, r4, [r2]
	*position = motorPosition;
 80034f2:	4b12      	ldr	r3, [pc, #72]	; (800353c <MotorReadEncoder+0xac>)
 80034f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	e9c2 3400 	strd	r3, r4, [r2]
	*velocity = encoderIncrement/samplingTime;
 80034fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003502:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003506:	f7fd fadb 	bl	8000ac0 <__aeabi_ddiv>
 800350a:	4603      	mov	r3, r0
 800350c:	460c      	mov	r4, r1
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	e9c2 3400 	strd	r3, r4, [r2]

	/* Reset counter */
	TIM3->CNT = prevPulse;
 8003514:	4b08      	ldr	r3, [pc, #32]	; (8003538 <MotorReadEncoder+0xa8>)
 8003516:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800351a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800351c:	bf00      	nop
 800351e:	3724      	adds	r7, #36	; 0x24
 8003520:	46bd      	mov	sp, r7
 8003522:	bd90      	pop	{r4, r7, pc}
 8003524:	f3af 8000 	nop.w
 8003528:	6bd47de2 	.word	0x6bd47de2
 800352c:	3fc24742 	.word	0x3fc24742
 8003530:	00000000 	.word	0x00000000
 8003534:	406b2000 	.word	0x406b2000
 8003538:	40000400 	.word	0x40000400
 800353c:	20000bb0 	.word	0x20000bb0

08003540 <MX_TIM1_Init>:
 * @brief : TIM1 Initialization Function
 * @param : None
 * @return: None
 */
static inline void MX_TIM1_Init(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b092      	sub	sp, #72	; 0x48
 8003544:	af00      	add	r7, sp, #0
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003546:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800354a:	2200      	movs	r2, #0
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8003550:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	605a      	str	r2, [r3, #4]
 800355a:	609a      	str	r2, [r3, #8]
 800355c:	60da      	str	r2, [r3, #12]
 800355e:	611a      	str	r2, [r3, #16]
 8003560:	615a      	str	r2, [r3, #20]
 8003562:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003564:	1d3b      	adds	r3, r7, #4
 8003566:	2220      	movs	r2, #32
 8003568:	2100      	movs	r1, #0
 800356a:	4618      	mov	r0, r3
 800356c:	f005 fa8a 	bl	8008a84 <memset>

	htim1.Instance = TIM1;
 8003570:	4b33      	ldr	r3, [pc, #204]	; (8003640 <MX_TIM1_Init+0x100>)
 8003572:	4a34      	ldr	r2, [pc, #208]	; (8003644 <MX_TIM1_Init+0x104>)
 8003574:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = TIM_PWM_PRESCALER-1;
 8003576:	4b32      	ldr	r3, [pc, #200]	; (8003640 <MX_TIM1_Init+0x100>)
 8003578:	2211      	movs	r2, #17
 800357a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800357c:	4b30      	ldr	r3, [pc, #192]	; (8003640 <MX_TIM1_Init+0x100>)
 800357e:	2200      	movs	r2, #0
 8003580:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = TIM_PWM_CCR_COUNTER-1;
 8003582:	4b2f      	ldr	r3, [pc, #188]	; (8003640 <MX_TIM1_Init+0x100>)
 8003584:	f240 128f 	movw	r2, #399	; 0x18f
 8003588:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800358a:	4b2d      	ldr	r3, [pc, #180]	; (8003640 <MX_TIM1_Init+0x100>)
 800358c:	2200      	movs	r2, #0
 800358e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8003590:	4b2b      	ldr	r3, [pc, #172]	; (8003640 <MX_TIM1_Init+0x100>)
 8003592:	2200      	movs	r2, #0
 8003594:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003596:	4b2a      	ldr	r3, [pc, #168]	; (8003640 <MX_TIM1_Init+0x100>)
 8003598:	2200      	movs	r2, #0
 800359a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800359c:	4828      	ldr	r0, [pc, #160]	; (8003640 <MX_TIM1_Init+0x100>)
 800359e:	f003 fb68 	bl	8006c72 <HAL_TIM_PWM_Init>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <MX_TIM1_Init+0x6c>
	{
		Error_Handler();
 80035a8:	f7ff fd74 	bl	8003094 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035ac:	2300      	movs	r3, #0
 80035ae:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035b0:	2300      	movs	r3, #0
 80035b2:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035b8:	4619      	mov	r1, r3
 80035ba:	4821      	ldr	r0, [pc, #132]	; (8003640 <MX_TIM1_Init+0x100>)
 80035bc:	f004 fa4a 	bl	8007a54 <HAL_TIMEx_MasterConfigSynchronization>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <MX_TIM1_Init+0x8a>
	{
		Error_Handler();
 80035c6:	f7ff fd65 	bl	8003094 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035ca:	2360      	movs	r3, #96	; 0x60
 80035cc:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = TIM_PWM_CCR_COUNTER*0.5-1;
 80035ce:	23c7      	movs	r3, #199	; 0xc7
 80035d0:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035d2:	2300      	movs	r3, #0
 80035d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035d6:	2300      	movs	r3, #0
 80035d8:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035da:	2300      	movs	r3, #0
 80035dc:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80035de:	2300      	movs	r3, #0
 80035e0:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80035e2:	2300      	movs	r3, #0
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035ea:	2200      	movs	r2, #0
 80035ec:	4619      	mov	r1, r3
 80035ee:	4814      	ldr	r0, [pc, #80]	; (8003640 <MX_TIM1_Init+0x100>)
 80035f0:	f003 fd7a 	bl	80070e8 <HAL_TIM_PWM_ConfigChannel>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <MX_TIM1_Init+0xbe>
	{
		Error_Handler();
 80035fa:	f7ff fd4b 	bl	8003094 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80035fe:	2300      	movs	r3, #0
 8003600:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003602:	2300      	movs	r3, #0
 8003604:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003606:	2300      	movs	r3, #0
 8003608:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800360e:	2300      	movs	r3, #0
 8003610:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003612:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003616:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003618:	2300      	movs	r3, #0
 800361a:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800361c:	1d3b      	adds	r3, r7, #4
 800361e:	4619      	mov	r1, r3
 8003620:	4807      	ldr	r0, [pc, #28]	; (8003640 <MX_TIM1_Init+0x100>)
 8003622:	f004 fa93 	bl	8007b4c <HAL_TIMEx_ConfigBreakDeadTime>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <MX_TIM1_Init+0xf0>
	{
		Error_Handler();
 800362c:	f7ff fd32 	bl	8003094 <Error_Handler>
	}
	HAL_TIM_MspPostInit(&htim1);
 8003630:	4803      	ldr	r0, [pc, #12]	; (8003640 <MX_TIM1_Init+0x100>)
 8003632:	f7ff fb8d 	bl	8002d50 <HAL_TIM_MspPostInit>

}
 8003636:	bf00      	nop
 8003638:	3748      	adds	r7, #72	; 0x48
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000b30 	.word	0x20000b30
 8003644:	40010000 	.word	0x40010000

08003648 <MX_TIM3_Init>:
 * @brief : TIM3 Initialization Function
 * @param : None
 * @return: None
 */
static inline void MX_TIM3_Init(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b08c      	sub	sp, #48	; 0x30
 800364c:	af00      	add	r7, sp, #0
	TIM_Encoder_InitTypeDef sConfig = {0};
 800364e:	f107 030c 	add.w	r3, r7, #12
 8003652:	2224      	movs	r2, #36	; 0x24
 8003654:	2100      	movs	r1, #0
 8003656:	4618      	mov	r0, r3
 8003658:	f005 fa14 	bl	8008a84 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800365c:	1d3b      	adds	r3, r7, #4
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	605a      	str	r2, [r3, #4]

	htim3.Instance = TIM3;
 8003664:	4b22      	ldr	r3, [pc, #136]	; (80036f0 <MX_TIM3_Init+0xa8>)
 8003666:	4a23      	ldr	r2, [pc, #140]	; (80036f4 <MX_TIM3_Init+0xac>)
 8003668:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800366a:	4b21      	ldr	r3, [pc, #132]	; (80036f0 <MX_TIM3_Init+0xa8>)
 800366c:	2200      	movs	r2, #0
 800366e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003670:	4b1f      	ldr	r3, [pc, #124]	; (80036f0 <MX_TIM3_Init+0xa8>)
 8003672:	2200      	movs	r2, #0
 8003674:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8003676:	4b1e      	ldr	r3, [pc, #120]	; (80036f0 <MX_TIM3_Init+0xa8>)
 8003678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800367c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800367e:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <MX_TIM3_Init+0xa8>)
 8003680:	2200      	movs	r2, #0
 8003682:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003684:	4b1a      	ldr	r3, [pc, #104]	; (80036f0 <MX_TIM3_Init+0xa8>)
 8003686:	2200      	movs	r2, #0
 8003688:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800368a:	2303      	movs	r3, #3
 800368c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003692:	2301      	movs	r3, #1
 8003694:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800369e:	2300      	movs	r3, #0
 80036a0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80036a2:	2301      	movs	r3, #1
 80036a4:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80036a6:	2300      	movs	r3, #0
 80036a8:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80036ae:	f107 030c 	add.w	r3, r7, #12
 80036b2:	4619      	mov	r1, r3
 80036b4:	480e      	ldr	r0, [pc, #56]	; (80036f0 <MX_TIM3_Init+0xa8>)
 80036b6:	f003 fb45 	bl	8006d44 <HAL_TIM_Encoder_Init>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <MX_TIM3_Init+0x7c>
	{
		Error_Handler();
 80036c0:	f7ff fce8 	bl	8003094 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036c4:	2300      	movs	r3, #0
 80036c6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036c8:	2300      	movs	r3, #0
 80036ca:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80036cc:	1d3b      	adds	r3, r7, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4807      	ldr	r0, [pc, #28]	; (80036f0 <MX_TIM3_Init+0xa8>)
 80036d2:	f004 f9bf 	bl	8007a54 <HAL_TIMEx_MasterConfigSynchronization>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <MX_TIM3_Init+0x98>
	{
		Error_Handler();
 80036dc:	f7ff fcda 	bl	8003094 <Error_Handler>
	}

	/* Reset Counter */
	TIM3->CNT = 32767;
 80036e0:	4b04      	ldr	r3, [pc, #16]	; (80036f4 <MX_TIM3_Init+0xac>)
 80036e2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80036e6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80036e8:	bf00      	nop
 80036ea:	3730      	adds	r7, #48	; 0x30
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20000b70 	.word	0x20000b70
 80036f4:	40000400 	.word	0x40000400

080036f8 <InitSystem>:
 * @brief : Configure essential peripherals
 * @param :
 * @return:
 */
void InitSystem()
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80036fe:	f000 fa35 	bl	8003b6c <HAL_Init>

	/* Configure the system clock */
	SystemClockConfig();
 8003702:	f000 f883 	bl	800380c <SystemClockConfig>

	/* Configure GPIO */
	InitSystemGPIO();
 8003706:	f000 f87b 	bl	8003800 <InitSystemGPIO>

	/* Configure DMA */
	InitSystemDMA();
 800370a:	f000 f873 	bl	80037f4 <InitSystemDMA>

	/* Configure logger for outputting data */
	InitLog();
 800370e:	f7ff fdb3 	bl	8003278 <InitLog>
	LogPrint(LOG_INFO, "Configuring!\n");
 8003712:	4917      	ldr	r1, [pc, #92]	; (8003770 <InitSystem+0x78>)
 8003714:	2000      	movs	r0, #0
 8003716:	f7ff fdb5 	bl	8003284 <LogPrint>

	/* Configure system timer */
	InitSystemTimer();
 800371a:	f000 f865 	bl	80037e8 <InitSystemTimer>

	/* Configure the motor controller's essential peripherals */
	InitMotorController();
 800371e:	f7ff fe67 	bl	80033f0 <InitMotorController>
	MotorSetDirection(MOTOR_DIR_POSITIVE);
 8003722:	2200      	movs	r2, #0
 8003724:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003728:	4812      	ldr	r0, [pc, #72]	; (8003774 <InitSystem+0x7c>)
 800372a:	f001 f8d3 	bl	80048d4 <HAL_GPIO_WritePin>
	MotorSetDutyCycle(1);
 800372e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003732:	f7ff fe71 	bl	8003418 <MotorSetDutyCycle>

	/* Configure controller */
	InitController();
 8003736:	f7ff f81f 	bl	8002778 <InitController>

	/* Configure encoder */
	InitIncrementalEncoder();
 800373a:	f7ff fcef 	bl	800311c <InitIncrementalEncoder>
	InitAbsoluteEncoder();
 800373e:	f7ff fcb0 	bl	80030a2 <InitAbsoluteEncoder>

	/* Configure EEPROM module */
//	InitEEPROM();

	/* Start system timer */
	SystemStartTimer();
 8003742:	f000 f90d 	bl	8003960 <SystemStartTimer>

	/* Wait for system to be stable*/
	int i = 10000;
 8003746:	f242 7310 	movw	r3, #10000	; 0x2710
 800374a:	607b      	str	r3, [r7, #4]
	while(i-- != 0);
 800374c:	bf00      	nop
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	1e5a      	subs	r2, r3, #1
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1fa      	bne.n	800374e <InitSystem+0x56>
	LogPrint(LOG_INFO, "Done, ready to run.....\n");
 8003758:	4907      	ldr	r1, [pc, #28]	; (8003778 <InitSystem+0x80>)
 800375a:	2000      	movs	r0, #0
 800375c:	f7ff fd92 	bl	8003284 <LogPrint>
	systemState = SYSTEM_STATE_RUN;
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <InitSystem+0x84>)
 8003762:	2201      	movs	r2, #1
 8003764:	701a      	strb	r2, [r3, #0]
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	0800caac 	.word	0x0800caac
 8003774:	40020000 	.word	0x40020000
 8003778:	0800cabc 	.word	0x0800cabc
 800377c:	20000bb9 	.word	0x20000bb9

08003780 <SystemStateMachineProcessing>:

void SystemStateMachineProcessing()
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	switch (systemState) {
 8003784:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <SystemStateMachineProcessing+0x60>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d01f      	beq.n	80037cc <SystemStateMachineProcessing+0x4c>
 800378c:	2b01      	cmp	r3, #1
 800378e:	d000      	beq.n	8003792 <SystemStateMachineProcessing+0x12>
				/* Clear flag */
				systemFlags.System_Flags_storeParamters = false;
			}
			break;
		default:
			break;
 8003790:	e01f      	b.n	80037d2 <SystemStateMachineProcessing+0x52>
			if(systemFlags.System_Flags_runAlgorithm)
 8003792:	4b14      	ldr	r3, [pc, #80]	; (80037e4 <SystemStateMachineProcessing+0x64>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d008      	beq.n	80037b2 <SystemStateMachineProcessing+0x32>
				systemFlags.System_Flags_runAlgorithm = false;
 80037a0:	4a10      	ldr	r2, [pc, #64]	; (80037e4 <SystemStateMachineProcessing+0x64>)
 80037a2:	7813      	ldrb	r3, [r2, #0]
 80037a4:	f36f 0300 	bfc	r3, #0, #1
 80037a8:	7013      	strb	r3, [r2, #0]
				ControllerRun(6.28f);
 80037aa:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80037d8 <SystemStateMachineProcessing+0x58>
 80037ae:	f7fe ffeb 	bl	8002788 <ControllerRun>
			if(systemFlags.System_Flags_storeParamters)
 80037b2:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <SystemStateMachineProcessing+0x64>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d007      	beq.n	80037d0 <SystemStateMachineProcessing+0x50>
				systemFlags.System_Flags_storeParamters = false;
 80037c0:	4a08      	ldr	r2, [pc, #32]	; (80037e4 <SystemStateMachineProcessing+0x64>)
 80037c2:	7813      	ldrb	r3, [r2, #0]
 80037c4:	f36f 0341 	bfc	r3, #1, #1
 80037c8:	7013      	strb	r3, [r2, #0]
			break;
 80037ca:	e001      	b.n	80037d0 <SystemStateMachineProcessing+0x50>
			break;
 80037cc:	bf00      	nop
 80037ce:	e000      	b.n	80037d2 <SystemStateMachineProcessing+0x52>
			break;
 80037d0:	bf00      	nop
	}
}
 80037d2:	bf00      	nop
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	60000000 	.word	0x60000000
 80037dc:	40191eb8 	.word	0x40191eb8
 80037e0:	20000bb9 	.word	0x20000bb9
 80037e4:	20000bb8 	.word	0x20000bb8

080037e8 <InitSystemTimer>:
 * @brief : System timer configuration
 * @param : None
 * @return: None
 */
static inline void InitSystemTimer()
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
	MX_TIM2_Init();
 80037ec:	f000 f8c2 	bl	8003974 <MX_TIM2_Init>
}
 80037f0:	bf00      	nop
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <InitSystemDMA>:
 * @brief : System DMA configuration
 * @param : None
 * @return: None
 */
static inline void InitSystemDMA()
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
	MX_DMA_Init();
 80037f8:	f000 f87a 	bl	80038f0 <MX_DMA_Init>
}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}

08003800 <InitSystemGPIO>:
 * @brief : GPIO configuration
 * @param : None
 * @return: None
 */
static inline void InitSystemGPIO()
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 8003804:	f000 f902 	bl	8003a0c <MX_GPIO_Init>
}
 8003808:	bf00      	nop
 800380a:	bd80      	pop	{r7, pc}

0800380c <SystemClockConfig>:
 * @brief : System Clock Configuration
 * @param : None
 * @return: None
 */
void SystemClockConfig()
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b094      	sub	sp, #80	; 0x50
 8003810:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003812:	f107 031c 	add.w	r3, r7, #28
 8003816:	2234      	movs	r2, #52	; 0x34
 8003818:	2100      	movs	r1, #0
 800381a:	4618      	mov	r0, r3
 800381c:	f005 f932 	bl	8008a84 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003820:	f107 0308 	add.w	r3, r7, #8
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003830:	2300      	movs	r3, #0
 8003832:	607b      	str	r3, [r7, #4]
 8003834:	4b2c      	ldr	r3, [pc, #176]	; (80038e8 <SystemClockConfig+0xdc>)
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	4a2b      	ldr	r2, [pc, #172]	; (80038e8 <SystemClockConfig+0xdc>)
 800383a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800383e:	6413      	str	r3, [r2, #64]	; 0x40
 8003840:	4b29      	ldr	r3, [pc, #164]	; (80038e8 <SystemClockConfig+0xdc>)
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003848:	607b      	str	r3, [r7, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800384c:	2300      	movs	r3, #0
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	4b26      	ldr	r3, [pc, #152]	; (80038ec <SystemClockConfig+0xe0>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a25      	ldr	r2, [pc, #148]	; (80038ec <SystemClockConfig+0xe0>)
 8003856:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800385a:	6013      	str	r3, [r2, #0]
 800385c:	4b23      	ldr	r3, [pc, #140]	; (80038ec <SystemClockConfig+0xe0>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003864:	603b      	str	r3, [r7, #0]
 8003866:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003868:	2302      	movs	r3, #2
 800386a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800386c:	2301      	movs	r3, #1
 800386e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003870:	2310      	movs	r3, #16
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003874:	2302      	movs	r3, #2
 8003876:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003878:	2300      	movs	r3, #0
 800387a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 800387c:	2308      	movs	r3, #8
 800387e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 180;
 8003880:	23b4      	movs	r3, #180	; 0xb4
 8003882:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003884:	2302      	movs	r3, #2
 8003886:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8003888:	2302      	movs	r3, #2
 800388a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800388c:	2302      	movs	r3, #2
 800388e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003890:	f107 031c 	add.w	r3, r7, #28
 8003894:	4618      	mov	r0, r3
 8003896:	f002 fedf 	bl	8006658 <HAL_RCC_OscConfig>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <SystemClockConfig+0x98>
	{
		Error_Handler();
 80038a0:	f7ff fbf8 	bl	8003094 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80038a4:	f002 fbce 	bl	8006044 <HAL_PWREx_EnableOverDrive>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <SystemClockConfig+0xa6>
	{
		Error_Handler();
 80038ae:	f7ff fbf1 	bl	8003094 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038b2:	230f      	movs	r3, #15
 80038b4:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038b6:	2302      	movs	r3, #2
 80038b8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038ba:	2300      	movs	r3, #0
 80038bc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038be:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80038c2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038c8:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038ca:	f107 0308 	add.w	r3, r7, #8
 80038ce:	2105      	movs	r1, #5
 80038d0:	4618      	mov	r0, r3
 80038d2:	f002 fc07 	bl	80060e4 <HAL_RCC_ClockConfig>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <SystemClockConfig+0xd4>
	{
		Error_Handler();
 80038dc:	f7ff fbda 	bl	8003094 <Error_Handler>
	}
}
 80038e0:	bf00      	nop
 80038e2:	3750      	adds	r7, #80	; 0x50
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40023800 	.word	0x40023800
 80038ec:	40007000 	.word	0x40007000

080038f0 <MX_DMA_Init>:
 * @brief : Enable DMA controller clock
 * @param : None
 * @return: None
 */
static inline void MX_DMA_Init()
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	607b      	str	r3, [r7, #4]
 80038fa:	4b18      	ldr	r3, [pc, #96]	; (800395c <MX_DMA_Init+0x6c>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a17      	ldr	r2, [pc, #92]	; (800395c <MX_DMA_Init+0x6c>)
 8003900:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b15      	ldr	r3, [pc, #84]	; (800395c <MX_DMA_Init+0x6c>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800390e:	607b      	str	r3, [r7, #4]
 8003910:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003912:	2200      	movs	r2, #0
 8003914:	2100      	movs	r1, #0
 8003916:	200e      	movs	r0, #14
 8003918:	f000 fa75 	bl	8003e06 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800391c:	200e      	movs	r0, #14
 800391e:	f000 fa8e 	bl	8003e3e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003922:	2200      	movs	r2, #0
 8003924:	2100      	movs	r1, #0
 8003926:	200f      	movs	r0, #15
 8003928:	f000 fa6d 	bl	8003e06 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800392c:	200f      	movs	r0, #15
 800392e:	f000 fa86 	bl	8003e3e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003932:	2200      	movs	r2, #0
 8003934:	2100      	movs	r1, #0
 8003936:	2011      	movs	r0, #17
 8003938:	f000 fa65 	bl	8003e06 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800393c:	2011      	movs	r0, #17
 800393e:	f000 fa7e 	bl	8003e3e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8003942:	2200      	movs	r2, #0
 8003944:	2100      	movs	r1, #0
 8003946:	202f      	movs	r0, #47	; 0x2f
 8003948:	f000 fa5d 	bl	8003e06 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800394c:	202f      	movs	r0, #47	; 0x2f
 800394e:	f000 fa76 	bl	8003e3e <HAL_NVIC_EnableIRQ>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	40023800 	.word	0x40023800

08003960 <SystemStartTimer>:
 * @brief : Start system 1ms timer
 * @param : None
 * @return: None
 */
static inline void SystemStartTimer()
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8003964:	4802      	ldr	r0, [pc, #8]	; (8003970 <SystemStartTimer+0x10>)
 8003966:	f003 f960 	bl	8006c2a <HAL_TIM_Base_Start_IT>
}
 800396a:	bf00      	nop
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	20000e08 	.word	0x20000e08

08003974 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static inline void MX_TIM2_Init()
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800397a:	f107 0308 	add.w	r3, r7, #8
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	605a      	str	r2, [r3, #4]
 8003984:	609a      	str	r2, [r3, #8]
 8003986:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003988:	463b      	mov	r3, r7
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	605a      	str	r2, [r3, #4]

	htim2.Instance = TIM2;
 8003990:	4b1d      	ldr	r3, [pc, #116]	; (8003a08 <MX_TIM2_Init+0x94>)
 8003992:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003996:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9000-1;
 8003998:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <MX_TIM2_Init+0x94>)
 800399a:	f242 3227 	movw	r2, #8999	; 0x2327
 800399e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a0:	4b19      	ldr	r3, [pc, #100]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10-1;
 80039a6:	4b18      	ldr	r3, [pc, #96]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039a8:	2209      	movs	r2, #9
 80039aa:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ac:	4b16      	ldr	r3, [pc, #88]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039b2:	4b15      	ldr	r3, [pc, #84]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039b8:	4813      	ldr	r0, [pc, #76]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039ba:	f003 f90b 	bl	8006bd4 <HAL_TIM_Base_Init>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 80039c4:	f7ff fb66 	bl	8003094 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039cc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80039ce:	f107 0308 	add.w	r3, r7, #8
 80039d2:	4619      	mov	r1, r3
 80039d4:	480c      	ldr	r0, [pc, #48]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039d6:	f003 fc4d 	bl	8007274 <HAL_TIM_ConfigClockSource>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 80039e0:	f7ff fb58 	bl	8003094 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039e4:	2300      	movs	r3, #0
 80039e6:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039e8:	2300      	movs	r3, #0
 80039ea:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80039ec:	463b      	mov	r3, r7
 80039ee:	4619      	mov	r1, r3
 80039f0:	4805      	ldr	r0, [pc, #20]	; (8003a08 <MX_TIM2_Init+0x94>)
 80039f2:	f004 f82f 	bl	8007a54 <HAL_TIMEx_MasterConfigSynchronization>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 80039fc:	f7ff fb4a 	bl	8003094 <Error_Handler>
	}
}
 8003a00:	bf00      	nop
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20000e08 	.word	0x20000e08

08003a0c <MX_GPIO_Init>:
 * @brief : GPIO Initialization Function
 * @param : None
 * @return: None
 */
static void MX_GPIO_Init(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b08a      	sub	sp, #40	; 0x28
 8003a10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a12:	f107 0314 	add.w	r3, r7, #20
 8003a16:	2200      	movs	r2, #0
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	605a      	str	r2, [r3, #4]
 8003a1c:	609a      	str	r2, [r3, #8]
 8003a1e:	60da      	str	r2, [r3, #12]
 8003a20:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	4b2e      	ldr	r3, [pc, #184]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	4a2d      	ldr	r2, [pc, #180]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a2c:	f043 0304 	orr.w	r3, r3, #4
 8003a30:	6313      	str	r3, [r2, #48]	; 0x30
 8003a32:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	f003 0304 	and.w	r3, r3, #4
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	4b27      	ldr	r3, [pc, #156]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	4a26      	ldr	r2, [pc, #152]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a4e:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60bb      	str	r3, [r7, #8]
 8003a5e:	4b20      	ldr	r3, [pc, #128]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a62:	4a1f      	ldr	r2, [pc, #124]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	6313      	str	r3, [r2, #48]	; 0x30
 8003a6a:	4b1d      	ldr	r3, [pc, #116]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	60bb      	str	r3, [r7, #8]
 8003a74:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003a76:	2300      	movs	r3, #0
 8003a78:	607b      	str	r3, [r7, #4]
 8003a7a:	4b19      	ldr	r3, [pc, #100]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7e:	4a18      	ldr	r2, [pc, #96]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a80:	f043 0302 	orr.w	r3, r3, #2
 8003a84:	6313      	str	r3, [r2, #48]	; 0x30
 8003a86:	4b16      	ldr	r3, [pc, #88]	; (8003ae0 <MX_GPIO_Init+0xd4>)
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	607b      	str	r3, [r7, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8003a92:	2200      	movs	r2, #0
 8003a94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a98:	4812      	ldr	r0, [pc, #72]	; (8003ae4 <MX_GPIO_Init+0xd8>)
 8003a9a:	f000 ff1b 	bl	80048d4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8003a9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003aa2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003aa4:	4b10      	ldr	r3, [pc, #64]	; (8003ae8 <MX_GPIO_Init+0xdc>)
 8003aa6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003aac:	f107 0314 	add.w	r3, r7, #20
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	480e      	ldr	r0, [pc, #56]	; (8003aec <MX_GPIO_Init+0xe0>)
 8003ab4:	f000 fd7c 	bl	80045b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : DIR_Pin */
	GPIO_InitStruct.Pin = DIR_Pin;
 8003ab8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003abc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 8003aca:	f107 0314 	add.w	r3, r7, #20
 8003ace:	4619      	mov	r1, r3
 8003ad0:	4804      	ldr	r0, [pc, #16]	; (8003ae4 <MX_GPIO_Init+0xd8>)
 8003ad2:	f000 fd6d 	bl	80045b0 <HAL_GPIO_Init>
}
 8003ad6:	bf00      	nop
 8003ad8:	3728      	adds	r7, #40	; 0x28
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40020000 	.word	0x40020000
 8003ae8:	10210000 	.word	0x10210000
 8003aec:	40020800 	.word	0x40020800

08003af0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief : Period elapsed callback in non blocking mode
  * @param htim: TIM handle
  * @return: None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	static uint32_t timerCount = 0;
    if (htim->Instance == htim2.Instance)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b17      	ldr	r3, [pc, #92]	; (8003b5c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d124      	bne.n	8003b4e <HAL_TIM_PeriodElapsedCallback+0x5e>
    {
    	timerCount++;
 8003b04:	4b16      	ldr	r3, [pc, #88]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	4a15      	ldr	r2, [pc, #84]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003b0c:	6013      	str	r3, [r2, #0]
    	/* 10ms */
    	if(timerCount%CONTROLLER_SAMPLING_TIME_MSEC == 0)
 8003b0e:	4b14      	ldr	r3, [pc, #80]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003b10:	6819      	ldr	r1, [r3, #0]
 8003b12:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003b14:	fba3 2301 	umull	r2, r3, r3, r1
 8003b18:	08da      	lsrs	r2, r3, #3
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	1aca      	subs	r2, r1, r3
 8003b24:	2a00      	cmp	r2, #0
 8003b26:	d104      	bne.n	8003b32 <HAL_TIM_PeriodElapsedCallback+0x42>
    	{
    		systemFlags.System_Flags_runAlgorithm = true;
 8003b28:	4a0f      	ldr	r2, [pc, #60]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003b2a:	7813      	ldrb	r3, [r2, #0]
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	7013      	strb	r3, [r2, #0]
    	}

    	/* 60s */
    	if(timerCount >= 60000)
 8003b32:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d907      	bls.n	8003b4e <HAL_TIM_PeriodElapsedCallback+0x5e>
    	{
    		timerCount = 0;
 8003b3e:	4b08      	ldr	r3, [pc, #32]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
    		systemFlags.System_Flags_storeParamters = true;
 8003b44:	4a08      	ldr	r2, [pc, #32]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003b46:	7813      	ldrb	r3, [r2, #0]
 8003b48:	f043 0302 	orr.w	r3, r3, #2
 8003b4c:	7013      	strb	r3, [r2, #0]
    	}
    }
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	20000e08 	.word	0x20000e08
 8003b60:	20000bbc 	.word	0x20000bbc
 8003b64:	cccccccd 	.word	0xcccccccd
 8003b68:	20000bb8 	.word	0x20000bb8

08003b6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b70:	4b0e      	ldr	r3, [pc, #56]	; (8003bac <HAL_Init+0x40>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a0d      	ldr	r2, [pc, #52]	; (8003bac <HAL_Init+0x40>)
 8003b76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <HAL_Init+0x40>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a0a      	ldr	r2, [pc, #40]	; (8003bac <HAL_Init+0x40>)
 8003b82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b88:	4b08      	ldr	r3, [pc, #32]	; (8003bac <HAL_Init+0x40>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a07      	ldr	r2, [pc, #28]	; (8003bac <HAL_Init+0x40>)
 8003b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b94:	2003      	movs	r0, #3
 8003b96:	f000 f92b 	bl	8003df0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f000 f808 	bl	8003bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ba0:	f7fe ff0a 	bl	80029b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40023c00 	.word	0x40023c00

08003bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bb8:	4b12      	ldr	r3, [pc, #72]	; (8003c04 <HAL_InitTick+0x54>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	4b12      	ldr	r3, [pc, #72]	; (8003c08 <HAL_InitTick+0x58>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 f943 	bl	8003e5a <HAL_SYSTICK_Config>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e00e      	b.n	8003bfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b0f      	cmp	r3, #15
 8003be2:	d80a      	bhi.n	8003bfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003be4:	2200      	movs	r2, #0
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bec:	f000 f90b 	bl	8003e06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bf0:	4a06      	ldr	r2, [pc, #24]	; (8003c0c <HAL_InitTick+0x5c>)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	20000028 	.word	0x20000028
 8003c08:	20000030 	.word	0x20000030
 8003c0c:	2000002c 	.word	0x2000002c

08003c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <HAL_IncTick+0x20>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <HAL_IncTick+0x24>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4413      	add	r3, r2
 8003c20:	4a04      	ldr	r2, [pc, #16]	; (8003c34 <HAL_IncTick+0x24>)
 8003c22:	6013      	str	r3, [r2, #0]
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20000030 	.word	0x20000030
 8003c34:	20000e48 	.word	0x20000e48

08003c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c3c:	4b03      	ldr	r3, [pc, #12]	; (8003c4c <HAL_GetTick+0x14>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	20000e48 	.word	0x20000e48

08003c50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <__NVIC_SetPriorityGrouping+0x44>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c82:	4a04      	ldr	r2, [pc, #16]	; (8003c94 <__NVIC_SetPriorityGrouping+0x44>)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	60d3      	str	r3, [r2, #12]
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	e000ed00 	.word	0xe000ed00

08003c98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c9c:	4b04      	ldr	r3, [pc, #16]	; (8003cb0 <__NVIC_GetPriorityGrouping+0x18>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	0a1b      	lsrs	r3, r3, #8
 8003ca2:	f003 0307 	and.w	r3, r3, #7
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	e000ed00 	.word	0xe000ed00

08003cb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	db0b      	blt.n	8003cde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cc6:	79fb      	ldrb	r3, [r7, #7]
 8003cc8:	f003 021f 	and.w	r2, r3, #31
 8003ccc:	4907      	ldr	r1, [pc, #28]	; (8003cec <__NVIC_EnableIRQ+0x38>)
 8003cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	2001      	movs	r0, #1
 8003cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	e000e100 	.word	0xe000e100

08003cf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	6039      	str	r1, [r7, #0]
 8003cfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	db0a      	blt.n	8003d1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	490c      	ldr	r1, [pc, #48]	; (8003d3c <__NVIC_SetPriority+0x4c>)
 8003d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0e:	0112      	lsls	r2, r2, #4
 8003d10:	b2d2      	uxtb	r2, r2
 8003d12:	440b      	add	r3, r1
 8003d14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d18:	e00a      	b.n	8003d30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	4908      	ldr	r1, [pc, #32]	; (8003d40 <__NVIC_SetPriority+0x50>)
 8003d20:	79fb      	ldrb	r3, [r7, #7]
 8003d22:	f003 030f 	and.w	r3, r3, #15
 8003d26:	3b04      	subs	r3, #4
 8003d28:	0112      	lsls	r2, r2, #4
 8003d2a:	b2d2      	uxtb	r2, r2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	761a      	strb	r2, [r3, #24]
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	e000e100 	.word	0xe000e100
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b089      	sub	sp, #36	; 0x24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f003 0307 	and.w	r3, r3, #7
 8003d56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f1c3 0307 	rsb	r3, r3, #7
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	bf28      	it	cs
 8003d62:	2304      	movcs	r3, #4
 8003d64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	3304      	adds	r3, #4
 8003d6a:	2b06      	cmp	r3, #6
 8003d6c:	d902      	bls.n	8003d74 <NVIC_EncodePriority+0x30>
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	3b03      	subs	r3, #3
 8003d72:	e000      	b.n	8003d76 <NVIC_EncodePriority+0x32>
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d78:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	43da      	mvns	r2, r3
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	401a      	ands	r2, r3
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	fa01 f303 	lsl.w	r3, r1, r3
 8003d96:	43d9      	mvns	r1, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d9c:	4313      	orrs	r3, r2
         );
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3724      	adds	r7, #36	; 0x24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
	...

08003dac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3b01      	subs	r3, #1
 8003db8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dbc:	d301      	bcc.n	8003dc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e00f      	b.n	8003de2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dc2:	4a0a      	ldr	r2, [pc, #40]	; (8003dec <SysTick_Config+0x40>)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dca:	210f      	movs	r1, #15
 8003dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd0:	f7ff ff8e 	bl	8003cf0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003dd4:	4b05      	ldr	r3, [pc, #20]	; (8003dec <SysTick_Config+0x40>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dda:	4b04      	ldr	r3, [pc, #16]	; (8003dec <SysTick_Config+0x40>)
 8003ddc:	2207      	movs	r2, #7
 8003dde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3708      	adds	r7, #8
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	e000e010 	.word	0xe000e010

08003df0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ff29 	bl	8003c50 <__NVIC_SetPriorityGrouping>
}
 8003dfe:	bf00      	nop
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b086      	sub	sp, #24
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
 8003e12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e18:	f7ff ff3e 	bl	8003c98 <__NVIC_GetPriorityGrouping>
 8003e1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	6978      	ldr	r0, [r7, #20]
 8003e24:	f7ff ff8e 	bl	8003d44 <NVIC_EncodePriority>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e2e:	4611      	mov	r1, r2
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff ff5d 	bl	8003cf0 <__NVIC_SetPriority>
}
 8003e36:	bf00      	nop
 8003e38:	3718      	adds	r7, #24
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	4603      	mov	r3, r0
 8003e46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff ff31 	bl	8003cb4 <__NVIC_EnableIRQ>
}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b082      	sub	sp, #8
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7ff ffa2 	bl	8003dac <SysTick_Config>
 8003e68:	4603      	mov	r3, r0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e80:	f7ff feda 	bl	8003c38 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e099      	b.n	8003fc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb0:	e00f      	b.n	8003ed2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003eb2:	f7ff fec1 	bl	8003c38 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b05      	cmp	r3, #5
 8003ebe:	d908      	bls.n	8003ed2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2203      	movs	r2, #3
 8003eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e078      	b.n	8003fc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1e8      	bne.n	8003eb2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	4b38      	ldr	r3, [pc, #224]	; (8003fcc <HAL_DMA_Init+0x158>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685a      	ldr	r2, [r3, #4]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003efe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d107      	bne.n	8003f3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f34:	4313      	orrs	r3, r2
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f023 0307 	bic.w	r3, r3, #7
 8003f52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d117      	bne.n	8003f96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00e      	beq.n	8003f96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 fa9f 	bl	80044bc <DMA_CheckFifoParam>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d008      	beq.n	8003f96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2240      	movs	r2, #64	; 0x40
 8003f88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003f92:	2301      	movs	r3, #1
 8003f94:	e016      	b.n	8003fc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 fa56 	bl	8004450 <DMA_CalcBaseAndBitshift>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fac:	223f      	movs	r2, #63	; 0x3f
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	f010803f 	.word	0xf010803f

08003fd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d101      	bne.n	8003ff6 <HAL_DMA_Start_IT+0x26>
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e040      	b.n	8004078 <HAL_DMA_Start_IT+0xa8>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b01      	cmp	r3, #1
 8004008:	d12f      	bne.n	800406a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2202      	movs	r2, #2
 800400e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	68b9      	ldr	r1, [r7, #8]
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f9e8 	bl	80043f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004028:	223f      	movs	r2, #63	; 0x3f
 800402a:	409a      	lsls	r2, r3
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0216 	orr.w	r2, r2, #22
 800403e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004044:	2b00      	cmp	r3, #0
 8004046:	d007      	beq.n	8004058 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0208 	orr.w	r2, r2, #8
 8004056:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0201 	orr.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	e005      	b.n	8004076 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004072:	2302      	movs	r3, #2
 8004074:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004076:	7dfb      	ldrb	r3, [r7, #23]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3718      	adds	r7, #24
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d004      	beq.n	800409e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2280      	movs	r2, #128	; 0x80
 8004098:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e00c      	b.n	80040b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2205      	movs	r2, #5
 80040a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 0201 	bic.w	r2, r2, #1
 80040b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040d0:	4b92      	ldr	r3, [pc, #584]	; (800431c <HAL_DMA_IRQHandler+0x258>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a92      	ldr	r2, [pc, #584]	; (8004320 <HAL_DMA_IRQHandler+0x25c>)
 80040d6:	fba2 2303 	umull	r2, r3, r2, r3
 80040da:	0a9b      	lsrs	r3, r3, #10
 80040dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ee:	2208      	movs	r2, #8
 80040f0:	409a      	lsls	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4013      	ands	r3, r2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d01a      	beq.n	8004130 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	d013      	beq.n	8004130 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0204 	bic.w	r2, r2, #4
 8004116:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411c:	2208      	movs	r2, #8
 800411e:	409a      	lsls	r2, r3
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004128:	f043 0201 	orr.w	r2, r3, #1
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004134:	2201      	movs	r2, #1
 8004136:	409a      	lsls	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4013      	ands	r3, r2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d012      	beq.n	8004166 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00b      	beq.n	8004166 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004152:	2201      	movs	r2, #1
 8004154:	409a      	lsls	r2, r3
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415e:	f043 0202 	orr.w	r2, r3, #2
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416a:	2204      	movs	r2, #4
 800416c:	409a      	lsls	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	4013      	ands	r3, r2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d012      	beq.n	800419c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00b      	beq.n	800419c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004188:	2204      	movs	r2, #4
 800418a:	409a      	lsls	r2, r3
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004194:	f043 0204 	orr.w	r2, r3, #4
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a0:	2210      	movs	r2, #16
 80041a2:	409a      	lsls	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d043      	beq.n	8004234 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d03c      	beq.n	8004234 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041be:	2210      	movs	r2, #16
 80041c0:	409a      	lsls	r2, r3
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d018      	beq.n	8004206 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d108      	bne.n	80041f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d024      	beq.n	8004234 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	4798      	blx	r3
 80041f2:	e01f      	b.n	8004234 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d01b      	beq.n	8004234 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
 8004204:	e016      	b.n	8004234 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004210:	2b00      	cmp	r3, #0
 8004212:	d107      	bne.n	8004224 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0208 	bic.w	r2, r2, #8
 8004222:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004238:	2220      	movs	r2, #32
 800423a:	409a      	lsls	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4013      	ands	r3, r2
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 808e 	beq.w	8004362 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 8086 	beq.w	8004362 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425a:	2220      	movs	r2, #32
 800425c:	409a      	lsls	r2, r3
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b05      	cmp	r3, #5
 800426c:	d136      	bne.n	80042dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0216 	bic.w	r2, r2, #22
 800427c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800428c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <HAL_DMA_IRQHandler+0x1da>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800429a:	2b00      	cmp	r3, #0
 800429c:	d007      	beq.n	80042ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 0208 	bic.w	r2, r2, #8
 80042ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b2:	223f      	movs	r2, #63	; 0x3f
 80042b4:	409a      	lsls	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d07d      	beq.n	80043ce <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	4798      	blx	r3
        }
        return;
 80042da:	e078      	b.n	80043ce <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d01c      	beq.n	8004324 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d108      	bne.n	800430a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d030      	beq.n	8004362 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	4798      	blx	r3
 8004308:	e02b      	b.n	8004362 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800430e:	2b00      	cmp	r3, #0
 8004310:	d027      	beq.n	8004362 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	4798      	blx	r3
 800431a:	e022      	b.n	8004362 <HAL_DMA_IRQHandler+0x29e>
 800431c:	20000028 	.word	0x20000028
 8004320:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10f      	bne.n	8004352 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0210 	bic.w	r2, r2, #16
 8004340:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004366:	2b00      	cmp	r3, #0
 8004368:	d032      	beq.n	80043d0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d022      	beq.n	80043bc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2205      	movs	r2, #5
 800437a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0201 	bic.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	3301      	adds	r3, #1
 8004392:	60bb      	str	r3, [r7, #8]
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	429a      	cmp	r2, r3
 8004398:	d307      	bcc.n	80043aa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f2      	bne.n	800438e <HAL_DMA_IRQHandler+0x2ca>
 80043a8:	e000      	b.n	80043ac <HAL_DMA_IRQHandler+0x2e8>
          break;
 80043aa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d005      	beq.n	80043d0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	4798      	blx	r3
 80043cc:	e000      	b.n	80043d0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80043ce:	bf00      	nop
    }
  }
}
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop

080043d8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e6:	b2db      	uxtb	r3, r3
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004410:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	2b40      	cmp	r3, #64	; 0x40
 8004420:	d108      	bne.n	8004434 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004432:	e007      	b.n	8004444 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	60da      	str	r2, [r3, #12]
}
 8004444:	bf00      	nop
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	3b10      	subs	r3, #16
 8004460:	4a14      	ldr	r2, [pc, #80]	; (80044b4 <DMA_CalcBaseAndBitshift+0x64>)
 8004462:	fba2 2303 	umull	r2, r3, r2, r3
 8004466:	091b      	lsrs	r3, r3, #4
 8004468:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800446a:	4a13      	ldr	r2, [pc, #76]	; (80044b8 <DMA_CalcBaseAndBitshift+0x68>)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4413      	add	r3, r2
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b03      	cmp	r3, #3
 800447c:	d909      	bls.n	8004492 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004486:	f023 0303 	bic.w	r3, r3, #3
 800448a:	1d1a      	adds	r2, r3, #4
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	659a      	str	r2, [r3, #88]	; 0x58
 8004490:	e007      	b.n	80044a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800449a:	f023 0303 	bic.w	r3, r3, #3
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	aaaaaaab 	.word	0xaaaaaaab
 80044b8:	0800cba0 	.word	0x0800cba0

080044bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044c4:	2300      	movs	r3, #0
 80044c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d11f      	bne.n	8004516 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d855      	bhi.n	8004588 <DMA_CheckFifoParam+0xcc>
 80044dc:	a201      	add	r2, pc, #4	; (adr r2, 80044e4 <DMA_CheckFifoParam+0x28>)
 80044de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e2:	bf00      	nop
 80044e4:	080044f5 	.word	0x080044f5
 80044e8:	08004507 	.word	0x08004507
 80044ec:	080044f5 	.word	0x080044f5
 80044f0:	08004589 	.word	0x08004589
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d045      	beq.n	800458c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004504:	e042      	b.n	800458c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800450e:	d13f      	bne.n	8004590 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004514:	e03c      	b.n	8004590 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800451e:	d121      	bne.n	8004564 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	2b03      	cmp	r3, #3
 8004524:	d836      	bhi.n	8004594 <DMA_CheckFifoParam+0xd8>
 8004526:	a201      	add	r2, pc, #4	; (adr r2, 800452c <DMA_CheckFifoParam+0x70>)
 8004528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452c:	0800453d 	.word	0x0800453d
 8004530:	08004543 	.word	0x08004543
 8004534:	0800453d 	.word	0x0800453d
 8004538:	08004555 	.word	0x08004555
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      break;
 8004540:	e02f      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d024      	beq.n	8004598 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004552:	e021      	b.n	8004598 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004558:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800455c:	d11e      	bne.n	800459c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004562:	e01b      	b.n	800459c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b02      	cmp	r3, #2
 8004568:	d902      	bls.n	8004570 <DMA_CheckFifoParam+0xb4>
 800456a:	2b03      	cmp	r3, #3
 800456c:	d003      	beq.n	8004576 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800456e:	e018      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	73fb      	strb	r3, [r7, #15]
      break;
 8004574:	e015      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00e      	beq.n	80045a0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	73fb      	strb	r3, [r7, #15]
      break;
 8004586:	e00b      	b.n	80045a0 <DMA_CheckFifoParam+0xe4>
      break;
 8004588:	bf00      	nop
 800458a:	e00a      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      break;
 800458c:	bf00      	nop
 800458e:	e008      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      break;
 8004590:	bf00      	nop
 8004592:	e006      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      break;
 8004594:	bf00      	nop
 8004596:	e004      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      break;
 8004598:	bf00      	nop
 800459a:	e002      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      break;   
 800459c:	bf00      	nop
 800459e:	e000      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
      break;
 80045a0:	bf00      	nop
    }
  } 
  
  return status; 
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3714      	adds	r7, #20
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b089      	sub	sp, #36	; 0x24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045be:	2300      	movs	r3, #0
 80045c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
 80045ca:	e165      	b.n	8004898 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80045cc:	2201      	movs	r2, #1
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	4013      	ands	r3, r2
 80045de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	f040 8154 	bne.w	8004892 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d00b      	beq.n	800460a <HAL_GPIO_Init+0x5a>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d007      	beq.n	800460a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045fe:	2b11      	cmp	r3, #17
 8004600:	d003      	beq.n	800460a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b12      	cmp	r3, #18
 8004608:	d130      	bne.n	800466c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	2203      	movs	r2, #3
 8004616:	fa02 f303 	lsl.w	r3, r2, r3
 800461a:	43db      	mvns	r3, r3
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	4013      	ands	r3, r2
 8004620:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	fa02 f303 	lsl.w	r3, r2, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4313      	orrs	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	69ba      	ldr	r2, [r7, #24]
 8004638:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004640:	2201      	movs	r2, #1
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	091b      	lsrs	r3, r3, #4
 8004656:	f003 0201 	and.w	r2, r3, #1
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4313      	orrs	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	2203      	movs	r2, #3
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	43db      	mvns	r3, r3
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	4013      	ands	r3, r2
 8004682:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	4313      	orrs	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d003      	beq.n	80046ac <HAL_GPIO_Init+0xfc>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b12      	cmp	r3, #18
 80046aa:	d123      	bne.n	80046f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	08da      	lsrs	r2, r3, #3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3208      	adds	r2, #8
 80046b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	220f      	movs	r2, #15
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	43db      	mvns	r3, r3
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	4013      	ands	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	691a      	ldr	r2, [r3, #16]
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	f003 0307 	and.w	r3, r3, #7
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	08da      	lsrs	r2, r3, #3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3208      	adds	r2, #8
 80046ee:	69b9      	ldr	r1, [r7, #24]
 80046f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	2203      	movs	r2, #3
 8004700:	fa02 f303 	lsl.w	r3, r2, r3
 8004704:	43db      	mvns	r3, r3
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	4013      	ands	r3, r2
 800470a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f003 0203 	and.w	r2, r3, #3
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4313      	orrs	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80ae 	beq.w	8004892 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	4b5c      	ldr	r3, [pc, #368]	; (80048ac <HAL_GPIO_Init+0x2fc>)
 800473c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473e:	4a5b      	ldr	r2, [pc, #364]	; (80048ac <HAL_GPIO_Init+0x2fc>)
 8004740:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004744:	6453      	str	r3, [r2, #68]	; 0x44
 8004746:	4b59      	ldr	r3, [pc, #356]	; (80048ac <HAL_GPIO_Init+0x2fc>)
 8004748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800474e:	60fb      	str	r3, [r7, #12]
 8004750:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004752:	4a57      	ldr	r2, [pc, #348]	; (80048b0 <HAL_GPIO_Init+0x300>)
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	089b      	lsrs	r3, r3, #2
 8004758:	3302      	adds	r3, #2
 800475a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800475e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	220f      	movs	r2, #15
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	43db      	mvns	r3, r3
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	4013      	ands	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a4e      	ldr	r2, [pc, #312]	; (80048b4 <HAL_GPIO_Init+0x304>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d025      	beq.n	80047ca <HAL_GPIO_Init+0x21a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a4d      	ldr	r2, [pc, #308]	; (80048b8 <HAL_GPIO_Init+0x308>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d01f      	beq.n	80047c6 <HAL_GPIO_Init+0x216>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a4c      	ldr	r2, [pc, #304]	; (80048bc <HAL_GPIO_Init+0x30c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d019      	beq.n	80047c2 <HAL_GPIO_Init+0x212>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a4b      	ldr	r2, [pc, #300]	; (80048c0 <HAL_GPIO_Init+0x310>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d013      	beq.n	80047be <HAL_GPIO_Init+0x20e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a4a      	ldr	r2, [pc, #296]	; (80048c4 <HAL_GPIO_Init+0x314>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00d      	beq.n	80047ba <HAL_GPIO_Init+0x20a>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a49      	ldr	r2, [pc, #292]	; (80048c8 <HAL_GPIO_Init+0x318>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d007      	beq.n	80047b6 <HAL_GPIO_Init+0x206>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a48      	ldr	r2, [pc, #288]	; (80048cc <HAL_GPIO_Init+0x31c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d101      	bne.n	80047b2 <HAL_GPIO_Init+0x202>
 80047ae:	2306      	movs	r3, #6
 80047b0:	e00c      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047b2:	2307      	movs	r3, #7
 80047b4:	e00a      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047b6:	2305      	movs	r3, #5
 80047b8:	e008      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047ba:	2304      	movs	r3, #4
 80047bc:	e006      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047be:	2303      	movs	r3, #3
 80047c0:	e004      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047c2:	2302      	movs	r3, #2
 80047c4:	e002      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e000      	b.n	80047cc <HAL_GPIO_Init+0x21c>
 80047ca:	2300      	movs	r3, #0
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	f002 0203 	and.w	r2, r2, #3
 80047d2:	0092      	lsls	r2, r2, #2
 80047d4:	4093      	lsls	r3, r2
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047dc:	4934      	ldr	r1, [pc, #208]	; (80048b0 <HAL_GPIO_Init+0x300>)
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	089b      	lsrs	r3, r3, #2
 80047e2:	3302      	adds	r3, #2
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047ea:	4b39      	ldr	r3, [pc, #228]	; (80048d0 <HAL_GPIO_Init+0x320>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	43db      	mvns	r3, r3
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	4013      	ands	r3, r2
 80047f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	4313      	orrs	r3, r2
 800480c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800480e:	4a30      	ldr	r2, [pc, #192]	; (80048d0 <HAL_GPIO_Init+0x320>)
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004814:	4b2e      	ldr	r3, [pc, #184]	; (80048d0 <HAL_GPIO_Init+0x320>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	43db      	mvns	r3, r3
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	4013      	ands	r3, r2
 8004822:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	4313      	orrs	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004838:	4a25      	ldr	r2, [pc, #148]	; (80048d0 <HAL_GPIO_Init+0x320>)
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800483e:	4b24      	ldr	r3, [pc, #144]	; (80048d0 <HAL_GPIO_Init+0x320>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	43db      	mvns	r3, r3
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4013      	ands	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004862:	4a1b      	ldr	r2, [pc, #108]	; (80048d0 <HAL_GPIO_Init+0x320>)
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004868:	4b19      	ldr	r3, [pc, #100]	; (80048d0 <HAL_GPIO_Init+0x320>)
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	43db      	mvns	r3, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800488c:	4a10      	ldr	r2, [pc, #64]	; (80048d0 <HAL_GPIO_Init+0x320>)
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	3301      	adds	r3, #1
 8004896:	61fb      	str	r3, [r7, #28]
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	2b0f      	cmp	r3, #15
 800489c:	f67f ae96 	bls.w	80045cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048a0:	bf00      	nop
 80048a2:	3724      	adds	r7, #36	; 0x24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	40023800 	.word	0x40023800
 80048b0:	40013800 	.word	0x40013800
 80048b4:	40020000 	.word	0x40020000
 80048b8:	40020400 	.word	0x40020400
 80048bc:	40020800 	.word	0x40020800
 80048c0:	40020c00 	.word	0x40020c00
 80048c4:	40021000 	.word	0x40021000
 80048c8:	40021400 	.word	0x40021400
 80048cc:	40021800 	.word	0x40021800
 80048d0:	40013c00 	.word	0x40013c00

080048d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	460b      	mov	r3, r1
 80048de:	807b      	strh	r3, [r7, #2]
 80048e0:	4613      	mov	r3, r2
 80048e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048e4:	787b      	ldrb	r3, [r7, #1]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048ea:	887a      	ldrh	r2, [r7, #2]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048f0:	e003      	b.n	80048fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048f2:	887b      	ldrh	r3, [r7, #2]
 80048f4:	041a      	lsls	r2, r3, #16
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	619a      	str	r2, [r3, #24]
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004906:	b580      	push	{r7, lr}
 8004908:	b088      	sub	sp, #32
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800490e:	2300      	movs	r3, #0
 8004910:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800491e:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004926:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800492e:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	2b10      	cmp	r3, #16
 8004934:	d003      	beq.n	800493e <HAL_I2C_EV_IRQHandler+0x38>
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	2b40      	cmp	r3, #64	; 0x40
 800493a:	f040 80bd 	bne.w	8004ab8 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	2b00      	cmp	r3, #0
 8004956:	d10d      	bne.n	8004974 <HAL_I2C_EV_IRQHandler+0x6e>
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800495e:	d003      	beq.n	8004968 <HAL_I2C_EV_IRQHandler+0x62>
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004966:	d101      	bne.n	800496c <HAL_I2C_EV_IRQHandler+0x66>
 8004968:	2301      	movs	r3, #1
 800496a:	e000      	b.n	800496e <HAL_I2C_EV_IRQHandler+0x68>
 800496c:	2300      	movs	r3, #0
 800496e:	2b01      	cmp	r3, #1
 8004970:	f000 812e 	beq.w	8004bd0 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00c      	beq.n	8004998 <HAL_I2C_EV_IRQHandler+0x92>
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	0a5b      	lsrs	r3, r3, #9
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d006      	beq.n	8004998 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f001 fb3e 	bl	800600c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 fcbb 	bl	800530c <I2C_Master_SB>
 8004996:	e08e      	b.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	08db      	lsrs	r3, r3, #3
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d009      	beq.n	80049b8 <HAL_I2C_EV_IRQHandler+0xb2>
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	0a5b      	lsrs	r3, r3, #9
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 fd31 	bl	8005418 <I2C_Master_ADD10>
 80049b6:	e07e      	b.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	085b      	lsrs	r3, r3, #1
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d009      	beq.n	80049d8 <HAL_I2C_EV_IRQHandler+0xd2>
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	0a5b      	lsrs	r3, r3, #9
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fd4b 	bl	800546c <I2C_Master_ADDR>
 80049d6:	e06e      	b.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	089b      	lsrs	r3, r3, #2
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d037      	beq.n	8004a54 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049f2:	f000 80ef 	beq.w	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	09db      	lsrs	r3, r3, #7
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00f      	beq.n	8004a22 <HAL_I2C_EV_IRQHandler+0x11c>
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	0a9b      	lsrs	r3, r3, #10
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d009      	beq.n	8004a22 <HAL_I2C_EV_IRQHandler+0x11c>
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	089b      	lsrs	r3, r3, #2
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d103      	bne.n	8004a22 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f948 	bl	8004cb0 <I2C_MasterTransmit_TXE>
 8004a20:	e049      	b.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	089b      	lsrs	r3, r3, #2
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 80d2 	beq.w	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	0a5b      	lsrs	r3, r3, #9
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 80cb 	beq.w	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
 8004a40:	2b10      	cmp	r3, #16
 8004a42:	d103      	bne.n	8004a4c <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f9cf 	bl	8004de8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a4a:	e0c3      	b.n	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 fa33 	bl	8004eb8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a52:	e0bf      	b.n	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a62:	f000 80b7 	beq.w	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	099b      	lsrs	r3, r3, #6
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00f      	beq.n	8004a92 <HAL_I2C_EV_IRQHandler+0x18c>
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	0a9b      	lsrs	r3, r3, #10
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d009      	beq.n	8004a92 <HAL_I2C_EV_IRQHandler+0x18c>
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	089b      	lsrs	r3, r3, #2
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d103      	bne.n	8004a92 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 faa3 	bl	8004fd6 <I2C_MasterReceive_RXNE>
 8004a90:	e011      	b.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	089b      	lsrs	r3, r3, #2
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 809a 	beq.w	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	0a5b      	lsrs	r3, r3, #9
 8004aa4:	f003 0301 	and.w	r3, r3, #1
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 8093 	beq.w	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 fb42 	bl	8005138 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ab4:	e08e      	b.n	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004ab6:	e08d      	b.n	8004bd4 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d004      	beq.n	8004aca <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	61fb      	str	r3, [r7, #28]
 8004ac8:	e007      	b.n	8004ada <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d012      	beq.n	8004b0c <HAL_I2C_EV_IRQHandler+0x206>
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	0a5b      	lsrs	r3, r3, #9
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00c      	beq.n	8004b0c <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004b02:	69b9      	ldr	r1, [r7, #24]
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 ff00 	bl	800590a <I2C_Slave_ADDR>
 8004b0a:	e066      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	091b      	lsrs	r3, r3, #4
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d009      	beq.n	8004b2c <HAL_I2C_EV_IRQHandler+0x226>
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	0a5b      	lsrs	r3, r3, #9
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d003      	beq.n	8004b2c <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 ff35 	bl	8005994 <I2C_Slave_STOPF>
 8004b2a:	e056      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b2c:	7bbb      	ldrb	r3, [r7, #14]
 8004b2e:	2b21      	cmp	r3, #33	; 0x21
 8004b30:	d002      	beq.n	8004b38 <HAL_I2C_EV_IRQHandler+0x232>
 8004b32:	7bbb      	ldrb	r3, [r7, #14]
 8004b34:	2b29      	cmp	r3, #41	; 0x29
 8004b36:	d125      	bne.n	8004b84 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	09db      	lsrs	r3, r3, #7
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00f      	beq.n	8004b64 <HAL_I2C_EV_IRQHandler+0x25e>
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	0a9b      	lsrs	r3, r3, #10
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d009      	beq.n	8004b64 <HAL_I2C_EV_IRQHandler+0x25e>
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	089b      	lsrs	r3, r3, #2
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d103      	bne.n	8004b64 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 fe16 	bl	800578e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b62:	e039      	b.n	8004bd8 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	089b      	lsrs	r3, r3, #2
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d033      	beq.n	8004bd8 <HAL_I2C_EV_IRQHandler+0x2d2>
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	0a5b      	lsrs	r3, r3, #9
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d02d      	beq.n	8004bd8 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 fe43 	bl	8005808 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b82:	e029      	b.n	8004bd8 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	099b      	lsrs	r3, r3, #6
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00f      	beq.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	0a9b      	lsrs	r3, r3, #10
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d009      	beq.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	089b      	lsrs	r3, r3, #2
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d103      	bne.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 fe4e 	bl	800584a <I2C_SlaveReceive_RXNE>
 8004bae:	e014      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	089b      	lsrs	r3, r3, #2
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00e      	beq.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	0a5b      	lsrs	r3, r3, #9
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d008      	beq.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 fe7c 	bl	80058c6 <I2C_SlaveReceive_BTF>
 8004bce:	e004      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8004bd0:	bf00      	nop
 8004bd2:	e002      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bd4:	bf00      	nop
 8004bd6:	e000      	b.n	8004bda <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004bd8:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004bda:	3720      	adds	r7, #32
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004bfc:	bf00      	nop
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	70fb      	strb	r3, [r7, #3]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cbe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cc6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ccc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d150      	bne.n	8004d78 <I2C_MasterTransmit_TXE+0xc8>
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	2b21      	cmp	r3, #33	; 0x21
 8004cda:	d14d      	bne.n	8004d78 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b08      	cmp	r3, #8
 8004ce0:	d01d      	beq.n	8004d1e <I2C_MasterTransmit_TXE+0x6e>
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d01a      	beq.n	8004d1e <I2C_MasterTransmit_TXE+0x6e>
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cee:	d016      	beq.n	8004d1e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cfe:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2211      	movs	r2, #17
 8004d04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2220      	movs	r2, #32
 8004d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7ff ff62 	bl	8004be0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d1c:	e060      	b.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685a      	ldr	r2, [r3, #4]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d2c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d3c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b40      	cmp	r3, #64	; 0x40
 8004d56:	d107      	bne.n	8004d68 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7ff ff7d 	bl	8004c60 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d66:	e03b      	b.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff ff35 	bl	8004be0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d76:	e033      	b.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004d78:	7bfb      	ldrb	r3, [r7, #15]
 8004d7a:	2b21      	cmp	r3, #33	; 0x21
 8004d7c:	d005      	beq.n	8004d8a <I2C_MasterTransmit_TXE+0xda>
 8004d7e:	7bbb      	ldrb	r3, [r7, #14]
 8004d80:	2b40      	cmp	r3, #64	; 0x40
 8004d82:	d12d      	bne.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004d84:	7bfb      	ldrb	r3, [r7, #15]
 8004d86:	2b22      	cmp	r3, #34	; 0x22
 8004d88:	d12a      	bne.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d108      	bne.n	8004da6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004da4:	e01c      	b.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b40      	cmp	r3, #64	; 0x40
 8004db0:	d103      	bne.n	8004dba <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f880 	bl	8004eb8 <I2C_MemoryTransmit_TXE_BTF>
}
 8004db8:	e012      	b.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbe:	781a      	ldrb	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004dde:	e7ff      	b.n	8004de0 <I2C_MasterTransmit_TXE+0x130>
 8004de0:	bf00      	nop
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	2b21      	cmp	r3, #33	; 0x21
 8004e00:	d156      	bne.n	8004eb0 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d012      	beq.n	8004e32 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e10:	781a      	ldrb	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004e30:	e03e      	b.n	8004eb0 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b08      	cmp	r3, #8
 8004e36:	d01d      	beq.n	8004e74 <I2C_MasterTransmit_BTF+0x8c>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d01a      	beq.n	8004e74 <I2C_MasterTransmit_BTF+0x8c>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e44:	d016      	beq.n	8004e74 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e54:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2211      	movs	r2, #17
 8004e5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7ff feb7 	bl	8004be0 <HAL_I2C_MasterTxCpltCallback>
}
 8004e72:	e01d      	b.n	8004eb0 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e82:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e92:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7ff fe98 	bl	8004be0 <HAL_I2C_MasterTxCpltCallback>
}
 8004eb0:	bf00      	nop
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d11d      	bne.n	8004f0c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d10b      	bne.n	8004ef0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ee8:	1c9a      	adds	r2, r3, #2
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004eee:	e06e      	b.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	121b      	asrs	r3, r3, #8
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f0a:	e060      	b.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d10b      	bne.n	8004f2c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f2a:	e050      	b.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d14c      	bne.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
 8004f36:	2b22      	cmp	r3, #34	; 0x22
 8004f38:	d108      	bne.n	8004f4c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f48:	601a      	str	r2, [r3, #0]
}
 8004f4a:	e040      	b.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d015      	beq.n	8004f82 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	2b21      	cmp	r3, #33	; 0x21
 8004f5a:	d112      	bne.n	8004f82 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	781a      	ldrb	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6c:	1c5a      	adds	r2, r3, #1
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004f80:	e025      	b.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d120      	bne.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	2b21      	cmp	r3, #33	; 0x21
 8004f90:	d11d      	bne.n	8004fce <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fa0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fb0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7ff fe49 	bl	8004c60 <HAL_I2C_MemTxCpltCallback>
}
 8004fce:	bf00      	nop
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b084      	sub	sp, #16
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b22      	cmp	r3, #34	; 0x22
 8004fe8:	f040 80a2 	bne.w	8005130 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b03      	cmp	r3, #3
 8004ff8:	d921      	bls.n	800503e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	b2d2      	uxtb	r2, r2
 8005006:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b03      	cmp	r3, #3
 8005028:	f040 8082 	bne.w	8005130 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800503a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800503c:	e078      	b.n	8005130 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005042:	2b02      	cmp	r3, #2
 8005044:	d074      	beq.n	8005130 <I2C_MasterReceive_RXNE+0x15a>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d002      	beq.n	8005052 <I2C_MasterReceive_RXNE+0x7c>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d16e      	bne.n	8005130 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 ffa8 	bl	8005fa8 <I2C_WaitOnSTOPRequestThroughIT>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d142      	bne.n	80050e4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800506c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800507c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	691a      	ldr	r2, [r3, #16]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005090:	1c5a      	adds	r2, r3, #1
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800509a:	b29b      	uxth	r3, r3
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b40      	cmp	r3, #64	; 0x40
 80050b6:	d10a      	bne.n	80050ce <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7ff fdd4 	bl	8004c74 <HAL_I2C_MemRxCpltCallback>
}
 80050cc:	e030      	b.n	8005130 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2212      	movs	r2, #18
 80050da:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7ff fd89 	bl	8004bf4 <HAL_I2C_MasterRxCpltCallback>
}
 80050e2:	e025      	b.n	8005130 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050f2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	1c5a      	adds	r2, r3, #1
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2220      	movs	r2, #32
 800511e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f7ff fdac 	bl	8004c88 <HAL_I2C_ErrorCallback>
}
 8005130:	bf00      	nop
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b04      	cmp	r3, #4
 800514e:	d11b      	bne.n	8005188 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685a      	ldr	r2, [r3, #4]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800515e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	691a      	ldr	r2, [r3, #16]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800517c:	b29b      	uxth	r3, r3
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005186:	e0bd      	b.n	8005304 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800518c:	b29b      	uxth	r3, r3
 800518e:	2b03      	cmp	r3, #3
 8005190:	d129      	bne.n	80051e6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051a0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d00a      	beq.n	80051be <I2C_MasterReceive_BTF+0x86>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d007      	beq.n	80051be <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051bc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	691a      	ldr	r2, [r3, #16]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80051e4:	e08e      	b.n	8005304 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d176      	bne.n	80052de <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d002      	beq.n	80051fc <I2C_MasterReceive_BTF+0xc4>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2b10      	cmp	r3, #16
 80051fa:	d108      	bne.n	800520e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	e019      	b.n	8005242 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2b04      	cmp	r3, #4
 8005212:	d002      	beq.n	800521a <I2C_MasterReceive_BTF+0xe2>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d108      	bne.n	800522c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	e00a      	b.n	8005242 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2b10      	cmp	r3, #16
 8005230:	d007      	beq.n	8005242 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005240:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	691a      	ldr	r2, [r3, #16]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524c:	b2d2      	uxtb	r2, r2
 800524e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005254:	1c5a      	adds	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691a      	ldr	r2, [r3, #16]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005284:	b29b      	uxth	r3, r3
 8005286:	3b01      	subs	r3, #1
 8005288:	b29a      	uxth	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800529c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2220      	movs	r2, #32
 80052a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b40      	cmp	r3, #64	; 0x40
 80052b0:	d10a      	bne.n	80052c8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7ff fcd7 	bl	8004c74 <HAL_I2C_MemRxCpltCallback>
}
 80052c6:	e01d      	b.n	8005304 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2212      	movs	r2, #18
 80052d4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7ff fc8c 	bl	8004bf4 <HAL_I2C_MasterRxCpltCallback>
}
 80052dc:	e012      	b.n	8005304 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	691a      	ldr	r2, [r3, #16]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	3b01      	subs	r3, #1
 80052fe:	b29a      	uxth	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005304:	bf00      	nop
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b40      	cmp	r3, #64	; 0x40
 800531e:	d117      	bne.n	8005350 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005324:	2b00      	cmp	r3, #0
 8005326:	d109      	bne.n	800533c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532c:	b2db      	uxtb	r3, r3
 800532e:	461a      	mov	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005338:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800533a:	e067      	b.n	800540c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005340:	b2db      	uxtb	r3, r3
 8005342:	f043 0301 	orr.w	r3, r3, #1
 8005346:	b2da      	uxtb	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	611a      	str	r2, [r3, #16]
}
 800534e:	e05d      	b.n	800540c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005358:	d133      	bne.n	80053c2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b21      	cmp	r3, #33	; 0x21
 8005364:	d109      	bne.n	800537a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536a:	b2db      	uxtb	r3, r3
 800536c:	461a      	mov	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005376:	611a      	str	r2, [r3, #16]
 8005378:	e008      	b.n	800538c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800537e:	b2db      	uxtb	r3, r3
 8005380:	f043 0301 	orr.w	r3, r3, #1
 8005384:	b2da      	uxtb	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005390:	2b00      	cmp	r3, #0
 8005392:	d004      	beq.n	800539e <I2C_Master_SB+0x92>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539a:	2b00      	cmp	r3, #0
 800539c:	d108      	bne.n	80053b0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d032      	beq.n	800540c <I2C_Master_SB+0x100>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d02d      	beq.n	800540c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053be:	605a      	str	r2, [r3, #4]
}
 80053c0:	e024      	b.n	800540c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10e      	bne.n	80053e8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	11db      	asrs	r3, r3, #7
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	f003 0306 	and.w	r3, r3, #6
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f063 030f 	orn	r3, r3, #15
 80053de:	b2da      	uxtb	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	611a      	str	r2, [r3, #16]
}
 80053e6:	e011      	b.n	800540c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d10d      	bne.n	800540c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	11db      	asrs	r3, r3, #7
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	f003 0306 	and.w	r3, r3, #6
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	f063 030e 	orn	r3, r3, #14
 8005404:	b2da      	uxtb	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	611a      	str	r2, [r3, #16]
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005424:	b2da      	uxtb	r2, r3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005430:	2b00      	cmp	r3, #0
 8005432:	d103      	bne.n	800543c <I2C_Master_ADD10+0x24>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005438:	2b00      	cmp	r3, #0
 800543a:	d011      	beq.n	8005460 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005442:	2b00      	cmp	r3, #0
 8005444:	d104      	bne.n	8005450 <I2C_Master_ADD10+0x38>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800544a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800544c:	2b00      	cmp	r3, #0
 800544e:	d007      	beq.n	8005460 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800545e:	605a      	str	r2, [r3, #4]
    }
  }
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800546c:	b480      	push	{r7}
 800546e:	b091      	sub	sp, #68	; 0x44
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800547a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005482:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005488:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b22      	cmp	r3, #34	; 0x22
 8005494:	f040 8169 	bne.w	800576a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800549c:	2b00      	cmp	r3, #0
 800549e:	d10f      	bne.n	80054c0 <I2C_Master_ADDR+0x54>
 80054a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80054a4:	2b40      	cmp	r3, #64	; 0x40
 80054a6:	d10b      	bne.n	80054c0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a8:	2300      	movs	r3, #0
 80054aa:	633b      	str	r3, [r7, #48]	; 0x30
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	633b      	str	r3, [r7, #48]	; 0x30
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	633b      	str	r3, [r7, #48]	; 0x30
 80054bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054be:	e160      	b.n	8005782 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d11d      	bne.n	8005504 <I2C_Master_ADDR+0x98>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80054d0:	d118      	bne.n	8005504 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d2:	2300      	movs	r3, #0
 80054d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054f6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	651a      	str	r2, [r3, #80]	; 0x50
 8005502:	e13e      	b.n	8005782 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d113      	bne.n	8005536 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800550e:	2300      	movs	r3, #0
 8005510:	62bb      	str	r3, [r7, #40]	; 0x28
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	62bb      	str	r3, [r7, #40]	; 0x28
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	62bb      	str	r3, [r7, #40]	; 0x28
 8005522:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	e115      	b.n	8005762 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553a:	b29b      	uxth	r3, r3
 800553c:	2b01      	cmp	r3, #1
 800553e:	f040 808a 	bne.w	8005656 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005548:	d137      	bne.n	80055ba <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005558:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005564:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005568:	d113      	bne.n	8005592 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005578:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557a:	2300      	movs	r3, #0
 800557c:	627b      	str	r3, [r7, #36]	; 0x24
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	627b      	str	r3, [r7, #36]	; 0x24
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
 800558e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005590:	e0e7      	b.n	8005762 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005592:	2300      	movs	r3, #0
 8005594:	623b      	str	r3, [r7, #32]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	623b      	str	r3, [r7, #32]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	623b      	str	r3, [r7, #32]
 80055a6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	e0d3      	b.n	8005762 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80055ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055bc:	2b08      	cmp	r3, #8
 80055be:	d02e      	beq.n	800561e <I2C_Master_ADDR+0x1b2>
 80055c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055c2:	2b20      	cmp	r3, #32
 80055c4:	d02b      	beq.n	800561e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80055c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c8:	2b12      	cmp	r3, #18
 80055ca:	d102      	bne.n	80055d2 <I2C_Master_ADDR+0x166>
 80055cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d125      	bne.n	800561e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80055d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d4:	2b04      	cmp	r3, #4
 80055d6:	d00e      	beq.n	80055f6 <I2C_Master_ADDR+0x18a>
 80055d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d00b      	beq.n	80055f6 <I2C_Master_ADDR+0x18a>
 80055de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e0:	2b10      	cmp	r3, #16
 80055e2:	d008      	beq.n	80055f6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055f2:	601a      	str	r2, [r3, #0]
 80055f4:	e007      	b.n	8005606 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005604:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005606:	2300      	movs	r3, #0
 8005608:	61fb      	str	r3, [r7, #28]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	695b      	ldr	r3, [r3, #20]
 8005610:	61fb      	str	r3, [r7, #28]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	61fb      	str	r3, [r7, #28]
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	e0a1      	b.n	8005762 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800562c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800562e:	2300      	movs	r3, #0
 8005630:	61bb      	str	r3, [r7, #24]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	61bb      	str	r3, [r7, #24]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	61bb      	str	r3, [r7, #24]
 8005642:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	e085      	b.n	8005762 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800565a:	b29b      	uxth	r3, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d14d      	bne.n	80056fc <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005662:	2b04      	cmp	r3, #4
 8005664:	d016      	beq.n	8005694 <I2C_Master_ADDR+0x228>
 8005666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005668:	2b02      	cmp	r3, #2
 800566a:	d013      	beq.n	8005694 <I2C_Master_ADDR+0x228>
 800566c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800566e:	2b10      	cmp	r3, #16
 8005670:	d010      	beq.n	8005694 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005680:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e007      	b.n	80056a4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056a2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056b2:	d117      	bne.n	80056e4 <I2C_Master_ADDR+0x278>
 80056b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80056ba:	d00b      	beq.n	80056d4 <I2C_Master_ADDR+0x268>
 80056bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d008      	beq.n	80056d4 <I2C_Master_ADDR+0x268>
 80056c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d005      	beq.n	80056d4 <I2C_Master_ADDR+0x268>
 80056c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ca:	2b10      	cmp	r3, #16
 80056cc:	d002      	beq.n	80056d4 <I2C_Master_ADDR+0x268>
 80056ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056d0:	2b20      	cmp	r3, #32
 80056d2:	d107      	bne.n	80056e4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80056e2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	e032      	b.n	8005762 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800570a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005716:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800571a:	d117      	bne.n	800574c <I2C_Master_ADDR+0x2e0>
 800571c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005722:	d00b      	beq.n	800573c <I2C_Master_ADDR+0x2d0>
 8005724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005726:	2b01      	cmp	r3, #1
 8005728:	d008      	beq.n	800573c <I2C_Master_ADDR+0x2d0>
 800572a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572c:	2b08      	cmp	r3, #8
 800572e:	d005      	beq.n	800573c <I2C_Master_ADDR+0x2d0>
 8005730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005732:	2b10      	cmp	r3, #16
 8005734:	d002      	beq.n	800573c <I2C_Master_ADDR+0x2d0>
 8005736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005738:	2b20      	cmp	r3, #32
 800573a:	d107      	bne.n	800574c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685a      	ldr	r2, [r3, #4]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800574a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800574c:	2300      	movs	r3, #0
 800574e:	613b      	str	r3, [r7, #16]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	613b      	str	r3, [r7, #16]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	613b      	str	r3, [r7, #16]
 8005760:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005768:	e00b      	b.n	8005782 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	60fb      	str	r3, [r7, #12]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	60fb      	str	r3, [r7, #12]
 800577e:	68fb      	ldr	r3, [r7, #12]
}
 8005780:	e7ff      	b.n	8005782 <I2C_Master_ADDR+0x316>
 8005782:	bf00      	nop
 8005784:	3744      	adds	r7, #68	; 0x44
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b084      	sub	sp, #16
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800579c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d02b      	beq.n	8005800 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	781a      	ldrb	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d114      	bne.n	8005800 <I2C_SlaveTransmit_TXE+0x72>
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
 80057d8:	2b29      	cmp	r3, #41	; 0x29
 80057da:	d111      	bne.n	8005800 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057ea:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2221      	movs	r2, #33	; 0x21
 80057f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2228      	movs	r2, #40	; 0x28
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7ff fa04 	bl	8004c08 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005800:	bf00      	nop
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d011      	beq.n	800583e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581e:	781a      	ldrb	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005834:	b29b      	uxth	r3, r3
 8005836:	3b01      	subs	r3, #1
 8005838:	b29a      	uxth	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b084      	sub	sp, #16
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005858:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585e:	b29b      	uxth	r3, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	d02c      	beq.n	80058be <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691a      	ldr	r2, [r3, #16]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005880:	b29b      	uxth	r3, r3
 8005882:	3b01      	subs	r3, #1
 8005884:	b29a      	uxth	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800588e:	b29b      	uxth	r3, r3
 8005890:	2b00      	cmp	r3, #0
 8005892:	d114      	bne.n	80058be <I2C_SlaveReceive_RXNE+0x74>
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	2b2a      	cmp	r3, #42	; 0x2a
 8005898:	d111      	bne.n	80058be <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058a8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2222      	movs	r2, #34	; 0x22
 80058ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2228      	movs	r2, #40	; 0x28
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f7ff f9af 	bl	8004c1c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80058be:	bf00      	nop
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d012      	beq.n	80058fe <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691a      	ldr	r2, [r3, #16]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	1c5a      	adds	r2, r3, #1
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	3b01      	subs	r3, #1
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800590a:	b580      	push	{r7, lr}
 800590c:	b084      	sub	sp, #16
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
 8005912:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005914:	2300      	movs	r3, #0
 8005916:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591e:	b2db      	uxtb	r3, r3
 8005920:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005924:	2b28      	cmp	r3, #40	; 0x28
 8005926:	d127      	bne.n	8005978 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005936:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	089b      	lsrs	r3, r3, #2
 800593c:	f003 0301 	and.w	r3, r3, #1
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005944:	2301      	movs	r3, #1
 8005946:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	09db      	lsrs	r3, r3, #7
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d103      	bne.n	800595c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	81bb      	strh	r3, [r7, #12]
 800595a:	e002      	b.n	8005962 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800596a:	89ba      	ldrh	r2, [r7, #12]
 800596c:	7bfb      	ldrb	r3, [r7, #15]
 800596e:	4619      	mov	r1, r3
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7ff f95d 	bl	8004c30 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005976:	e008      	b.n	800598a <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f06f 0202 	mvn.w	r2, #2
 8005980:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800598a:	bf00      	nop
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059a2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80059b2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80059b4:	2300      	movs	r3, #0
 80059b6:	60bb      	str	r3, [r7, #8]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	60bb      	str	r3, [r7, #8]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f042 0201 	orr.w	r2, r2, #1
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059e0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059f0:	d172      	bne.n	8005ad8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80059f2:	7bfb      	ldrb	r3, [r7, #15]
 80059f4:	2b22      	cmp	r3, #34	; 0x22
 80059f6:	d002      	beq.n	80059fe <I2C_Slave_STOPF+0x6a>
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	2b2a      	cmp	r3, #42	; 0x2a
 80059fc:	d135      	bne.n	8005a6a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	f043 0204 	orr.w	r2, r3, #4
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	685a      	ldr	r2, [r3, #4]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a30:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fe fcce 	bl	80043d8 <HAL_DMA_GetState>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d049      	beq.n	8005ad6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a46:	4a69      	ldr	r2, [pc, #420]	; (8005bec <I2C_Slave_STOPF+0x258>)
 8005a48:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fe fb16 	bl	8004080 <HAL_DMA_Abort_IT>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d03d      	beq.n	8005ad6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a64:	4610      	mov	r0, r2
 8005a66:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a68:	e035      	b.n	8005ad6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d005      	beq.n	8005a8e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a86:	f043 0204 	orr.w	r2, r3, #4
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a9c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fe fc98 	bl	80043d8 <HAL_DMA_GetState>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d014      	beq.n	8005ad8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab2:	4a4e      	ldr	r2, [pc, #312]	; (8005bec <I2C_Slave_STOPF+0x258>)
 8005ab4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7fe fae0 	bl	8004080 <HAL_DMA_Abort_IT>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d008      	beq.n	8005ad8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	4798      	blx	r3
 8005ad4:	e000      	b.n	8005ad8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ad6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d03e      	beq.n	8005b60 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d112      	bne.n	8005b16 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	691a      	ldr	r2, [r3, #16]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	b2d2      	uxtb	r2, r2
 8005afc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b02:	1c5a      	adds	r2, r3, #1
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29a      	uxth	r2, r3
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b20:	2b40      	cmp	r3, #64	; 0x40
 8005b22:	d112      	bne.n	8005b4a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	691a      	ldr	r2, [r3, #16]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2e:	b2d2      	uxtb	r2, r2
 8005b30:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	1c5a      	adds	r2, r3, #1
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d005      	beq.n	8005b60 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	f043 0204 	orr.w	r2, r3, #4
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f843 	bl	8005bf4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005b6e:	e039      	b.n	8005be4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005b70:	7bfb      	ldrb	r3, [r7, #15]
 8005b72:	2b2a      	cmp	r3, #42	; 0x2a
 8005b74:	d109      	bne.n	8005b8a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2228      	movs	r2, #40	; 0x28
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f7ff f849 	bl	8004c1c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b28      	cmp	r3, #40	; 0x28
 8005b94:	d111      	bne.n	8005bba <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a15      	ldr	r2, [pc, #84]	; (8005bf0 <I2C_Slave_STOPF+0x25c>)
 8005b9a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7ff f84a 	bl	8004c4c <HAL_I2C_ListenCpltCallback>
}
 8005bb8:	e014      	b.n	8005be4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbe:	2b22      	cmp	r3, #34	; 0x22
 8005bc0:	d002      	beq.n	8005bc8 <I2C_Slave_STOPF+0x234>
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
 8005bc4:	2b22      	cmp	r3, #34	; 0x22
 8005bc6:	d10d      	bne.n	8005be4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f7ff f81c 	bl	8004c1c <HAL_I2C_SlaveRxCpltCallback>
}
 8005be4:	bf00      	nop
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	08005e59 	.word	0x08005e59
 8005bf0:	ffff0000 	.word	0xffff0000

08005bf4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c02:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c0a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005c0c:	7bbb      	ldrb	r3, [r7, #14]
 8005c0e:	2b10      	cmp	r3, #16
 8005c10:	d002      	beq.n	8005c18 <I2C_ITError+0x24>
 8005c12:	7bbb      	ldrb	r3, [r7, #14]
 8005c14:	2b40      	cmp	r3, #64	; 0x40
 8005c16:	d10a      	bne.n	8005c2e <I2C_ITError+0x3a>
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
 8005c1a:	2b22      	cmp	r3, #34	; 0x22
 8005c1c:	d107      	bne.n	8005c2e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c2c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c2e:	7bfb      	ldrb	r3, [r7, #15]
 8005c30:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005c34:	2b28      	cmp	r3, #40	; 0x28
 8005c36:	d107      	bne.n	8005c48 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2228      	movs	r2, #40	; 0x28
 8005c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005c46:	e015      	b.n	8005c74 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c56:	d00a      	beq.n	8005c6e <I2C_ITError+0x7a>
 8005c58:	7bfb      	ldrb	r3, [r7, #15]
 8005c5a:	2b60      	cmp	r3, #96	; 0x60
 8005c5c:	d007      	beq.n	8005c6e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c82:	d162      	bne.n	8005d4a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c92:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d020      	beq.n	8005ce4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca6:	4a6a      	ldr	r2, [pc, #424]	; (8005e50 <I2C_ITError+0x25c>)
 8005ca8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fe f9e6 	bl	8004080 <HAL_DMA_Abort_IT>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	f000 8089 	beq.w	8005dce <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0201 	bic.w	r2, r2, #1
 8005cca:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cde:	4610      	mov	r0, r2
 8005ce0:	4798      	blx	r3
 8005ce2:	e074      	b.n	8005dce <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce8:	4a59      	ldr	r2, [pc, #356]	; (8005e50 <I2C_ITError+0x25c>)
 8005cea:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fe f9c5 	bl	8004080 <HAL_DMA_Abort_IT>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d068      	beq.n	8005dce <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d06:	2b40      	cmp	r3, #64	; 0x40
 8005d08:	d10b      	bne.n	8005d22 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	691a      	ldr	r2, [r3, #16]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	1c5a      	adds	r2, r3, #1
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 0201 	bic.w	r2, r2, #1
 8005d30:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d44:	4610      	mov	r0, r2
 8005d46:	4798      	blx	r3
 8005d48:	e041      	b.n	8005dce <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b60      	cmp	r3, #96	; 0x60
 8005d54:	d125      	bne.n	8005da2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6e:	2b40      	cmp	r3, #64	; 0x40
 8005d70:	d10b      	bne.n	8005d8a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	691a      	ldr	r2, [r3, #16]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7c:	b2d2      	uxtb	r2, r2
 8005d7e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0201 	bic.w	r2, r2, #1
 8005d98:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7fe ff7e 	bl	8004c9c <HAL_I2C_AbortCpltCallback>
 8005da0:	e015      	b.n	8005dce <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dac:	2b40      	cmp	r3, #64	; 0x40
 8005dae:	d10b      	bne.n	8005dc8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	691a      	ldr	r2, [r3, #16]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dba:	b2d2      	uxtb	r2, r2
 8005dbc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7fe ff5d 	bl	8004c88 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10e      	bne.n	8005dfc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d109      	bne.n	8005dfc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d104      	bne.n	8005dfc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d007      	beq.n	8005e0c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e0a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e12:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e18:	f003 0304 	and.w	r3, r3, #4
 8005e1c:	2b04      	cmp	r3, #4
 8005e1e:	d113      	bne.n	8005e48 <I2C_ITError+0x254>
 8005e20:	7bfb      	ldrb	r3, [r7, #15]
 8005e22:	2b28      	cmp	r3, #40	; 0x28
 8005e24:	d110      	bne.n	8005e48 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a0a      	ldr	r2, [pc, #40]	; (8005e54 <I2C_ITError+0x260>)
 8005e2a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7fe ff02 	bl	8004c4c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e48:	bf00      	nop
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	08005e59 	.word	0x08005e59
 8005e54:	ffff0000 	.word	0xffff0000

08005e58 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b086      	sub	sp, #24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e68:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e70:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005e72:	4b4b      	ldr	r3, [pc, #300]	; (8005fa0 <I2C_DMAAbort+0x148>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	08db      	lsrs	r3, r3, #3
 8005e78:	4a4a      	ldr	r2, [pc, #296]	; (8005fa4 <I2C_DMAAbort+0x14c>)
 8005e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7e:	0a1a      	lsrs	r2, r3, #8
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	00da      	lsls	r2, r3, #3
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f043 0220 	orr.w	r2, r3, #32
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005e9e:	e00a      	b.n	8005eb6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005eb4:	d0ea      	beq.n	8005e8c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ee4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d003      	beq.n	8005efc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef8:	2200      	movs	r2, #0
 8005efa:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d003      	beq.n	8005f0c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	2200      	movs	r2, #0
 8005f0a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0201 	bic.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b60      	cmp	r3, #96	; 0x60
 8005f26:	d10e      	bne.n	8005f46 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005f3e:	6978      	ldr	r0, [r7, #20]
 8005f40:	f7fe feac 	bl	8004c9c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f44:	e027      	b.n	8005f96 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f46:	7cfb      	ldrb	r3, [r7, #19]
 8005f48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f4c:	2b28      	cmp	r3, #40	; 0x28
 8005f4e:	d117      	bne.n	8005f80 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f6e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	2200      	movs	r2, #0
 8005f74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2228      	movs	r2, #40	; 0x28
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005f7e:	e007      	b.n	8005f90 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005f90:	6978      	ldr	r0, [r7, #20]
 8005f92:	f7fe fe79 	bl	8004c88 <HAL_I2C_ErrorCallback>
}
 8005f96:	bf00      	nop
 8005f98:	3718      	adds	r7, #24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	20000028 	.word	0x20000028
 8005fa4:	14f8b589 	.word	0x14f8b589

08005fa8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005fb4:	4b13      	ldr	r3, [pc, #76]	; (8006004 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	08db      	lsrs	r3, r3, #3
 8005fba:	4a13      	ldr	r2, [pc, #76]	; (8006008 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc0:	0a1a      	lsrs	r2, r3, #8
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4413      	add	r3, r2
 8005fc8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d107      	bne.n	8005fe6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fda:	f043 0220 	orr.w	r2, r3, #32
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e008      	b.n	8005ff8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ff4:	d0e9      	beq.n	8005fca <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3714      	adds	r7, #20
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr
 8006004:	20000028 	.word	0x20000028
 8006008:	14f8b589 	.word	0x14f8b589

0800600c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006018:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800601c:	d103      	bne.n	8006026 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006024:	e007      	b.n	8006036 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800602e:	d102      	bne.n	8006036 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2208      	movs	r2, #8
 8006034:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006036:	bf00      	nop
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
	...

08006044 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800604e:	2300      	movs	r3, #0
 8006050:	603b      	str	r3, [r7, #0]
 8006052:	4b20      	ldr	r3, [pc, #128]	; (80060d4 <HAL_PWREx_EnableOverDrive+0x90>)
 8006054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006056:	4a1f      	ldr	r2, [pc, #124]	; (80060d4 <HAL_PWREx_EnableOverDrive+0x90>)
 8006058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800605c:	6413      	str	r3, [r2, #64]	; 0x40
 800605e:	4b1d      	ldr	r3, [pc, #116]	; (80060d4 <HAL_PWREx_EnableOverDrive+0x90>)
 8006060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006066:	603b      	str	r3, [r7, #0]
 8006068:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800606a:	4b1b      	ldr	r3, [pc, #108]	; (80060d8 <HAL_PWREx_EnableOverDrive+0x94>)
 800606c:	2201      	movs	r2, #1
 800606e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006070:	f7fd fde2 	bl	8003c38 <HAL_GetTick>
 8006074:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006076:	e009      	b.n	800608c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006078:	f7fd fdde 	bl	8003c38 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006086:	d901      	bls.n	800608c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e01f      	b.n	80060cc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800608c:	4b13      	ldr	r3, [pc, #76]	; (80060dc <HAL_PWREx_EnableOverDrive+0x98>)
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006098:	d1ee      	bne.n	8006078 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800609a:	4b11      	ldr	r3, [pc, #68]	; (80060e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800609c:	2201      	movs	r2, #1
 800609e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060a0:	f7fd fdca 	bl	8003c38 <HAL_GetTick>
 80060a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060a6:	e009      	b.n	80060bc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80060a8:	f7fd fdc6 	bl	8003c38 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060b6:	d901      	bls.n	80060bc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e007      	b.n	80060cc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060bc:	4b07      	ldr	r3, [pc, #28]	; (80060dc <HAL_PWREx_EnableOverDrive+0x98>)
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060c8:	d1ee      	bne.n	80060a8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3708      	adds	r7, #8
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	40023800 	.word	0x40023800
 80060d8:	420e0040 	.word	0x420e0040
 80060dc:	40007000 	.word	0x40007000
 80060e0:	420e0044 	.word	0x420e0044

080060e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e0cc      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060f8:	4b68      	ldr	r3, [pc, #416]	; (800629c <HAL_RCC_ClockConfig+0x1b8>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 030f 	and.w	r3, r3, #15
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d90c      	bls.n	8006120 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006106:	4b65      	ldr	r3, [pc, #404]	; (800629c <HAL_RCC_ClockConfig+0x1b8>)
 8006108:	683a      	ldr	r2, [r7, #0]
 800610a:	b2d2      	uxtb	r2, r2
 800610c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800610e:	4b63      	ldr	r3, [pc, #396]	; (800629c <HAL_RCC_ClockConfig+0x1b8>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	429a      	cmp	r2, r3
 800611a:	d001      	beq.n	8006120 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e0b8      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0302 	and.w	r3, r3, #2
 8006128:	2b00      	cmp	r3, #0
 800612a:	d020      	beq.n	800616e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006138:	4b59      	ldr	r3, [pc, #356]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	4a58      	ldr	r2, [pc, #352]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 800613e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006142:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0308 	and.w	r3, r3, #8
 800614c:	2b00      	cmp	r3, #0
 800614e:	d005      	beq.n	800615c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006150:	4b53      	ldr	r3, [pc, #332]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	4a52      	ldr	r2, [pc, #328]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006156:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800615a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800615c:	4b50      	ldr	r3, [pc, #320]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	494d      	ldr	r1, [pc, #308]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 800616a:	4313      	orrs	r3, r2
 800616c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d044      	beq.n	8006204 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d107      	bne.n	8006192 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006182:	4b47      	ldr	r3, [pc, #284]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d119      	bne.n	80061c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e07f      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	2b02      	cmp	r3, #2
 8006198:	d003      	beq.n	80061a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d107      	bne.n	80061b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061a2:	4b3f      	ldr	r3, [pc, #252]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d109      	bne.n	80061c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e06f      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061b2:	4b3b      	ldr	r3, [pc, #236]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0302 	and.w	r3, r3, #2
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e067      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061c2:	4b37      	ldr	r3, [pc, #220]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f023 0203 	bic.w	r2, r3, #3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	4934      	ldr	r1, [pc, #208]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 80061d0:	4313      	orrs	r3, r2
 80061d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061d4:	f7fd fd30 	bl	8003c38 <HAL_GetTick>
 80061d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061da:	e00a      	b.n	80061f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061dc:	f7fd fd2c 	bl	8003c38 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e04f      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061f2:	4b2b      	ldr	r3, [pc, #172]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f003 020c 	and.w	r2, r3, #12
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	429a      	cmp	r2, r3
 8006202:	d1eb      	bne.n	80061dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006204:	4b25      	ldr	r3, [pc, #148]	; (800629c <HAL_RCC_ClockConfig+0x1b8>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d20c      	bcs.n	800622c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006212:	4b22      	ldr	r3, [pc, #136]	; (800629c <HAL_RCC_ClockConfig+0x1b8>)
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800621a:	4b20      	ldr	r3, [pc, #128]	; (800629c <HAL_RCC_ClockConfig+0x1b8>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 030f 	and.w	r3, r3, #15
 8006222:	683a      	ldr	r2, [r7, #0]
 8006224:	429a      	cmp	r2, r3
 8006226:	d001      	beq.n	800622c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e032      	b.n	8006292 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0304 	and.w	r3, r3, #4
 8006234:	2b00      	cmp	r3, #0
 8006236:	d008      	beq.n	800624a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006238:	4b19      	ldr	r3, [pc, #100]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	4916      	ldr	r1, [pc, #88]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006246:	4313      	orrs	r3, r2
 8006248:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0308 	and.w	r3, r3, #8
 8006252:	2b00      	cmp	r3, #0
 8006254:	d009      	beq.n	800626a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006256:	4b12      	ldr	r3, [pc, #72]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	00db      	lsls	r3, r3, #3
 8006264:	490e      	ldr	r1, [pc, #56]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006266:	4313      	orrs	r3, r2
 8006268:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800626a:	f000 f855 	bl	8006318 <HAL_RCC_GetSysClockFreq>
 800626e:	4601      	mov	r1, r0
 8006270:	4b0b      	ldr	r3, [pc, #44]	; (80062a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	091b      	lsrs	r3, r3, #4
 8006276:	f003 030f 	and.w	r3, r3, #15
 800627a:	4a0a      	ldr	r2, [pc, #40]	; (80062a4 <HAL_RCC_ClockConfig+0x1c0>)
 800627c:	5cd3      	ldrb	r3, [r2, r3]
 800627e:	fa21 f303 	lsr.w	r3, r1, r3
 8006282:	4a09      	ldr	r2, [pc, #36]	; (80062a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006284:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006286:	4b09      	ldr	r3, [pc, #36]	; (80062ac <HAL_RCC_ClockConfig+0x1c8>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4618      	mov	r0, r3
 800628c:	f7fd fc90 	bl	8003bb0 <HAL_InitTick>

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	40023c00 	.word	0x40023c00
 80062a0:	40023800 	.word	0x40023800
 80062a4:	0800cb88 	.word	0x0800cb88
 80062a8:	20000028 	.word	0x20000028
 80062ac:	2000002c 	.word	0x2000002c

080062b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062b0:	b480      	push	{r7}
 80062b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062b4:	4b03      	ldr	r3, [pc, #12]	; (80062c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80062b6:	681b      	ldr	r3, [r3, #0]
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	20000028 	.word	0x20000028

080062c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062cc:	f7ff fff0 	bl	80062b0 <HAL_RCC_GetHCLKFreq>
 80062d0:	4601      	mov	r1, r0
 80062d2:	4b05      	ldr	r3, [pc, #20]	; (80062e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	0a9b      	lsrs	r3, r3, #10
 80062d8:	f003 0307 	and.w	r3, r3, #7
 80062dc:	4a03      	ldr	r2, [pc, #12]	; (80062ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80062de:	5cd3      	ldrb	r3, [r2, r3]
 80062e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	40023800 	.word	0x40023800
 80062ec:	0800cb98 	.word	0x0800cb98

080062f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062f4:	f7ff ffdc 	bl	80062b0 <HAL_RCC_GetHCLKFreq>
 80062f8:	4601      	mov	r1, r0
 80062fa:	4b05      	ldr	r3, [pc, #20]	; (8006310 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	0b5b      	lsrs	r3, r3, #13
 8006300:	f003 0307 	and.w	r3, r3, #7
 8006304:	4a03      	ldr	r2, [pc, #12]	; (8006314 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006306:	5cd3      	ldrb	r3, [r2, r3]
 8006308:	fa21 f303 	lsr.w	r3, r1, r3
}
 800630c:	4618      	mov	r0, r3
 800630e:	bd80      	pop	{r7, pc}
 8006310:	40023800 	.word	0x40023800
 8006314:	0800cb98 	.word	0x0800cb98

08006318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8006326:	2300      	movs	r3, #0
 8006328:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800632e:	2300      	movs	r3, #0
 8006330:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006332:	4bc6      	ldr	r3, [pc, #792]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 030c 	and.w	r3, r3, #12
 800633a:	2b0c      	cmp	r3, #12
 800633c:	f200 817e 	bhi.w	800663c <HAL_RCC_GetSysClockFreq+0x324>
 8006340:	a201      	add	r2, pc, #4	; (adr r2, 8006348 <HAL_RCC_GetSysClockFreq+0x30>)
 8006342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006346:	bf00      	nop
 8006348:	0800637d 	.word	0x0800637d
 800634c:	0800663d 	.word	0x0800663d
 8006350:	0800663d 	.word	0x0800663d
 8006354:	0800663d 	.word	0x0800663d
 8006358:	08006383 	.word	0x08006383
 800635c:	0800663d 	.word	0x0800663d
 8006360:	0800663d 	.word	0x0800663d
 8006364:	0800663d 	.word	0x0800663d
 8006368:	08006389 	.word	0x08006389
 800636c:	0800663d 	.word	0x0800663d
 8006370:	0800663d 	.word	0x0800663d
 8006374:	0800663d 	.word	0x0800663d
 8006378:	080064e5 	.word	0x080064e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800637c:	4bb4      	ldr	r3, [pc, #720]	; (8006650 <HAL_RCC_GetSysClockFreq+0x338>)
 800637e:	613b      	str	r3, [r7, #16]
       break;
 8006380:	e15f      	b.n	8006642 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006382:	4bb4      	ldr	r3, [pc, #720]	; (8006654 <HAL_RCC_GetSysClockFreq+0x33c>)
 8006384:	613b      	str	r3, [r7, #16]
      break;
 8006386:	e15c      	b.n	8006642 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006388:	4bb0      	ldr	r3, [pc, #704]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006390:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006392:	4bae      	ldr	r3, [pc, #696]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d04a      	beq.n	8006434 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800639e:	4bab      	ldr	r3, [pc, #684]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	099b      	lsrs	r3, r3, #6
 80063a4:	f04f 0400 	mov.w	r4, #0
 80063a8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80063ac:	f04f 0200 	mov.w	r2, #0
 80063b0:	ea03 0501 	and.w	r5, r3, r1
 80063b4:	ea04 0602 	and.w	r6, r4, r2
 80063b8:	4629      	mov	r1, r5
 80063ba:	4632      	mov	r2, r6
 80063bc:	f04f 0300 	mov.w	r3, #0
 80063c0:	f04f 0400 	mov.w	r4, #0
 80063c4:	0154      	lsls	r4, r2, #5
 80063c6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80063ca:	014b      	lsls	r3, r1, #5
 80063cc:	4619      	mov	r1, r3
 80063ce:	4622      	mov	r2, r4
 80063d0:	1b49      	subs	r1, r1, r5
 80063d2:	eb62 0206 	sbc.w	r2, r2, r6
 80063d6:	f04f 0300 	mov.w	r3, #0
 80063da:	f04f 0400 	mov.w	r4, #0
 80063de:	0194      	lsls	r4, r2, #6
 80063e0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80063e4:	018b      	lsls	r3, r1, #6
 80063e6:	1a5b      	subs	r3, r3, r1
 80063e8:	eb64 0402 	sbc.w	r4, r4, r2
 80063ec:	f04f 0100 	mov.w	r1, #0
 80063f0:	f04f 0200 	mov.w	r2, #0
 80063f4:	00e2      	lsls	r2, r4, #3
 80063f6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80063fa:	00d9      	lsls	r1, r3, #3
 80063fc:	460b      	mov	r3, r1
 80063fe:	4614      	mov	r4, r2
 8006400:	195b      	adds	r3, r3, r5
 8006402:	eb44 0406 	adc.w	r4, r4, r6
 8006406:	f04f 0100 	mov.w	r1, #0
 800640a:	f04f 0200 	mov.w	r2, #0
 800640e:	0262      	lsls	r2, r4, #9
 8006410:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006414:	0259      	lsls	r1, r3, #9
 8006416:	460b      	mov	r3, r1
 8006418:	4614      	mov	r4, r2
 800641a:	4618      	mov	r0, r3
 800641c:	4621      	mov	r1, r4
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f04f 0400 	mov.w	r4, #0
 8006424:	461a      	mov	r2, r3
 8006426:	4623      	mov	r3, r4
 8006428:	f7fa fd48 	bl	8000ebc <__aeabi_uldivmod>
 800642c:	4603      	mov	r3, r0
 800642e:	460c      	mov	r4, r1
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e049      	b.n	80064c8 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006434:	4b85      	ldr	r3, [pc, #532]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	099b      	lsrs	r3, r3, #6
 800643a:	f04f 0400 	mov.w	r4, #0
 800643e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006442:	f04f 0200 	mov.w	r2, #0
 8006446:	ea03 0501 	and.w	r5, r3, r1
 800644a:	ea04 0602 	and.w	r6, r4, r2
 800644e:	4629      	mov	r1, r5
 8006450:	4632      	mov	r2, r6
 8006452:	f04f 0300 	mov.w	r3, #0
 8006456:	f04f 0400 	mov.w	r4, #0
 800645a:	0154      	lsls	r4, r2, #5
 800645c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006460:	014b      	lsls	r3, r1, #5
 8006462:	4619      	mov	r1, r3
 8006464:	4622      	mov	r2, r4
 8006466:	1b49      	subs	r1, r1, r5
 8006468:	eb62 0206 	sbc.w	r2, r2, r6
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	f04f 0400 	mov.w	r4, #0
 8006474:	0194      	lsls	r4, r2, #6
 8006476:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800647a:	018b      	lsls	r3, r1, #6
 800647c:	1a5b      	subs	r3, r3, r1
 800647e:	eb64 0402 	sbc.w	r4, r4, r2
 8006482:	f04f 0100 	mov.w	r1, #0
 8006486:	f04f 0200 	mov.w	r2, #0
 800648a:	00e2      	lsls	r2, r4, #3
 800648c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006490:	00d9      	lsls	r1, r3, #3
 8006492:	460b      	mov	r3, r1
 8006494:	4614      	mov	r4, r2
 8006496:	195b      	adds	r3, r3, r5
 8006498:	eb44 0406 	adc.w	r4, r4, r6
 800649c:	f04f 0100 	mov.w	r1, #0
 80064a0:	f04f 0200 	mov.w	r2, #0
 80064a4:	02a2      	lsls	r2, r4, #10
 80064a6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80064aa:	0299      	lsls	r1, r3, #10
 80064ac:	460b      	mov	r3, r1
 80064ae:	4614      	mov	r4, r2
 80064b0:	4618      	mov	r0, r3
 80064b2:	4621      	mov	r1, r4
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f04f 0400 	mov.w	r4, #0
 80064ba:	461a      	mov	r2, r3
 80064bc:	4623      	mov	r3, r4
 80064be:	f7fa fcfd 	bl	8000ebc <__aeabi_uldivmod>
 80064c2:	4603      	mov	r3, r0
 80064c4:	460c      	mov	r4, r1
 80064c6:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064c8:	4b60      	ldr	r3, [pc, #384]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	0c1b      	lsrs	r3, r3, #16
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	3301      	adds	r3, #1
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e0:	613b      	str	r3, [r7, #16]
      break;
 80064e2:	e0ae      	b.n	8006642 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064e4:	4b59      	ldr	r3, [pc, #356]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064ec:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064ee:	4b57      	ldr	r3, [pc, #348]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d04a      	beq.n	8006590 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064fa:	4b54      	ldr	r3, [pc, #336]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	099b      	lsrs	r3, r3, #6
 8006500:	f04f 0400 	mov.w	r4, #0
 8006504:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006508:	f04f 0200 	mov.w	r2, #0
 800650c:	ea03 0501 	and.w	r5, r3, r1
 8006510:	ea04 0602 	and.w	r6, r4, r2
 8006514:	4629      	mov	r1, r5
 8006516:	4632      	mov	r2, r6
 8006518:	f04f 0300 	mov.w	r3, #0
 800651c:	f04f 0400 	mov.w	r4, #0
 8006520:	0154      	lsls	r4, r2, #5
 8006522:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006526:	014b      	lsls	r3, r1, #5
 8006528:	4619      	mov	r1, r3
 800652a:	4622      	mov	r2, r4
 800652c:	1b49      	subs	r1, r1, r5
 800652e:	eb62 0206 	sbc.w	r2, r2, r6
 8006532:	f04f 0300 	mov.w	r3, #0
 8006536:	f04f 0400 	mov.w	r4, #0
 800653a:	0194      	lsls	r4, r2, #6
 800653c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006540:	018b      	lsls	r3, r1, #6
 8006542:	1a5b      	subs	r3, r3, r1
 8006544:	eb64 0402 	sbc.w	r4, r4, r2
 8006548:	f04f 0100 	mov.w	r1, #0
 800654c:	f04f 0200 	mov.w	r2, #0
 8006550:	00e2      	lsls	r2, r4, #3
 8006552:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006556:	00d9      	lsls	r1, r3, #3
 8006558:	460b      	mov	r3, r1
 800655a:	4614      	mov	r4, r2
 800655c:	195b      	adds	r3, r3, r5
 800655e:	eb44 0406 	adc.w	r4, r4, r6
 8006562:	f04f 0100 	mov.w	r1, #0
 8006566:	f04f 0200 	mov.w	r2, #0
 800656a:	0262      	lsls	r2, r4, #9
 800656c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006570:	0259      	lsls	r1, r3, #9
 8006572:	460b      	mov	r3, r1
 8006574:	4614      	mov	r4, r2
 8006576:	4618      	mov	r0, r3
 8006578:	4621      	mov	r1, r4
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f04f 0400 	mov.w	r4, #0
 8006580:	461a      	mov	r2, r3
 8006582:	4623      	mov	r3, r4
 8006584:	f7fa fc9a 	bl	8000ebc <__aeabi_uldivmod>
 8006588:	4603      	mov	r3, r0
 800658a:	460c      	mov	r4, r1
 800658c:	617b      	str	r3, [r7, #20]
 800658e:	e049      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006590:	4b2e      	ldr	r3, [pc, #184]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	099b      	lsrs	r3, r3, #6
 8006596:	f04f 0400 	mov.w	r4, #0
 800659a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	ea03 0501 	and.w	r5, r3, r1
 80065a6:	ea04 0602 	and.w	r6, r4, r2
 80065aa:	4629      	mov	r1, r5
 80065ac:	4632      	mov	r2, r6
 80065ae:	f04f 0300 	mov.w	r3, #0
 80065b2:	f04f 0400 	mov.w	r4, #0
 80065b6:	0154      	lsls	r4, r2, #5
 80065b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80065bc:	014b      	lsls	r3, r1, #5
 80065be:	4619      	mov	r1, r3
 80065c0:	4622      	mov	r2, r4
 80065c2:	1b49      	subs	r1, r1, r5
 80065c4:	eb62 0206 	sbc.w	r2, r2, r6
 80065c8:	f04f 0300 	mov.w	r3, #0
 80065cc:	f04f 0400 	mov.w	r4, #0
 80065d0:	0194      	lsls	r4, r2, #6
 80065d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80065d6:	018b      	lsls	r3, r1, #6
 80065d8:	1a5b      	subs	r3, r3, r1
 80065da:	eb64 0402 	sbc.w	r4, r4, r2
 80065de:	f04f 0100 	mov.w	r1, #0
 80065e2:	f04f 0200 	mov.w	r2, #0
 80065e6:	00e2      	lsls	r2, r4, #3
 80065e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80065ec:	00d9      	lsls	r1, r3, #3
 80065ee:	460b      	mov	r3, r1
 80065f0:	4614      	mov	r4, r2
 80065f2:	195b      	adds	r3, r3, r5
 80065f4:	eb44 0406 	adc.w	r4, r4, r6
 80065f8:	f04f 0100 	mov.w	r1, #0
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	02a2      	lsls	r2, r4, #10
 8006602:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006606:	0299      	lsls	r1, r3, #10
 8006608:	460b      	mov	r3, r1
 800660a:	4614      	mov	r4, r2
 800660c:	4618      	mov	r0, r3
 800660e:	4621      	mov	r1, r4
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f04f 0400 	mov.w	r4, #0
 8006616:	461a      	mov	r2, r3
 8006618:	4623      	mov	r3, r4
 800661a:	f7fa fc4f 	bl	8000ebc <__aeabi_uldivmod>
 800661e:	4603      	mov	r3, r0
 8006620:	460c      	mov	r4, r1
 8006622:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006624:	4b09      	ldr	r3, [pc, #36]	; (800664c <HAL_RCC_GetSysClockFreq+0x334>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	0f1b      	lsrs	r3, r3, #28
 800662a:	f003 0307 	and.w	r3, r3, #7
 800662e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	fbb2 f3f3 	udiv	r3, r2, r3
 8006638:	613b      	str	r3, [r7, #16]
      break;
 800663a:	e002      	b.n	8006642 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800663c:	4b04      	ldr	r3, [pc, #16]	; (8006650 <HAL_RCC_GetSysClockFreq+0x338>)
 800663e:	613b      	str	r3, [r7, #16]
      break;
 8006640:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006642:	693b      	ldr	r3, [r7, #16]
}
 8006644:	4618      	mov	r0, r3
 8006646:	371c      	adds	r7, #28
 8006648:	46bd      	mov	sp, r7
 800664a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800664c:	40023800 	.word	0x40023800
 8006650:	00f42400 	.word	0x00f42400
 8006654:	007a1200 	.word	0x007a1200

08006658 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006660:	2300      	movs	r3, #0
 8006662:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0301 	and.w	r3, r3, #1
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 8083 	beq.w	8006778 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006672:	4b95      	ldr	r3, [pc, #596]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 030c 	and.w	r3, r3, #12
 800667a:	2b04      	cmp	r3, #4
 800667c:	d019      	beq.n	80066b2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800667e:	4b92      	ldr	r3, [pc, #584]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006686:	2b08      	cmp	r3, #8
 8006688:	d106      	bne.n	8006698 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800668a:	4b8f      	ldr	r3, [pc, #572]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006692:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006696:	d00c      	beq.n	80066b2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006698:	4b8b      	ldr	r3, [pc, #556]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80066a0:	2b0c      	cmp	r3, #12
 80066a2:	d112      	bne.n	80066ca <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066a4:	4b88      	ldr	r3, [pc, #544]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066b0:	d10b      	bne.n	80066ca <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066b2:	4b85      	ldr	r3, [pc, #532]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d05b      	beq.n	8006776 <HAL_RCC_OscConfig+0x11e>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d157      	bne.n	8006776 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e216      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066d2:	d106      	bne.n	80066e2 <HAL_RCC_OscConfig+0x8a>
 80066d4:	4b7c      	ldr	r3, [pc, #496]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a7b      	ldr	r2, [pc, #492]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066de:	6013      	str	r3, [r2, #0]
 80066e0:	e01d      	b.n	800671e <HAL_RCC_OscConfig+0xc6>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066ea:	d10c      	bne.n	8006706 <HAL_RCC_OscConfig+0xae>
 80066ec:	4b76      	ldr	r3, [pc, #472]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a75      	ldr	r2, [pc, #468]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066f6:	6013      	str	r3, [r2, #0]
 80066f8:	4b73      	ldr	r3, [pc, #460]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a72      	ldr	r2, [pc, #456]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80066fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006702:	6013      	str	r3, [r2, #0]
 8006704:	e00b      	b.n	800671e <HAL_RCC_OscConfig+0xc6>
 8006706:	4b70      	ldr	r3, [pc, #448]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a6f      	ldr	r2, [pc, #444]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800670c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006710:	6013      	str	r3, [r2, #0]
 8006712:	4b6d      	ldr	r3, [pc, #436]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a6c      	ldr	r2, [pc, #432]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006718:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800671c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d013      	beq.n	800674e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006726:	f7fd fa87 	bl	8003c38 <HAL_GetTick>
 800672a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800672c:	e008      	b.n	8006740 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800672e:	f7fd fa83 	bl	8003c38 <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	2b64      	cmp	r3, #100	; 0x64
 800673a:	d901      	bls.n	8006740 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e1db      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006740:	4b61      	ldr	r3, [pc, #388]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d0f0      	beq.n	800672e <HAL_RCC_OscConfig+0xd6>
 800674c:	e014      	b.n	8006778 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800674e:	f7fd fa73 	bl	8003c38 <HAL_GetTick>
 8006752:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006754:	e008      	b.n	8006768 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006756:	f7fd fa6f 	bl	8003c38 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b64      	cmp	r3, #100	; 0x64
 8006762:	d901      	bls.n	8006768 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e1c7      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006768:	4b57      	ldr	r3, [pc, #348]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f0      	bne.n	8006756 <HAL_RCC_OscConfig+0xfe>
 8006774:	e000      	b.n	8006778 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006776:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d06f      	beq.n	8006864 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006784:	4b50      	ldr	r3, [pc, #320]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	f003 030c 	and.w	r3, r3, #12
 800678c:	2b00      	cmp	r3, #0
 800678e:	d017      	beq.n	80067c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006790:	4b4d      	ldr	r3, [pc, #308]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006798:	2b08      	cmp	r3, #8
 800679a:	d105      	bne.n	80067a8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800679c:	4b4a      	ldr	r3, [pc, #296]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00b      	beq.n	80067c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067a8:	4b47      	ldr	r3, [pc, #284]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80067b0:	2b0c      	cmp	r3, #12
 80067b2:	d11c      	bne.n	80067ee <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067b4:	4b44      	ldr	r3, [pc, #272]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d116      	bne.n	80067ee <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067c0:	4b41      	ldr	r3, [pc, #260]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0302 	and.w	r3, r3, #2
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d005      	beq.n	80067d8 <HAL_RCC_OscConfig+0x180>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d001      	beq.n	80067d8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e18f      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067d8:	4b3b      	ldr	r3, [pc, #236]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	691b      	ldr	r3, [r3, #16]
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4938      	ldr	r1, [pc, #224]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 80067e8:	4313      	orrs	r3, r2
 80067ea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067ec:	e03a      	b.n	8006864 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d020      	beq.n	8006838 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067f6:	4b35      	ldr	r3, [pc, #212]	; (80068cc <HAL_RCC_OscConfig+0x274>)
 80067f8:	2201      	movs	r2, #1
 80067fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fc:	f7fd fa1c 	bl	8003c38 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006804:	f7fd fa18 	bl	8003c38 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b02      	cmp	r3, #2
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e170      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006816:	4b2c      	ldr	r3, [pc, #176]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d0f0      	beq.n	8006804 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006822:	4b29      	ldr	r3, [pc, #164]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	00db      	lsls	r3, r3, #3
 8006830:	4925      	ldr	r1, [pc, #148]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 8006832:	4313      	orrs	r3, r2
 8006834:	600b      	str	r3, [r1, #0]
 8006836:	e015      	b.n	8006864 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006838:	4b24      	ldr	r3, [pc, #144]	; (80068cc <HAL_RCC_OscConfig+0x274>)
 800683a:	2200      	movs	r2, #0
 800683c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800683e:	f7fd f9fb 	bl	8003c38 <HAL_GetTick>
 8006842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006844:	e008      	b.n	8006858 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006846:	f7fd f9f7 	bl	8003c38 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e14f      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006858:	4b1b      	ldr	r3, [pc, #108]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0302 	and.w	r3, r3, #2
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1f0      	bne.n	8006846 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b00      	cmp	r3, #0
 800686e:	d037      	beq.n	80068e0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d016      	beq.n	80068a6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006878:	4b15      	ldr	r3, [pc, #84]	; (80068d0 <HAL_RCC_OscConfig+0x278>)
 800687a:	2201      	movs	r2, #1
 800687c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800687e:	f7fd f9db 	bl	8003c38 <HAL_GetTick>
 8006882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006884:	e008      	b.n	8006898 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006886:	f7fd f9d7 	bl	8003c38 <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e12f      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006898:	4b0b      	ldr	r3, [pc, #44]	; (80068c8 <HAL_RCC_OscConfig+0x270>)
 800689a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0f0      	beq.n	8006886 <HAL_RCC_OscConfig+0x22e>
 80068a4:	e01c      	b.n	80068e0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068a6:	4b0a      	ldr	r3, [pc, #40]	; (80068d0 <HAL_RCC_OscConfig+0x278>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ac:	f7fd f9c4 	bl	8003c38 <HAL_GetTick>
 80068b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068b2:	e00f      	b.n	80068d4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068b4:	f7fd f9c0 	bl	8003c38 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d908      	bls.n	80068d4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e118      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
 80068c6:	bf00      	nop
 80068c8:	40023800 	.word	0x40023800
 80068cc:	42470000 	.word	0x42470000
 80068d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068d4:	4b8a      	ldr	r3, [pc, #552]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 80068d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e9      	bne.n	80068b4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0304 	and.w	r3, r3, #4
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 8097 	beq.w	8006a1c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068ee:	2300      	movs	r3, #0
 80068f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068f2:	4b83      	ldr	r3, [pc, #524]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 80068f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10f      	bne.n	800691e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068fe:	2300      	movs	r3, #0
 8006900:	60fb      	str	r3, [r7, #12]
 8006902:	4b7f      	ldr	r3, [pc, #508]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	4a7e      	ldr	r2, [pc, #504]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800690c:	6413      	str	r3, [r2, #64]	; 0x40
 800690e:	4b7c      	ldr	r3, [pc, #496]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006916:	60fb      	str	r3, [r7, #12]
 8006918:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800691a:	2301      	movs	r3, #1
 800691c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800691e:	4b79      	ldr	r3, [pc, #484]	; (8006b04 <HAL_RCC_OscConfig+0x4ac>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006926:	2b00      	cmp	r3, #0
 8006928:	d118      	bne.n	800695c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800692a:	4b76      	ldr	r3, [pc, #472]	; (8006b04 <HAL_RCC_OscConfig+0x4ac>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a75      	ldr	r2, [pc, #468]	; (8006b04 <HAL_RCC_OscConfig+0x4ac>)
 8006930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006936:	f7fd f97f 	bl	8003c38 <HAL_GetTick>
 800693a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800693c:	e008      	b.n	8006950 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800693e:	f7fd f97b 	bl	8003c38 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	2b02      	cmp	r3, #2
 800694a:	d901      	bls.n	8006950 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e0d3      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006950:	4b6c      	ldr	r3, [pc, #432]	; (8006b04 <HAL_RCC_OscConfig+0x4ac>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006958:	2b00      	cmp	r3, #0
 800695a:	d0f0      	beq.n	800693e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d106      	bne.n	8006972 <HAL_RCC_OscConfig+0x31a>
 8006964:	4b66      	ldr	r3, [pc, #408]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006968:	4a65      	ldr	r2, [pc, #404]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 800696a:	f043 0301 	orr.w	r3, r3, #1
 800696e:	6713      	str	r3, [r2, #112]	; 0x70
 8006970:	e01c      	b.n	80069ac <HAL_RCC_OscConfig+0x354>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	2b05      	cmp	r3, #5
 8006978:	d10c      	bne.n	8006994 <HAL_RCC_OscConfig+0x33c>
 800697a:	4b61      	ldr	r3, [pc, #388]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 800697c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800697e:	4a60      	ldr	r2, [pc, #384]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006980:	f043 0304 	orr.w	r3, r3, #4
 8006984:	6713      	str	r3, [r2, #112]	; 0x70
 8006986:	4b5e      	ldr	r3, [pc, #376]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800698a:	4a5d      	ldr	r2, [pc, #372]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 800698c:	f043 0301 	orr.w	r3, r3, #1
 8006990:	6713      	str	r3, [r2, #112]	; 0x70
 8006992:	e00b      	b.n	80069ac <HAL_RCC_OscConfig+0x354>
 8006994:	4b5a      	ldr	r3, [pc, #360]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006998:	4a59      	ldr	r2, [pc, #356]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 800699a:	f023 0301 	bic.w	r3, r3, #1
 800699e:	6713      	str	r3, [r2, #112]	; 0x70
 80069a0:	4b57      	ldr	r3, [pc, #348]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 80069a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069a4:	4a56      	ldr	r2, [pc, #344]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 80069a6:	f023 0304 	bic.w	r3, r3, #4
 80069aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d015      	beq.n	80069e0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b4:	f7fd f940 	bl	8003c38 <HAL_GetTick>
 80069b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ba:	e00a      	b.n	80069d2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069bc:	f7fd f93c 	bl	8003c38 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e092      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069d2:	4b4b      	ldr	r3, [pc, #300]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 80069d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0ee      	beq.n	80069bc <HAL_RCC_OscConfig+0x364>
 80069de:	e014      	b.n	8006a0a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069e0:	f7fd f92a 	bl	8003c38 <HAL_GetTick>
 80069e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069e6:	e00a      	b.n	80069fe <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069e8:	f7fd f926 	bl	8003c38 <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d901      	bls.n	80069fe <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e07c      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069fe:	4b40      	ldr	r3, [pc, #256]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1ee      	bne.n	80069e8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a0a:	7dfb      	ldrb	r3, [r7, #23]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d105      	bne.n	8006a1c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a10:	4b3b      	ldr	r3, [pc, #236]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a14:	4a3a      	ldr	r2, [pc, #232]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006a16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a1a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d068      	beq.n	8006af6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a24:	4b36      	ldr	r3, [pc, #216]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f003 030c 	and.w	r3, r3, #12
 8006a2c:	2b08      	cmp	r3, #8
 8006a2e:	d060      	beq.n	8006af2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d145      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a38:	4b33      	ldr	r3, [pc, #204]	; (8006b08 <HAL_RCC_OscConfig+0x4b0>)
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a3e:	f7fd f8fb 	bl	8003c38 <HAL_GetTick>
 8006a42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a44:	e008      	b.n	8006a58 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a46:	f7fd f8f7 	bl	8003c38 <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	2b02      	cmp	r3, #2
 8006a52:	d901      	bls.n	8006a58 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e04f      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a58:	4b29      	ldr	r3, [pc, #164]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1f0      	bne.n	8006a46 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	69da      	ldr	r2, [r3, #28]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	431a      	orrs	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a72:	019b      	lsls	r3, r3, #6
 8006a74:	431a      	orrs	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7a:	085b      	lsrs	r3, r3, #1
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	041b      	lsls	r3, r3, #16
 8006a80:	431a      	orrs	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a86:	061b      	lsls	r3, r3, #24
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8e:	071b      	lsls	r3, r3, #28
 8006a90:	491b      	ldr	r1, [pc, #108]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006a92:	4313      	orrs	r3, r2
 8006a94:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a96:	4b1c      	ldr	r3, [pc, #112]	; (8006b08 <HAL_RCC_OscConfig+0x4b0>)
 8006a98:	2201      	movs	r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a9c:	f7fd f8cc 	bl	8003c38 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006aa2:	e008      	b.n	8006ab6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aa4:	f7fd f8c8 	bl	8003c38 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e020      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ab6:	4b12      	ldr	r3, [pc, #72]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d0f0      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x44c>
 8006ac2:	e018      	b.n	8006af6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ac4:	4b10      	ldr	r3, [pc, #64]	; (8006b08 <HAL_RCC_OscConfig+0x4b0>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aca:	f7fd f8b5 	bl	8003c38 <HAL_GetTick>
 8006ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ad2:	f7fd f8b1 	bl	8003c38 <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e009      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ae4:	4b06      	ldr	r3, [pc, #24]	; (8006b00 <HAL_RCC_OscConfig+0x4a8>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1f0      	bne.n	8006ad2 <HAL_RCC_OscConfig+0x47a>
 8006af0:	e001      	b.n	8006af6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e000      	b.n	8006af8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40023800 	.word	0x40023800
 8006b04:	40007000 	.word	0x40007000
 8006b08:	42470060 	.word	0x42470060

08006b0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e056      	b.n	8006bcc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d106      	bne.n	8006b3e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f7fb ff65 	bl	8002a08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2202      	movs	r2, #2
 8006b42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b54:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	431a      	orrs	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	431a      	orrs	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	431a      	orrs	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	69db      	ldr	r3, [r3, #28]
 8006b80:	431a      	orrs	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	ea42 0103 	orr.w	r1, r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	0c1b      	lsrs	r3, r3, #16
 8006b9c:	f003 0104 	and.w	r1, r3, #4
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	430a      	orrs	r2, r1
 8006baa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	69da      	ldr	r2, [r3, #28]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3708      	adds	r7, #8
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e01d      	b.n	8006c22 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fc f804 	bl	8002c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3304      	adds	r3, #4
 8006c10:	4619      	mov	r1, r3
 8006c12:	4610      	mov	r0, r2
 8006c14:	f000 fc0e 	bl	8007434 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3708      	adds	r7, #8
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c2a:	b480      	push	{r7}
 8006c2c:	b085      	sub	sp, #20
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68da      	ldr	r2, [r3, #12]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f042 0201 	orr.w	r2, r2, #1
 8006c40:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 0307 	and.w	r3, r3, #7
 8006c4c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2b06      	cmp	r3, #6
 8006c52:	d007      	beq.n	8006c64 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f042 0201 	orr.w	r2, r2, #1
 8006c62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c72:	b580      	push	{r7, lr}
 8006c74:	b082      	sub	sp, #8
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d101      	bne.n	8006c84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e01d      	b.n	8006cc0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d106      	bne.n	8006c9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f7fb ff93 	bl	8002bc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2202      	movs	r2, #2
 8006ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	3304      	adds	r3, #4
 8006cae:	4619      	mov	r1, r3
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	f000 fbbf 	bl	8007434 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3708      	adds	r7, #8
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	6839      	ldr	r1, [r7, #0]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f000 fe94 	bl	8007a08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a15      	ldr	r2, [pc, #84]	; (8006d3c <HAL_TIM_PWM_Start+0x74>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d004      	beq.n	8006cf4 <HAL_TIM_PWM_Start+0x2c>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a14      	ldr	r2, [pc, #80]	; (8006d40 <HAL_TIM_PWM_Start+0x78>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d101      	bne.n	8006cf8 <HAL_TIM_PWM_Start+0x30>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e000      	b.n	8006cfa <HAL_TIM_PWM_Start+0x32>
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d007      	beq.n	8006d0e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f003 0307 	and.w	r3, r3, #7
 8006d18:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2b06      	cmp	r3, #6
 8006d1e:	d007      	beq.n	8006d30 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f042 0201 	orr.w	r2, r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	40010000 	.word	0x40010000
 8006d40:	40010400 	.word	0x40010400

08006d44 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e083      	b.n	8006e60 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d106      	bne.n	8006d72 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f7fb ff71 	bl	8002c54 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2202      	movs	r2, #2
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6812      	ldr	r2, [r2, #0]
 8006d84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d88:	f023 0307 	bic.w	r3, r3, #7
 8006d8c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	3304      	adds	r3, #4
 8006d96:	4619      	mov	r1, r3
 8006d98:	4610      	mov	r0, r2
 8006d9a:	f000 fb4b 	bl	8007434 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	6a1b      	ldr	r3, [r3, #32]
 8006db4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc6:	f023 0303 	bic.w	r3, r3, #3
 8006dca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	021b      	lsls	r3, r3, #8
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006de4:	f023 030c 	bic.w	r3, r3, #12
 8006de8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006df0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006df4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68da      	ldr	r2, [r3, #12]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	021b      	lsls	r3, r3, #8
 8006e00:	4313      	orrs	r3, r2
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	011a      	lsls	r2, r3, #4
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	6a1b      	ldr	r3, [r3, #32]
 8006e12:	031b      	lsls	r3, r3, #12
 8006e14:	4313      	orrs	r3, r2
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006e22:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006e2a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	695b      	ldr	r3, [r3, #20]
 8006e34:	011b      	lsls	r3, r3, #4
 8006e36:	4313      	orrs	r3, r2
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3718      	adds	r7, #24
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <HAL_TIM_Encoder_Start+0x16>
 8006e78:	2b04      	cmp	r3, #4
 8006e7a:	d008      	beq.n	8006e8e <HAL_TIM_Encoder_Start+0x26>
 8006e7c:	e00f      	b.n	8006e9e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2201      	movs	r2, #1
 8006e84:	2100      	movs	r1, #0
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 fdbe 	bl	8007a08 <TIM_CCxChannelCmd>
      break;
 8006e8c:	e016      	b.n	8006ebc <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2201      	movs	r2, #1
 8006e94:	2104      	movs	r1, #4
 8006e96:	4618      	mov	r0, r3
 8006e98:	f000 fdb6 	bl	8007a08 <TIM_CCxChannelCmd>
      break;
 8006e9c:	e00e      	b.n	8006ebc <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f000 fdae 	bl	8007a08 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	2104      	movs	r1, #4
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f000 fda7 	bl	8007a08 <TIM_CCxChannelCmd>
      break;
 8006eba:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f042 0201 	orr.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3708      	adds	r7, #8
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}

08006ed6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ed6:	b580      	push	{r7, lr}
 8006ed8:	b082      	sub	sp, #8
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	f003 0302 	and.w	r3, r3, #2
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d122      	bne.n	8006f32 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	f003 0302 	and.w	r3, r3, #2
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d11b      	bne.n	8006f32 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f06f 0202 	mvn.w	r2, #2
 8006f02:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	f003 0303 	and.w	r3, r3, #3
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d003      	beq.n	8006f20 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 fa6c 	bl	80073f6 <HAL_TIM_IC_CaptureCallback>
 8006f1e:	e005      	b.n	8006f2c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fa5e 	bl	80073e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 fa6f 	bl	800740a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	f003 0304 	and.w	r3, r3, #4
 8006f3c:	2b04      	cmp	r3, #4
 8006f3e:	d122      	bne.n	8006f86 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	f003 0304 	and.w	r3, r3, #4
 8006f4a:	2b04      	cmp	r3, #4
 8006f4c:	d11b      	bne.n	8006f86 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f06f 0204 	mvn.w	r2, #4
 8006f56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	699b      	ldr	r3, [r3, #24]
 8006f64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d003      	beq.n	8006f74 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f000 fa42 	bl	80073f6 <HAL_TIM_IC_CaptureCallback>
 8006f72:	e005      	b.n	8006f80 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 fa34 	bl	80073e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fa45 	bl	800740a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	f003 0308 	and.w	r3, r3, #8
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d122      	bne.n	8006fda <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	f003 0308 	and.w	r3, r3, #8
 8006f9e:	2b08      	cmp	r3, #8
 8006fa0:	d11b      	bne.n	8006fda <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f06f 0208 	mvn.w	r2, #8
 8006faa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2204      	movs	r2, #4
 8006fb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	69db      	ldr	r3, [r3, #28]
 8006fb8:	f003 0303 	and.w	r3, r3, #3
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d003      	beq.n	8006fc8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fa18 	bl	80073f6 <HAL_TIM_IC_CaptureCallback>
 8006fc6:	e005      	b.n	8006fd4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fa0a 	bl	80073e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fa1b 	bl	800740a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	f003 0310 	and.w	r3, r3, #16
 8006fe4:	2b10      	cmp	r3, #16
 8006fe6:	d122      	bne.n	800702e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	f003 0310 	and.w	r3, r3, #16
 8006ff2:	2b10      	cmp	r3, #16
 8006ff4:	d11b      	bne.n	800702e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f06f 0210 	mvn.w	r2, #16
 8006ffe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2208      	movs	r2, #8
 8007004:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69db      	ldr	r3, [r3, #28]
 800700c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007010:	2b00      	cmp	r3, #0
 8007012:	d003      	beq.n	800701c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f9ee 	bl	80073f6 <HAL_TIM_IC_CaptureCallback>
 800701a:	e005      	b.n	8007028 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f9e0 	bl	80073e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 f9f1 	bl	800740a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b01      	cmp	r3, #1
 800703a:	d10e      	bne.n	800705a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	2b01      	cmp	r3, #1
 8007048:	d107      	bne.n	800705a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f06f 0201 	mvn.w	r2, #1
 8007052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f7fc fd4b 	bl	8003af0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007064:	2b80      	cmp	r3, #128	; 0x80
 8007066:	d10e      	bne.n	8007086 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007072:	2b80      	cmp	r3, #128	; 0x80
 8007074:	d107      	bne.n	8007086 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800707e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 fdbf 	bl	8007c04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	691b      	ldr	r3, [r3, #16]
 800708c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007090:	2b40      	cmp	r3, #64	; 0x40
 8007092:	d10e      	bne.n	80070b2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800709e:	2b40      	cmp	r3, #64	; 0x40
 80070a0:	d107      	bne.n	80070b2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 f9b6 	bl	800741e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	f003 0320 	and.w	r3, r3, #32
 80070bc:	2b20      	cmp	r3, #32
 80070be:	d10e      	bne.n	80070de <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	f003 0320 	and.w	r3, r3, #32
 80070ca:	2b20      	cmp	r3, #32
 80070cc:	d107      	bne.n	80070de <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f06f 0220 	mvn.w	r2, #32
 80070d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fd89 	bl	8007bf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070de:	bf00      	nop
 80070e0:	3708      	adds	r7, #8
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
	...

080070e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d101      	bne.n	8007102 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80070fe:	2302      	movs	r3, #2
 8007100:	e0b4      	b.n	800726c <HAL_TIM_PWM_ConfigChannel+0x184>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2202      	movs	r2, #2
 800710e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b0c      	cmp	r3, #12
 8007116:	f200 809f 	bhi.w	8007258 <HAL_TIM_PWM_ConfigChannel+0x170>
 800711a:	a201      	add	r2, pc, #4	; (adr r2, 8007120 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800711c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007120:	08007155 	.word	0x08007155
 8007124:	08007259 	.word	0x08007259
 8007128:	08007259 	.word	0x08007259
 800712c:	08007259 	.word	0x08007259
 8007130:	08007195 	.word	0x08007195
 8007134:	08007259 	.word	0x08007259
 8007138:	08007259 	.word	0x08007259
 800713c:	08007259 	.word	0x08007259
 8007140:	080071d7 	.word	0x080071d7
 8007144:	08007259 	.word	0x08007259
 8007148:	08007259 	.word	0x08007259
 800714c:	08007259 	.word	0x08007259
 8007150:	08007217 	.word	0x08007217
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68b9      	ldr	r1, [r7, #8]
 800715a:	4618      	mov	r0, r3
 800715c:	f000 fa0a 	bl	8007574 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	699a      	ldr	r2, [r3, #24]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f042 0208 	orr.w	r2, r2, #8
 800716e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	699a      	ldr	r2, [r3, #24]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f022 0204 	bic.w	r2, r2, #4
 800717e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6999      	ldr	r1, [r3, #24]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	691a      	ldr	r2, [r3, #16]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	430a      	orrs	r2, r1
 8007190:	619a      	str	r2, [r3, #24]
      break;
 8007192:	e062      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68b9      	ldr	r1, [r7, #8]
 800719a:	4618      	mov	r0, r3
 800719c:	f000 fa5a 	bl	8007654 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	699a      	ldr	r2, [r3, #24]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	699a      	ldr	r2, [r3, #24]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	6999      	ldr	r1, [r3, #24]
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	021a      	lsls	r2, r3, #8
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	619a      	str	r2, [r3, #24]
      break;
 80071d4:	e041      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68b9      	ldr	r1, [r7, #8]
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 faaf 	bl	8007740 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69da      	ldr	r2, [r3, #28]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f042 0208 	orr.w	r2, r2, #8
 80071f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	69da      	ldr	r2, [r3, #28]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f022 0204 	bic.w	r2, r2, #4
 8007200:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	69d9      	ldr	r1, [r3, #28]
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	691a      	ldr	r2, [r3, #16]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	430a      	orrs	r2, r1
 8007212:	61da      	str	r2, [r3, #28]
      break;
 8007214:	e021      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68b9      	ldr	r1, [r7, #8]
 800721c:	4618      	mov	r0, r3
 800721e:	f000 fb03 	bl	8007828 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	69da      	ldr	r2, [r3, #28]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007230:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	69da      	ldr	r2, [r3, #28]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007240:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69d9      	ldr	r1, [r3, #28]
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	021a      	lsls	r2, r3, #8
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	61da      	str	r2, [r3, #28]
      break;
 8007256:	e000      	b.n	800725a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007258:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2201      	movs	r2, #1
 800725e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3710      	adds	r7, #16
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}

08007274 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007284:	2b01      	cmp	r3, #1
 8007286:	d101      	bne.n	800728c <HAL_TIM_ConfigClockSource+0x18>
 8007288:	2302      	movs	r3, #2
 800728a:	e0a6      	b.n	80073da <HAL_TIM_ConfigClockSource+0x166>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072b2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b40      	cmp	r3, #64	; 0x40
 80072c2:	d067      	beq.n	8007394 <HAL_TIM_ConfigClockSource+0x120>
 80072c4:	2b40      	cmp	r3, #64	; 0x40
 80072c6:	d80b      	bhi.n	80072e0 <HAL_TIM_ConfigClockSource+0x6c>
 80072c8:	2b10      	cmp	r3, #16
 80072ca:	d073      	beq.n	80073b4 <HAL_TIM_ConfigClockSource+0x140>
 80072cc:	2b10      	cmp	r3, #16
 80072ce:	d802      	bhi.n	80072d6 <HAL_TIM_ConfigClockSource+0x62>
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d06f      	beq.n	80073b4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80072d4:	e078      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80072d6:	2b20      	cmp	r3, #32
 80072d8:	d06c      	beq.n	80073b4 <HAL_TIM_ConfigClockSource+0x140>
 80072da:	2b30      	cmp	r3, #48	; 0x30
 80072dc:	d06a      	beq.n	80073b4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80072de:	e073      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80072e0:	2b70      	cmp	r3, #112	; 0x70
 80072e2:	d00d      	beq.n	8007300 <HAL_TIM_ConfigClockSource+0x8c>
 80072e4:	2b70      	cmp	r3, #112	; 0x70
 80072e6:	d804      	bhi.n	80072f2 <HAL_TIM_ConfigClockSource+0x7e>
 80072e8:	2b50      	cmp	r3, #80	; 0x50
 80072ea:	d033      	beq.n	8007354 <HAL_TIM_ConfigClockSource+0xe0>
 80072ec:	2b60      	cmp	r3, #96	; 0x60
 80072ee:	d041      	beq.n	8007374 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80072f0:	e06a      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80072f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072f6:	d066      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x152>
 80072f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072fc:	d017      	beq.n	800732e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80072fe:	e063      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6818      	ldr	r0, [r3, #0]
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	6899      	ldr	r1, [r3, #8]
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	f000 fb5a 	bl	80079c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007322:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	609a      	str	r2, [r3, #8]
      break;
 800732c:	e04c      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6818      	ldr	r0, [r3, #0]
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	6899      	ldr	r1, [r3, #8]
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	f000 fb43 	bl	80079c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	689a      	ldr	r2, [r3, #8]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007350:	609a      	str	r2, [r3, #8]
      break;
 8007352:	e039      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6818      	ldr	r0, [r3, #0]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	6859      	ldr	r1, [r3, #4]
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	461a      	mov	r2, r3
 8007362:	f000 fab7 	bl	80078d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2150      	movs	r1, #80	; 0x50
 800736c:	4618      	mov	r0, r3
 800736e:	f000 fb10 	bl	8007992 <TIM_ITRx_SetConfig>
      break;
 8007372:	e029      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6818      	ldr	r0, [r3, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	6859      	ldr	r1, [r3, #4]
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	461a      	mov	r2, r3
 8007382:	f000 fad6 	bl	8007932 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2160      	movs	r1, #96	; 0x60
 800738c:	4618      	mov	r0, r3
 800738e:	f000 fb00 	bl	8007992 <TIM_ITRx_SetConfig>
      break;
 8007392:	e019      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	6859      	ldr	r1, [r3, #4]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	461a      	mov	r2, r3
 80073a2:	f000 fa97 	bl	80078d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2140      	movs	r1, #64	; 0x40
 80073ac:	4618      	mov	r0, r3
 80073ae:	f000 faf0 	bl	8007992 <TIM_ITRx_SetConfig>
      break;
 80073b2:	e009      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4619      	mov	r1, r3
 80073be:	4610      	mov	r0, r2
 80073c0:	f000 fae7 	bl	8007992 <TIM_ITRx_SetConfig>
      break;
 80073c4:	e000      	b.n	80073c8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80073c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b083      	sub	sp, #12
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b083      	sub	sp, #12
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073fe:	bf00      	nop
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800740a:	b480      	push	{r7}
 800740c:	b083      	sub	sp, #12
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007412:	bf00      	nop
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
	...

08007434 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007434:	b480      	push	{r7}
 8007436:	b085      	sub	sp, #20
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a40      	ldr	r2, [pc, #256]	; (8007548 <TIM_Base_SetConfig+0x114>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d013      	beq.n	8007474 <TIM_Base_SetConfig+0x40>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007452:	d00f      	beq.n	8007474 <TIM_Base_SetConfig+0x40>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a3d      	ldr	r2, [pc, #244]	; (800754c <TIM_Base_SetConfig+0x118>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d00b      	beq.n	8007474 <TIM_Base_SetConfig+0x40>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a3c      	ldr	r2, [pc, #240]	; (8007550 <TIM_Base_SetConfig+0x11c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d007      	beq.n	8007474 <TIM_Base_SetConfig+0x40>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a3b      	ldr	r2, [pc, #236]	; (8007554 <TIM_Base_SetConfig+0x120>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d003      	beq.n	8007474 <TIM_Base_SetConfig+0x40>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a3a      	ldr	r2, [pc, #232]	; (8007558 <TIM_Base_SetConfig+0x124>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d108      	bne.n	8007486 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800747a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	4313      	orrs	r3, r2
 8007484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a2f      	ldr	r2, [pc, #188]	; (8007548 <TIM_Base_SetConfig+0x114>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d02b      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007494:	d027      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a2c      	ldr	r2, [pc, #176]	; (800754c <TIM_Base_SetConfig+0x118>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d023      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a2b      	ldr	r2, [pc, #172]	; (8007550 <TIM_Base_SetConfig+0x11c>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d01f      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a2a      	ldr	r2, [pc, #168]	; (8007554 <TIM_Base_SetConfig+0x120>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d01b      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a29      	ldr	r2, [pc, #164]	; (8007558 <TIM_Base_SetConfig+0x124>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d017      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a28      	ldr	r2, [pc, #160]	; (800755c <TIM_Base_SetConfig+0x128>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d013      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a27      	ldr	r2, [pc, #156]	; (8007560 <TIM_Base_SetConfig+0x12c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d00f      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a26      	ldr	r2, [pc, #152]	; (8007564 <TIM_Base_SetConfig+0x130>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d00b      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a25      	ldr	r2, [pc, #148]	; (8007568 <TIM_Base_SetConfig+0x134>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d007      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a24      	ldr	r2, [pc, #144]	; (800756c <TIM_Base_SetConfig+0x138>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d003      	beq.n	80074e6 <TIM_Base_SetConfig+0xb2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a23      	ldr	r2, [pc, #140]	; (8007570 <TIM_Base_SetConfig+0x13c>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d108      	bne.n	80074f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	695b      	ldr	r3, [r3, #20]
 8007502:	4313      	orrs	r3, r2
 8007504:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	689a      	ldr	r2, [r3, #8]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a0a      	ldr	r2, [pc, #40]	; (8007548 <TIM_Base_SetConfig+0x114>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d003      	beq.n	800752c <TIM_Base_SetConfig+0xf8>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a0c      	ldr	r2, [pc, #48]	; (8007558 <TIM_Base_SetConfig+0x124>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d103      	bne.n	8007534 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	691a      	ldr	r2, [r3, #16]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	615a      	str	r2, [r3, #20]
}
 800753a:	bf00      	nop
 800753c:	3714      	adds	r7, #20
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	40010000 	.word	0x40010000
 800754c:	40000400 	.word	0x40000400
 8007550:	40000800 	.word	0x40000800
 8007554:	40000c00 	.word	0x40000c00
 8007558:	40010400 	.word	0x40010400
 800755c:	40014000 	.word	0x40014000
 8007560:	40014400 	.word	0x40014400
 8007564:	40014800 	.word	0x40014800
 8007568:	40001800 	.word	0x40001800
 800756c:	40001c00 	.word	0x40001c00
 8007570:	40002000 	.word	0x40002000

08007574 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007574:	b480      	push	{r7}
 8007576:	b087      	sub	sp, #28
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a1b      	ldr	r3, [r3, #32]
 8007582:	f023 0201 	bic.w	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f023 0303 	bic.w	r3, r3, #3
 80075aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	f023 0302 	bic.w	r3, r3, #2
 80075bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a20      	ldr	r2, [pc, #128]	; (800764c <TIM_OC1_SetConfig+0xd8>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d003      	beq.n	80075d8 <TIM_OC1_SetConfig+0x64>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a1f      	ldr	r2, [pc, #124]	; (8007650 <TIM_OC1_SetConfig+0xdc>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d10c      	bne.n	80075f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f023 0308 	bic.w	r3, r3, #8
 80075de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f023 0304 	bic.w	r3, r3, #4
 80075f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a15      	ldr	r2, [pc, #84]	; (800764c <TIM_OC1_SetConfig+0xd8>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d003      	beq.n	8007602 <TIM_OC1_SetConfig+0x8e>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a14      	ldr	r2, [pc, #80]	; (8007650 <TIM_OC1_SetConfig+0xdc>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d111      	bne.n	8007626 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007608:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007610:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	693a      	ldr	r2, [r7, #16]
 8007618:	4313      	orrs	r3, r2
 800761a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4313      	orrs	r3, r2
 8007624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	693a      	ldr	r2, [r7, #16]
 800762a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	697a      	ldr	r2, [r7, #20]
 800763e:	621a      	str	r2, [r3, #32]
}
 8007640:	bf00      	nop
 8007642:	371c      	adds	r7, #28
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	40010000 	.word	0x40010000
 8007650:	40010400 	.word	0x40010400

08007654 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007654:	b480      	push	{r7}
 8007656:	b087      	sub	sp, #28
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	f023 0210 	bic.w	r2, r3, #16
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	699b      	ldr	r3, [r3, #24]
 800767a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800768a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	021b      	lsls	r3, r3, #8
 8007692:	68fa      	ldr	r2, [r7, #12]
 8007694:	4313      	orrs	r3, r2
 8007696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f023 0320 	bic.w	r3, r3, #32
 800769e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	011b      	lsls	r3, r3, #4
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a22      	ldr	r2, [pc, #136]	; (8007738 <TIM_OC2_SetConfig+0xe4>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d003      	beq.n	80076bc <TIM_OC2_SetConfig+0x68>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a21      	ldr	r2, [pc, #132]	; (800773c <TIM_OC2_SetConfig+0xe8>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d10d      	bne.n	80076d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	011b      	lsls	r3, r3, #4
 80076ca:	697a      	ldr	r2, [r7, #20]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a17      	ldr	r2, [pc, #92]	; (8007738 <TIM_OC2_SetConfig+0xe4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d003      	beq.n	80076e8 <TIM_OC2_SetConfig+0x94>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a16      	ldr	r2, [pc, #88]	; (800773c <TIM_OC2_SetConfig+0xe8>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d113      	bne.n	8007710 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	695b      	ldr	r3, [r3, #20]
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	693a      	ldr	r2, [r7, #16]
 8007700:	4313      	orrs	r3, r2
 8007702:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	693a      	ldr	r2, [r7, #16]
 800770c:	4313      	orrs	r3, r2
 800770e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	685a      	ldr	r2, [r3, #4]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	697a      	ldr	r2, [r7, #20]
 8007728:	621a      	str	r2, [r3, #32]
}
 800772a:	bf00      	nop
 800772c:	371c      	adds	r7, #28
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	40010000 	.word	0x40010000
 800773c:	40010400 	.word	0x40010400

08007740 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007740:	b480      	push	{r7}
 8007742:	b087      	sub	sp, #28
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6a1b      	ldr	r3, [r3, #32]
 800775a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800776e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f023 0303 	bic.w	r3, r3, #3
 8007776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	4313      	orrs	r3, r2
 8007780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	021b      	lsls	r3, r3, #8
 8007790:	697a      	ldr	r2, [r7, #20]
 8007792:	4313      	orrs	r3, r2
 8007794:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a21      	ldr	r2, [pc, #132]	; (8007820 <TIM_OC3_SetConfig+0xe0>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d003      	beq.n	80077a6 <TIM_OC3_SetConfig+0x66>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a20      	ldr	r2, [pc, #128]	; (8007824 <TIM_OC3_SetConfig+0xe4>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d10d      	bne.n	80077c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	021b      	lsls	r3, r3, #8
 80077b4:	697a      	ldr	r2, [r7, #20]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a16      	ldr	r2, [pc, #88]	; (8007820 <TIM_OC3_SetConfig+0xe0>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d003      	beq.n	80077d2 <TIM_OC3_SetConfig+0x92>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a15      	ldr	r2, [pc, #84]	; (8007824 <TIM_OC3_SetConfig+0xe4>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d113      	bne.n	80077fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	011b      	lsls	r3, r3, #4
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	011b      	lsls	r3, r3, #4
 80077f4:	693a      	ldr	r2, [r7, #16]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	693a      	ldr	r2, [r7, #16]
 80077fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	685a      	ldr	r2, [r3, #4]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	697a      	ldr	r2, [r7, #20]
 8007812:	621a      	str	r2, [r3, #32]
}
 8007814:	bf00      	nop
 8007816:	371c      	adds	r7, #28
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr
 8007820:	40010000 	.word	0x40010000
 8007824:	40010400 	.word	0x40010400

08007828 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a1b      	ldr	r3, [r3, #32]
 8007842:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800785e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	021b      	lsls	r3, r3, #8
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	4313      	orrs	r3, r2
 800786a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007872:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	031b      	lsls	r3, r3, #12
 800787a:	693a      	ldr	r2, [r7, #16]
 800787c:	4313      	orrs	r3, r2
 800787e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a12      	ldr	r2, [pc, #72]	; (80078cc <TIM_OC4_SetConfig+0xa4>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d003      	beq.n	8007890 <TIM_OC4_SetConfig+0x68>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a11      	ldr	r2, [pc, #68]	; (80078d0 <TIM_OC4_SetConfig+0xa8>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d109      	bne.n	80078a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007896:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	695b      	ldr	r3, [r3, #20]
 800789c:	019b      	lsls	r3, r3, #6
 800789e:	697a      	ldr	r2, [r7, #20]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68fa      	ldr	r2, [r7, #12]
 80078ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	685a      	ldr	r2, [r3, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	621a      	str	r2, [r3, #32]
}
 80078be:	bf00      	nop
 80078c0:	371c      	adds	r7, #28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	40010000 	.word	0x40010000
 80078d0:	40010400 	.word	0x40010400

080078d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b087      	sub	sp, #28
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6a1b      	ldr	r3, [r3, #32]
 80078e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6a1b      	ldr	r3, [r3, #32]
 80078ea:	f023 0201 	bic.w	r2, r3, #1
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	011b      	lsls	r3, r3, #4
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	4313      	orrs	r3, r2
 8007908:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f023 030a 	bic.w	r3, r3, #10
 8007910:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	621a      	str	r2, [r3, #32]
}
 8007926:	bf00      	nop
 8007928:	371c      	adds	r7, #28
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007932:	b480      	push	{r7}
 8007934:	b087      	sub	sp, #28
 8007936:	af00      	add	r7, sp, #0
 8007938:	60f8      	str	r0, [r7, #12]
 800793a:	60b9      	str	r1, [r7, #8]
 800793c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	f023 0210 	bic.w	r2, r3, #16
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6a1b      	ldr	r3, [r3, #32]
 8007954:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800795c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	031b      	lsls	r3, r3, #12
 8007962:	697a      	ldr	r2, [r7, #20]
 8007964:	4313      	orrs	r3, r2
 8007966:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800796e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	011b      	lsls	r3, r3, #4
 8007974:	693a      	ldr	r2, [r7, #16]
 8007976:	4313      	orrs	r3, r2
 8007978:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	621a      	str	r2, [r3, #32]
}
 8007986:	bf00      	nop
 8007988:	371c      	adds	r7, #28
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007992:	b480      	push	{r7}
 8007994:	b085      	sub	sp, #20
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
 800799a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	f043 0307 	orr.w	r3, r3, #7
 80079b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	609a      	str	r2, [r3, #8]
}
 80079bc:	bf00      	nop
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b087      	sub	sp, #28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	607a      	str	r2, [r7, #4]
 80079d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	021a      	lsls	r2, r3, #8
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	431a      	orrs	r2, r3
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	609a      	str	r2, [r3, #8]
}
 80079fc:	bf00      	nop
 80079fe:	371c      	adds	r7, #28
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b087      	sub	sp, #28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	f003 031f 	and.w	r3, r3, #31
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6a1a      	ldr	r2, [r3, #32]
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	43db      	mvns	r3, r3
 8007a2a:	401a      	ands	r2, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6a1a      	ldr	r2, [r3, #32]
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f003 031f 	and.w	r3, r3, #31
 8007a3a:	6879      	ldr	r1, [r7, #4]
 8007a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a40:	431a      	orrs	r2, r3
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	621a      	str	r2, [r3, #32]
}
 8007a46:	bf00      	nop
 8007a48:	371c      	adds	r7, #28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
	...

08007a54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d101      	bne.n	8007a6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a68:	2302      	movs	r3, #2
 8007a6a:	e05a      	b.n	8007b22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2202      	movs	r2, #2
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a21      	ldr	r2, [pc, #132]	; (8007b30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d022      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ab8:	d01d      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a1d      	ldr	r2, [pc, #116]	; (8007b34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d018      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a1b      	ldr	r2, [pc, #108]	; (8007b38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d013      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a1a      	ldr	r2, [pc, #104]	; (8007b3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d00e      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a18      	ldr	r2, [pc, #96]	; (8007b40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d009      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a17      	ldr	r2, [pc, #92]	; (8007b44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d004      	beq.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a15      	ldr	r2, [pc, #84]	; (8007b48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d10c      	bne.n	8007b10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007afc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	68ba      	ldr	r2, [r7, #8]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3714      	adds	r7, #20
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	40010000 	.word	0x40010000
 8007b34:	40000400 	.word	0x40000400
 8007b38:	40000800 	.word	0x40000800
 8007b3c:	40000c00 	.word	0x40000c00
 8007b40:	40010400 	.word	0x40010400
 8007b44:	40014000 	.word	0x40014000
 8007b48:	40001800 	.word	0x40001800

08007b4c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b56:	2300      	movs	r3, #0
 8007b58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d101      	bne.n	8007b68 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b64:	2302      	movs	r3, #2
 8007b66:	e03d      	b.n	8007be4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	69db      	ldr	r3, [r3, #28]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3714      	adds	r7, #20
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d101      	bne.n	8007c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e03f      	b.n	8007caa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fb f8c0 	bl	8002dc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2224      	movs	r2, #36	; 0x24
 8007c48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68da      	ldr	r2, [r3, #12]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 fb6b 	bl	8008338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	691a      	ldr	r2, [r3, #16]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	695a      	ldr	r2, [r3, #20]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2220      	movs	r2, #32
 8007c9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2220      	movs	r2, #32
 8007ca4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3708      	adds	r7, #8
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
	...

08007cb4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	d153      	bne.n	8007d76 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d002      	beq.n	8007cda <HAL_UART_Transmit_DMA+0x26>
 8007cd4:	88fb      	ldrh	r3, [r7, #6]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d101      	bne.n	8007cde <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e04c      	b.n	8007d78 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d101      	bne.n	8007cec <HAL_UART_Transmit_DMA+0x38>
 8007ce8:	2302      	movs	r3, #2
 8007cea:	e045      	b.n	8007d78 <HAL_UART_Transmit_DMA+0xc4>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	88fa      	ldrh	r2, [r7, #6]
 8007cfe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	88fa      	ldrh	r2, [r7, #6]
 8007d04:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2221      	movs	r2, #33	; 0x21
 8007d10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d18:	4a19      	ldr	r2, [pc, #100]	; (8007d80 <HAL_UART_Transmit_DMA+0xcc>)
 8007d1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d20:	4a18      	ldr	r2, [pc, #96]	; (8007d84 <HAL_UART_Transmit_DMA+0xd0>)
 8007d22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d28:	4a17      	ldr	r2, [pc, #92]	; (8007d88 <HAL_UART_Transmit_DMA+0xd4>)
 8007d2a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d30:	2200      	movs	r2, #0
 8007d32:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007d34:	f107 0308 	add.w	r3, r7, #8
 8007d38:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	6819      	ldr	r1, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3304      	adds	r3, #4
 8007d48:	461a      	mov	r2, r3
 8007d4a:	88fb      	ldrh	r3, [r7, #6]
 8007d4c:	f7fc f940 	bl	8003fd0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007d58:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	695a      	ldr	r2, [r3, #20]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d70:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e000      	b.n	8007d78 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007d76:	2302      	movs	r3, #2
  }
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3718      	adds	r7, #24
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}
 8007d80:	08007fc9 	.word	0x08007fc9
 8007d84:	0800801b 	.word	0x0800801b
 8007d88:	08008037 	.word	0x08008037

08007d8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b088      	sub	sp, #32
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007db0:	2300      	movs	r3, #0
 8007db2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	f003 030f 	and.w	r3, r3, #15
 8007dba:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d10d      	bne.n	8007dde <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	f003 0320 	and.w	r3, r3, #32
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d008      	beq.n	8007dde <HAL_UART_IRQHandler+0x52>
 8007dcc:	69bb      	ldr	r3, [r7, #24]
 8007dce:	f003 0320 	and.w	r3, r3, #32
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d003      	beq.n	8007dde <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fa2d 	bl	8008236 <UART_Receive_IT>
      return;
 8007ddc:	e0d1      	b.n	8007f82 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f000 80b0 	beq.w	8007f46 <HAL_UART_IRQHandler+0x1ba>
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d105      	bne.n	8007dfc <HAL_UART_IRQHandler+0x70>
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	f000 80a5 	beq.w	8007f46 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00a      	beq.n	8007e1c <HAL_UART_IRQHandler+0x90>
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d005      	beq.n	8007e1c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e14:	f043 0201 	orr.w	r2, r3, #1
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e1c:	69fb      	ldr	r3, [r7, #28]
 8007e1e:	f003 0304 	and.w	r3, r3, #4
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d00a      	beq.n	8007e3c <HAL_UART_IRQHandler+0xb0>
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	f003 0301 	and.w	r3, r3, #1
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d005      	beq.n	8007e3c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e34:	f043 0202 	orr.w	r2, r3, #2
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00a      	beq.n	8007e5c <HAL_UART_IRQHandler+0xd0>
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	f003 0301 	and.w	r3, r3, #1
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d005      	beq.n	8007e5c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e54:	f043 0204 	orr.w	r2, r3, #4
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	f003 0308 	and.w	r3, r3, #8
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00f      	beq.n	8007e86 <HAL_UART_IRQHandler+0xfa>
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	f003 0320 	and.w	r3, r3, #32
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d104      	bne.n	8007e7a <HAL_UART_IRQHandler+0xee>
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d005      	beq.n	8007e86 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e7e:	f043 0208 	orr.w	r2, r3, #8
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d078      	beq.n	8007f80 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	f003 0320 	and.w	r3, r3, #32
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d007      	beq.n	8007ea8 <HAL_UART_IRQHandler+0x11c>
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	f003 0320 	and.w	r3, r3, #32
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d002      	beq.n	8007ea8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f9c7 	bl	8008236 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	695b      	ldr	r3, [r3, #20]
 8007eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb2:	2b40      	cmp	r3, #64	; 0x40
 8007eb4:	bf0c      	ite	eq
 8007eb6:	2301      	moveq	r3, #1
 8007eb8:	2300      	movne	r3, #0
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec2:	f003 0308 	and.w	r3, r3, #8
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d102      	bne.n	8007ed0 <HAL_UART_IRQHandler+0x144>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d031      	beq.n	8007f34 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f910 	bl	80080f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ee0:	2b40      	cmp	r3, #64	; 0x40
 8007ee2:	d123      	bne.n	8007f2c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	695a      	ldr	r2, [r3, #20]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ef2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d013      	beq.n	8007f24 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f00:	4a21      	ldr	r2, [pc, #132]	; (8007f88 <HAL_UART_IRQHandler+0x1fc>)
 8007f02:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f7fc f8b9 	bl	8004080 <HAL_DMA_Abort_IT>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d016      	beq.n	8007f42 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f1e:	4610      	mov	r0, r2
 8007f20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f22:	e00e      	b.n	8007f42 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 f845 	bl	8007fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f2a:	e00a      	b.n	8007f42 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 f841 	bl	8007fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f32:	e006      	b.n	8007f42 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f83d 	bl	8007fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007f40:	e01e      	b.n	8007f80 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f42:	bf00      	nop
    return;
 8007f44:	e01c      	b.n	8007f80 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d008      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1d6>
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f8fd 	bl	800815a <UART_Transmit_IT>
    return;
 8007f60:	e00f      	b.n	8007f82 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d00a      	beq.n	8007f82 <HAL_UART_IRQHandler+0x1f6>
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d005      	beq.n	8007f82 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 f945 	bl	8008206 <UART_EndTransmit_IT>
    return;
 8007f7c:	bf00      	nop
 8007f7e:	e000      	b.n	8007f82 <HAL_UART_IRQHandler+0x1f6>
    return;
 8007f80:	bf00      	nop
  }
}
 8007f82:	3720      	adds	r7, #32
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	08008133 	.word	0x08008133

08007f8c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b084      	sub	sp, #16
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d113      	bne.n	800800c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	695a      	ldr	r2, [r3, #20]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ff8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	68da      	ldr	r2, [r3, #12]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008008:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800800a:	e002      	b.n	8008012 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800800c:	68f8      	ldr	r0, [r7, #12]
 800800e:	f7fb f9df 	bl	80033d0 <HAL_UART_TxCpltCallback>
}
 8008012:	bf00      	nop
 8008014:	3710      	adds	r7, #16
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}

0800801a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800801a:	b580      	push	{r7, lr}
 800801c:	b084      	sub	sp, #16
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008026:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008028:	68f8      	ldr	r0, [r7, #12]
 800802a:	f7ff ffaf 	bl	8007f8c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800802e:	bf00      	nop
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b084      	sub	sp, #16
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800803e:	2300      	movs	r3, #0
 8008040:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008046:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008052:	2b80      	cmp	r3, #128	; 0x80
 8008054:	bf0c      	ite	eq
 8008056:	2301      	moveq	r3, #1
 8008058:	2300      	movne	r3, #0
 800805a:	b2db      	uxtb	r3, r3
 800805c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b21      	cmp	r3, #33	; 0x21
 8008068:	d108      	bne.n	800807c <UART_DMAError+0x46>
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d005      	beq.n	800807c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	2200      	movs	r2, #0
 8008074:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008076:	68b8      	ldr	r0, [r7, #8]
 8008078:	f000 f827 	bl	80080ca <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008086:	2b40      	cmp	r3, #64	; 0x40
 8008088:	bf0c      	ite	eq
 800808a:	2301      	moveq	r3, #1
 800808c:	2300      	movne	r3, #0
 800808e:	b2db      	uxtb	r3, r3
 8008090:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008098:	b2db      	uxtb	r3, r3
 800809a:	2b22      	cmp	r3, #34	; 0x22
 800809c:	d108      	bne.n	80080b0 <UART_DMAError+0x7a>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d005      	beq.n	80080b0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2200      	movs	r2, #0
 80080a8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80080aa:	68b8      	ldr	r0, [r7, #8]
 80080ac:	f000 f823 	bl	80080f6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b4:	f043 0210 	orr.w	r2, r3, #16
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080bc:	68b8      	ldr	r0, [r7, #8]
 80080be:	f7ff ff79 	bl	8007fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080c2:	bf00      	nop
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80080ca:	b480      	push	{r7}
 80080cc:	b083      	sub	sp, #12
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	68da      	ldr	r2, [r3, #12]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80080e0:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr

080080f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080f6:	b480      	push	{r7}
 80080f8:	b083      	sub	sp, #12
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	68da      	ldr	r2, [r3, #12]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800810c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	695a      	ldr	r2, [r3, #20]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f022 0201 	bic.w	r2, r2, #1
 800811c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2220      	movs	r2, #32
 8008122:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008126:	bf00      	nop
 8008128:	370c      	adds	r7, #12
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b084      	sub	sp, #16
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f7ff ff31 	bl	8007fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008152:	bf00      	nop
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800815a:	b480      	push	{r7}
 800815c:	b085      	sub	sp, #20
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b21      	cmp	r3, #33	; 0x21
 800816c:	d144      	bne.n	80081f8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008176:	d11a      	bne.n	80081ae <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	881b      	ldrh	r3, [r3, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800818c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d105      	bne.n	80081a2 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6a1b      	ldr	r3, [r3, #32]
 800819a:	1c9a      	adds	r2, r3, #2
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	621a      	str	r2, [r3, #32]
 80081a0:	e00e      	b.n	80081c0 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
 80081a6:	1c5a      	adds	r2, r3, #1
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	621a      	str	r2, [r3, #32]
 80081ac:	e008      	b.n	80081c0 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a1b      	ldr	r3, [r3, #32]
 80081b2:	1c59      	adds	r1, r3, #1
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	6211      	str	r1, [r2, #32]
 80081b8:	781a      	ldrb	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	3b01      	subs	r3, #1
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	4619      	mov	r1, r3
 80081ce:	84d1      	strh	r1, [r2, #38]	; 0x26
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10f      	bne.n	80081f4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	68da      	ldr	r2, [r3, #12]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	68da      	ldr	r2, [r3, #12]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	e000      	b.n	80081fa <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80081f8:	2302      	movs	r3, #2
  }
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr

08008206 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b082      	sub	sp, #8
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68da      	ldr	r2, [r3, #12]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800821c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2220      	movs	r2, #32
 8008222:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7fb f8d2 	bl	80033d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}

08008236 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b084      	sub	sp, #16
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008244:	b2db      	uxtb	r3, r3
 8008246:	2b22      	cmp	r3, #34	; 0x22
 8008248:	d171      	bne.n	800832e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008252:	d123      	bne.n	800829c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008258:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10e      	bne.n	8008280 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	b29b      	uxth	r3, r3
 800826a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800826e:	b29a      	uxth	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008278:	1c9a      	adds	r2, r3, #2
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	629a      	str	r2, [r3, #40]	; 0x28
 800827e:	e029      	b.n	80082d4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	b29b      	uxth	r3, r3
 8008288:	b2db      	uxtb	r3, r3
 800828a:	b29a      	uxth	r2, r3
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	629a      	str	r2, [r3, #40]	; 0x28
 800829a:	e01b      	b.n	80082d4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d10a      	bne.n	80082ba <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6858      	ldr	r0, [r3, #4]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ae:	1c59      	adds	r1, r3, #1
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	6291      	str	r1, [r2, #40]	; 0x28
 80082b4:	b2c2      	uxtb	r2, r0
 80082b6:	701a      	strb	r2, [r3, #0]
 80082b8:	e00c      	b.n	80082d4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c6:	1c58      	adds	r0, r3, #1
 80082c8:	6879      	ldr	r1, [r7, #4]
 80082ca:	6288      	str	r0, [r1, #40]	; 0x28
 80082cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80082d0:	b2d2      	uxtb	r2, r2
 80082d2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80082d8:	b29b      	uxth	r3, r3
 80082da:	3b01      	subs	r3, #1
 80082dc:	b29b      	uxth	r3, r3
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	4619      	mov	r1, r3
 80082e2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d120      	bne.n	800832a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	68da      	ldr	r2, [r3, #12]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f022 0220 	bic.w	r2, r2, #32
 80082f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68da      	ldr	r2, [r3, #12]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008306:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	695a      	ldr	r2, [r3, #20]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f022 0201 	bic.w	r2, r2, #1
 8008316:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2220      	movs	r2, #32
 800831c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f7ff fe3d 	bl	8007fa0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008326:	2300      	movs	r3, #0
 8008328:	e002      	b.n	8008330 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	e000      	b.n	8008330 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800832e:	2302      	movs	r3, #2
  }
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	b085      	sub	sp, #20
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	68da      	ldr	r2, [r3, #12]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	430a      	orrs	r2, r1
 8008356:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	689a      	ldr	r2, [r3, #8]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	691b      	ldr	r3, [r3, #16]
 8008360:	431a      	orrs	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	695b      	ldr	r3, [r3, #20]
 8008366:	431a      	orrs	r2, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	69db      	ldr	r3, [r3, #28]
 800836c:	4313      	orrs	r3, r2
 800836e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800837a:	f023 030c 	bic.w	r3, r3, #12
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	6812      	ldr	r2, [r2, #0]
 8008382:	68f9      	ldr	r1, [r7, #12]
 8008384:	430b      	orrs	r3, r1
 8008386:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	699a      	ldr	r2, [r3, #24]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	430a      	orrs	r2, r1
 800839c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083a6:	f040 818b 	bne.w	80086c0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4ac1      	ldr	r2, [pc, #772]	; (80086b4 <UART_SetConfig+0x37c>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d005      	beq.n	80083c0 <UART_SetConfig+0x88>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4abf      	ldr	r2, [pc, #764]	; (80086b8 <UART_SetConfig+0x380>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	f040 80bd 	bne.w	800853a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80083c0:	f7fd ff96 	bl	80062f0 <HAL_RCC_GetPCLK2Freq>
 80083c4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	461d      	mov	r5, r3
 80083ca:	f04f 0600 	mov.w	r6, #0
 80083ce:	46a8      	mov	r8, r5
 80083d0:	46b1      	mov	r9, r6
 80083d2:	eb18 0308 	adds.w	r3, r8, r8
 80083d6:	eb49 0409 	adc.w	r4, r9, r9
 80083da:	4698      	mov	r8, r3
 80083dc:	46a1      	mov	r9, r4
 80083de:	eb18 0805 	adds.w	r8, r8, r5
 80083e2:	eb49 0906 	adc.w	r9, r9, r6
 80083e6:	f04f 0100 	mov.w	r1, #0
 80083ea:	f04f 0200 	mov.w	r2, #0
 80083ee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80083f2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80083f6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80083fa:	4688      	mov	r8, r1
 80083fc:	4691      	mov	r9, r2
 80083fe:	eb18 0005 	adds.w	r0, r8, r5
 8008402:	eb49 0106 	adc.w	r1, r9, r6
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	461d      	mov	r5, r3
 800840c:	f04f 0600 	mov.w	r6, #0
 8008410:	196b      	adds	r3, r5, r5
 8008412:	eb46 0406 	adc.w	r4, r6, r6
 8008416:	461a      	mov	r2, r3
 8008418:	4623      	mov	r3, r4
 800841a:	f7f8 fd4f 	bl	8000ebc <__aeabi_uldivmod>
 800841e:	4603      	mov	r3, r0
 8008420:	460c      	mov	r4, r1
 8008422:	461a      	mov	r2, r3
 8008424:	4ba5      	ldr	r3, [pc, #660]	; (80086bc <UART_SetConfig+0x384>)
 8008426:	fba3 2302 	umull	r2, r3, r3, r2
 800842a:	095b      	lsrs	r3, r3, #5
 800842c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	461d      	mov	r5, r3
 8008434:	f04f 0600 	mov.w	r6, #0
 8008438:	46a9      	mov	r9, r5
 800843a:	46b2      	mov	sl, r6
 800843c:	eb19 0309 	adds.w	r3, r9, r9
 8008440:	eb4a 040a 	adc.w	r4, sl, sl
 8008444:	4699      	mov	r9, r3
 8008446:	46a2      	mov	sl, r4
 8008448:	eb19 0905 	adds.w	r9, r9, r5
 800844c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008450:	f04f 0100 	mov.w	r1, #0
 8008454:	f04f 0200 	mov.w	r2, #0
 8008458:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800845c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008460:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008464:	4689      	mov	r9, r1
 8008466:	4692      	mov	sl, r2
 8008468:	eb19 0005 	adds.w	r0, r9, r5
 800846c:	eb4a 0106 	adc.w	r1, sl, r6
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	461d      	mov	r5, r3
 8008476:	f04f 0600 	mov.w	r6, #0
 800847a:	196b      	adds	r3, r5, r5
 800847c:	eb46 0406 	adc.w	r4, r6, r6
 8008480:	461a      	mov	r2, r3
 8008482:	4623      	mov	r3, r4
 8008484:	f7f8 fd1a 	bl	8000ebc <__aeabi_uldivmod>
 8008488:	4603      	mov	r3, r0
 800848a:	460c      	mov	r4, r1
 800848c:	461a      	mov	r2, r3
 800848e:	4b8b      	ldr	r3, [pc, #556]	; (80086bc <UART_SetConfig+0x384>)
 8008490:	fba3 1302 	umull	r1, r3, r3, r2
 8008494:	095b      	lsrs	r3, r3, #5
 8008496:	2164      	movs	r1, #100	; 0x64
 8008498:	fb01 f303 	mul.w	r3, r1, r3
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	00db      	lsls	r3, r3, #3
 80084a0:	3332      	adds	r3, #50	; 0x32
 80084a2:	4a86      	ldr	r2, [pc, #536]	; (80086bc <UART_SetConfig+0x384>)
 80084a4:	fba2 2303 	umull	r2, r3, r2, r3
 80084a8:	095b      	lsrs	r3, r3, #5
 80084aa:	005b      	lsls	r3, r3, #1
 80084ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80084b0:	4498      	add	r8, r3
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	461d      	mov	r5, r3
 80084b6:	f04f 0600 	mov.w	r6, #0
 80084ba:	46a9      	mov	r9, r5
 80084bc:	46b2      	mov	sl, r6
 80084be:	eb19 0309 	adds.w	r3, r9, r9
 80084c2:	eb4a 040a 	adc.w	r4, sl, sl
 80084c6:	4699      	mov	r9, r3
 80084c8:	46a2      	mov	sl, r4
 80084ca:	eb19 0905 	adds.w	r9, r9, r5
 80084ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80084d2:	f04f 0100 	mov.w	r1, #0
 80084d6:	f04f 0200 	mov.w	r2, #0
 80084da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80084de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80084e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80084e6:	4689      	mov	r9, r1
 80084e8:	4692      	mov	sl, r2
 80084ea:	eb19 0005 	adds.w	r0, r9, r5
 80084ee:	eb4a 0106 	adc.w	r1, sl, r6
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	461d      	mov	r5, r3
 80084f8:	f04f 0600 	mov.w	r6, #0
 80084fc:	196b      	adds	r3, r5, r5
 80084fe:	eb46 0406 	adc.w	r4, r6, r6
 8008502:	461a      	mov	r2, r3
 8008504:	4623      	mov	r3, r4
 8008506:	f7f8 fcd9 	bl	8000ebc <__aeabi_uldivmod>
 800850a:	4603      	mov	r3, r0
 800850c:	460c      	mov	r4, r1
 800850e:	461a      	mov	r2, r3
 8008510:	4b6a      	ldr	r3, [pc, #424]	; (80086bc <UART_SetConfig+0x384>)
 8008512:	fba3 1302 	umull	r1, r3, r3, r2
 8008516:	095b      	lsrs	r3, r3, #5
 8008518:	2164      	movs	r1, #100	; 0x64
 800851a:	fb01 f303 	mul.w	r3, r1, r3
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	3332      	adds	r3, #50	; 0x32
 8008524:	4a65      	ldr	r2, [pc, #404]	; (80086bc <UART_SetConfig+0x384>)
 8008526:	fba2 2303 	umull	r2, r3, r2, r3
 800852a:	095b      	lsrs	r3, r3, #5
 800852c:	f003 0207 	and.w	r2, r3, #7
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4442      	add	r2, r8
 8008536:	609a      	str	r2, [r3, #8]
 8008538:	e26f      	b.n	8008a1a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800853a:	f7fd fec5 	bl	80062c8 <HAL_RCC_GetPCLK1Freq>
 800853e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	461d      	mov	r5, r3
 8008544:	f04f 0600 	mov.w	r6, #0
 8008548:	46a8      	mov	r8, r5
 800854a:	46b1      	mov	r9, r6
 800854c:	eb18 0308 	adds.w	r3, r8, r8
 8008550:	eb49 0409 	adc.w	r4, r9, r9
 8008554:	4698      	mov	r8, r3
 8008556:	46a1      	mov	r9, r4
 8008558:	eb18 0805 	adds.w	r8, r8, r5
 800855c:	eb49 0906 	adc.w	r9, r9, r6
 8008560:	f04f 0100 	mov.w	r1, #0
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800856c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008570:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008574:	4688      	mov	r8, r1
 8008576:	4691      	mov	r9, r2
 8008578:	eb18 0005 	adds.w	r0, r8, r5
 800857c:	eb49 0106 	adc.w	r1, r9, r6
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	461d      	mov	r5, r3
 8008586:	f04f 0600 	mov.w	r6, #0
 800858a:	196b      	adds	r3, r5, r5
 800858c:	eb46 0406 	adc.w	r4, r6, r6
 8008590:	461a      	mov	r2, r3
 8008592:	4623      	mov	r3, r4
 8008594:	f7f8 fc92 	bl	8000ebc <__aeabi_uldivmod>
 8008598:	4603      	mov	r3, r0
 800859a:	460c      	mov	r4, r1
 800859c:	461a      	mov	r2, r3
 800859e:	4b47      	ldr	r3, [pc, #284]	; (80086bc <UART_SetConfig+0x384>)
 80085a0:	fba3 2302 	umull	r2, r3, r3, r2
 80085a4:	095b      	lsrs	r3, r3, #5
 80085a6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	461d      	mov	r5, r3
 80085ae:	f04f 0600 	mov.w	r6, #0
 80085b2:	46a9      	mov	r9, r5
 80085b4:	46b2      	mov	sl, r6
 80085b6:	eb19 0309 	adds.w	r3, r9, r9
 80085ba:	eb4a 040a 	adc.w	r4, sl, sl
 80085be:	4699      	mov	r9, r3
 80085c0:	46a2      	mov	sl, r4
 80085c2:	eb19 0905 	adds.w	r9, r9, r5
 80085c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80085ca:	f04f 0100 	mov.w	r1, #0
 80085ce:	f04f 0200 	mov.w	r2, #0
 80085d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80085da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80085de:	4689      	mov	r9, r1
 80085e0:	4692      	mov	sl, r2
 80085e2:	eb19 0005 	adds.w	r0, r9, r5
 80085e6:	eb4a 0106 	adc.w	r1, sl, r6
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	461d      	mov	r5, r3
 80085f0:	f04f 0600 	mov.w	r6, #0
 80085f4:	196b      	adds	r3, r5, r5
 80085f6:	eb46 0406 	adc.w	r4, r6, r6
 80085fa:	461a      	mov	r2, r3
 80085fc:	4623      	mov	r3, r4
 80085fe:	f7f8 fc5d 	bl	8000ebc <__aeabi_uldivmod>
 8008602:	4603      	mov	r3, r0
 8008604:	460c      	mov	r4, r1
 8008606:	461a      	mov	r2, r3
 8008608:	4b2c      	ldr	r3, [pc, #176]	; (80086bc <UART_SetConfig+0x384>)
 800860a:	fba3 1302 	umull	r1, r3, r3, r2
 800860e:	095b      	lsrs	r3, r3, #5
 8008610:	2164      	movs	r1, #100	; 0x64
 8008612:	fb01 f303 	mul.w	r3, r1, r3
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	00db      	lsls	r3, r3, #3
 800861a:	3332      	adds	r3, #50	; 0x32
 800861c:	4a27      	ldr	r2, [pc, #156]	; (80086bc <UART_SetConfig+0x384>)
 800861e:	fba2 2303 	umull	r2, r3, r2, r3
 8008622:	095b      	lsrs	r3, r3, #5
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800862a:	4498      	add	r8, r3
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	461d      	mov	r5, r3
 8008630:	f04f 0600 	mov.w	r6, #0
 8008634:	46a9      	mov	r9, r5
 8008636:	46b2      	mov	sl, r6
 8008638:	eb19 0309 	adds.w	r3, r9, r9
 800863c:	eb4a 040a 	adc.w	r4, sl, sl
 8008640:	4699      	mov	r9, r3
 8008642:	46a2      	mov	sl, r4
 8008644:	eb19 0905 	adds.w	r9, r9, r5
 8008648:	eb4a 0a06 	adc.w	sl, sl, r6
 800864c:	f04f 0100 	mov.w	r1, #0
 8008650:	f04f 0200 	mov.w	r2, #0
 8008654:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008658:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800865c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008660:	4689      	mov	r9, r1
 8008662:	4692      	mov	sl, r2
 8008664:	eb19 0005 	adds.w	r0, r9, r5
 8008668:	eb4a 0106 	adc.w	r1, sl, r6
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	461d      	mov	r5, r3
 8008672:	f04f 0600 	mov.w	r6, #0
 8008676:	196b      	adds	r3, r5, r5
 8008678:	eb46 0406 	adc.w	r4, r6, r6
 800867c:	461a      	mov	r2, r3
 800867e:	4623      	mov	r3, r4
 8008680:	f7f8 fc1c 	bl	8000ebc <__aeabi_uldivmod>
 8008684:	4603      	mov	r3, r0
 8008686:	460c      	mov	r4, r1
 8008688:	461a      	mov	r2, r3
 800868a:	4b0c      	ldr	r3, [pc, #48]	; (80086bc <UART_SetConfig+0x384>)
 800868c:	fba3 1302 	umull	r1, r3, r3, r2
 8008690:	095b      	lsrs	r3, r3, #5
 8008692:	2164      	movs	r1, #100	; 0x64
 8008694:	fb01 f303 	mul.w	r3, r1, r3
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	00db      	lsls	r3, r3, #3
 800869c:	3332      	adds	r3, #50	; 0x32
 800869e:	4a07      	ldr	r2, [pc, #28]	; (80086bc <UART_SetConfig+0x384>)
 80086a0:	fba2 2303 	umull	r2, r3, r2, r3
 80086a4:	095b      	lsrs	r3, r3, #5
 80086a6:	f003 0207 	and.w	r2, r3, #7
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4442      	add	r2, r8
 80086b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80086b2:	e1b2      	b.n	8008a1a <UART_SetConfig+0x6e2>
 80086b4:	40011000 	.word	0x40011000
 80086b8:	40011400 	.word	0x40011400
 80086bc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4ad7      	ldr	r2, [pc, #860]	; (8008a24 <UART_SetConfig+0x6ec>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d005      	beq.n	80086d6 <UART_SetConfig+0x39e>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4ad6      	ldr	r2, [pc, #856]	; (8008a28 <UART_SetConfig+0x6f0>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	f040 80d1 	bne.w	8008878 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80086d6:	f7fd fe0b 	bl	80062f0 <HAL_RCC_GetPCLK2Freq>
 80086da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	469a      	mov	sl, r3
 80086e0:	f04f 0b00 	mov.w	fp, #0
 80086e4:	46d0      	mov	r8, sl
 80086e6:	46d9      	mov	r9, fp
 80086e8:	eb18 0308 	adds.w	r3, r8, r8
 80086ec:	eb49 0409 	adc.w	r4, r9, r9
 80086f0:	4698      	mov	r8, r3
 80086f2:	46a1      	mov	r9, r4
 80086f4:	eb18 080a 	adds.w	r8, r8, sl
 80086f8:	eb49 090b 	adc.w	r9, r9, fp
 80086fc:	f04f 0100 	mov.w	r1, #0
 8008700:	f04f 0200 	mov.w	r2, #0
 8008704:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008708:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800870c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008710:	4688      	mov	r8, r1
 8008712:	4691      	mov	r9, r2
 8008714:	eb1a 0508 	adds.w	r5, sl, r8
 8008718:	eb4b 0609 	adc.w	r6, fp, r9
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	4619      	mov	r1, r3
 8008722:	f04f 0200 	mov.w	r2, #0
 8008726:	f04f 0300 	mov.w	r3, #0
 800872a:	f04f 0400 	mov.w	r4, #0
 800872e:	0094      	lsls	r4, r2, #2
 8008730:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008734:	008b      	lsls	r3, r1, #2
 8008736:	461a      	mov	r2, r3
 8008738:	4623      	mov	r3, r4
 800873a:	4628      	mov	r0, r5
 800873c:	4631      	mov	r1, r6
 800873e:	f7f8 fbbd 	bl	8000ebc <__aeabi_uldivmod>
 8008742:	4603      	mov	r3, r0
 8008744:	460c      	mov	r4, r1
 8008746:	461a      	mov	r2, r3
 8008748:	4bb8      	ldr	r3, [pc, #736]	; (8008a2c <UART_SetConfig+0x6f4>)
 800874a:	fba3 2302 	umull	r2, r3, r3, r2
 800874e:	095b      	lsrs	r3, r3, #5
 8008750:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	469b      	mov	fp, r3
 8008758:	f04f 0c00 	mov.w	ip, #0
 800875c:	46d9      	mov	r9, fp
 800875e:	46e2      	mov	sl, ip
 8008760:	eb19 0309 	adds.w	r3, r9, r9
 8008764:	eb4a 040a 	adc.w	r4, sl, sl
 8008768:	4699      	mov	r9, r3
 800876a:	46a2      	mov	sl, r4
 800876c:	eb19 090b 	adds.w	r9, r9, fp
 8008770:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008774:	f04f 0100 	mov.w	r1, #0
 8008778:	f04f 0200 	mov.w	r2, #0
 800877c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008780:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008784:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008788:	4689      	mov	r9, r1
 800878a:	4692      	mov	sl, r2
 800878c:	eb1b 0509 	adds.w	r5, fp, r9
 8008790:	eb4c 060a 	adc.w	r6, ip, sl
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	4619      	mov	r1, r3
 800879a:	f04f 0200 	mov.w	r2, #0
 800879e:	f04f 0300 	mov.w	r3, #0
 80087a2:	f04f 0400 	mov.w	r4, #0
 80087a6:	0094      	lsls	r4, r2, #2
 80087a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80087ac:	008b      	lsls	r3, r1, #2
 80087ae:	461a      	mov	r2, r3
 80087b0:	4623      	mov	r3, r4
 80087b2:	4628      	mov	r0, r5
 80087b4:	4631      	mov	r1, r6
 80087b6:	f7f8 fb81 	bl	8000ebc <__aeabi_uldivmod>
 80087ba:	4603      	mov	r3, r0
 80087bc:	460c      	mov	r4, r1
 80087be:	461a      	mov	r2, r3
 80087c0:	4b9a      	ldr	r3, [pc, #616]	; (8008a2c <UART_SetConfig+0x6f4>)
 80087c2:	fba3 1302 	umull	r1, r3, r3, r2
 80087c6:	095b      	lsrs	r3, r3, #5
 80087c8:	2164      	movs	r1, #100	; 0x64
 80087ca:	fb01 f303 	mul.w	r3, r1, r3
 80087ce:	1ad3      	subs	r3, r2, r3
 80087d0:	011b      	lsls	r3, r3, #4
 80087d2:	3332      	adds	r3, #50	; 0x32
 80087d4:	4a95      	ldr	r2, [pc, #596]	; (8008a2c <UART_SetConfig+0x6f4>)
 80087d6:	fba2 2303 	umull	r2, r3, r2, r3
 80087da:	095b      	lsrs	r3, r3, #5
 80087dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80087e0:	4498      	add	r8, r3
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	469b      	mov	fp, r3
 80087e6:	f04f 0c00 	mov.w	ip, #0
 80087ea:	46d9      	mov	r9, fp
 80087ec:	46e2      	mov	sl, ip
 80087ee:	eb19 0309 	adds.w	r3, r9, r9
 80087f2:	eb4a 040a 	adc.w	r4, sl, sl
 80087f6:	4699      	mov	r9, r3
 80087f8:	46a2      	mov	sl, r4
 80087fa:	eb19 090b 	adds.w	r9, r9, fp
 80087fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008802:	f04f 0100 	mov.w	r1, #0
 8008806:	f04f 0200 	mov.w	r2, #0
 800880a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800880e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008812:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008816:	4689      	mov	r9, r1
 8008818:	4692      	mov	sl, r2
 800881a:	eb1b 0509 	adds.w	r5, fp, r9
 800881e:	eb4c 060a 	adc.w	r6, ip, sl
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	4619      	mov	r1, r3
 8008828:	f04f 0200 	mov.w	r2, #0
 800882c:	f04f 0300 	mov.w	r3, #0
 8008830:	f04f 0400 	mov.w	r4, #0
 8008834:	0094      	lsls	r4, r2, #2
 8008836:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800883a:	008b      	lsls	r3, r1, #2
 800883c:	461a      	mov	r2, r3
 800883e:	4623      	mov	r3, r4
 8008840:	4628      	mov	r0, r5
 8008842:	4631      	mov	r1, r6
 8008844:	f7f8 fb3a 	bl	8000ebc <__aeabi_uldivmod>
 8008848:	4603      	mov	r3, r0
 800884a:	460c      	mov	r4, r1
 800884c:	461a      	mov	r2, r3
 800884e:	4b77      	ldr	r3, [pc, #476]	; (8008a2c <UART_SetConfig+0x6f4>)
 8008850:	fba3 1302 	umull	r1, r3, r3, r2
 8008854:	095b      	lsrs	r3, r3, #5
 8008856:	2164      	movs	r1, #100	; 0x64
 8008858:	fb01 f303 	mul.w	r3, r1, r3
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	011b      	lsls	r3, r3, #4
 8008860:	3332      	adds	r3, #50	; 0x32
 8008862:	4a72      	ldr	r2, [pc, #456]	; (8008a2c <UART_SetConfig+0x6f4>)
 8008864:	fba2 2303 	umull	r2, r3, r2, r3
 8008868:	095b      	lsrs	r3, r3, #5
 800886a:	f003 020f 	and.w	r2, r3, #15
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4442      	add	r2, r8
 8008874:	609a      	str	r2, [r3, #8]
 8008876:	e0d0      	b.n	8008a1a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008878:	f7fd fd26 	bl	80062c8 <HAL_RCC_GetPCLK1Freq>
 800887c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	469a      	mov	sl, r3
 8008882:	f04f 0b00 	mov.w	fp, #0
 8008886:	46d0      	mov	r8, sl
 8008888:	46d9      	mov	r9, fp
 800888a:	eb18 0308 	adds.w	r3, r8, r8
 800888e:	eb49 0409 	adc.w	r4, r9, r9
 8008892:	4698      	mov	r8, r3
 8008894:	46a1      	mov	r9, r4
 8008896:	eb18 080a 	adds.w	r8, r8, sl
 800889a:	eb49 090b 	adc.w	r9, r9, fp
 800889e:	f04f 0100 	mov.w	r1, #0
 80088a2:	f04f 0200 	mov.w	r2, #0
 80088a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80088aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80088ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80088b2:	4688      	mov	r8, r1
 80088b4:	4691      	mov	r9, r2
 80088b6:	eb1a 0508 	adds.w	r5, sl, r8
 80088ba:	eb4b 0609 	adc.w	r6, fp, r9
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	4619      	mov	r1, r3
 80088c4:	f04f 0200 	mov.w	r2, #0
 80088c8:	f04f 0300 	mov.w	r3, #0
 80088cc:	f04f 0400 	mov.w	r4, #0
 80088d0:	0094      	lsls	r4, r2, #2
 80088d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80088d6:	008b      	lsls	r3, r1, #2
 80088d8:	461a      	mov	r2, r3
 80088da:	4623      	mov	r3, r4
 80088dc:	4628      	mov	r0, r5
 80088de:	4631      	mov	r1, r6
 80088e0:	f7f8 faec 	bl	8000ebc <__aeabi_uldivmod>
 80088e4:	4603      	mov	r3, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	461a      	mov	r2, r3
 80088ea:	4b50      	ldr	r3, [pc, #320]	; (8008a2c <UART_SetConfig+0x6f4>)
 80088ec:	fba3 2302 	umull	r2, r3, r3, r2
 80088f0:	095b      	lsrs	r3, r3, #5
 80088f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	469b      	mov	fp, r3
 80088fa:	f04f 0c00 	mov.w	ip, #0
 80088fe:	46d9      	mov	r9, fp
 8008900:	46e2      	mov	sl, ip
 8008902:	eb19 0309 	adds.w	r3, r9, r9
 8008906:	eb4a 040a 	adc.w	r4, sl, sl
 800890a:	4699      	mov	r9, r3
 800890c:	46a2      	mov	sl, r4
 800890e:	eb19 090b 	adds.w	r9, r9, fp
 8008912:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008916:	f04f 0100 	mov.w	r1, #0
 800891a:	f04f 0200 	mov.w	r2, #0
 800891e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008922:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008926:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800892a:	4689      	mov	r9, r1
 800892c:	4692      	mov	sl, r2
 800892e:	eb1b 0509 	adds.w	r5, fp, r9
 8008932:	eb4c 060a 	adc.w	r6, ip, sl
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	4619      	mov	r1, r3
 800893c:	f04f 0200 	mov.w	r2, #0
 8008940:	f04f 0300 	mov.w	r3, #0
 8008944:	f04f 0400 	mov.w	r4, #0
 8008948:	0094      	lsls	r4, r2, #2
 800894a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800894e:	008b      	lsls	r3, r1, #2
 8008950:	461a      	mov	r2, r3
 8008952:	4623      	mov	r3, r4
 8008954:	4628      	mov	r0, r5
 8008956:	4631      	mov	r1, r6
 8008958:	f7f8 fab0 	bl	8000ebc <__aeabi_uldivmod>
 800895c:	4603      	mov	r3, r0
 800895e:	460c      	mov	r4, r1
 8008960:	461a      	mov	r2, r3
 8008962:	4b32      	ldr	r3, [pc, #200]	; (8008a2c <UART_SetConfig+0x6f4>)
 8008964:	fba3 1302 	umull	r1, r3, r3, r2
 8008968:	095b      	lsrs	r3, r3, #5
 800896a:	2164      	movs	r1, #100	; 0x64
 800896c:	fb01 f303 	mul.w	r3, r1, r3
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	3332      	adds	r3, #50	; 0x32
 8008976:	4a2d      	ldr	r2, [pc, #180]	; (8008a2c <UART_SetConfig+0x6f4>)
 8008978:	fba2 2303 	umull	r2, r3, r2, r3
 800897c:	095b      	lsrs	r3, r3, #5
 800897e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008982:	4498      	add	r8, r3
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	469b      	mov	fp, r3
 8008988:	f04f 0c00 	mov.w	ip, #0
 800898c:	46d9      	mov	r9, fp
 800898e:	46e2      	mov	sl, ip
 8008990:	eb19 0309 	adds.w	r3, r9, r9
 8008994:	eb4a 040a 	adc.w	r4, sl, sl
 8008998:	4699      	mov	r9, r3
 800899a:	46a2      	mov	sl, r4
 800899c:	eb19 090b 	adds.w	r9, r9, fp
 80089a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80089a4:	f04f 0100 	mov.w	r1, #0
 80089a8:	f04f 0200 	mov.w	r2, #0
 80089ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80089b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80089b8:	4689      	mov	r9, r1
 80089ba:	4692      	mov	sl, r2
 80089bc:	eb1b 0509 	adds.w	r5, fp, r9
 80089c0:	eb4c 060a 	adc.w	r6, ip, sl
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	4619      	mov	r1, r3
 80089ca:	f04f 0200 	mov.w	r2, #0
 80089ce:	f04f 0300 	mov.w	r3, #0
 80089d2:	f04f 0400 	mov.w	r4, #0
 80089d6:	0094      	lsls	r4, r2, #2
 80089d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80089dc:	008b      	lsls	r3, r1, #2
 80089de:	461a      	mov	r2, r3
 80089e0:	4623      	mov	r3, r4
 80089e2:	4628      	mov	r0, r5
 80089e4:	4631      	mov	r1, r6
 80089e6:	f7f8 fa69 	bl	8000ebc <__aeabi_uldivmod>
 80089ea:	4603      	mov	r3, r0
 80089ec:	460c      	mov	r4, r1
 80089ee:	461a      	mov	r2, r3
 80089f0:	4b0e      	ldr	r3, [pc, #56]	; (8008a2c <UART_SetConfig+0x6f4>)
 80089f2:	fba3 1302 	umull	r1, r3, r3, r2
 80089f6:	095b      	lsrs	r3, r3, #5
 80089f8:	2164      	movs	r1, #100	; 0x64
 80089fa:	fb01 f303 	mul.w	r3, r1, r3
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	011b      	lsls	r3, r3, #4
 8008a02:	3332      	adds	r3, #50	; 0x32
 8008a04:	4a09      	ldr	r2, [pc, #36]	; (8008a2c <UART_SetConfig+0x6f4>)
 8008a06:	fba2 2303 	umull	r2, r3, r2, r3
 8008a0a:	095b      	lsrs	r3, r3, #5
 8008a0c:	f003 020f 	and.w	r2, r3, #15
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4442      	add	r2, r8
 8008a16:	609a      	str	r2, [r3, #8]
}
 8008a18:	e7ff      	b.n	8008a1a <UART_SetConfig+0x6e2>
 8008a1a:	bf00      	nop
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a24:	40011000 	.word	0x40011000
 8008a28:	40011400 	.word	0x40011400
 8008a2c:	51eb851f 	.word	0x51eb851f

08008a30 <__errno>:
 8008a30:	4b01      	ldr	r3, [pc, #4]	; (8008a38 <__errno+0x8>)
 8008a32:	6818      	ldr	r0, [r3, #0]
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	20000034 	.word	0x20000034

08008a3c <__libc_init_array>:
 8008a3c:	b570      	push	{r4, r5, r6, lr}
 8008a3e:	4e0d      	ldr	r6, [pc, #52]	; (8008a74 <__libc_init_array+0x38>)
 8008a40:	4d0d      	ldr	r5, [pc, #52]	; (8008a78 <__libc_init_array+0x3c>)
 8008a42:	1b76      	subs	r6, r6, r5
 8008a44:	10b6      	asrs	r6, r6, #2
 8008a46:	d006      	beq.n	8008a56 <__libc_init_array+0x1a>
 8008a48:	2400      	movs	r4, #0
 8008a4a:	3401      	adds	r4, #1
 8008a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a50:	4798      	blx	r3
 8008a52:	42a6      	cmp	r6, r4
 8008a54:	d1f9      	bne.n	8008a4a <__libc_init_array+0xe>
 8008a56:	4e09      	ldr	r6, [pc, #36]	; (8008a7c <__libc_init_array+0x40>)
 8008a58:	4d09      	ldr	r5, [pc, #36]	; (8008a80 <__libc_init_array+0x44>)
 8008a5a:	1b76      	subs	r6, r6, r5
 8008a5c:	f003 fffc 	bl	800ca58 <_init>
 8008a60:	10b6      	asrs	r6, r6, #2
 8008a62:	d006      	beq.n	8008a72 <__libc_init_array+0x36>
 8008a64:	2400      	movs	r4, #0
 8008a66:	3401      	adds	r4, #1
 8008a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a6c:	4798      	blx	r3
 8008a6e:	42a6      	cmp	r6, r4
 8008a70:	d1f9      	bne.n	8008a66 <__libc_init_array+0x2a>
 8008a72:	bd70      	pop	{r4, r5, r6, pc}
 8008a74:	0800ce38 	.word	0x0800ce38
 8008a78:	0800ce38 	.word	0x0800ce38
 8008a7c:	0800ce40 	.word	0x0800ce40
 8008a80:	0800ce38 	.word	0x0800ce38

08008a84 <memset>:
 8008a84:	b4f0      	push	{r4, r5, r6, r7}
 8008a86:	0786      	lsls	r6, r0, #30
 8008a88:	d043      	beq.n	8008b12 <memset+0x8e>
 8008a8a:	1e54      	subs	r4, r2, #1
 8008a8c:	2a00      	cmp	r2, #0
 8008a8e:	d03e      	beq.n	8008b0e <memset+0x8a>
 8008a90:	b2ca      	uxtb	r2, r1
 8008a92:	4603      	mov	r3, r0
 8008a94:	e002      	b.n	8008a9c <memset+0x18>
 8008a96:	f114 34ff 	adds.w	r4, r4, #4294967295
 8008a9a:	d338      	bcc.n	8008b0e <memset+0x8a>
 8008a9c:	f803 2b01 	strb.w	r2, [r3], #1
 8008aa0:	079d      	lsls	r5, r3, #30
 8008aa2:	d1f8      	bne.n	8008a96 <memset+0x12>
 8008aa4:	2c03      	cmp	r4, #3
 8008aa6:	d92b      	bls.n	8008b00 <memset+0x7c>
 8008aa8:	b2cd      	uxtb	r5, r1
 8008aaa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008aae:	2c0f      	cmp	r4, #15
 8008ab0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008ab4:	d916      	bls.n	8008ae4 <memset+0x60>
 8008ab6:	f1a4 0710 	sub.w	r7, r4, #16
 8008aba:	093f      	lsrs	r7, r7, #4
 8008abc:	f103 0620 	add.w	r6, r3, #32
 8008ac0:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008ac4:	f103 0210 	add.w	r2, r3, #16
 8008ac8:	e942 5504 	strd	r5, r5, [r2, #-16]
 8008acc:	e942 5502 	strd	r5, r5, [r2, #-8]
 8008ad0:	3210      	adds	r2, #16
 8008ad2:	42b2      	cmp	r2, r6
 8008ad4:	d1f8      	bne.n	8008ac8 <memset+0x44>
 8008ad6:	f004 040f 	and.w	r4, r4, #15
 8008ada:	3701      	adds	r7, #1
 8008adc:	2c03      	cmp	r4, #3
 8008ade:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008ae2:	d90d      	bls.n	8008b00 <memset+0x7c>
 8008ae4:	461e      	mov	r6, r3
 8008ae6:	4622      	mov	r2, r4
 8008ae8:	3a04      	subs	r2, #4
 8008aea:	2a03      	cmp	r2, #3
 8008aec:	f846 5b04 	str.w	r5, [r6], #4
 8008af0:	d8fa      	bhi.n	8008ae8 <memset+0x64>
 8008af2:	1f22      	subs	r2, r4, #4
 8008af4:	f022 0203 	bic.w	r2, r2, #3
 8008af8:	3204      	adds	r2, #4
 8008afa:	4413      	add	r3, r2
 8008afc:	f004 0403 	and.w	r4, r4, #3
 8008b00:	b12c      	cbz	r4, 8008b0e <memset+0x8a>
 8008b02:	b2c9      	uxtb	r1, r1
 8008b04:	441c      	add	r4, r3
 8008b06:	f803 1b01 	strb.w	r1, [r3], #1
 8008b0a:	429c      	cmp	r4, r3
 8008b0c:	d1fb      	bne.n	8008b06 <memset+0x82>
 8008b0e:	bcf0      	pop	{r4, r5, r6, r7}
 8008b10:	4770      	bx	lr
 8008b12:	4614      	mov	r4, r2
 8008b14:	4603      	mov	r3, r0
 8008b16:	e7c5      	b.n	8008aa4 <memset+0x20>

08008b18 <_vsprintf_r>:
 8008b18:	b530      	push	{r4, r5, lr}
 8008b1a:	b09b      	sub	sp, #108	; 0x6c
 8008b1c:	4d07      	ldr	r5, [pc, #28]	; (8008b3c <_vsprintf_r+0x24>)
 8008b1e:	9100      	str	r1, [sp, #0]
 8008b20:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8008b24:	9104      	str	r1, [sp, #16]
 8008b26:	4669      	mov	r1, sp
 8008b28:	9405      	str	r4, [sp, #20]
 8008b2a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008b2e:	f000 f843 	bl	8008bb8 <_svfprintf_r>
 8008b32:	9b00      	ldr	r3, [sp, #0]
 8008b34:	2200      	movs	r2, #0
 8008b36:	701a      	strb	r2, [r3, #0]
 8008b38:	b01b      	add	sp, #108	; 0x6c
 8008b3a:	bd30      	pop	{r4, r5, pc}
 8008b3c:	ffff0208 	.word	0xffff0208

08008b40 <vsprintf>:
 8008b40:	b410      	push	{r4}
 8008b42:	4c04      	ldr	r4, [pc, #16]	; (8008b54 <vsprintf+0x14>)
 8008b44:	4613      	mov	r3, r2
 8008b46:	460a      	mov	r2, r1
 8008b48:	4601      	mov	r1, r0
 8008b4a:	6820      	ldr	r0, [r4, #0]
 8008b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b50:	f7ff bfe2 	b.w	8008b18 <_vsprintf_r>
 8008b54:	20000034 	.word	0x20000034

08008b58 <register_fini>:
 8008b58:	4b02      	ldr	r3, [pc, #8]	; (8008b64 <register_fini+0xc>)
 8008b5a:	b113      	cbz	r3, 8008b62 <register_fini+0xa>
 8008b5c:	4802      	ldr	r0, [pc, #8]	; (8008b68 <register_fini+0x10>)
 8008b5e:	f000 b805 	b.w	8008b6c <atexit>
 8008b62:	4770      	bx	lr
 8008b64:	00000000 	.word	0x00000000
 8008b68:	08008b79 	.word	0x08008b79

08008b6c <atexit>:
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	4601      	mov	r1, r0
 8008b70:	461a      	mov	r2, r3
 8008b72:	4618      	mov	r0, r3
 8008b74:	f001 bd06 	b.w	800a584 <__register_exitproc>

08008b78 <__libc_fini_array>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	4c0a      	ldr	r4, [pc, #40]	; (8008ba4 <__libc_fini_array+0x2c>)
 8008b7c:	4d0a      	ldr	r5, [pc, #40]	; (8008ba8 <__libc_fini_array+0x30>)
 8008b7e:	1b64      	subs	r4, r4, r5
 8008b80:	10a4      	asrs	r4, r4, #2
 8008b82:	d00a      	beq.n	8008b9a <__libc_fini_array+0x22>
 8008b84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8008b8e:	3c01      	subs	r4, #1
 8008b90:	f855 3904 	ldr.w	r3, [r5], #-4
 8008b94:	4798      	blx	r3
 8008b96:	2c00      	cmp	r4, #0
 8008b98:	d1f9      	bne.n	8008b8e <__libc_fini_array+0x16>
 8008b9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b9e:	f003 bf61 	b.w	800ca64 <_fini>
 8008ba2:	bf00      	nop
 8008ba4:	0800ce44 	.word	0x0800ce44
 8008ba8:	0800ce40 	.word	0x0800ce40

08008bac <__retarget_lock_acquire_recursive>:
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop

08008bb0 <__retarget_lock_release_recursive>:
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	0000      	movs	r0, r0
	...

08008bb8 <_svfprintf_r>:
 8008bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bbc:	b0d7      	sub	sp, #348	; 0x15c
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	9106      	str	r1, [sp, #24]
 8008bc2:	4693      	mov	fp, r2
 8008bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8008bc6:	9003      	str	r0, [sp, #12]
 8008bc8:	f002 fe22 	bl	800b810 <_localeconv_r>
 8008bcc:	6803      	ldr	r3, [r0, #0]
 8008bce:	9317      	str	r3, [sp, #92]	; 0x5c
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7f7 fb35 	bl	8000240 <strlen>
 8008bd6:	89a3      	ldrh	r3, [r4, #12]
 8008bd8:	9016      	str	r0, [sp, #88]	; 0x58
 8008bda:	061f      	lsls	r7, r3, #24
 8008bdc:	d503      	bpl.n	8008be6 <_svfprintf_r+0x2e>
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f000 8755 	beq.w	8009a90 <_svfprintf_r+0xed8>
 8008be6:	2300      	movs	r3, #0
 8008be8:	465e      	mov	r6, fp
 8008bea:	ed9f 7b8f 	vldr	d7, [pc, #572]	; 8008e28 <_svfprintf_r+0x270>
 8008bee:	9310      	str	r3, [sp, #64]	; 0x40
 8008bf0:	e9cd 332b 	strd	r3, r3, [sp, #172]	; 0xac
 8008bf4:	9315      	str	r3, [sp, #84]	; 0x54
 8008bf6:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8008bfa:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bfc:	9318      	str	r3, [sp, #96]	; 0x60
 8008bfe:	9305      	str	r3, [sp, #20]
 8008c00:	ab2d      	add	r3, sp, #180	; 0xb4
 8008c02:	932a      	str	r3, [sp, #168]	; 0xa8
 8008c04:	4699      	mov	r9, r3
 8008c06:	7833      	ldrb	r3, [r6, #0]
 8008c08:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 82ce 	beq.w	80091ae <_svfprintf_r+0x5f6>
 8008c12:	2b25      	cmp	r3, #37	; 0x25
 8008c14:	4634      	mov	r4, r6
 8008c16:	d102      	bne.n	8008c1e <_svfprintf_r+0x66>
 8008c18:	e01c      	b.n	8008c54 <_svfprintf_r+0x9c>
 8008c1a:	2b25      	cmp	r3, #37	; 0x25
 8008c1c:	d003      	beq.n	8008c26 <_svfprintf_r+0x6e>
 8008c1e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1f9      	bne.n	8008c1a <_svfprintf_r+0x62>
 8008c26:	1ba5      	subs	r5, r4, r6
 8008c28:	b185      	cbz	r5, 8008c4c <_svfprintf_r+0x94>
 8008c2a:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	; 0xac
 8008c2e:	3301      	adds	r3, #1
 8008c30:	442a      	add	r2, r5
 8008c32:	2b07      	cmp	r3, #7
 8008c34:	f8c9 6000 	str.w	r6, [r9]
 8008c38:	f8c9 5004 	str.w	r5, [r9, #4]
 8008c3c:	e9cd 322b 	strd	r3, r2, [sp, #172]	; 0xac
 8008c40:	dc7c      	bgt.n	8008d3c <_svfprintf_r+0x184>
 8008c42:	f109 0908 	add.w	r9, r9, #8
 8008c46:	9b05      	ldr	r3, [sp, #20]
 8008c48:	442b      	add	r3, r5
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	7823      	ldrb	r3, [r4, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f000 82ad 	beq.w	80091ae <_svfprintf_r+0x5f6>
 8008c54:	2300      	movs	r3, #0
 8008c56:	7867      	ldrb	r7, [r4, #1]
 8008c58:	9307      	str	r3, [sp, #28]
 8008c5a:	4698      	mov	r8, r3
 8008c5c:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 8008c60:	f104 0b01 	add.w	fp, r4, #1
 8008c64:	f04f 3aff 	mov.w	sl, #4294967295
 8008c68:	252b      	movs	r5, #43	; 0x2b
 8008c6a:	f10b 0b01 	add.w	fp, fp, #1
 8008c6e:	f1a7 0320 	sub.w	r3, r7, #32
 8008c72:	2b5a      	cmp	r3, #90	; 0x5a
 8008c74:	f200 83e4 	bhi.w	8009440 <_svfprintf_r+0x888>
 8008c78:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008c7c:	03e203a5 	.word	0x03e203a5
 8008c80:	03a003e2 	.word	0x03a003e2
 8008c84:	03e203e2 	.word	0x03e203e2
 8008c88:	038103e2 	.word	0x038103e2
 8008c8c:	03e203e2 	.word	0x03e203e2
 8008c90:	03b003b5 	.word	0x03b003b5
 8008c94:	017203e2 	.word	0x017203e2
 8008c98:	03e20158 	.word	0x03e20158
 8008c9c:	00c6033b 	.word	0x00c6033b
 8008ca0:	00c600c6 	.word	0x00c600c6
 8008ca4:	00c600c6 	.word	0x00c600c6
 8008ca8:	00c600c6 	.word	0x00c600c6
 8008cac:	00c600c6 	.word	0x00c600c6
 8008cb0:	03e203e2 	.word	0x03e203e2
 8008cb4:	03e203e2 	.word	0x03e203e2
 8008cb8:	03e203e2 	.word	0x03e203e2
 8008cbc:	034003e2 	.word	0x034003e2
 8008cc0:	017703e2 	.word	0x017703e2
 8008cc4:	034002f0 	.word	0x034002f0
 8008cc8:	03400340 	.word	0x03400340
 8008ccc:	03e203e2 	.word	0x03e203e2
 8008cd0:	03e203e2 	.word	0x03e203e2
 8008cd4:	03e202eb 	.word	0x03e202eb
 8008cd8:	008403e2 	.word	0x008403e2
 8008cdc:	03e203e2 	.word	0x03e203e2
 8008ce0:	02c203e2 	.word	0x02c203e2
 8008ce4:	03ce03e2 	.word	0x03ce03e2
 8008ce8:	03e203e2 	.word	0x03e203e2
 8008cec:	03e202ac 	.word	0x03e202ac
 8008cf0:	03e203e2 	.word	0x03e203e2
 8008cf4:	03e203e2 	.word	0x03e203e2
 8008cf8:	03e203e2 	.word	0x03e203e2
 8008cfc:	034003e2 	.word	0x034003e2
 8008d00:	017703e2 	.word	0x017703e2
 8008d04:	034000da 	.word	0x034000da
 8008d08:	03400340 	.word	0x03400340
 8008d0c:	00da03c1 	.word	0x00da03c1
 8008d10:	03e2005b 	.word	0x03e2005b
 8008d14:	03e2031e 	.word	0x03e2031e
 8008d18:	00860306 	.word	0x00860306
 8008d1c:	005b032b 	.word	0x005b032b
 8008d20:	02c203e2 	.word	0x02c203e2
 8008d24:	0129005d 	.word	0x0129005d
 8008d28:	03e203e2 	.word	0x03e203e2
 8008d2c:	03e20138 	.word	0x03e20138
 8008d30:	005d      	.short	0x005d
 8008d32:	f048 0820 	orr.w	r8, r8, #32
 8008d36:	f89b 7000 	ldrb.w	r7, [fp]
 8008d3a:	e796      	b.n	8008c6a <_svfprintf_r+0xb2>
 8008d3c:	aa2a      	add	r2, sp, #168	; 0xa8
 8008d3e:	9906      	ldr	r1, [sp, #24]
 8008d40:	9803      	ldr	r0, [sp, #12]
 8008d42:	f003 fba5 	bl	800c490 <__ssprint_r>
 8008d46:	b980      	cbnz	r0, 8008d6a <_svfprintf_r+0x1b2>
 8008d48:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8008d4c:	e77b      	b.n	8008c46 <_svfprintf_r+0x8e>
 8008d4e:	aa2a      	add	r2, sp, #168	; 0xa8
 8008d50:	4659      	mov	r1, fp
 8008d52:	4650      	mov	r0, sl
 8008d54:	f003 fb9c 	bl	800c490 <__ssprint_r>
 8008d58:	2800      	cmp	r0, #0
 8008d5a:	f001 80c5 	beq.w	8009ee8 <_svfprintf_r+0x1330>
 8008d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d60:	b11b      	cbz	r3, 8008d6a <_svfprintf_r+0x1b2>
 8008d62:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d64:	9803      	ldr	r0, [sp, #12]
 8008d66:	f002 fc5f 	bl	800b628 <_free_r>
 8008d6a:	9b06      	ldr	r3, [sp, #24]
 8008d6c:	899b      	ldrh	r3, [r3, #12]
 8008d6e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008d72:	9b05      	ldr	r3, [sp, #20]
 8008d74:	bf18      	it	ne
 8008d76:	f04f 33ff 	movne.w	r3, #4294967295
 8008d7a:	9305      	str	r3, [sp, #20]
 8008d7c:	9805      	ldr	r0, [sp, #20]
 8008d7e:	b057      	add	sp, #348	; 0x15c
 8008d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d84:	f048 0810 	orr.w	r8, r8, #16
 8008d88:	f018 0f20 	tst.w	r8, #32
 8008d8c:	f000 8573 	beq.w	8009876 <_svfprintf_r+0xcbe>
 8008d90:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008d92:	3407      	adds	r4, #7
 8008d94:	f024 0307 	bic.w	r3, r4, #7
 8008d98:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008d9c:	f103 0208 	add.w	r2, r3, #8
 8008da0:	9209      	str	r2, [sp, #36]	; 0x24
 8008da2:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008da6:	2200      	movs	r2, #0
 8008da8:	2100      	movs	r1, #0
 8008daa:	f88d 108b 	strb.w	r1, [sp, #139]	; 0x8b
 8008dae:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008db2:	a956      	add	r1, sp, #344	; 0x158
 8008db4:	9104      	str	r1, [sp, #16]
 8008db6:	f000 84a7 	beq.w	8009708 <_svfprintf_r+0xb50>
 8008dba:	ea54 0105 	orrs.w	r1, r4, r5
 8008dbe:	f023 0880 	bic.w	r8, r3, #128	; 0x80
 8008dc2:	d15b      	bne.n	8008e7c <_svfprintf_r+0x2c4>
 8008dc4:	f1ba 0f00 	cmp.w	sl, #0
 8008dc8:	f040 8796 	bne.w	8009cf8 <_svfprintf_r+0x1140>
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	f040 851f 	bne.w	8009810 <_svfprintf_r+0xc58>
 8008dd2:	f013 0301 	ands.w	r3, r3, #1
 8008dd6:	ae56      	add	r6, sp, #344	; 0x158
 8008dd8:	9308      	str	r3, [sp, #32]
 8008dda:	d002      	beq.n	8008de2 <_svfprintf_r+0x22a>
 8008ddc:	2330      	movs	r3, #48	; 0x30
 8008dde:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8008de2:	2300      	movs	r3, #0
 8008de4:	930a      	str	r3, [sp, #40]	; 0x28
 8008de6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008de8:	9314      	str	r3, [sp, #80]	; 0x50
 8008dea:	9311      	str	r3, [sp, #68]	; 0x44
 8008dec:	9b08      	ldr	r3, [sp, #32]
 8008dee:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 8008df2:	4553      	cmp	r3, sl
 8008df4:	bfb8      	it	lt
 8008df6:	4653      	movlt	r3, sl
 8008df8:	9304      	str	r3, [sp, #16]
 8008dfa:	2a00      	cmp	r2, #0
 8008dfc:	f000 80c8 	beq.w	8008f90 <_svfprintf_r+0x3d8>
 8008e00:	9b04      	ldr	r3, [sp, #16]
 8008e02:	3301      	adds	r3, #1
 8008e04:	9304      	str	r3, [sp, #16]
 8008e06:	e0c3      	b.n	8008f90 <_svfprintf_r+0x3d8>
 8008e08:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f81b 7b01 	ldrb.w	r7, [fp], #1
 8008e12:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008e16:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8008e1a:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008e1e:	2b09      	cmp	r3, #9
 8008e20:	d9f5      	bls.n	8008e0e <_svfprintf_r+0x256>
 8008e22:	9207      	str	r2, [sp, #28]
 8008e24:	e723      	b.n	8008c6e <_svfprintf_r+0xb6>
 8008e26:	bf00      	nop
	...
 8008e30:	4643      	mov	r3, r8
 8008e32:	069e      	lsls	r6, r3, #26
 8008e34:	f140 8217 	bpl.w	8009266 <_svfprintf_r+0x6ae>
 8008e38:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008e3a:	3407      	adds	r4, #7
 8008e3c:	f024 0407 	bic.w	r4, r4, #7
 8008e40:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008e44:	f104 0208 	add.w	r2, r4, #8
 8008e48:	9209      	str	r2, [sp, #36]	; 0x24
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	460d      	mov	r5, r1
 8008e4e:	2800      	cmp	r0, #0
 8008e50:	f171 0200 	sbcs.w	r2, r1, #0
 8008e54:	da05      	bge.n	8008e62 <_svfprintf_r+0x2aa>
 8008e56:	222d      	movs	r2, #45	; 0x2d
 8008e58:	4264      	negs	r4, r4
 8008e5a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008e5e:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
 8008e62:	aa56      	add	r2, sp, #344	; 0x158
 8008e64:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008e68:	9204      	str	r2, [sp, #16]
 8008e6a:	f000 86e3 	beq.w	8009c34 <_svfprintf_r+0x107c>
 8008e6e:	ea54 0105 	orrs.w	r1, r4, r5
 8008e72:	f04f 0201 	mov.w	r2, #1
 8008e76:	f023 0880 	bic.w	r8, r3, #128	; 0x80
 8008e7a:	d0a3      	beq.n	8008dc4 <_svfprintf_r+0x20c>
 8008e7c:	2a01      	cmp	r2, #1
 8008e7e:	f000 8447 	beq.w	8009710 <_svfprintf_r+0xb58>
 8008e82:	2a02      	cmp	r2, #2
 8008e84:	f000 82ef 	beq.w	8009466 <_svfprintf_r+0x8ae>
 8008e88:	a956      	add	r1, sp, #344	; 0x158
 8008e8a:	e000      	b.n	8008e8e <_svfprintf_r+0x2d6>
 8008e8c:	4631      	mov	r1, r6
 8008e8e:	08e2      	lsrs	r2, r4, #3
 8008e90:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 8008e94:	08e8      	lsrs	r0, r5, #3
 8008e96:	f004 0307 	and.w	r3, r4, #7
 8008e9a:	4605      	mov	r5, r0
 8008e9c:	4614      	mov	r4, r2
 8008e9e:	3330      	adds	r3, #48	; 0x30
 8008ea0:	ea54 0205 	orrs.w	r2, r4, r5
 8008ea4:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008ea8:	f101 36ff 	add.w	r6, r1, #4294967295
 8008eac:	d1ee      	bne.n	8008e8c <_svfprintf_r+0x2d4>
 8008eae:	f018 0f01 	tst.w	r8, #1
 8008eb2:	f000 82e8 	beq.w	8009486 <_svfprintf_r+0x8ce>
 8008eb6:	2b30      	cmp	r3, #48	; 0x30
 8008eb8:	f000 82e5 	beq.w	8009486 <_svfprintf_r+0x8ce>
 8008ebc:	9a04      	ldr	r2, [sp, #16]
 8008ebe:	3902      	subs	r1, #2
 8008ec0:	2330      	movs	r3, #48	; 0x30
 8008ec2:	1a52      	subs	r2, r2, r1
 8008ec4:	f806 3c01 	strb.w	r3, [r6, #-1]
 8008ec8:	9208      	str	r2, [sp, #32]
 8008eca:	460e      	mov	r6, r1
 8008ecc:	e789      	b.n	8008de2 <_svfprintf_r+0x22a>
 8008ece:	4643      	mov	r3, r8
 8008ed0:	069e      	lsls	r6, r3, #26
 8008ed2:	f140 82a6 	bpl.w	8009422 <_svfprintf_r+0x86a>
 8008ed6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008ed8:	3407      	adds	r4, #7
 8008eda:	f024 0207 	bic.w	r2, r4, #7
 8008ede:	f102 0108 	add.w	r1, r2, #8
 8008ee2:	e9d2 4500 	ldrd	r4, r5, [r2]
 8008ee6:	9109      	str	r1, [sp, #36]	; 0x24
 8008ee8:	2201      	movs	r2, #1
 8008eea:	e75d      	b.n	8008da8 <_svfprintf_r+0x1f0>
 8008eec:	4bb6      	ldr	r3, [pc, #728]	; (80091c8 <_svfprintf_r+0x610>)
 8008eee:	9315      	str	r3, [sp, #84]	; 0x54
 8008ef0:	f018 0f20 	tst.w	r8, #32
 8008ef4:	f000 8174 	beq.w	80091e0 <_svfprintf_r+0x628>
 8008ef8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008efa:	3407      	adds	r4, #7
 8008efc:	f024 0307 	bic.w	r3, r4, #7
 8008f00:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008f04:	f103 0208 	add.w	r2, r3, #8
 8008f08:	9209      	str	r2, [sp, #36]	; 0x24
 8008f0a:	f018 0f01 	tst.w	r8, #1
 8008f0e:	d009      	beq.n	8008f24 <_svfprintf_r+0x36c>
 8008f10:	ea54 0305 	orrs.w	r3, r4, r5
 8008f14:	d006      	beq.n	8008f24 <_svfprintf_r+0x36c>
 8008f16:	2330      	movs	r3, #48	; 0x30
 8008f18:	f88d 708d 	strb.w	r7, [sp, #141]	; 0x8d
 8008f1c:	f048 0802 	orr.w	r8, r8, #2
 8008f20:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8008f24:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008f28:	2202      	movs	r2, #2
 8008f2a:	e73d      	b.n	8008da8 <_svfprintf_r+0x1f0>
 8008f2c:	f89b 7000 	ldrb.w	r7, [fp]
 8008f30:	2f2a      	cmp	r7, #42	; 0x2a
 8008f32:	f10b 0201 	add.w	r2, fp, #1
 8008f36:	f001 82eb 	beq.w	800a510 <_svfprintf_r+0x1958>
 8008f3a:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008f3e:	2b09      	cmp	r3, #9
 8008f40:	4693      	mov	fp, r2
 8008f42:	f04f 0a00 	mov.w	sl, #0
 8008f46:	f63f ae92 	bhi.w	8008c6e <_svfprintf_r+0xb6>
 8008f4a:	f81b 7b01 	ldrb.w	r7, [fp], #1
 8008f4e:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
 8008f52:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
 8008f56:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008f5a:	2b09      	cmp	r3, #9
 8008f5c:	d9f5      	bls.n	8008f4a <_svfprintf_r+0x392>
 8008f5e:	e686      	b.n	8008c6e <_svfprintf_r+0xb6>
 8008f60:	f89b 7000 	ldrb.w	r7, [fp]
 8008f64:	f048 0804 	orr.w	r8, r8, #4
 8008f68:	e67f      	b.n	8008c6a <_svfprintf_r+0xb2>
 8008f6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	6801      	ldr	r1, [r0, #0]
 8008f70:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 8008f74:	461a      	mov	r2, r3
 8008f76:	f88d 10f4 	strb.w	r1, [sp, #244]	; 0xf4
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	1d01      	adds	r1, r0, #4
 8008f7e:	e9cd 3108 	strd	r3, r1, [sp, #32]
 8008f82:	9304      	str	r3, [sp, #16]
 8008f84:	920a      	str	r2, [sp, #40]	; 0x28
 8008f86:	4692      	mov	sl, r2
 8008f88:	920f      	str	r2, [sp, #60]	; 0x3c
 8008f8a:	9214      	str	r2, [sp, #80]	; 0x50
 8008f8c:	9211      	str	r2, [sp, #68]	; 0x44
 8008f8e:	ae3d      	add	r6, sp, #244	; 0xf4
 8008f90:	f018 0302 	ands.w	r3, r8, #2
 8008f94:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f96:	d002      	beq.n	8008f9e <_svfprintf_r+0x3e6>
 8008f98:	9b04      	ldr	r3, [sp, #16]
 8008f9a:	3302      	adds	r3, #2
 8008f9c:	9304      	str	r3, [sp, #16]
 8008f9e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8008fa2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8008fa4:	930e      	str	r3, [sp, #56]	; 0x38
 8008fa6:	d13f      	bne.n	8009028 <_svfprintf_r+0x470>
 8008fa8:	9b07      	ldr	r3, [sp, #28]
 8008faa:	9904      	ldr	r1, [sp, #16]
 8008fac:	1a5d      	subs	r5, r3, r1
 8008fae:	2d00      	cmp	r5, #0
 8008fb0:	dd3a      	ble.n	8009028 <_svfprintf_r+0x470>
 8008fb2:	2d10      	cmp	r5, #16
 8008fb4:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8008fb6:	dd29      	ble.n	800900c <_svfprintf_r+0x454>
 8008fb8:	4649      	mov	r1, r9
 8008fba:	4620      	mov	r0, r4
 8008fbc:	46b1      	mov	r9, r6
 8008fbe:	2310      	movs	r3, #16
 8008fc0:	9720      	str	r7, [sp, #128]	; 0x80
 8008fc2:	9c03      	ldr	r4, [sp, #12]
 8008fc4:	9e06      	ldr	r6, [sp, #24]
 8008fc6:	e004      	b.n	8008fd2 <_svfprintf_r+0x41a>
 8008fc8:	3d10      	subs	r5, #16
 8008fca:	2d10      	cmp	r5, #16
 8008fcc:	f101 0108 	add.w	r1, r1, #8
 8008fd0:	dd18      	ble.n	8009004 <_svfprintf_r+0x44c>
 8008fd2:	3201      	adds	r2, #1
 8008fd4:	4f7d      	ldr	r7, [pc, #500]	; (80091cc <_svfprintf_r+0x614>)
 8008fd6:	3010      	adds	r0, #16
 8008fd8:	2a07      	cmp	r2, #7
 8008fda:	e9cd 202b 	strd	r2, r0, [sp, #172]	; 0xac
 8008fde:	e9c1 7300 	strd	r7, r3, [r1]
 8008fe2:	ddf1      	ble.n	8008fc8 <_svfprintf_r+0x410>
 8008fe4:	aa2a      	add	r2, sp, #168	; 0xa8
 8008fe6:	4631      	mov	r1, r6
 8008fe8:	4620      	mov	r0, r4
 8008fea:	930c      	str	r3, [sp, #48]	; 0x30
 8008fec:	f003 fa50 	bl	800c490 <__ssprint_r>
 8008ff0:	2800      	cmp	r0, #0
 8008ff2:	f47f aeb4 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8008ff6:	3d10      	subs	r5, #16
 8008ff8:	2d10      	cmp	r5, #16
 8008ffa:	e9dd 202b 	ldrd	r2, r0, [sp, #172]	; 0xac
 8008ffe:	a92d      	add	r1, sp, #180	; 0xb4
 8009000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009002:	dce6      	bgt.n	8008fd2 <_svfprintf_r+0x41a>
 8009004:	9f20      	ldr	r7, [sp, #128]	; 0x80
 8009006:	464e      	mov	r6, r9
 8009008:	4604      	mov	r4, r0
 800900a:	4689      	mov	r9, r1
 800900c:	3201      	adds	r2, #1
 800900e:	4b6f      	ldr	r3, [pc, #444]	; (80091cc <_svfprintf_r+0x614>)
 8009010:	442c      	add	r4, r5
 8009012:	2a07      	cmp	r2, #7
 8009014:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 8009018:	e9c9 3500 	strd	r3, r5, [r9]
 800901c:	f300 857c 	bgt.w	8009b18 <_svfprintf_r+0xf60>
 8009020:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 8009024:	f109 0908 	add.w	r9, r9, #8
 8009028:	b172      	cbz	r2, 8009048 <_svfprintf_r+0x490>
 800902a:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800902c:	3201      	adds	r2, #1
 800902e:	3401      	adds	r4, #1
 8009030:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
 8009034:	2101      	movs	r1, #1
 8009036:	2a07      	cmp	r2, #7
 8009038:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 800903c:	e9c9 0100 	strd	r0, r1, [r9]
 8009040:	f300 8373 	bgt.w	800972a <_svfprintf_r+0xb72>
 8009044:	f109 0908 	add.w	r9, r9, #8
 8009048:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800904a:	b16b      	cbz	r3, 8009068 <_svfprintf_r+0x4b0>
 800904c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800904e:	3301      	adds	r3, #1
 8009050:	3402      	adds	r4, #2
 8009052:	a923      	add	r1, sp, #140	; 0x8c
 8009054:	2202      	movs	r2, #2
 8009056:	2b07      	cmp	r3, #7
 8009058:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
 800905c:	e9c9 1200 	strd	r1, r2, [r9]
 8009060:	f300 836f 	bgt.w	8009742 <_svfprintf_r+0xb8a>
 8009064:	f109 0908 	add.w	r9, r9, #8
 8009068:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800906a:	2b80      	cmp	r3, #128	; 0x80
 800906c:	f000 8279 	beq.w	8009562 <_svfprintf_r+0x9aa>
 8009070:	9b08      	ldr	r3, [sp, #32]
 8009072:	ebaa 0503 	sub.w	r5, sl, r3
 8009076:	2d00      	cmp	r5, #0
 8009078:	dd35      	ble.n	80090e6 <_svfprintf_r+0x52e>
 800907a:	2d10      	cmp	r5, #16
 800907c:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800907e:	4b54      	ldr	r3, [pc, #336]	; (80091d0 <_svfprintf_r+0x618>)
 8009080:	dd26      	ble.n	80090d0 <_svfprintf_r+0x518>
 8009082:	4649      	mov	r1, r9
 8009084:	4620      	mov	r0, r4
 8009086:	46b1      	mov	r9, r6
 8009088:	f04f 0a10 	mov.w	sl, #16
 800908c:	9e06      	ldr	r6, [sp, #24]
 800908e:	461c      	mov	r4, r3
 8009090:	e004      	b.n	800909c <_svfprintf_r+0x4e4>
 8009092:	3d10      	subs	r5, #16
 8009094:	2d10      	cmp	r5, #16
 8009096:	f101 0108 	add.w	r1, r1, #8
 800909a:	dd15      	ble.n	80090c8 <_svfprintf_r+0x510>
 800909c:	3201      	adds	r2, #1
 800909e:	3010      	adds	r0, #16
 80090a0:	2a07      	cmp	r2, #7
 80090a2:	e9cd 202b 	strd	r2, r0, [sp, #172]	; 0xac
 80090a6:	e9c1 4a00 	strd	r4, sl, [r1]
 80090aa:	ddf2      	ble.n	8009092 <_svfprintf_r+0x4da>
 80090ac:	aa2a      	add	r2, sp, #168	; 0xa8
 80090ae:	4631      	mov	r1, r6
 80090b0:	9803      	ldr	r0, [sp, #12]
 80090b2:	f003 f9ed 	bl	800c490 <__ssprint_r>
 80090b6:	2800      	cmp	r0, #0
 80090b8:	f47f ae51 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 80090bc:	3d10      	subs	r5, #16
 80090be:	2d10      	cmp	r5, #16
 80090c0:	e9dd 202b 	ldrd	r2, r0, [sp, #172]	; 0xac
 80090c4:	a92d      	add	r1, sp, #180	; 0xb4
 80090c6:	dce9      	bgt.n	800909c <_svfprintf_r+0x4e4>
 80090c8:	464e      	mov	r6, r9
 80090ca:	4623      	mov	r3, r4
 80090cc:	4689      	mov	r9, r1
 80090ce:	4604      	mov	r4, r0
 80090d0:	3201      	adds	r2, #1
 80090d2:	442c      	add	r4, r5
 80090d4:	2a07      	cmp	r2, #7
 80090d6:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 80090da:	e9c9 3500 	strd	r3, r5, [r9]
 80090de:	f300 833c 	bgt.w	800975a <_svfprintf_r+0xba2>
 80090e2:	f109 0908 	add.w	r9, r9, #8
 80090e6:	f418 7f80 	tst.w	r8, #256	; 0x100
 80090ea:	f040 81db 	bne.w	80094a4 <_svfprintf_r+0x8ec>
 80090ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80090f0:	9a08      	ldr	r2, [sp, #32]
 80090f2:	f8c9 6000 	str.w	r6, [r9]
 80090f6:	3301      	adds	r3, #1
 80090f8:	4414      	add	r4, r2
 80090fa:	2b07      	cmp	r3, #7
 80090fc:	942c      	str	r4, [sp, #176]	; 0xb0
 80090fe:	f8c9 2004 	str.w	r2, [r9, #4]
 8009102:	932b      	str	r3, [sp, #172]	; 0xac
 8009104:	f300 82a1 	bgt.w	800964a <_svfprintf_r+0xa92>
 8009108:	f109 0908 	add.w	r9, r9, #8
 800910c:	f018 0f04 	tst.w	r8, #4
 8009110:	d033      	beq.n	800917a <_svfprintf_r+0x5c2>
 8009112:	9b07      	ldr	r3, [sp, #28]
 8009114:	9a04      	ldr	r2, [sp, #16]
 8009116:	1a9d      	subs	r5, r3, r2
 8009118:	2d00      	cmp	r5, #0
 800911a:	dd2e      	ble.n	800917a <_svfprintf_r+0x5c2>
 800911c:	2d10      	cmp	r5, #16
 800911e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009120:	dd21      	ble.n	8009166 <_svfprintf_r+0x5ae>
 8009122:	2610      	movs	r6, #16
 8009124:	9f03      	ldr	r7, [sp, #12]
 8009126:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800912a:	e004      	b.n	8009136 <_svfprintf_r+0x57e>
 800912c:	3d10      	subs	r5, #16
 800912e:	2d10      	cmp	r5, #16
 8009130:	f109 0908 	add.w	r9, r9, #8
 8009134:	dd17      	ble.n	8009166 <_svfprintf_r+0x5ae>
 8009136:	3301      	adds	r3, #1
 8009138:	4a24      	ldr	r2, [pc, #144]	; (80091cc <_svfprintf_r+0x614>)
 800913a:	3410      	adds	r4, #16
 800913c:	2b07      	cmp	r3, #7
 800913e:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
 8009142:	e9c9 2600 	strd	r2, r6, [r9]
 8009146:	ddf1      	ble.n	800912c <_svfprintf_r+0x574>
 8009148:	aa2a      	add	r2, sp, #168	; 0xa8
 800914a:	4641      	mov	r1, r8
 800914c:	4638      	mov	r0, r7
 800914e:	f003 f99f 	bl	800c490 <__ssprint_r>
 8009152:	2800      	cmp	r0, #0
 8009154:	f47f ae03 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009158:	3d10      	subs	r5, #16
 800915a:	2d10      	cmp	r5, #16
 800915c:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
 8009160:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009164:	dce7      	bgt.n	8009136 <_svfprintf_r+0x57e>
 8009166:	3301      	adds	r3, #1
 8009168:	4a18      	ldr	r2, [pc, #96]	; (80091cc <_svfprintf_r+0x614>)
 800916a:	442c      	add	r4, r5
 800916c:	2b07      	cmp	r3, #7
 800916e:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
 8009172:	e9c9 2500 	strd	r2, r5, [r9]
 8009176:	f300 83a5 	bgt.w	80098c4 <_svfprintf_r+0xd0c>
 800917a:	9b05      	ldr	r3, [sp, #20]
 800917c:	9a07      	ldr	r2, [sp, #28]
 800917e:	9904      	ldr	r1, [sp, #16]
 8009180:	428a      	cmp	r2, r1
 8009182:	bfac      	ite	ge
 8009184:	189b      	addge	r3, r3, r2
 8009186:	185b      	addlt	r3, r3, r1
 8009188:	9305      	str	r3, [sp, #20]
 800918a:	2c00      	cmp	r4, #0
 800918c:	f040 8225 	bne.w	80095da <_svfprintf_r+0xa22>
 8009190:	2300      	movs	r3, #0
 8009192:	932b      	str	r3, [sp, #172]	; 0xac
 8009194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009196:	b11b      	cbz	r3, 80091a0 <_svfprintf_r+0x5e8>
 8009198:	990a      	ldr	r1, [sp, #40]	; 0x28
 800919a:	9803      	ldr	r0, [sp, #12]
 800919c:	f002 fa44 	bl	800b628 <_free_r>
 80091a0:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 80091a4:	465e      	mov	r6, fp
 80091a6:	7833      	ldrb	r3, [r6, #0]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f47f ad32 	bne.w	8008c12 <_svfprintf_r+0x5a>
 80091ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	f43f adda 	beq.w	8008d6a <_svfprintf_r+0x1b2>
 80091b6:	9c06      	ldr	r4, [sp, #24]
 80091b8:	9803      	ldr	r0, [sp, #12]
 80091ba:	aa2a      	add	r2, sp, #168	; 0xa8
 80091bc:	4621      	mov	r1, r4
 80091be:	f003 f967 	bl	800c490 <__ssprint_r>
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	e5d3      	b.n	8008d6e <_svfprintf_r+0x1b6>
 80091c6:	bf00      	nop
 80091c8:	0800cbbc 	.word	0x0800cbbc
 80091cc:	0800cbf0 	.word	0x0800cbf0
 80091d0:	0800cc00 	.word	0x0800cc00
 80091d4:	4bae      	ldr	r3, [pc, #696]	; (8009490 <_svfprintf_r+0x8d8>)
 80091d6:	9315      	str	r3, [sp, #84]	; 0x54
 80091d8:	f018 0f20 	tst.w	r8, #32
 80091dc:	f47f ae8c 	bne.w	8008ef8 <_svfprintf_r+0x340>
 80091e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091e2:	f018 0f10 	tst.w	r8, #16
 80091e6:	f102 0304 	add.w	r3, r2, #4
 80091ea:	f040 8379 	bne.w	80098e0 <_svfprintf_r+0xd28>
 80091ee:	f018 0f40 	tst.w	r8, #64	; 0x40
 80091f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091f4:	f000 8370 	beq.w	80098d8 <_svfprintf_r+0xd20>
 80091f8:	8814      	ldrh	r4, [r2, #0]
 80091fa:	9309      	str	r3, [sp, #36]	; 0x24
 80091fc:	2500      	movs	r5, #0
 80091fe:	e684      	b.n	8008f0a <_svfprintf_r+0x352>
 8009200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009202:	681e      	ldr	r6, [r3, #0]
 8009204:	2500      	movs	r5, #0
 8009206:	f88d 508b 	strb.w	r5, [sp, #139]	; 0x8b
 800920a:	1d1c      	adds	r4, r3, #4
 800920c:	2e00      	cmp	r6, #0
 800920e:	f000 8473 	beq.w	8009af8 <_svfprintf_r+0xf40>
 8009212:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009216:	f000 865f 	beq.w	8009ed8 <_svfprintf_r+0x1320>
 800921a:	4652      	mov	r2, sl
 800921c:	4629      	mov	r1, r5
 800921e:	4630      	mov	r0, r6
 8009220:	f7f7 f87e 	bl	8000320 <memchr>
 8009224:	900a      	str	r0, [sp, #40]	; 0x28
 8009226:	2800      	cmp	r0, #0
 8009228:	f000 879a 	beq.w	800a160 <_svfprintf_r+0x15a8>
 800922c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800922e:	1b9b      	subs	r3, r3, r6
 8009230:	9308      	str	r3, [sp, #32]
 8009232:	46aa      	mov	sl, r5
 8009234:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009238:	9409      	str	r4, [sp, #36]	; 0x24
 800923a:	9304      	str	r3, [sp, #16]
 800923c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8009240:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
 8009244:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
 8009248:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800924c:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 8009250:	e5d3      	b.n	8008dfa <_svfprintf_r+0x242>
 8009252:	f048 0808 	orr.w	r8, r8, #8
 8009256:	f89b 7000 	ldrb.w	r7, [fp]
 800925a:	e506      	b.n	8008c6a <_svfprintf_r+0xb2>
 800925c:	f048 0310 	orr.w	r3, r8, #16
 8009260:	069e      	lsls	r6, r3, #26
 8009262:	f53f ade9 	bmi.w	8008e38 <_svfprintf_r+0x280>
 8009266:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009268:	06dd      	lsls	r5, r3, #27
 800926a:	f101 0204 	add.w	r2, r1, #4
 800926e:	f100 8351 	bmi.w	8009914 <_svfprintf_r+0xd5c>
 8009272:	065c      	lsls	r4, r3, #25
 8009274:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009276:	f140 834a 	bpl.w	800990e <_svfprintf_r+0xd56>
 800927a:	f9b1 4000 	ldrsh.w	r4, [r1]
 800927e:	9209      	str	r2, [sp, #36]	; 0x24
 8009280:	17e5      	asrs	r5, r4, #31
 8009282:	4620      	mov	r0, r4
 8009284:	4629      	mov	r1, r5
 8009286:	e5e2      	b.n	8008e4e <_svfprintf_r+0x296>
 8009288:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800928a:	f018 0f20 	tst.w	r8, #32
 800928e:	f852 3b04 	ldr.w	r3, [r2], #4
 8009292:	9209      	str	r2, [sp, #36]	; 0x24
 8009294:	f040 8345 	bne.w	8009922 <_svfprintf_r+0xd6a>
 8009298:	f018 0f10 	tst.w	r8, #16
 800929c:	f040 857c 	bne.w	8009d98 <_svfprintf_r+0x11e0>
 80092a0:	f018 0f40 	tst.w	r8, #64	; 0x40
 80092a4:	f040 862e 	bne.w	8009f04 <_svfprintf_r+0x134c>
 80092a8:	f418 7f00 	tst.w	r8, #512	; 0x200
 80092ac:	f000 8574 	beq.w	8009d98 <_svfprintf_r+0x11e0>
 80092b0:	9a05      	ldr	r2, [sp, #20]
 80092b2:	701a      	strb	r2, [r3, #0]
 80092b4:	465e      	mov	r6, fp
 80092b6:	e776      	b.n	80091a6 <_svfprintf_r+0x5ee>
 80092b8:	f89b 7000 	ldrb.w	r7, [fp]
 80092bc:	2f6c      	cmp	r7, #108	; 0x6c
 80092be:	bf03      	ittte	eq
 80092c0:	f89b 7001 	ldrbeq.w	r7, [fp, #1]
 80092c4:	f048 0820 	orreq.w	r8, r8, #32
 80092c8:	f10b 0b01 	addeq.w	fp, fp, #1
 80092cc:	f048 0810 	orrne.w	r8, r8, #16
 80092d0:	e4cb      	b.n	8008c6a <_svfprintf_r+0xb2>
 80092d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092d4:	4b6f      	ldr	r3, [pc, #444]	; (8009494 <_svfprintf_r+0x8dc>)
 80092d6:	680c      	ldr	r4, [r1, #0]
 80092d8:	9315      	str	r3, [sp, #84]	; 0x54
 80092da:	f647 0230 	movw	r2, #30768	; 0x7830
 80092de:	3104      	adds	r1, #4
 80092e0:	f8ad 208c 	strh.w	r2, [sp, #140]	; 0x8c
 80092e4:	f048 0302 	orr.w	r3, r8, #2
 80092e8:	9109      	str	r1, [sp, #36]	; 0x24
 80092ea:	2500      	movs	r5, #0
 80092ec:	2202      	movs	r2, #2
 80092ee:	2778      	movs	r7, #120	; 0x78
 80092f0:	e55a      	b.n	8008da8 <_svfprintf_r+0x1f0>
 80092f2:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80092f6:	f89b 7000 	ldrb.w	r7, [fp]
 80092fa:	e4b6      	b.n	8008c6a <_svfprintf_r+0xb2>
 80092fc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80092fe:	3407      	adds	r4, #7
 8009300:	f024 0407 	bic.w	r4, r4, #7
 8009304:	ed94 7b00 	vldr	d7, [r4]
 8009308:	ec52 1b17 	vmov	r1, r2, d7
 800930c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009310:	931d      	str	r3, [sp, #116]	; 0x74
 8009312:	ed8d 7a1c 	vstr	s14, [sp, #112]	; 0x70
 8009316:	3408      	adds	r4, #8
 8009318:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 800931c:	f04f 32ff 	mov.w	r2, #4294967295
 8009320:	4b5d      	ldr	r3, [pc, #372]	; (8009498 <_svfprintf_r+0x8e0>)
 8009322:	9409      	str	r4, [sp, #36]	; 0x24
 8009324:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8009328:	f7f7 fd3a 	bl	8000da0 <__aeabi_dcmpun>
 800932c:	2800      	cmp	r0, #0
 800932e:	f040 82ff 	bne.w	8009930 <_svfprintf_r+0xd78>
 8009332:	f04f 32ff 	mov.w	r2, #4294967295
 8009336:	4b58      	ldr	r3, [pc, #352]	; (8009498 <_svfprintf_r+0x8e0>)
 8009338:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 800933c:	f7f7 fd12 	bl	8000d64 <__aeabi_dcmple>
 8009340:	2800      	cmp	r0, #0
 8009342:	f040 82f5 	bne.w	8009930 <_svfprintf_r+0xd78>
 8009346:	2200      	movs	r2, #0
 8009348:	2300      	movs	r3, #0
 800934a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800934e:	f7f7 fcff 	bl	8000d50 <__aeabi_dcmplt>
 8009352:	2800      	cmp	r0, #0
 8009354:	f040 86e3 	bne.w	800a11e <_svfprintf_r+0x1566>
 8009358:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 800935c:	4e4f      	ldr	r6, [pc, #316]	; (800949c <_svfprintf_r+0x8e4>)
 800935e:	4b50      	ldr	r3, [pc, #320]	; (80094a0 <_svfprintf_r+0x8e8>)
 8009360:	2000      	movs	r0, #0
 8009362:	2103      	movs	r1, #3
 8009364:	9104      	str	r1, [sp, #16]
 8009366:	900a      	str	r0, [sp, #40]	; 0x28
 8009368:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800936c:	2f47      	cmp	r7, #71	; 0x47
 800936e:	bfd8      	it	le
 8009370:	461e      	movle	r6, r3
 8009372:	9108      	str	r1, [sp, #32]
 8009374:	4682      	mov	sl, r0
 8009376:	900f      	str	r0, [sp, #60]	; 0x3c
 8009378:	9014      	str	r0, [sp, #80]	; 0x50
 800937a:	9011      	str	r0, [sp, #68]	; 0x44
 800937c:	e53d      	b.n	8008dfa <_svfprintf_r+0x242>
 800937e:	9f03      	ldr	r7, [sp, #12]
 8009380:	4638      	mov	r0, r7
 8009382:	f002 fa45 	bl	800b810 <_localeconv_r>
 8009386:	6843      	ldr	r3, [r0, #4]
 8009388:	9318      	str	r3, [sp, #96]	; 0x60
 800938a:	4618      	mov	r0, r3
 800938c:	f7f6 ff58 	bl	8000240 <strlen>
 8009390:	901b      	str	r0, [sp, #108]	; 0x6c
 8009392:	4604      	mov	r4, r0
 8009394:	4638      	mov	r0, r7
 8009396:	f002 fa3b 	bl	800b810 <_localeconv_r>
 800939a:	6883      	ldr	r3, [r0, #8]
 800939c:	931a      	str	r3, [sp, #104]	; 0x68
 800939e:	2c00      	cmp	r4, #0
 80093a0:	f43f acc9 	beq.w	8008d36 <_svfprintf_r+0x17e>
 80093a4:	f89b 7000 	ldrb.w	r7, [fp]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	f43f ac5e 	beq.w	8008c6a <_svfprintf_r+0xb2>
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f43f ac5a 	beq.w	8008c6a <_svfprintf_r+0xb2>
 80093b6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80093ba:	e456      	b.n	8008c6a <_svfprintf_r+0xb2>
 80093bc:	f048 0801 	orr.w	r8, r8, #1
 80093c0:	f89b 7000 	ldrb.w	r7, [fp]
 80093c4:	e451      	b.n	8008c6a <_svfprintf_r+0xb2>
 80093c6:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 80093ca:	f89b 7000 	ldrb.w	r7, [fp]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	f47f ac4b 	bne.w	8008c6a <_svfprintf_r+0xb2>
 80093d4:	2320      	movs	r3, #32
 80093d6:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 80093da:	e446      	b.n	8008c6a <_svfprintf_r+0xb2>
 80093dc:	f88d 508b 	strb.w	r5, [sp, #139]	; 0x8b
 80093e0:	f89b 7000 	ldrb.w	r7, [fp]
 80093e4:	e441      	b.n	8008c6a <_svfprintf_r+0xb2>
 80093e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093e8:	f89b 7000 	ldrb.w	r7, [fp]
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	9207      	str	r2, [sp, #28]
 80093f0:	2a00      	cmp	r2, #0
 80093f2:	f103 0304 	add.w	r3, r3, #4
 80093f6:	f2c0 835a 	blt.w	8009aae <_svfprintf_r+0xef6>
 80093fa:	9309      	str	r3, [sp, #36]	; 0x24
 80093fc:	e435      	b.n	8008c6a <_svfprintf_r+0xb2>
 80093fe:	f89b 7000 	ldrb.w	r7, [fp]
 8009402:	2f68      	cmp	r7, #104	; 0x68
 8009404:	bf03      	ittte	eq
 8009406:	f89b 7001 	ldrbeq.w	r7, [fp, #1]
 800940a:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800940e:	f10b 0b01 	addeq.w	fp, fp, #1
 8009412:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8009416:	e428      	b.n	8008c6a <_svfprintf_r+0xb2>
 8009418:	f048 0310 	orr.w	r3, r8, #16
 800941c:	069e      	lsls	r6, r3, #26
 800941e:	f53f ad5a 	bmi.w	8008ed6 <_svfprintf_r+0x31e>
 8009422:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009424:	06dd      	lsls	r5, r3, #27
 8009426:	f102 0104 	add.w	r1, r2, #4
 800942a:	f100 8261 	bmi.w	80098f0 <_svfprintf_r+0xd38>
 800942e:	065c      	lsls	r4, r3, #25
 8009430:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009432:	f140 825a 	bpl.w	80098ea <_svfprintf_r+0xd32>
 8009436:	8814      	ldrh	r4, [r2, #0]
 8009438:	9109      	str	r1, [sp, #36]	; 0x24
 800943a:	2500      	movs	r5, #0
 800943c:	2201      	movs	r2, #1
 800943e:	e4b3      	b.n	8008da8 <_svfprintf_r+0x1f0>
 8009440:	2f00      	cmp	r7, #0
 8009442:	f43f aeb4 	beq.w	80091ae <_svfprintf_r+0x5f6>
 8009446:	2300      	movs	r3, #0
 8009448:	2101      	movs	r1, #1
 800944a:	461a      	mov	r2, r3
 800944c:	9104      	str	r1, [sp, #16]
 800944e:	f88d 70f4 	strb.w	r7, [sp, #244]	; 0xf4
 8009452:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 8009456:	930a      	str	r3, [sp, #40]	; 0x28
 8009458:	469a      	mov	sl, r3
 800945a:	930f      	str	r3, [sp, #60]	; 0x3c
 800945c:	9314      	str	r3, [sp, #80]	; 0x50
 800945e:	9311      	str	r3, [sp, #68]	; 0x44
 8009460:	9108      	str	r1, [sp, #32]
 8009462:	ae3d      	add	r6, sp, #244	; 0xf4
 8009464:	e594      	b.n	8008f90 <_svfprintf_r+0x3d8>
 8009466:	9815      	ldr	r0, [sp, #84]	; 0x54
 8009468:	ae56      	add	r6, sp, #344	; 0x158
 800946a:	0923      	lsrs	r3, r4, #4
 800946c:	f004 010f 	and.w	r1, r4, #15
 8009470:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8009474:	092a      	lsrs	r2, r5, #4
 8009476:	461c      	mov	r4, r3
 8009478:	4615      	mov	r5, r2
 800947a:	5c43      	ldrb	r3, [r0, r1]
 800947c:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8009480:	ea54 0305 	orrs.w	r3, r4, r5
 8009484:	d1f1      	bne.n	800946a <_svfprintf_r+0x8b2>
 8009486:	9b04      	ldr	r3, [sp, #16]
 8009488:	1b9b      	subs	r3, r3, r6
 800948a:	9308      	str	r3, [sp, #32]
 800948c:	e4a9      	b.n	8008de2 <_svfprintf_r+0x22a>
 800948e:	bf00      	nop
 8009490:	0800cbd0 	.word	0x0800cbd0
 8009494:	0800cbbc 	.word	0x0800cbbc
 8009498:	7fefffff 	.word	0x7fefffff
 800949c:	0800cbb0 	.word	0x0800cbb0
 80094a0:	0800cbac 	.word	0x0800cbac
 80094a4:	2f65      	cmp	r7, #101	; 0x65
 80094a6:	f340 80dc 	ble.w	8009662 <_svfprintf_r+0xaaa>
 80094aa:	2200      	movs	r2, #0
 80094ac:	2300      	movs	r3, #0
 80094ae:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80094b2:	f7f7 fc43 	bl	8000d3c <__aeabi_dcmpeq>
 80094b6:	2800      	cmp	r0, #0
 80094b8:	f000 8160 	beq.w	800977c <_svfprintf_r+0xbc4>
 80094bc:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80094be:	4aad      	ldr	r2, [pc, #692]	; (8009774 <_svfprintf_r+0xbbc>)
 80094c0:	f8c9 2000 	str.w	r2, [r9]
 80094c4:	3301      	adds	r3, #1
 80094c6:	3401      	adds	r4, #1
 80094c8:	2201      	movs	r2, #1
 80094ca:	2b07      	cmp	r3, #7
 80094cc:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
 80094d0:	f8c9 2004 	str.w	r2, [r9, #4]
 80094d4:	f300 843c 	bgt.w	8009d50 <_svfprintf_r+0x1198>
 80094d8:	f109 0908 	add.w	r9, r9, #8
 80094dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80094de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094e0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80094e2:	4293      	cmp	r3, r2
 80094e4:	f280 81e9 	bge.w	80098ba <_svfprintf_r+0xd02>
 80094e8:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80094ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094ec:	f8c9 2000 	str.w	r2, [r9]
 80094f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80094f2:	f8c9 2004 	str.w	r2, [r9, #4]
 80094f6:	3301      	adds	r3, #1
 80094f8:	4414      	add	r4, r2
 80094fa:	2b07      	cmp	r3, #7
 80094fc:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
 8009500:	f300 82ee 	bgt.w	8009ae0 <_svfprintf_r+0xf28>
 8009504:	f109 0908 	add.w	r9, r9, #8
 8009508:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800950a:	1e5d      	subs	r5, r3, #1
 800950c:	2d00      	cmp	r5, #0
 800950e:	f77f adfd 	ble.w	800910c <_svfprintf_r+0x554>
 8009512:	2d10      	cmp	r5, #16
 8009514:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009516:	4b98      	ldr	r3, [pc, #608]	; (8009778 <_svfprintf_r+0xbc0>)
 8009518:	f340 8403 	ble.w	8009d22 <_svfprintf_r+0x116a>
 800951c:	4619      	mov	r1, r3
 800951e:	2610      	movs	r6, #16
 8009520:	4623      	mov	r3, r4
 8009522:	9f03      	ldr	r7, [sp, #12]
 8009524:	f8dd a018 	ldr.w	sl, [sp, #24]
 8009528:	460c      	mov	r4, r1
 800952a:	e005      	b.n	8009538 <_svfprintf_r+0x980>
 800952c:	f109 0908 	add.w	r9, r9, #8
 8009530:	3d10      	subs	r5, #16
 8009532:	2d10      	cmp	r5, #16
 8009534:	f340 83f2 	ble.w	8009d1c <_svfprintf_r+0x1164>
 8009538:	3201      	adds	r2, #1
 800953a:	3310      	adds	r3, #16
 800953c:	2a07      	cmp	r2, #7
 800953e:	e9cd 232b 	strd	r2, r3, [sp, #172]	; 0xac
 8009542:	e9c9 4600 	strd	r4, r6, [r9]
 8009546:	ddf1      	ble.n	800952c <_svfprintf_r+0x974>
 8009548:	aa2a      	add	r2, sp, #168	; 0xa8
 800954a:	4651      	mov	r1, sl
 800954c:	4638      	mov	r0, r7
 800954e:	f002 ff9f 	bl	800c490 <__ssprint_r>
 8009552:	2800      	cmp	r0, #0
 8009554:	f47f ac03 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009558:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	; 0xac
 800955c:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009560:	e7e6      	b.n	8009530 <_svfprintf_r+0x978>
 8009562:	9b07      	ldr	r3, [sp, #28]
 8009564:	9a04      	ldr	r2, [sp, #16]
 8009566:	1a9d      	subs	r5, r3, r2
 8009568:	2d00      	cmp	r5, #0
 800956a:	f77f ad81 	ble.w	8009070 <_svfprintf_r+0x4b8>
 800956e:	2d10      	cmp	r5, #16
 8009570:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009572:	4b81      	ldr	r3, [pc, #516]	; (8009778 <_svfprintf_r+0xbc0>)
 8009574:	dd25      	ble.n	80095c2 <_svfprintf_r+0xa0a>
 8009576:	4649      	mov	r1, r9
 8009578:	4620      	mov	r0, r4
 800957a:	46b1      	mov	r9, r6
 800957c:	461c      	mov	r4, r3
 800957e:	9e06      	ldr	r6, [sp, #24]
 8009580:	e004      	b.n	800958c <_svfprintf_r+0x9d4>
 8009582:	3d10      	subs	r5, #16
 8009584:	2d10      	cmp	r5, #16
 8009586:	f101 0108 	add.w	r1, r1, #8
 800958a:	dd16      	ble.n	80095ba <_svfprintf_r+0xa02>
 800958c:	3201      	adds	r2, #1
 800958e:	3010      	adds	r0, #16
 8009590:	2310      	movs	r3, #16
 8009592:	2a07      	cmp	r2, #7
 8009594:	e9cd 202b 	strd	r2, r0, [sp, #172]	; 0xac
 8009598:	600c      	str	r4, [r1, #0]
 800959a:	604b      	str	r3, [r1, #4]
 800959c:	ddf1      	ble.n	8009582 <_svfprintf_r+0x9ca>
 800959e:	aa2a      	add	r2, sp, #168	; 0xa8
 80095a0:	4631      	mov	r1, r6
 80095a2:	9803      	ldr	r0, [sp, #12]
 80095a4:	f002 ff74 	bl	800c490 <__ssprint_r>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	f47f abd8 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 80095ae:	3d10      	subs	r5, #16
 80095b0:	2d10      	cmp	r5, #16
 80095b2:	e9dd 202b 	ldrd	r2, r0, [sp, #172]	; 0xac
 80095b6:	a92d      	add	r1, sp, #180	; 0xb4
 80095b8:	dce8      	bgt.n	800958c <_svfprintf_r+0x9d4>
 80095ba:	464e      	mov	r6, r9
 80095bc:	4623      	mov	r3, r4
 80095be:	4689      	mov	r9, r1
 80095c0:	4604      	mov	r4, r0
 80095c2:	3201      	adds	r2, #1
 80095c4:	442c      	add	r4, r5
 80095c6:	2a07      	cmp	r2, #7
 80095c8:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 80095cc:	e9c9 3500 	strd	r3, r5, [r9]
 80095d0:	f300 83b1 	bgt.w	8009d36 <_svfprintf_r+0x117e>
 80095d4:	f109 0908 	add.w	r9, r9, #8
 80095d8:	e54a      	b.n	8009070 <_svfprintf_r+0x4b8>
 80095da:	aa2a      	add	r2, sp, #168	; 0xa8
 80095dc:	9906      	ldr	r1, [sp, #24]
 80095de:	9803      	ldr	r0, [sp, #12]
 80095e0:	f002 ff56 	bl	800c490 <__ssprint_r>
 80095e4:	2800      	cmp	r0, #0
 80095e6:	f43f add3 	beq.w	8009190 <_svfprintf_r+0x5d8>
 80095ea:	f7ff bbb8 	b.w	8008d5e <_svfprintf_r+0x1a6>
 80095ee:	aa2a      	add	r2, sp, #168	; 0xa8
 80095f0:	9906      	ldr	r1, [sp, #24]
 80095f2:	9803      	ldr	r0, [sp, #12]
 80095f4:	f002 ff4c 	bl	800c490 <__ssprint_r>
 80095f8:	2800      	cmp	r0, #0
 80095fa:	f47f abb0 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 80095fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009600:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009602:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009606:	b91b      	cbnz	r3, 8009610 <_svfprintf_r+0xa58>
 8009608:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800960a:	2a00      	cmp	r2, #0
 800960c:	f000 8492 	beq.w	8009f34 <_svfprintf_r+0x137c>
 8009610:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009612:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8009614:	f8c9 1000 	str.w	r1, [r9]
 8009618:	9916      	ldr	r1, [sp, #88]	; 0x58
 800961a:	f8c9 1004 	str.w	r1, [r9, #4]
 800961e:	3201      	adds	r2, #1
 8009620:	440c      	add	r4, r1
 8009622:	2a07      	cmp	r2, #7
 8009624:	942c      	str	r4, [sp, #176]	; 0xb0
 8009626:	922b      	str	r2, [sp, #172]	; 0xac
 8009628:	f300 85a7 	bgt.w	800a17a <_svfprintf_r+0x15c2>
 800962c:	f109 0908 	add.w	r9, r9, #8
 8009630:	2b00      	cmp	r3, #0
 8009632:	f2c0 8620 	blt.w	800a276 <_svfprintf_r+0x16be>
 8009636:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009638:	3201      	adds	r2, #1
 800963a:	441c      	add	r4, r3
 800963c:	2a07      	cmp	r2, #7
 800963e:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 8009642:	e9c9 6300 	strd	r6, r3, [r9]
 8009646:	f77f ad5f 	ble.w	8009108 <_svfprintf_r+0x550>
 800964a:	aa2a      	add	r2, sp, #168	; 0xa8
 800964c:	9906      	ldr	r1, [sp, #24]
 800964e:	9803      	ldr	r0, [sp, #12]
 8009650:	f002 ff1e 	bl	800c490 <__ssprint_r>
 8009654:	2800      	cmp	r0, #0
 8009656:	f47f ab82 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800965a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800965c:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009660:	e554      	b.n	800910c <_svfprintf_r+0x554>
 8009662:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009664:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009666:	2a01      	cmp	r2, #1
 8009668:	f104 0401 	add.w	r4, r4, #1
 800966c:	f103 0501 	add.w	r5, r3, #1
 8009670:	f109 0708 	add.w	r7, r9, #8
 8009674:	f340 810e 	ble.w	8009894 <_svfprintf_r+0xcdc>
 8009678:	2301      	movs	r3, #1
 800967a:	2d07      	cmp	r5, #7
 800967c:	f8c9 6000 	str.w	r6, [r9]
 8009680:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
 8009684:	f8c9 3004 	str.w	r3, [r9, #4]
 8009688:	f300 831d 	bgt.w	8009cc6 <_svfprintf_r+0x110e>
 800968c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800968e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009690:	1c69      	adds	r1, r5, #1
 8009692:	441c      	add	r4, r3
 8009694:	2907      	cmp	r1, #7
 8009696:	910b      	str	r1, [sp, #44]	; 0x2c
 8009698:	e9cd 142b 	strd	r1, r4, [sp, #172]	; 0xac
 800969c:	e9c7 2300 	strd	r2, r3, [r7]
 80096a0:	f300 831d 	bgt.w	8009cde <_svfprintf_r+0x1126>
 80096a4:	3708      	adds	r7, #8
 80096a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096a8:	1c53      	adds	r3, r2, #1
 80096aa:	461d      	mov	r5, r3
 80096ac:	9508      	str	r5, [sp, #32]
 80096ae:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80096b0:	930e      	str	r3, [sp, #56]	; 0x38
 80096b2:	2200      	movs	r2, #0
 80096b4:	2300      	movs	r3, #0
 80096b6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80096ba:	f105 3aff 	add.w	sl, r5, #4294967295
 80096be:	f107 0908 	add.w	r9, r7, #8
 80096c2:	f7f7 fb3b 	bl	8000d3c <__aeabi_dcmpeq>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	f040 80a7 	bne.w	800981a <_svfprintf_r+0xc62>
 80096cc:	9d08      	ldr	r5, [sp, #32]
 80096ce:	f8c7 a004 	str.w	sl, [r7, #4]
 80096d2:	3601      	adds	r6, #1
 80096d4:	4454      	add	r4, sl
 80096d6:	2d07      	cmp	r5, #7
 80096d8:	603e      	str	r6, [r7, #0]
 80096da:	942c      	str	r4, [sp, #176]	; 0xb0
 80096dc:	952b      	str	r5, [sp, #172]	; 0xac
 80096de:	f300 81ef 	bgt.w	8009ac0 <_svfprintf_r+0xf08>
 80096e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096e4:	f107 0310 	add.w	r3, r7, #16
 80096e8:	3202      	adds	r2, #2
 80096ea:	464f      	mov	r7, r9
 80096ec:	9208      	str	r2, [sp, #32]
 80096ee:	4699      	mov	r9, r3
 80096f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80096f2:	607a      	str	r2, [r7, #4]
 80096f4:	4414      	add	r4, r2
 80096f6:	9a08      	ldr	r2, [sp, #32]
 80096f8:	942c      	str	r4, [sp, #176]	; 0xb0
 80096fa:	ab26      	add	r3, sp, #152	; 0x98
 80096fc:	2a07      	cmp	r2, #7
 80096fe:	922b      	str	r2, [sp, #172]	; 0xac
 8009700:	603b      	str	r3, [r7, #0]
 8009702:	f77f ad03 	ble.w	800910c <_svfprintf_r+0x554>
 8009706:	e7a0      	b.n	800964a <_svfprintf_r+0xa92>
 8009708:	2a01      	cmp	r2, #1
 800970a:	4698      	mov	r8, r3
 800970c:	f47f abb9 	bne.w	8008e82 <_svfprintf_r+0x2ca>
 8009710:	2d00      	cmp	r5, #0
 8009712:	bf08      	it	eq
 8009714:	2c0a      	cmpeq	r4, #10
 8009716:	f080 8293 	bcs.w	8009c40 <_svfprintf_r+0x1088>
 800971a:	ae56      	add	r6, sp, #344	; 0x158
 800971c:	3430      	adds	r4, #48	; 0x30
 800971e:	2301      	movs	r3, #1
 8009720:	f806 4d01 	strb.w	r4, [r6, #-1]!
 8009724:	9308      	str	r3, [sp, #32]
 8009726:	f7ff bb5c 	b.w	8008de2 <_svfprintf_r+0x22a>
 800972a:	aa2a      	add	r2, sp, #168	; 0xa8
 800972c:	9906      	ldr	r1, [sp, #24]
 800972e:	9803      	ldr	r0, [sp, #12]
 8009730:	f002 feae 	bl	800c490 <__ssprint_r>
 8009734:	2800      	cmp	r0, #0
 8009736:	f47f ab12 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800973a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800973c:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009740:	e482      	b.n	8009048 <_svfprintf_r+0x490>
 8009742:	aa2a      	add	r2, sp, #168	; 0xa8
 8009744:	9906      	ldr	r1, [sp, #24]
 8009746:	9803      	ldr	r0, [sp, #12]
 8009748:	f002 fea2 	bl	800c490 <__ssprint_r>
 800974c:	2800      	cmp	r0, #0
 800974e:	f47f ab06 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009752:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009754:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009758:	e486      	b.n	8009068 <_svfprintf_r+0x4b0>
 800975a:	aa2a      	add	r2, sp, #168	; 0xa8
 800975c:	9906      	ldr	r1, [sp, #24]
 800975e:	9803      	ldr	r0, [sp, #12]
 8009760:	f002 fe96 	bl	800c490 <__ssprint_r>
 8009764:	2800      	cmp	r0, #0
 8009766:	f47f aafa 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800976a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800976c:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009770:	e4b9      	b.n	80090e6 <_svfprintf_r+0x52e>
 8009772:	bf00      	nop
 8009774:	0800cbec 	.word	0x0800cbec
 8009778:	0800cc00 	.word	0x0800cc00
 800977c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800977e:	2b00      	cmp	r3, #0
 8009780:	f340 8175 	ble.w	8009a6e <_svfprintf_r+0xeb6>
 8009784:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009788:	4293      	cmp	r3, r2
 800978a:	bfa8      	it	ge
 800978c:	4613      	movge	r3, r2
 800978e:	2b00      	cmp	r3, #0
 8009790:	461d      	mov	r5, r3
 8009792:	dd0d      	ble.n	80097b0 <_svfprintf_r+0xbf8>
 8009794:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009796:	f8c9 6000 	str.w	r6, [r9]
 800979a:	3301      	adds	r3, #1
 800979c:	442c      	add	r4, r5
 800979e:	2b07      	cmp	r3, #7
 80097a0:	942c      	str	r4, [sp, #176]	; 0xb0
 80097a2:	f8c9 5004 	str.w	r5, [r9, #4]
 80097a6:	932b      	str	r3, [sp, #172]	; 0xac
 80097a8:	f300 84be 	bgt.w	800a128 <_svfprintf_r+0x1570>
 80097ac:	f109 0908 	add.w	r9, r9, #8
 80097b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097b2:	2d00      	cmp	r5, #0
 80097b4:	bfa8      	it	ge
 80097b6:	1b5b      	subge	r3, r3, r5
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	461d      	mov	r5, r3
 80097bc:	f340 81d4 	ble.w	8009b68 <_svfprintf_r+0xfb0>
 80097c0:	2d10      	cmp	r5, #16
 80097c2:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 80097c4:	4bbc      	ldr	r3, [pc, #752]	; (8009ab8 <_svfprintf_r+0xf00>)
 80097c6:	f340 81bb 	ble.w	8009b40 <_svfprintf_r+0xf88>
 80097ca:	4618      	mov	r0, r3
 80097cc:	4621      	mov	r1, r4
 80097ce:	464b      	mov	r3, r9
 80097d0:	2710      	movs	r7, #16
 80097d2:	46b1      	mov	r9, r6
 80097d4:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80097d8:	9c06      	ldr	r4, [sp, #24]
 80097da:	4606      	mov	r6, r0
 80097dc:	e004      	b.n	80097e8 <_svfprintf_r+0xc30>
 80097de:	3308      	adds	r3, #8
 80097e0:	3d10      	subs	r5, #16
 80097e2:	2d10      	cmp	r5, #16
 80097e4:	f340 81a7 	ble.w	8009b36 <_svfprintf_r+0xf7e>
 80097e8:	3201      	adds	r2, #1
 80097ea:	3110      	adds	r1, #16
 80097ec:	2a07      	cmp	r2, #7
 80097ee:	e9cd 212b 	strd	r2, r1, [sp, #172]	; 0xac
 80097f2:	e9c3 6700 	strd	r6, r7, [r3]
 80097f6:	ddf2      	ble.n	80097de <_svfprintf_r+0xc26>
 80097f8:	aa2a      	add	r2, sp, #168	; 0xa8
 80097fa:	4621      	mov	r1, r4
 80097fc:	4650      	mov	r0, sl
 80097fe:	f002 fe47 	bl	800c490 <__ssprint_r>
 8009802:	2800      	cmp	r0, #0
 8009804:	f47f aaab 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009808:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
 800980c:	ab2d      	add	r3, sp, #180	; 0xb4
 800980e:	e7e7      	b.n	80097e0 <_svfprintf_r+0xc28>
 8009810:	f8cd a020 	str.w	sl, [sp, #32]
 8009814:	ae56      	add	r6, sp, #344	; 0x158
 8009816:	f7ff bae4 	b.w	8008de2 <_svfprintf_r+0x22a>
 800981a:	f1ba 0f00 	cmp.w	sl, #0
 800981e:	f77f af67 	ble.w	80096f0 <_svfprintf_r+0xb38>
 8009822:	f1ba 0f10 	cmp.w	sl, #16
 8009826:	4ba4      	ldr	r3, [pc, #656]	; (8009ab8 <_svfprintf_r+0xf00>)
 8009828:	f340 864e 	ble.w	800a4c8 <_svfprintf_r+0x1910>
 800982c:	4619      	mov	r1, r3
 800982e:	4622      	mov	r2, r4
 8009830:	463b      	mov	r3, r7
 8009832:	2610      	movs	r6, #16
 8009834:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009838:	9c06      	ldr	r4, [sp, #24]
 800983a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800983c:	460f      	mov	r7, r1
 800983e:	e007      	b.n	8009850 <_svfprintf_r+0xc98>
 8009840:	3308      	adds	r3, #8
 8009842:	f1aa 0a10 	sub.w	sl, sl, #16
 8009846:	f1ba 0f10 	cmp.w	sl, #16
 800984a:	f340 828d 	ble.w	8009d68 <_svfprintf_r+0x11b0>
 800984e:	3501      	adds	r5, #1
 8009850:	3210      	adds	r2, #16
 8009852:	2d07      	cmp	r5, #7
 8009854:	e9cd 522b 	strd	r5, r2, [sp, #172]	; 0xac
 8009858:	e9c3 7600 	strd	r7, r6, [r3]
 800985c:	ddf0      	ble.n	8009840 <_svfprintf_r+0xc88>
 800985e:	aa2a      	add	r2, sp, #168	; 0xa8
 8009860:	4621      	mov	r1, r4
 8009862:	4648      	mov	r0, r9
 8009864:	f002 fe14 	bl	800c490 <__ssprint_r>
 8009868:	2800      	cmp	r0, #0
 800986a:	f47f aa78 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800986e:	e9dd 522b 	ldrd	r5, r2, [sp, #172]	; 0xac
 8009872:	ab2d      	add	r3, sp, #180	; 0xb4
 8009874:	e7e5      	b.n	8009842 <_svfprintf_r+0xc8a>
 8009876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009878:	f018 0f10 	tst.w	r8, #16
 800987c:	f102 0304 	add.w	r3, r2, #4
 8009880:	d140      	bne.n	8009904 <_svfprintf_r+0xd4c>
 8009882:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009888:	d038      	beq.n	80098fc <_svfprintf_r+0xd44>
 800988a:	8814      	ldrh	r4, [r2, #0]
 800988c:	9309      	str	r3, [sp, #36]	; 0x24
 800988e:	2500      	movs	r5, #0
 8009890:	f7ff ba87 	b.w	8008da2 <_svfprintf_r+0x1ea>
 8009894:	f018 0f01 	tst.w	r8, #1
 8009898:	f47f aeee 	bne.w	8009678 <_svfprintf_r+0xac0>
 800989c:	2201      	movs	r2, #1
 800989e:	2d07      	cmp	r5, #7
 80098a0:	f8c9 6000 	str.w	r6, [r9]
 80098a4:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
 80098a8:	f8c9 2004 	str.w	r2, [r9, #4]
 80098ac:	f300 8108 	bgt.w	8009ac0 <_svfprintf_r+0xf08>
 80098b0:	3302      	adds	r3, #2
 80098b2:	9308      	str	r3, [sp, #32]
 80098b4:	f109 0910 	add.w	r9, r9, #16
 80098b8:	e71a      	b.n	80096f0 <_svfprintf_r+0xb38>
 80098ba:	f018 0f01 	tst.w	r8, #1
 80098be:	f47f ae13 	bne.w	80094e8 <_svfprintf_r+0x930>
 80098c2:	e423      	b.n	800910c <_svfprintf_r+0x554>
 80098c4:	aa2a      	add	r2, sp, #168	; 0xa8
 80098c6:	9906      	ldr	r1, [sp, #24]
 80098c8:	9803      	ldr	r0, [sp, #12]
 80098ca:	f002 fde1 	bl	800c490 <__ssprint_r>
 80098ce:	2800      	cmp	r0, #0
 80098d0:	f47f aa45 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 80098d4:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80098d6:	e450      	b.n	800917a <_svfprintf_r+0x5c2>
 80098d8:	f418 7f00 	tst.w	r8, #512	; 0x200
 80098dc:	f040 830d 	bne.w	8009efa <_svfprintf_r+0x1342>
 80098e0:	6814      	ldr	r4, [r2, #0]
 80098e2:	9309      	str	r3, [sp, #36]	; 0x24
 80098e4:	2500      	movs	r5, #0
 80098e6:	f7ff bb10 	b.w	8008f0a <_svfprintf_r+0x352>
 80098ea:	0598      	lsls	r0, r3, #22
 80098ec:	f100 830f 	bmi.w	8009f0e <_svfprintf_r+0x1356>
 80098f0:	6814      	ldr	r4, [r2, #0]
 80098f2:	9109      	str	r1, [sp, #36]	; 0x24
 80098f4:	2201      	movs	r2, #1
 80098f6:	2500      	movs	r5, #0
 80098f8:	f7ff ba56 	b.w	8008da8 <_svfprintf_r+0x1f0>
 80098fc:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009900:	f040 8313 	bne.w	8009f2a <_svfprintf_r+0x1372>
 8009904:	6814      	ldr	r4, [r2, #0]
 8009906:	9309      	str	r3, [sp, #36]	; 0x24
 8009908:	2500      	movs	r5, #0
 800990a:	f7ff ba4a 	b.w	8008da2 <_svfprintf_r+0x1ea>
 800990e:	0598      	lsls	r0, r3, #22
 8009910:	f100 8303 	bmi.w	8009f1a <_svfprintf_r+0x1362>
 8009914:	680c      	ldr	r4, [r1, #0]
 8009916:	9209      	str	r2, [sp, #36]	; 0x24
 8009918:	17e5      	asrs	r5, r4, #31
 800991a:	4620      	mov	r0, r4
 800991c:	4629      	mov	r1, r5
 800991e:	f7ff ba96 	b.w	8008e4e <_svfprintf_r+0x296>
 8009922:	9a05      	ldr	r2, [sp, #20]
 8009924:	4610      	mov	r0, r2
 8009926:	17d1      	asrs	r1, r2, #31
 8009928:	e9c3 0100 	strd	r0, r1, [r3]
 800992c:	465e      	mov	r6, fp
 800992e:	e43a      	b.n	80091a6 <_svfprintf_r+0x5ee>
 8009930:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009934:	4602      	mov	r2, r0
 8009936:	460b      	mov	r3, r1
 8009938:	f7f7 fa32 	bl	8000da0 <__aeabi_dcmpun>
 800993c:	2800      	cmp	r0, #0
 800993e:	f040 8599 	bne.w	800a474 <_svfprintf_r+0x18bc>
 8009942:	2f61      	cmp	r7, #97	; 0x61
 8009944:	f000 8407 	beq.w	800a156 <_svfprintf_r+0x159e>
 8009948:	2f41      	cmp	r7, #65	; 0x41
 800994a:	f000 82f9 	beq.w	8009f40 <_svfprintf_r+0x1388>
 800994e:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8009952:	f027 0220 	bic.w	r2, r7, #32
 8009956:	f1ba 3fff 	cmp.w	sl, #4294967295
 800995a:	930e      	str	r3, [sp, #56]	; 0x38
 800995c:	9204      	str	r2, [sp, #16]
 800995e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009960:	f000 851f 	beq.w	800a3a2 <_svfprintf_r+0x17ea>
 8009964:	2a47      	cmp	r2, #71	; 0x47
 8009966:	f000 8516 	beq.w	800a396 <_svfprintf_r+0x17de>
 800996a:	2b00      	cmp	r3, #0
 800996c:	f2c0 83e9 	blt.w	800a142 <_svfprintf_r+0x158a>
 8009970:	ed9d 7b12 	vldr	d7, [sp, #72]	; 0x48
 8009974:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 8009978:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 800997c:	2f66      	cmp	r7, #102	; 0x66
 800997e:	f000 84dd 	beq.w	800a33c <_svfprintf_r+0x1784>
 8009982:	2f46      	cmp	r7, #70	; 0x46
 8009984:	f000 8562 	beq.w	800a44c <_svfprintf_r+0x1894>
 8009988:	9b04      	ldr	r3, [sp, #16]
 800998a:	9803      	ldr	r0, [sp, #12]
 800998c:	2b45      	cmp	r3, #69	; 0x45
 800998e:	bf0c      	ite	eq
 8009990:	f10a 0501 	addeq.w	r5, sl, #1
 8009994:	4655      	movne	r5, sl
 8009996:	aa28      	add	r2, sp, #160	; 0xa0
 8009998:	ab25      	add	r3, sp, #148	; 0x94
 800999a:	e9cd 3200 	strd	r3, r2, [sp]
 800999e:	2102      	movs	r1, #2
 80099a0:	ab24      	add	r3, sp, #144	; 0x90
 80099a2:	462a      	mov	r2, r5
 80099a4:	ed9d 0b1e 	vldr	d0, [sp, #120]	; 0x78
 80099a8:	f000 fede 	bl	800a768 <_dtoa_r>
 80099ac:	2f67      	cmp	r7, #103	; 0x67
 80099ae:	4606      	mov	r6, r0
 80099b0:	f040 8595 	bne.w	800a4de <_svfprintf_r+0x1926>
 80099b4:	f018 0f01 	tst.w	r8, #1
 80099b8:	f040 84f7 	bne.w	800a3aa <_svfprintf_r+0x17f2>
 80099bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80099be:	4640      	mov	r0, r8
 80099c0:	1b9b      	subs	r3, r3, r6
 80099c2:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 80099c6:	9310      	str	r3, [sp, #64]	; 0x40
 80099c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80099ca:	9311      	str	r3, [sp, #68]	; 0x44
 80099cc:	9b04      	ldr	r3, [sp, #16]
 80099ce:	2b47      	cmp	r3, #71	; 0x47
 80099d0:	f000 8371 	beq.w	800a0b6 <_svfprintf_r+0x14fe>
 80099d4:	9b04      	ldr	r3, [sp, #16]
 80099d6:	2b46      	cmp	r3, #70	; 0x46
 80099d8:	f000 8407 	beq.w	800a1ea <_svfprintf_r+0x1632>
 80099dc:	9904      	ldr	r1, [sp, #16]
 80099de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80099e0:	b2fa      	uxtb	r2, r7
 80099e2:	2941      	cmp	r1, #65	; 0x41
 80099e4:	bf08      	it	eq
 80099e6:	320f      	addeq	r2, #15
 80099e8:	f103 33ff 	add.w	r3, r3, #4294967295
 80099ec:	bf06      	itte	eq
 80099ee:	b2d2      	uxtbeq	r2, r2
 80099f0:	2101      	moveq	r1, #1
 80099f2:	2100      	movne	r1, #0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	9324      	str	r3, [sp, #144]	; 0x90
 80099f8:	bfb8      	it	lt
 80099fa:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 80099fc:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 8009a00:	bfba      	itte	lt
 8009a02:	f1c3 0301 	rsblt	r3, r3, #1
 8009a06:	222d      	movlt	r2, #45	; 0x2d
 8009a08:	222b      	movge	r2, #43	; 0x2b
 8009a0a:	2b09      	cmp	r3, #9
 8009a0c:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 8009a10:	f300 84e5 	bgt.w	800a3de <_svfprintf_r+0x1826>
 8009a14:	2900      	cmp	r1, #0
 8009a16:	f040 856a 	bne.w	800a4ee <_svfprintf_r+0x1936>
 8009a1a:	2230      	movs	r2, #48	; 0x30
 8009a1c:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 8009a20:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 8009a24:	3330      	adds	r3, #48	; 0x30
 8009a26:	7013      	strb	r3, [r2, #0]
 8009a28:	1c53      	adds	r3, r2, #1
 8009a2a:	aa26      	add	r2, sp, #152	; 0x98
 8009a2c:	1a9b      	subs	r3, r3, r2
 8009a2e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009a30:	9319      	str	r3, [sp, #100]	; 0x64
 8009a32:	2a01      	cmp	r2, #1
 8009a34:	4413      	add	r3, r2
 8009a36:	9308      	str	r3, [sp, #32]
 8009a38:	f340 8528 	ble.w	800a48c <_svfprintf_r+0x18d4>
 8009a3c:	9b08      	ldr	r3, [sp, #32]
 8009a3e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a40:	4413      	add	r3, r2
 8009a42:	9308      	str	r3, [sp, #32]
 8009a44:	2300      	movs	r3, #0
 8009a46:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a48:	9314      	str	r3, [sp, #80]	; 0x50
 8009a4a:	9311      	str	r3, [sp, #68]	; 0x44
 8009a4c:	9b08      	ldr	r3, [sp, #32]
 8009a4e:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 8009a52:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a56:	f440 7880 	orr.w	r8, r0, #256	; 0x100
 8009a5a:	9304      	str	r3, [sp, #16]
 8009a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f040 833c 	bne.w	800a0dc <_svfprintf_r+0x1524>
 8009a64:	469a      	mov	sl, r3
 8009a66:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 8009a6a:	f7ff b9c6 	b.w	8008dfa <_svfprintf_r+0x242>
 8009a6e:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009a70:	4912      	ldr	r1, [pc, #72]	; (8009abc <_svfprintf_r+0xf04>)
 8009a72:	f8c9 1000 	str.w	r1, [r9]
 8009a76:	3201      	adds	r2, #1
 8009a78:	3401      	adds	r4, #1
 8009a7a:	2101      	movs	r1, #1
 8009a7c:	2a07      	cmp	r2, #7
 8009a7e:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 8009a82:	f8c9 1004 	str.w	r1, [r9, #4]
 8009a86:	f73f adb2 	bgt.w	80095ee <_svfprintf_r+0xa36>
 8009a8a:	f109 0908 	add.w	r9, r9, #8
 8009a8e:	e5ba      	b.n	8009606 <_svfprintf_r+0xa4e>
 8009a90:	2140      	movs	r1, #64	; 0x40
 8009a92:	9803      	ldr	r0, [sp, #12]
 8009a94:	f001 feca 	bl	800b82c <_malloc_r>
 8009a98:	9b06      	ldr	r3, [sp, #24]
 8009a9a:	6018      	str	r0, [r3, #0]
 8009a9c:	6118      	str	r0, [r3, #16]
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	f000 8553 	beq.w	800a54a <_svfprintf_r+0x1992>
 8009aa4:	9a06      	ldr	r2, [sp, #24]
 8009aa6:	2340      	movs	r3, #64	; 0x40
 8009aa8:	6153      	str	r3, [r2, #20]
 8009aaa:	f7ff b89c 	b.w	8008be6 <_svfprintf_r+0x2e>
 8009aae:	4252      	negs	r2, r2
 8009ab0:	9207      	str	r2, [sp, #28]
 8009ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ab4:	f7ff ba56 	b.w	8008f64 <_svfprintf_r+0x3ac>
 8009ab8:	0800cc00 	.word	0x0800cc00
 8009abc:	0800cbec 	.word	0x0800cbec
 8009ac0:	aa2a      	add	r2, sp, #168	; 0xa8
 8009ac2:	9906      	ldr	r1, [sp, #24]
 8009ac4:	9803      	ldr	r0, [sp, #12]
 8009ac6:	f002 fce3 	bl	800c490 <__ssprint_r>
 8009aca:	2800      	cmp	r0, #0
 8009acc:	f47f a947 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009ad0:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
 8009ad4:	3301      	adds	r3, #1
 8009ad6:	9308      	str	r3, [sp, #32]
 8009ad8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009adc:	af2d      	add	r7, sp, #180	; 0xb4
 8009ade:	e607      	b.n	80096f0 <_svfprintf_r+0xb38>
 8009ae0:	aa2a      	add	r2, sp, #168	; 0xa8
 8009ae2:	9906      	ldr	r1, [sp, #24]
 8009ae4:	9803      	ldr	r0, [sp, #12]
 8009ae6:	f002 fcd3 	bl	800c490 <__ssprint_r>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	f47f a937 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009af0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009af2:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009af6:	e507      	b.n	8009508 <_svfprintf_r+0x950>
 8009af8:	4653      	mov	r3, sl
 8009afa:	2b06      	cmp	r3, #6
 8009afc:	bf28      	it	cs
 8009afe:	2306      	movcs	r3, #6
 8009b00:	46b2      	mov	sl, r6
 8009b02:	960f      	str	r6, [sp, #60]	; 0x3c
 8009b04:	9614      	str	r6, [sp, #80]	; 0x50
 8009b06:	9611      	str	r6, [sp, #68]	; 0x44
 8009b08:	960a      	str	r6, [sp, #40]	; 0x28
 8009b0a:	4632      	mov	r2, r6
 8009b0c:	9304      	str	r3, [sp, #16]
 8009b0e:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8009b12:	4ea4      	ldr	r6, [pc, #656]	; (8009da4 <_svfprintf_r+0x11ec>)
 8009b14:	f7ff b971 	b.w	8008dfa <_svfprintf_r+0x242>
 8009b18:	aa2a      	add	r2, sp, #168	; 0xa8
 8009b1a:	9906      	ldr	r1, [sp, #24]
 8009b1c:	9803      	ldr	r0, [sp, #12]
 8009b1e:	f002 fcb7 	bl	800c490 <__ssprint_r>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	f47f a91b 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009b28:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 8009b2c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009b2e:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009b32:	f7ff ba79 	b.w	8009028 <_svfprintf_r+0x470>
 8009b36:	460c      	mov	r4, r1
 8009b38:	4631      	mov	r1, r6
 8009b3a:	464e      	mov	r6, r9
 8009b3c:	4699      	mov	r9, r3
 8009b3e:	460b      	mov	r3, r1
 8009b40:	3201      	adds	r2, #1
 8009b42:	442c      	add	r4, r5
 8009b44:	2a07      	cmp	r2, #7
 8009b46:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 8009b4a:	e9c9 3500 	strd	r3, r5, [r9]
 8009b4e:	f340 81d1 	ble.w	8009ef4 <_svfprintf_r+0x133c>
 8009b52:	aa2a      	add	r2, sp, #168	; 0xa8
 8009b54:	9906      	ldr	r1, [sp, #24]
 8009b56:	9803      	ldr	r0, [sp, #12]
 8009b58:	f002 fc9a 	bl	800c490 <__ssprint_r>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	f47f a8fe 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009b62:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009b64:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009b68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b6a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009b6e:	4433      	add	r3, r6
 8009b70:	469a      	mov	sl, r3
 8009b72:	f040 811b 	bne.w	8009dac <_svfprintf_r+0x11f4>
 8009b76:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009b78:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	db49      	blt.n	8009c12 <_svfprintf_r+0x105a>
 8009b7e:	f018 0f01 	tst.w	r8, #1
 8009b82:	d146      	bne.n	8009c12 <_svfprintf_r+0x105a>
 8009b84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009b86:	18b5      	adds	r5, r6, r2
 8009b88:	eba5 050a 	sub.w	r5, r5, sl
 8009b8c:	1ad3      	subs	r3, r2, r3
 8009b8e:	429d      	cmp	r5, r3
 8009b90:	bfa8      	it	ge
 8009b92:	461d      	movge	r5, r3
 8009b94:	2d00      	cmp	r5, #0
 8009b96:	dd0d      	ble.n	8009bb4 <_svfprintf_r+0xffc>
 8009b98:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009b9a:	f8c9 a000 	str.w	sl, [r9]
 8009b9e:	3201      	adds	r2, #1
 8009ba0:	442c      	add	r4, r5
 8009ba2:	2a07      	cmp	r2, #7
 8009ba4:	942c      	str	r4, [sp, #176]	; 0xb0
 8009ba6:	f8c9 5004 	str.w	r5, [r9, #4]
 8009baa:	922b      	str	r2, [sp, #172]	; 0xac
 8009bac:	f300 833c 	bgt.w	800a228 <_svfprintf_r+0x1670>
 8009bb0:	f109 0908 	add.w	r9, r9, #8
 8009bb4:	2d00      	cmp	r5, #0
 8009bb6:	bfac      	ite	ge
 8009bb8:	1b5d      	subge	r5, r3, r5
 8009bba:	461d      	movlt	r5, r3
 8009bbc:	2d00      	cmp	r5, #0
 8009bbe:	f77f aaa5 	ble.w	800910c <_svfprintf_r+0x554>
 8009bc2:	2d10      	cmp	r5, #16
 8009bc4:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009bc6:	4b78      	ldr	r3, [pc, #480]	; (8009da8 <_svfprintf_r+0x11f0>)
 8009bc8:	f340 80ab 	ble.w	8009d22 <_svfprintf_r+0x116a>
 8009bcc:	4619      	mov	r1, r3
 8009bce:	2610      	movs	r6, #16
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	9f03      	ldr	r7, [sp, #12]
 8009bd4:	f8dd a018 	ldr.w	sl, [sp, #24]
 8009bd8:	460c      	mov	r4, r1
 8009bda:	e005      	b.n	8009be8 <_svfprintf_r+0x1030>
 8009bdc:	f109 0908 	add.w	r9, r9, #8
 8009be0:	3d10      	subs	r5, #16
 8009be2:	2d10      	cmp	r5, #16
 8009be4:	f340 809a 	ble.w	8009d1c <_svfprintf_r+0x1164>
 8009be8:	3201      	adds	r2, #1
 8009bea:	3310      	adds	r3, #16
 8009bec:	2a07      	cmp	r2, #7
 8009bee:	e9cd 232b 	strd	r2, r3, [sp, #172]	; 0xac
 8009bf2:	e9c9 4600 	strd	r4, r6, [r9]
 8009bf6:	ddf1      	ble.n	8009bdc <_svfprintf_r+0x1024>
 8009bf8:	aa2a      	add	r2, sp, #168	; 0xa8
 8009bfa:	4651      	mov	r1, sl
 8009bfc:	4638      	mov	r0, r7
 8009bfe:	f002 fc47 	bl	800c490 <__ssprint_r>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	f47f a8ab 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009c08:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	; 0xac
 8009c0c:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009c10:	e7e6      	b.n	8009be0 <_svfprintf_r+0x1028>
 8009c12:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009c14:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8009c16:	f8c9 1000 	str.w	r1, [r9]
 8009c1a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009c1c:	f8c9 1004 	str.w	r1, [r9, #4]
 8009c20:	3201      	adds	r2, #1
 8009c22:	440c      	add	r4, r1
 8009c24:	2a07      	cmp	r2, #7
 8009c26:	942c      	str	r4, [sp, #176]	; 0xb0
 8009c28:	922b      	str	r2, [sp, #172]	; 0xac
 8009c2a:	f300 82b5 	bgt.w	800a198 <_svfprintf_r+0x15e0>
 8009c2e:	f109 0908 	add.w	r9, r9, #8
 8009c32:	e7a7      	b.n	8009b84 <_svfprintf_r+0xfcc>
 8009c34:	2d00      	cmp	r5, #0
 8009c36:	bf08      	it	eq
 8009c38:	2c0a      	cmpeq	r4, #10
 8009c3a:	4698      	mov	r8, r3
 8009c3c:	f4ff ad6d 	bcc.w	800971a <_svfprintf_r+0xb62>
 8009c40:	f408 6380 	and.w	r3, r8, #1024	; 0x400
 8009c44:	2200      	movs	r2, #0
 8009c46:	f8cd 9020 	str.w	r9, [sp, #32]
 8009c4a:	970a      	str	r7, [sp, #40]	; 0x28
 8009c4c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 8009c50:	ae56      	add	r6, sp, #344	; 0x158
 8009c52:	4691      	mov	r9, r2
 8009c54:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009c58:	461f      	mov	r7, r3
 8009c5a:	e00a      	b.n	8009c72 <_svfprintf_r+0x10ba>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	4620      	mov	r0, r4
 8009c60:	4629      	mov	r1, r5
 8009c62:	220a      	movs	r2, #10
 8009c64:	f7f7 f92a 	bl	8000ebc <__aeabi_uldivmod>
 8009c68:	4604      	mov	r4, r0
 8009c6a:	460d      	mov	r5, r1
 8009c6c:	ea54 0305 	orrs.w	r3, r4, r5
 8009c70:	d046      	beq.n	8009d00 <_svfprintf_r+0x1148>
 8009c72:	220a      	movs	r2, #10
 8009c74:	2300      	movs	r3, #0
 8009c76:	4620      	mov	r0, r4
 8009c78:	4629      	mov	r1, r5
 8009c7a:	f7f7 f91f 	bl	8000ebc <__aeabi_uldivmod>
 8009c7e:	3230      	adds	r2, #48	; 0x30
 8009c80:	f806 2c01 	strb.w	r2, [r6, #-1]
 8009c84:	f109 0901 	add.w	r9, r9, #1
 8009c88:	3e01      	subs	r6, #1
 8009c8a:	2f00      	cmp	r7, #0
 8009c8c:	d0e6      	beq.n	8009c5c <_svfprintf_r+0x10a4>
 8009c8e:	f898 3000 	ldrb.w	r3, [r8]
 8009c92:	4599      	cmp	r9, r3
 8009c94:	d1e2      	bne.n	8009c5c <_svfprintf_r+0x10a4>
 8009c96:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 8009c9a:	d0df      	beq.n	8009c5c <_svfprintf_r+0x10a4>
 8009c9c:	2d00      	cmp	r5, #0
 8009c9e:	bf08      	it	eq
 8009ca0:	2c0a      	cmpeq	r4, #10
 8009ca2:	d3db      	bcc.n	8009c5c <_svfprintf_r+0x10a4>
 8009ca4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ca6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ca8:	1af6      	subs	r6, r6, r3
 8009caa:	461a      	mov	r2, r3
 8009cac:	4630      	mov	r0, r6
 8009cae:	f002 fbbd 	bl	800c42c <strncpy>
 8009cb2:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f000 8389 	beq.w	800a3ce <_svfprintf_r+0x1816>
 8009cbc:	f108 0801 	add.w	r8, r8, #1
 8009cc0:	f04f 0900 	mov.w	r9, #0
 8009cc4:	e7ca      	b.n	8009c5c <_svfprintf_r+0x10a4>
 8009cc6:	aa2a      	add	r2, sp, #168	; 0xa8
 8009cc8:	9906      	ldr	r1, [sp, #24]
 8009cca:	9803      	ldr	r0, [sp, #12]
 8009ccc:	f002 fbe0 	bl	800c490 <__ssprint_r>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	f47f a844 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009cd6:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
 8009cda:	af2d      	add	r7, sp, #180	; 0xb4
 8009cdc:	e4d6      	b.n	800968c <_svfprintf_r+0xad4>
 8009cde:	aa2a      	add	r2, sp, #168	; 0xa8
 8009ce0:	9906      	ldr	r1, [sp, #24]
 8009ce2:	9803      	ldr	r0, [sp, #12]
 8009ce4:	f002 fbd4 	bl	800c490 <__ssprint_r>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	f47f a838 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009cee:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
 8009cf2:	af2d      	add	r7, sp, #180	; 0xb4
 8009cf4:	930b      	str	r3, [sp, #44]	; 0x2c
 8009cf6:	e4d6      	b.n	80096a6 <_svfprintf_r+0xaee>
 8009cf8:	2a01      	cmp	r2, #1
 8009cfa:	f47f a8c2 	bne.w	8008e82 <_svfprintf_r+0x2ca>
 8009cfe:	e50c      	b.n	800971a <_svfprintf_r+0xb62>
 8009d00:	9b04      	ldr	r3, [sp, #16]
 8009d02:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8009d06:	1b9b      	subs	r3, r3, r6
 8009d08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d0c:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8009d10:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009d12:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8009d16:	9308      	str	r3, [sp, #32]
 8009d18:	f7ff b863 	b.w	8008de2 <_svfprintf_r+0x22a>
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	461c      	mov	r4, r3
 8009d20:	460b      	mov	r3, r1
 8009d22:	3201      	adds	r2, #1
 8009d24:	442c      	add	r4, r5
 8009d26:	2a07      	cmp	r2, #7
 8009d28:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 8009d2c:	e9c9 3500 	strd	r3, r5, [r9]
 8009d30:	f77f a9ea 	ble.w	8009108 <_svfprintf_r+0x550>
 8009d34:	e489      	b.n	800964a <_svfprintf_r+0xa92>
 8009d36:	aa2a      	add	r2, sp, #168	; 0xa8
 8009d38:	9906      	ldr	r1, [sp, #24]
 8009d3a:	9803      	ldr	r0, [sp, #12]
 8009d3c:	f002 fba8 	bl	800c490 <__ssprint_r>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	f47f a80c 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009d46:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009d48:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009d4c:	f7ff b990 	b.w	8009070 <_svfprintf_r+0x4b8>
 8009d50:	aa2a      	add	r2, sp, #168	; 0xa8
 8009d52:	9906      	ldr	r1, [sp, #24]
 8009d54:	9803      	ldr	r0, [sp, #12]
 8009d56:	f002 fb9b 	bl	800c490 <__ssprint_r>
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	f47e afff 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009d60:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 8009d64:	f7ff bbba 	b.w	80094dc <_svfprintf_r+0x924>
 8009d68:	4614      	mov	r4, r2
 8009d6a:	463a      	mov	r2, r7
 8009d6c:	461f      	mov	r7, r3
 8009d6e:	4613      	mov	r3, r2
 8009d70:	462a      	mov	r2, r5
 8009d72:	3201      	adds	r2, #1
 8009d74:	9208      	str	r2, [sp, #32]
 8009d76:	f107 0208 	add.w	r2, r7, #8
 8009d7a:	e9c7 3a00 	strd	r3, sl, [r7]
 8009d7e:	9b08      	ldr	r3, [sp, #32]
 8009d80:	932b      	str	r3, [sp, #172]	; 0xac
 8009d82:	4454      	add	r4, sl
 8009d84:	2b07      	cmp	r3, #7
 8009d86:	942c      	str	r4, [sp, #176]	; 0xb0
 8009d88:	f73f ae9a 	bgt.w	8009ac0 <_svfprintf_r+0xf08>
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	9308      	str	r3, [sp, #32]
 8009d90:	f102 0908 	add.w	r9, r2, #8
 8009d94:	4617      	mov	r7, r2
 8009d96:	e4ab      	b.n	80096f0 <_svfprintf_r+0xb38>
 8009d98:	9a05      	ldr	r2, [sp, #20]
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	465e      	mov	r6, fp
 8009d9e:	f7ff ba02 	b.w	80091a6 <_svfprintf_r+0x5ee>
 8009da2:	bf00      	nop
 8009da4:	0800cbe4 	.word	0x0800cbe4
 8009da8:	0800cc00 	.word	0x0800cc00
 8009dac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009db2:	18f3      	adds	r3, r6, r3
 8009db4:	9308      	str	r3, [sp, #32]
 8009db6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009db8:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009dbc:	464a      	mov	r2, r9
 8009dbe:	960c      	str	r6, [sp, #48]	; 0x30
 8009dc0:	4fc2      	ldr	r7, [pc, #776]	; (800a0cc <_svfprintf_r+0x1514>)
 8009dc2:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 8009dc6:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009dca:	f8dd b018 	ldr.w	fp, [sp, #24]
 8009dce:	4656      	mov	r6, sl
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d05e      	beq.n	8009e98 <_svfprintf_r+0x12e0>
 8009dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d15f      	bne.n	8009ea0 <_svfprintf_r+0x12e8>
 8009de0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009de2:	3b01      	subs	r3, #1
 8009de4:	f108 38ff 	add.w	r8, r8, #4294967295
 8009de8:	9314      	str	r3, [sp, #80]	; 0x50
 8009dea:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009dec:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009dee:	6010      	str	r0, [r2, #0]
 8009df0:	3301      	adds	r3, #1
 8009df2:	4449      	add	r1, r9
 8009df4:	2b07      	cmp	r3, #7
 8009df6:	912c      	str	r1, [sp, #176]	; 0xb0
 8009df8:	f8c2 9004 	str.w	r9, [r2, #4]
 8009dfc:	932b      	str	r3, [sp, #172]	; 0xac
 8009dfe:	dc53      	bgt.n	8009ea8 <_svfprintf_r+0x12f0>
 8009e00:	3208      	adds	r2, #8
 8009e02:	9808      	ldr	r0, [sp, #32]
 8009e04:	f898 3000 	ldrb.w	r3, [r8]
 8009e08:	1b85      	subs	r5, r0, r6
 8009e0a:	429d      	cmp	r5, r3
 8009e0c:	bfa8      	it	ge
 8009e0e:	461d      	movge	r5, r3
 8009e10:	2d00      	cmp	r5, #0
 8009e12:	dd0b      	ble.n	8009e2c <_svfprintf_r+0x1274>
 8009e14:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009e16:	6016      	str	r6, [r2, #0]
 8009e18:	3301      	adds	r3, #1
 8009e1a:	4429      	add	r1, r5
 8009e1c:	2b07      	cmp	r3, #7
 8009e1e:	912c      	str	r1, [sp, #176]	; 0xb0
 8009e20:	6055      	str	r5, [r2, #4]
 8009e22:	932b      	str	r3, [sp, #172]	; 0xac
 8009e24:	dc4b      	bgt.n	8009ebe <_svfprintf_r+0x1306>
 8009e26:	f898 3000 	ldrb.w	r3, [r8]
 8009e2a:	3208      	adds	r2, #8
 8009e2c:	2d00      	cmp	r5, #0
 8009e2e:	bfac      	ite	ge
 8009e30:	1b5d      	subge	r5, r3, r5
 8009e32:	461d      	movlt	r5, r3
 8009e34:	2d00      	cmp	r5, #0
 8009e36:	dd2b      	ble.n	8009e90 <_svfprintf_r+0x12d8>
 8009e38:	2d10      	cmp	r5, #16
 8009e3a:	982b      	ldr	r0, [sp, #172]	; 0xac
 8009e3c:	dd1c      	ble.n	8009e78 <_svfprintf_r+0x12c0>
 8009e3e:	2410      	movs	r4, #16
 8009e40:	e004      	b.n	8009e4c <_svfprintf_r+0x1294>
 8009e42:	3d10      	subs	r5, #16
 8009e44:	2d10      	cmp	r5, #16
 8009e46:	f102 0208 	add.w	r2, r2, #8
 8009e4a:	dd15      	ble.n	8009e78 <_svfprintf_r+0x12c0>
 8009e4c:	3001      	adds	r0, #1
 8009e4e:	3110      	adds	r1, #16
 8009e50:	2807      	cmp	r0, #7
 8009e52:	e9cd 012b 	strd	r0, r1, [sp, #172]	; 0xac
 8009e56:	e9c2 7400 	strd	r7, r4, [r2]
 8009e5a:	ddf2      	ble.n	8009e42 <_svfprintf_r+0x128a>
 8009e5c:	aa2a      	add	r2, sp, #168	; 0xa8
 8009e5e:	4659      	mov	r1, fp
 8009e60:	4650      	mov	r0, sl
 8009e62:	f002 fb15 	bl	800c490 <__ssprint_r>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f47e af79 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009e6c:	3d10      	subs	r5, #16
 8009e6e:	2d10      	cmp	r5, #16
 8009e70:	e9dd 012b 	ldrd	r0, r1, [sp, #172]	; 0xac
 8009e74:	aa2d      	add	r2, sp, #180	; 0xb4
 8009e76:	dce9      	bgt.n	8009e4c <_svfprintf_r+0x1294>
 8009e78:	3001      	adds	r0, #1
 8009e7a:	4429      	add	r1, r5
 8009e7c:	2807      	cmp	r0, #7
 8009e7e:	e9cd 012b 	strd	r0, r1, [sp, #172]	; 0xac
 8009e82:	e9c2 7500 	strd	r7, r5, [r2]
 8009e86:	f73e af62 	bgt.w	8008d4e <_svfprintf_r+0x196>
 8009e8a:	f898 3000 	ldrb.w	r3, [r8]
 8009e8e:	3208      	adds	r2, #8
 8009e90:	441e      	add	r6, r3
 8009e92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d1a0      	bne.n	8009dda <_svfprintf_r+0x1222>
 8009e98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f000 80fb 	beq.w	800a096 <_svfprintf_r+0x14de>
 8009ea0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ea2:	3b01      	subs	r3, #1
 8009ea4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ea6:	e7a0      	b.n	8009dea <_svfprintf_r+0x1232>
 8009ea8:	aa2a      	add	r2, sp, #168	; 0xa8
 8009eaa:	4659      	mov	r1, fp
 8009eac:	4650      	mov	r0, sl
 8009eae:	f002 faef 	bl	800c490 <__ssprint_r>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	f47e af53 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009eb8:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8009eba:	aa2d      	add	r2, sp, #180	; 0xb4
 8009ebc:	e7a1      	b.n	8009e02 <_svfprintf_r+0x124a>
 8009ebe:	aa2a      	add	r2, sp, #168	; 0xa8
 8009ec0:	4659      	mov	r1, fp
 8009ec2:	4650      	mov	r0, sl
 8009ec4:	f002 fae4 	bl	800c490 <__ssprint_r>
 8009ec8:	2800      	cmp	r0, #0
 8009eca:	f47e af48 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 8009ece:	f898 3000 	ldrb.w	r3, [r8]
 8009ed2:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8009ed4:	aa2d      	add	r2, sp, #180	; 0xb4
 8009ed6:	e7a9      	b.n	8009e2c <_svfprintf_r+0x1274>
 8009ed8:	4630      	mov	r0, r6
 8009eda:	f7f6 f9b1 	bl	8000240 <strlen>
 8009ede:	46aa      	mov	sl, r5
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	9008      	str	r0, [sp, #32]
 8009ee4:	f7ff b9a6 	b.w	8009234 <_svfprintf_r+0x67c>
 8009ee8:	f898 3000 	ldrb.w	r3, [r8]
 8009eec:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8009eee:	aa2d      	add	r2, sp, #180	; 0xb4
 8009ef0:	441e      	add	r6, r3
 8009ef2:	e7ce      	b.n	8009e92 <_svfprintf_r+0x12da>
 8009ef4:	f109 0908 	add.w	r9, r9, #8
 8009ef8:	e636      	b.n	8009b68 <_svfprintf_r+0xfb0>
 8009efa:	7814      	ldrb	r4, [r2, #0]
 8009efc:	9309      	str	r3, [sp, #36]	; 0x24
 8009efe:	2500      	movs	r5, #0
 8009f00:	f7ff b803 	b.w	8008f0a <_svfprintf_r+0x352>
 8009f04:	9a05      	ldr	r2, [sp, #20]
 8009f06:	801a      	strh	r2, [r3, #0]
 8009f08:	465e      	mov	r6, fp
 8009f0a:	f7ff b94c 	b.w	80091a6 <_svfprintf_r+0x5ee>
 8009f0e:	7814      	ldrb	r4, [r2, #0]
 8009f10:	9109      	str	r1, [sp, #36]	; 0x24
 8009f12:	2500      	movs	r5, #0
 8009f14:	2201      	movs	r2, #1
 8009f16:	f7fe bf47 	b.w	8008da8 <_svfprintf_r+0x1f0>
 8009f1a:	f991 4000 	ldrsb.w	r4, [r1]
 8009f1e:	9209      	str	r2, [sp, #36]	; 0x24
 8009f20:	17e5      	asrs	r5, r4, #31
 8009f22:	4620      	mov	r0, r4
 8009f24:	4629      	mov	r1, r5
 8009f26:	f7fe bf92 	b.w	8008e4e <_svfprintf_r+0x296>
 8009f2a:	7814      	ldrb	r4, [r2, #0]
 8009f2c:	9309      	str	r3, [sp, #36]	; 0x24
 8009f2e:	2500      	movs	r5, #0
 8009f30:	f7fe bf37 	b.w	8008da2 <_svfprintf_r+0x1ea>
 8009f34:	f018 0f01 	tst.w	r8, #1
 8009f38:	f43f a8e8 	beq.w	800910c <_svfprintf_r+0x554>
 8009f3c:	f7ff bb68 	b.w	8009610 <_svfprintf_r+0xa58>
 8009f40:	2330      	movs	r3, #48	; 0x30
 8009f42:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8009f46:	2358      	movs	r3, #88	; 0x58
 8009f48:	f1ba 0f63 	cmp.w	sl, #99	; 0x63
 8009f4c:	f88d 308d 	strb.w	r3, [sp, #141]	; 0x8d
 8009f50:	f048 0402 	orr.w	r4, r8, #2
 8009f54:	f300 81b6 	bgt.w	800a2c4 <_svfprintf_r+0x170c>
 8009f58:	f448 7381 	orr.w	r3, r8, #258	; 0x102
 8009f5c:	930e      	str	r3, [sp, #56]	; 0x38
 8009f5e:	f027 0320 	bic.w	r3, r7, #32
 8009f62:	9304      	str	r3, [sp, #16]
 8009f64:	2200      	movs	r2, #0
 8009f66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f68:	920a      	str	r2, [sp, #40]	; 0x28
 8009f6a:	46a0      	mov	r8, r4
 8009f6c:	ae3d      	add	r6, sp, #244	; 0xf4
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	f2c0 80e8 	blt.w	800a144 <_svfprintf_r+0x158c>
 8009f74:	ed9d 7b12 	vldr	d7, [sp, #72]	; 0x48
 8009f78:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f80:	2f61      	cmp	r7, #97	; 0x61
 8009f82:	f000 8160 	beq.w	800a246 <_svfprintf_r+0x168e>
 8009f86:	2f41      	cmp	r7, #65	; 0x41
 8009f88:	f47f acf8 	bne.w	800997c <_svfprintf_r+0xdc4>
 8009f8c:	a824      	add	r0, sp, #144	; 0x90
 8009f8e:	ed9d 0b1e 	vldr	d0, [sp, #120]	; 0x78
 8009f92:	f002 fa05 	bl	800c3a0 <frexp>
 8009f96:	2200      	movs	r2, #0
 8009f98:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009f9c:	ec51 0b10 	vmov	r0, r1, d0
 8009fa0:	f7f6 fc64 	bl	800086c <__aeabi_dmul>
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009fac:	f7f6 fec6 	bl	8000d3c <__aeabi_dcmpeq>
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	f040 8243 	bne.w	800a43c <_svfprintf_r+0x1884>
 8009fb6:	4b46      	ldr	r3, [pc, #280]	; (800a0d0 <_svfprintf_r+0x1518>)
 8009fb8:	9308      	str	r3, [sp, #32]
 8009fba:	f10a 34ff 	add.w	r4, sl, #4294967295
 8009fbe:	e9cd 9b0f 	strd	r9, fp, [sp, #60]	; 0x3c
 8009fc2:	9711      	str	r7, [sp, #68]	; 0x44
 8009fc4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
 8009fc8:	46b1      	mov	r9, r6
 8009fca:	9621      	str	r6, [sp, #132]	; 0x84
 8009fcc:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
 8009fd0:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009fd4:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 8009fd8:	e003      	b.n	8009fe2 <_svfprintf_r+0x142a>
 8009fda:	f7f6 feaf 	bl	8000d3c <__aeabi_dcmpeq>
 8009fde:	bb20      	cbnz	r0, 800a02a <_svfprintf_r+0x1472>
 8009fe0:	46a9      	mov	r9, r5
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	4b3b      	ldr	r3, [pc, #236]	; (800a0d4 <_svfprintf_r+0x151c>)
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	4639      	mov	r1, r7
 8009fea:	f7f6 fc3f 	bl	800086c <__aeabi_dmul>
 8009fee:	460f      	mov	r7, r1
 8009ff0:	4606      	mov	r6, r0
 8009ff2:	f7f6 feeb 	bl	8000dcc <__aeabi_d2iz>
 8009ff6:	4680      	mov	r8, r0
 8009ff8:	f7f6 fbce 	bl	8000798 <__aeabi_i2d>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	460b      	mov	r3, r1
 800a000:	4630      	mov	r0, r6
 800a002:	4639      	mov	r1, r7
 800a004:	f7f6 fa7a 	bl	80004fc <__aeabi_dsub>
 800a008:	464d      	mov	r5, r9
 800a00a:	f81a c008 	ldrb.w	ip, [sl, r8]
 800a00e:	f805 cb01 	strb.w	ip, [r5], #1
 800a012:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a016:	46a3      	mov	fp, r4
 800a018:	4606      	mov	r6, r0
 800a01a:	460f      	mov	r7, r1
 800a01c:	f04f 0200 	mov.w	r2, #0
 800a020:	f04f 0300 	mov.w	r3, #0
 800a024:	f104 34ff 	add.w	r4, r4, #4294967295
 800a028:	d1d7      	bne.n	8009fda <_svfprintf_r+0x1422>
 800a02a:	4630      	mov	r0, r6
 800a02c:	4639      	mov	r1, r7
 800a02e:	2200      	movs	r2, #0
 800a030:	4b29      	ldr	r3, [pc, #164]	; (800a0d8 <_svfprintf_r+0x1520>)
 800a032:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a034:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 800a038:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800a03c:	4644      	mov	r4, r8
 800a03e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800a042:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a046:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800a04a:	9e21      	ldr	r6, [sp, #132]	; 0x84
 800a04c:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 800a050:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a054:	f7f6 fe9a 	bl	8000d8c <__aeabi_dcmpgt>
 800a058:	2800      	cmp	r0, #0
 800a05a:	f040 80aa 	bne.w	800a1b2 <_svfprintf_r+0x15fa>
 800a05e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a062:	2200      	movs	r2, #0
 800a064:	4b1c      	ldr	r3, [pc, #112]	; (800a0d8 <_svfprintf_r+0x1520>)
 800a066:	f7f6 fe69 	bl	8000d3c <__aeabi_dcmpeq>
 800a06a:	b118      	cbz	r0, 800a074 <_svfprintf_r+0x14bc>
 800a06c:	4623      	mov	r3, r4
 800a06e:	07db      	lsls	r3, r3, #31
 800a070:	f100 809f 	bmi.w	800a1b2 <_svfprintf_r+0x15fa>
 800a074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a076:	2b00      	cmp	r3, #0
 800a078:	db07      	blt.n	800a08a <_svfprintf_r+0x14d2>
 800a07a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a07c:	3301      	adds	r3, #1
 800a07e:	442b      	add	r3, r5
 800a080:	2230      	movs	r2, #48	; 0x30
 800a082:	f805 2b01 	strb.w	r2, [r5], #1
 800a086:	42ab      	cmp	r3, r5
 800a088:	d1fb      	bne.n	800a082 <_svfprintf_r+0x14ca>
 800a08a:	1bab      	subs	r3, r5, r6
 800a08c:	4640      	mov	r0, r8
 800a08e:	9310      	str	r3, [sp, #64]	; 0x40
 800a090:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 800a094:	e498      	b.n	80099c8 <_svfprintf_r+0xe10>
 800a096:	46b2      	mov	sl, r6
 800a098:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a09a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a09c:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800a0a0:	18f3      	adds	r3, r6, r3
 800a0a2:	459a      	cmp	sl, r3
 800a0a4:	4691      	mov	r9, r2
 800a0a6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800a0aa:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	bf28      	it	cs
 800a0b2:	469a      	movcs	sl, r3
 800a0b4:	e55f      	b.n	8009b76 <_svfprintf_r+0xfbe>
 800a0b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0b8:	1cda      	adds	r2, r3, #3
 800a0ba:	db01      	blt.n	800a0c0 <_svfprintf_r+0x1508>
 800a0bc:	4553      	cmp	r3, sl
 800a0be:	dd14      	ble.n	800a0ea <_svfprintf_r+0x1532>
 800a0c0:	3f02      	subs	r7, #2
 800a0c2:	f027 0320 	bic.w	r3, r7, #32
 800a0c6:	9304      	str	r3, [sp, #16]
 800a0c8:	e488      	b.n	80099dc <_svfprintf_r+0xe24>
 800a0ca:	bf00      	nop
 800a0cc:	0800cc00 	.word	0x0800cc00
 800a0d0:	0800cbd0 	.word	0x0800cbd0
 800a0d4:	40300000 	.word	0x40300000
 800a0d8:	3fe00000 	.word	0x3fe00000
 800a0dc:	222d      	movs	r2, #45	; 0x2d
 800a0de:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
 800a0e2:	f04f 0a00 	mov.w	sl, #0
 800a0e6:	f7fe be8b 	b.w	8008e00 <_svfprintf_r+0x248>
 800a0ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0ec:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a0ee:	428b      	cmp	r3, r1
 800a0f0:	f2c0 8090 	blt.w	800a214 <_svfprintf_r+0x165c>
 800a0f4:	07c2      	lsls	r2, r0, #31
 800a0f6:	f140 81a6 	bpl.w	800a446 <_svfprintf_r+0x188e>
 800a0fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a0fc:	4413      	add	r3, r2
 800a0fe:	9308      	str	r3, [sp, #32]
 800a100:	0547      	lsls	r7, r0, #21
 800a102:	d503      	bpl.n	800a10c <_svfprintf_r+0x1554>
 800a104:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a106:	2b00      	cmp	r3, #0
 800a108:	f300 80ef 	bgt.w	800a2ea <_svfprintf_r+0x1732>
 800a10c:	9b08      	ldr	r3, [sp, #32]
 800a10e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a112:	9304      	str	r3, [sp, #16]
 800a114:	2767      	movs	r7, #103	; 0x67
 800a116:	2300      	movs	r3, #0
 800a118:	930f      	str	r3, [sp, #60]	; 0x3c
 800a11a:	9314      	str	r3, [sp, #80]	; 0x50
 800a11c:	e49e      	b.n	8009a5c <_svfprintf_r+0xea4>
 800a11e:	222d      	movs	r2, #45	; 0x2d
 800a120:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
 800a124:	f7ff b91a 	b.w	800935c <_svfprintf_r+0x7a4>
 800a128:	aa2a      	add	r2, sp, #168	; 0xa8
 800a12a:	9906      	ldr	r1, [sp, #24]
 800a12c:	9803      	ldr	r0, [sp, #12]
 800a12e:	f002 f9af 	bl	800c490 <__ssprint_r>
 800a132:	2800      	cmp	r0, #0
 800a134:	f47e ae13 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800a138:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a13a:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 800a13e:	f7ff bb37 	b.w	80097b0 <_svfprintf_r+0xbf8>
 800a142:	900a      	str	r0, [sp, #40]	; 0x28
 800a144:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	; 0x48
 800a148:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 800a14c:	931f      	str	r3, [sp, #124]	; 0x7c
 800a14e:	232d      	movs	r3, #45	; 0x2d
 800a150:	911e      	str	r1, [sp, #120]	; 0x78
 800a152:	930b      	str	r3, [sp, #44]	; 0x2c
 800a154:	e714      	b.n	8009f80 <_svfprintf_r+0x13c8>
 800a156:	2330      	movs	r3, #48	; 0x30
 800a158:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 800a15c:	2378      	movs	r3, #120	; 0x78
 800a15e:	e6f3      	b.n	8009f48 <_svfprintf_r+0x1390>
 800a160:	f8cd a010 	str.w	sl, [sp, #16]
 800a164:	f8cd a020 	str.w	sl, [sp, #32]
 800a168:	9409      	str	r4, [sp, #36]	; 0x24
 800a16a:	4682      	mov	sl, r0
 800a16c:	900f      	str	r0, [sp, #60]	; 0x3c
 800a16e:	9014      	str	r0, [sp, #80]	; 0x50
 800a170:	9011      	str	r0, [sp, #68]	; 0x44
 800a172:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 800a176:	f7fe be40 	b.w	8008dfa <_svfprintf_r+0x242>
 800a17a:	aa2a      	add	r2, sp, #168	; 0xa8
 800a17c:	9906      	ldr	r1, [sp, #24]
 800a17e:	9803      	ldr	r0, [sp, #12]
 800a180:	f002 f986 	bl	800c490 <__ssprint_r>
 800a184:	2800      	cmp	r0, #0
 800a186:	f47e adea 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800a18a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a18c:	e9dd 242b 	ldrd	r2, r4, [sp, #172]	; 0xac
 800a190:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 800a194:	f7ff ba4c 	b.w	8009630 <_svfprintf_r+0xa78>
 800a198:	aa2a      	add	r2, sp, #168	; 0xa8
 800a19a:	9906      	ldr	r1, [sp, #24]
 800a19c:	9803      	ldr	r0, [sp, #12]
 800a19e:	f002 f977 	bl	800c490 <__ssprint_r>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	f47e addb 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800a1a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a1aa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a1ac:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 800a1b0:	e4e8      	b.n	8009b84 <_svfprintf_r+0xfcc>
 800a1b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1b4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a1b6:	9b08      	ldr	r3, [sp, #32]
 800a1b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a1bc:	7bd9      	ldrb	r1, [r3, #15]
 800a1be:	4291      	cmp	r1, r2
 800a1c0:	462b      	mov	r3, r5
 800a1c2:	d109      	bne.n	800a1d8 <_svfprintf_r+0x1620>
 800a1c4:	2030      	movs	r0, #48	; 0x30
 800a1c6:	f803 0c01 	strb.w	r0, [r3, #-1]
 800a1ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1cc:	1e5a      	subs	r2, r3, #1
 800a1ce:	9228      	str	r2, [sp, #160]	; 0xa0
 800a1d0:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800a1d4:	4291      	cmp	r1, r2
 800a1d6:	d0f6      	beq.n	800a1c6 <_svfprintf_r+0x160e>
 800a1d8:	2a39      	cmp	r2, #57	; 0x39
 800a1da:	bf0b      	itete	eq
 800a1dc:	9a08      	ldreq	r2, [sp, #32]
 800a1de:	3201      	addne	r2, #1
 800a1e0:	7a92      	ldrbeq	r2, [r2, #10]
 800a1e2:	b2d2      	uxtbne	r2, r2
 800a1e4:	f803 2c01 	strb.w	r2, [r3, #-1]
 800a1e8:	e74f      	b.n	800a08a <_svfprintf_r+0x14d2>
 800a1ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	f340 8152 	ble.w	800a496 <_svfprintf_r+0x18de>
 800a1f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1f4:	f1ba 0f00 	cmp.w	sl, #0
 800a1f8:	f040 80eb 	bne.w	800a3d2 <_svfprintf_r+0x181a>
 800a1fc:	07c4      	lsls	r4, r0, #31
 800a1fe:	f100 80e8 	bmi.w	800a3d2 <_svfprintf_r+0x181a>
 800a202:	9308      	str	r3, [sp, #32]
 800a204:	2766      	movs	r7, #102	; 0x66
 800a206:	0543      	lsls	r3, r0, #21
 800a208:	d470      	bmi.n	800a2ec <_svfprintf_r+0x1734>
 800a20a:	9b08      	ldr	r3, [sp, #32]
 800a20c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a210:	9304      	str	r3, [sp, #16]
 800a212:	e780      	b.n	800a116 <_svfprintf_r+0x155e>
 800a214:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a216:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a218:	4413      	add	r3, r2
 800a21a:	9308      	str	r3, [sp, #32]
 800a21c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f340 8148 	ble.w	800a4b4 <_svfprintf_r+0x18fc>
 800a224:	2767      	movs	r7, #103	; 0x67
 800a226:	e7ee      	b.n	800a206 <_svfprintf_r+0x164e>
 800a228:	aa2a      	add	r2, sp, #168	; 0xa8
 800a22a:	9906      	ldr	r1, [sp, #24]
 800a22c:	9803      	ldr	r0, [sp, #12]
 800a22e:	f002 f92f 	bl	800c490 <__ssprint_r>
 800a232:	2800      	cmp	r0, #0
 800a234:	f47e ad93 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800a238:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a23a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a23c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a23e:	1ad3      	subs	r3, r2, r3
 800a240:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 800a244:	e4b6      	b.n	8009bb4 <_svfprintf_r+0xffc>
 800a246:	a824      	add	r0, sp, #144	; 0x90
 800a248:	ed9d 0b1e 	vldr	d0, [sp, #120]	; 0x78
 800a24c:	f002 f8a8 	bl	800c3a0 <frexp>
 800a250:	2200      	movs	r2, #0
 800a252:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a256:	ec51 0b10 	vmov	r0, r1, d0
 800a25a:	f7f6 fb07 	bl	800086c <__aeabi_dmul>
 800a25e:	2200      	movs	r2, #0
 800a260:	2300      	movs	r3, #0
 800a262:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a266:	f7f6 fd69 	bl	8000d3c <__aeabi_dcmpeq>
 800a26a:	b108      	cbz	r0, 800a270 <_svfprintf_r+0x16b8>
 800a26c:	2301      	movs	r3, #1
 800a26e:	9324      	str	r3, [sp, #144]	; 0x90
 800a270:	4bba      	ldr	r3, [pc, #744]	; (800a55c <_svfprintf_r+0x19a4>)
 800a272:	9308      	str	r3, [sp, #32]
 800a274:	e6a1      	b.n	8009fba <_svfprintf_r+0x1402>
 800a276:	425d      	negs	r5, r3
 800a278:	3310      	adds	r3, #16
 800a27a:	4bb9      	ldr	r3, [pc, #740]	; (800a560 <_svfprintf_r+0x19a8>)
 800a27c:	f280 809a 	bge.w	800a3b4 <_svfprintf_r+0x17fc>
 800a280:	4619      	mov	r1, r3
 800a282:	2710      	movs	r7, #16
 800a284:	4623      	mov	r3, r4
 800a286:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800a28a:	460c      	mov	r4, r1
 800a28c:	e005      	b.n	800a29a <_svfprintf_r+0x16e2>
 800a28e:	f109 0908 	add.w	r9, r9, #8
 800a292:	3d10      	subs	r5, #16
 800a294:	2d10      	cmp	r5, #16
 800a296:	f340 808a 	ble.w	800a3ae <_svfprintf_r+0x17f6>
 800a29a:	3201      	adds	r2, #1
 800a29c:	3310      	adds	r3, #16
 800a29e:	2a07      	cmp	r2, #7
 800a2a0:	e9cd 232b 	strd	r2, r3, [sp, #172]	; 0xac
 800a2a4:	e9c9 4700 	strd	r4, r7, [r9]
 800a2a8:	ddf1      	ble.n	800a28e <_svfprintf_r+0x16d6>
 800a2aa:	aa2a      	add	r2, sp, #168	; 0xa8
 800a2ac:	9906      	ldr	r1, [sp, #24]
 800a2ae:	4650      	mov	r0, sl
 800a2b0:	f002 f8ee 	bl	800c490 <__ssprint_r>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	f47e ad52 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800a2ba:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	; 0xac
 800a2be:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 800a2c2:	e7e6      	b.n	800a292 <_svfprintf_r+0x16da>
 800a2c4:	f10a 0101 	add.w	r1, sl, #1
 800a2c8:	9803      	ldr	r0, [sp, #12]
 800a2ca:	f001 faaf 	bl	800b82c <_malloc_r>
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	f000 814f 	beq.w	800a574 <_svfprintf_r+0x19bc>
 800a2d6:	f448 7381 	orr.w	r3, r8, #258	; 0x102
 800a2da:	930e      	str	r3, [sp, #56]	; 0x38
 800a2dc:	f027 0320 	bic.w	r3, r7, #32
 800a2e0:	9304      	str	r3, [sp, #16]
 800a2e2:	46a0      	mov	r8, r4
 800a2e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a2e6:	900a      	str	r0, [sp, #40]	; 0x28
 800a2e8:	e641      	b.n	8009f6e <_svfprintf_r+0x13b6>
 800a2ea:	2767      	movs	r7, #103	; 0x67
 800a2ec:	981a      	ldr	r0, [sp, #104]	; 0x68
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	920f      	str	r2, [sp, #60]	; 0x3c
 800a2f2:	9214      	str	r2, [sp, #80]	; 0x50
 800a2f4:	7803      	ldrb	r3, [r0, #0]
 800a2f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a2f8:	2bff      	cmp	r3, #255	; 0xff
 800a2fa:	d00c      	beq.n	800a316 <_svfprintf_r+0x175e>
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	da0a      	bge.n	800a316 <_svfprintf_r+0x175e>
 800a300:	7841      	ldrb	r1, [r0, #1]
 800a302:	1ad2      	subs	r2, r2, r3
 800a304:	b1b1      	cbz	r1, 800a334 <_svfprintf_r+0x177c>
 800a306:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a308:	3301      	adds	r3, #1
 800a30a:	9314      	str	r3, [sp, #80]	; 0x50
 800a30c:	460b      	mov	r3, r1
 800a30e:	2bff      	cmp	r3, #255	; 0xff
 800a310:	f100 0001 	add.w	r0, r0, #1
 800a314:	d1f2      	bne.n	800a2fc <_svfprintf_r+0x1744>
 800a316:	9211      	str	r2, [sp, #68]	; 0x44
 800a318:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a31a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a31c:	9908      	ldr	r1, [sp, #32]
 800a31e:	901a      	str	r0, [sp, #104]	; 0x68
 800a320:	4413      	add	r3, r2
 800a322:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a324:	fb02 1303 	mla	r3, r2, r3, r1
 800a328:	9308      	str	r3, [sp, #32]
 800a32a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a32e:	9304      	str	r3, [sp, #16]
 800a330:	f7ff bb94 	b.w	8009a5c <_svfprintf_r+0xea4>
 800a334:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a336:	3101      	adds	r1, #1
 800a338:	910f      	str	r1, [sp, #60]	; 0x3c
 800a33a:	e7dd      	b.n	800a2f8 <_svfprintf_r+0x1740>
 800a33c:	aa28      	add	r2, sp, #160	; 0xa0
 800a33e:	ab25      	add	r3, sp, #148	; 0x94
 800a340:	e9cd 3200 	strd	r3, r2, [sp]
 800a344:	2103      	movs	r1, #3
 800a346:	ab24      	add	r3, sp, #144	; 0x90
 800a348:	4652      	mov	r2, sl
 800a34a:	ed9d 0b1e 	vldr	d0, [sp, #120]	; 0x78
 800a34e:	9803      	ldr	r0, [sp, #12]
 800a350:	f000 fa0a 	bl	800a768 <_dtoa_r>
 800a354:	4655      	mov	r5, sl
 800a356:	4606      	mov	r6, r0
 800a358:	eb00 040a 	add.w	r4, r0, sl
 800a35c:	7833      	ldrb	r3, [r6, #0]
 800a35e:	2b30      	cmp	r3, #48	; 0x30
 800a360:	f000 80c9 	beq.w	800a4f6 <_svfprintf_r+0x193e>
 800a364:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a366:	442c      	add	r4, r5
 800a368:	2200      	movs	r2, #0
 800a36a:	2300      	movs	r3, #0
 800a36c:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	; 0x78
 800a370:	f7f6 fce4 	bl	8000d3c <__aeabi_dcmpeq>
 800a374:	b110      	cbz	r0, 800a37c <_svfprintf_r+0x17c4>
 800a376:	4623      	mov	r3, r4
 800a378:	f7ff bb21 	b.w	80099be <_svfprintf_r+0xe06>
 800a37c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a37e:	42a3      	cmp	r3, r4
 800a380:	f4bf ab1d 	bcs.w	80099be <_svfprintf_r+0xe06>
 800a384:	2130      	movs	r1, #48	; 0x30
 800a386:	1c5a      	adds	r2, r3, #1
 800a388:	9228      	str	r2, [sp, #160]	; 0xa0
 800a38a:	7019      	strb	r1, [r3, #0]
 800a38c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a38e:	429c      	cmp	r4, r3
 800a390:	d8f9      	bhi.n	800a386 <_svfprintf_r+0x17ce>
 800a392:	f7ff bb14 	b.w	80099be <_svfprintf_r+0xe06>
 800a396:	f1ba 0f00 	cmp.w	sl, #0
 800a39a:	f000 8086 	beq.w	800a4aa <_svfprintf_r+0x18f2>
 800a39e:	900a      	str	r0, [sp, #40]	; 0x28
 800a3a0:	e5e5      	b.n	8009f6e <_svfprintf_r+0x13b6>
 800a3a2:	900a      	str	r0, [sp, #40]	; 0x28
 800a3a4:	f04f 0a06 	mov.w	sl, #6
 800a3a8:	e5e1      	b.n	8009f6e <_svfprintf_r+0x13b6>
 800a3aa:	1974      	adds	r4, r6, r5
 800a3ac:	e7dc      	b.n	800a368 <_svfprintf_r+0x17b0>
 800a3ae:	4621      	mov	r1, r4
 800a3b0:	461c      	mov	r4, r3
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	3201      	adds	r2, #1
 800a3b6:	442c      	add	r4, r5
 800a3b8:	2a07      	cmp	r2, #7
 800a3ba:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
 800a3be:	e9c9 3500 	strd	r3, r5, [r9]
 800a3c2:	f300 80b0 	bgt.w	800a526 <_svfprintf_r+0x196e>
 800a3c6:	f109 0908 	add.w	r9, r9, #8
 800a3ca:	f7ff b934 	b.w	8009636 <_svfprintf_r+0xa7e>
 800a3ce:	4699      	mov	r9, r3
 800a3d0:	e444      	b.n	8009c5c <_svfprintf_r+0x10a4>
 800a3d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a3d4:	4413      	add	r3, r2
 800a3d6:	4453      	add	r3, sl
 800a3d8:	9308      	str	r3, [sp, #32]
 800a3da:	2766      	movs	r7, #102	; 0x66
 800a3dc:	e713      	b.n	800a206 <_svfprintf_r+0x164e>
 800a3de:	f10d 0ca7 	add.w	ip, sp, #167	; 0xa7
 800a3e2:	4664      	mov	r4, ip
 800a3e4:	4d5f      	ldr	r5, [pc, #380]	; (800a564 <_svfprintf_r+0x19ac>)
 800a3e6:	e000      	b.n	800a3ea <_svfprintf_r+0x1832>
 800a3e8:	4614      	mov	r4, r2
 800a3ea:	fba5 1203 	umull	r1, r2, r5, r3
 800a3ee:	08d2      	lsrs	r2, r2, #3
 800a3f0:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800a3f4:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800a3f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	2b09      	cmp	r3, #9
 800a400:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a404:	f104 32ff 	add.w	r2, r4, #4294967295
 800a408:	dcee      	bgt.n	800a3e8 <_svfprintf_r+0x1830>
 800a40a:	3330      	adds	r3, #48	; 0x30
 800a40c:	3c02      	subs	r4, #2
 800a40e:	b2db      	uxtb	r3, r3
 800a410:	45a4      	cmp	ip, r4
 800a412:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a416:	f240 8094 	bls.w	800a542 <_svfprintf_r+0x198a>
 800a41a:	f10d 049a 	add.w	r4, sp, #154	; 0x9a
 800a41e:	4611      	mov	r1, r2
 800a420:	e001      	b.n	800a426 <_svfprintf_r+0x186e>
 800a422:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a426:	f804 3b01 	strb.w	r3, [r4], #1
 800a42a:	458c      	cmp	ip, r1
 800a42c:	d1f9      	bne.n	800a422 <_svfprintf_r+0x186a>
 800a42e:	ab2a      	add	r3, sp, #168	; 0xa8
 800a430:	1a9b      	subs	r3, r3, r2
 800a432:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800a436:	4413      	add	r3, r2
 800a438:	f7ff baf7 	b.w	8009a2a <_svfprintf_r+0xe72>
 800a43c:	2301      	movs	r3, #1
 800a43e:	9324      	str	r3, [sp, #144]	; 0x90
 800a440:	4b49      	ldr	r3, [pc, #292]	; (800a568 <_svfprintf_r+0x19b0>)
 800a442:	9308      	str	r3, [sp, #32]
 800a444:	e5b9      	b.n	8009fba <_svfprintf_r+0x1402>
 800a446:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a448:	9308      	str	r3, [sp, #32]
 800a44a:	e659      	b.n	800a100 <_svfprintf_r+0x1548>
 800a44c:	aa28      	add	r2, sp, #160	; 0xa0
 800a44e:	ab25      	add	r3, sp, #148	; 0x94
 800a450:	e9cd 3200 	strd	r3, r2, [sp]
 800a454:	2103      	movs	r1, #3
 800a456:	ab24      	add	r3, sp, #144	; 0x90
 800a458:	4652      	mov	r2, sl
 800a45a:	ed9d 0b1e 	vldr	d0, [sp, #120]	; 0x78
 800a45e:	9803      	ldr	r0, [sp, #12]
 800a460:	f000 f982 	bl	800a768 <_dtoa_r>
 800a464:	4655      	mov	r5, sl
 800a466:	4606      	mov	r6, r0
 800a468:	2f46      	cmp	r7, #70	; 0x46
 800a46a:	eb06 0405 	add.w	r4, r6, r5
 800a46e:	f43f af75 	beq.w	800a35c <_svfprintf_r+0x17a4>
 800a472:	e779      	b.n	800a368 <_svfprintf_r+0x17b0>
 800a474:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a476:	4e3d      	ldr	r6, [pc, #244]	; (800a56c <_svfprintf_r+0x19b4>)
 800a478:	2b00      	cmp	r3, #0
 800a47a:	bfb6      	itet	lt
 800a47c:	222d      	movlt	r2, #45	; 0x2d
 800a47e:	f89d 208b 	ldrbge.w	r2, [sp, #139]	; 0x8b
 800a482:	f88d 208b 	strblt.w	r2, [sp, #139]	; 0x8b
 800a486:	4b3a      	ldr	r3, [pc, #232]	; (800a570 <_svfprintf_r+0x19b8>)
 800a488:	f7fe bf6a 	b.w	8009360 <_svfprintf_r+0x7a8>
 800a48c:	07c5      	lsls	r5, r0, #31
 800a48e:	f57f aad9 	bpl.w	8009a44 <_svfprintf_r+0xe8c>
 800a492:	f7ff bad3 	b.w	8009a3c <_svfprintf_r+0xe84>
 800a496:	f1ba 0f00 	cmp.w	sl, #0
 800a49a:	d117      	bne.n	800a4cc <_svfprintf_r+0x1914>
 800a49c:	07c1      	lsls	r1, r0, #31
 800a49e:	d415      	bmi.n	800a4cc <_svfprintf_r+0x1914>
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	9304      	str	r3, [sp, #16]
 800a4a4:	9308      	str	r3, [sp, #32]
 800a4a6:	2766      	movs	r7, #102	; 0x66
 800a4a8:	e635      	b.n	800a116 <_svfprintf_r+0x155e>
 800a4aa:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800a4ae:	f04f 0a01 	mov.w	sl, #1
 800a4b2:	e55c      	b.n	8009f6e <_svfprintf_r+0x13b6>
 800a4b4:	9a08      	ldr	r2, [sp, #32]
 800a4b6:	f1c3 0301 	rsb	r3, r3, #1
 800a4ba:	441a      	add	r2, r3
 800a4bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a4c0:	9208      	str	r2, [sp, #32]
 800a4c2:	9304      	str	r3, [sp, #16]
 800a4c4:	2767      	movs	r7, #103	; 0x67
 800a4c6:	e626      	b.n	800a116 <_svfprintf_r+0x155e>
 800a4c8:	464a      	mov	r2, r9
 800a4ca:	e456      	b.n	8009d7a <_svfprintf_r+0x11c2>
 800a4cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	4453      	add	r3, sl
 800a4d2:	9308      	str	r3, [sp, #32]
 800a4d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a4d8:	9304      	str	r3, [sp, #16]
 800a4da:	2766      	movs	r7, #102	; 0x66
 800a4dc:	e61b      	b.n	800a116 <_svfprintf_r+0x155e>
 800a4de:	2f47      	cmp	r7, #71	; 0x47
 800a4e0:	f47f af63 	bne.w	800a3aa <_svfprintf_r+0x17f2>
 800a4e4:	f018 0f01 	tst.w	r8, #1
 800a4e8:	f43f aa68 	beq.w	80099bc <_svfprintf_r+0xe04>
 800a4ec:	e7bc      	b.n	800a468 <_svfprintf_r+0x18b0>
 800a4ee:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800a4f2:	f7ff ba97 	b.w	8009a24 <_svfprintf_r+0xe6c>
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	; 0x78
 800a4fe:	f7f6 fc1d 	bl	8000d3c <__aeabi_dcmpeq>
 800a502:	2800      	cmp	r0, #0
 800a504:	f47f af2e 	bne.w	800a364 <_svfprintf_r+0x17ac>
 800a508:	f1c5 0501 	rsb	r5, r5, #1
 800a50c:	9524      	str	r5, [sp, #144]	; 0x90
 800a50e:	e72a      	b.n	800a366 <_svfprintf_r+0x17ae>
 800a510:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a512:	f89b 7001 	ldrb.w	r7, [fp, #1]
 800a516:	680b      	ldr	r3, [r1, #0]
 800a518:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
 800a51c:	1d0b      	adds	r3, r1, #4
 800a51e:	4693      	mov	fp, r2
 800a520:	9309      	str	r3, [sp, #36]	; 0x24
 800a522:	f7fe bba2 	b.w	8008c6a <_svfprintf_r+0xb2>
 800a526:	aa2a      	add	r2, sp, #168	; 0xa8
 800a528:	9906      	ldr	r1, [sp, #24]
 800a52a:	9803      	ldr	r0, [sp, #12]
 800a52c:	f001 ffb0 	bl	800c490 <__ssprint_r>
 800a530:	2800      	cmp	r0, #0
 800a532:	f47e ac14 	bne.w	8008d5e <_svfprintf_r+0x1a6>
 800a536:	e9dd 242b 	ldrd	r2, r4, [sp, #172]	; 0xac
 800a53a:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 800a53e:	f7ff b87a 	b.w	8009636 <_svfprintf_r+0xa7e>
 800a542:	f10d 039a 	add.w	r3, sp, #154	; 0x9a
 800a546:	f7ff ba70 	b.w	8009a2a <_svfprintf_r+0xe72>
 800a54a:	9a03      	ldr	r2, [sp, #12]
 800a54c:	230c      	movs	r3, #12
 800a54e:	6013      	str	r3, [r2, #0]
 800a550:	f04f 33ff 	mov.w	r3, #4294967295
 800a554:	9305      	str	r3, [sp, #20]
 800a556:	f7fe bc11 	b.w	8008d7c <_svfprintf_r+0x1c4>
 800a55a:	bf00      	nop
 800a55c:	0800cbbc 	.word	0x0800cbbc
 800a560:	0800cc00 	.word	0x0800cc00
 800a564:	cccccccd 	.word	0xcccccccd
 800a568:	0800cbd0 	.word	0x0800cbd0
 800a56c:	0800cbb8 	.word	0x0800cbb8
 800a570:	0800cbb4 	.word	0x0800cbb4
 800a574:	9a06      	ldr	r2, [sp, #24]
 800a576:	8993      	ldrh	r3, [r2, #12]
 800a578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a57c:	8193      	strh	r3, [r2, #12]
 800a57e:	f7fe bbf6 	b.w	8008d6e <_svfprintf_r+0x1b6>
 800a582:	bf00      	nop

0800a584 <__register_exitproc>:
 800a584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a588:	4d2b      	ldr	r5, [pc, #172]	; (800a638 <__register_exitproc+0xb4>)
 800a58a:	4606      	mov	r6, r0
 800a58c:	6828      	ldr	r0, [r5, #0]
 800a58e:	4698      	mov	r8, r3
 800a590:	460f      	mov	r7, r1
 800a592:	4691      	mov	r9, r2
 800a594:	f7fe fb0a 	bl	8008bac <__retarget_lock_acquire_recursive>
 800a598:	4b28      	ldr	r3, [pc, #160]	; (800a63c <__register_exitproc+0xb8>)
 800a59a:	681c      	ldr	r4, [r3, #0]
 800a59c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d03d      	beq.n	800a620 <__register_exitproc+0x9c>
 800a5a4:	685a      	ldr	r2, [r3, #4]
 800a5a6:	2a1f      	cmp	r2, #31
 800a5a8:	dc0d      	bgt.n	800a5c6 <__register_exitproc+0x42>
 800a5aa:	f102 0c01 	add.w	ip, r2, #1
 800a5ae:	bb16      	cbnz	r6, 800a5f6 <__register_exitproc+0x72>
 800a5b0:	3202      	adds	r2, #2
 800a5b2:	f8c3 c004 	str.w	ip, [r3, #4]
 800a5b6:	6828      	ldr	r0, [r5, #0]
 800a5b8:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 800a5bc:	f7fe faf8 	bl	8008bb0 <__retarget_lock_release_recursive>
 800a5c0:	2000      	movs	r0, #0
 800a5c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c6:	4b1e      	ldr	r3, [pc, #120]	; (800a640 <__register_exitproc+0xbc>)
 800a5c8:	b37b      	cbz	r3, 800a62a <__register_exitproc+0xa6>
 800a5ca:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800a5ce:	f3af 8000 	nop.w
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	b348      	cbz	r0, 800a62a <__register_exitproc+0xa6>
 800a5d6:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
 800a5da:	2100      	movs	r1, #0
 800a5dc:	e9c0 2100 	strd	r2, r1, [r0]
 800a5e0:	f04f 0c01 	mov.w	ip, #1
 800a5e4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
 800a5e8:	460a      	mov	r2, r1
 800a5ea:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 800a5ee:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
 800a5f2:	2e00      	cmp	r6, #0
 800a5f4:	d0dc      	beq.n	800a5b0 <__register_exitproc+0x2c>
 800a5f6:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 800a5fa:	2401      	movs	r4, #1
 800a5fc:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800a600:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
 800a604:	4094      	lsls	r4, r2
 800a606:	4320      	orrs	r0, r4
 800a608:	2e02      	cmp	r6, #2
 800a60a:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 800a60e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800a612:	d1cd      	bne.n	800a5b0 <__register_exitproc+0x2c>
 800a614:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
 800a618:	430c      	orrs	r4, r1
 800a61a:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
 800a61e:	e7c7      	b.n	800a5b0 <__register_exitproc+0x2c>
 800a620:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
 800a624:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
 800a628:	e7bc      	b.n	800a5a4 <__register_exitproc+0x20>
 800a62a:	6828      	ldr	r0, [r5, #0]
 800a62c:	f7fe fac0 	bl	8008bb0 <__retarget_lock_release_recursive>
 800a630:	f04f 30ff 	mov.w	r0, #4294967295
 800a634:	e7c5      	b.n	800a5c2 <__register_exitproc+0x3e>
 800a636:	bf00      	nop
 800a638:	20000460 	.word	0x20000460
 800a63c:	0800cba8 	.word	0x0800cba8
 800a640:	00000000 	.word	0x00000000

0800a644 <quorem>:
 800a644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a648:	6903      	ldr	r3, [r0, #16]
 800a64a:	690f      	ldr	r7, [r1, #16]
 800a64c:	42bb      	cmp	r3, r7
 800a64e:	b083      	sub	sp, #12
 800a650:	f2c0 8086 	blt.w	800a760 <quorem+0x11c>
 800a654:	3f01      	subs	r7, #1
 800a656:	f101 0914 	add.w	r9, r1, #20
 800a65a:	f100 0a14 	add.w	sl, r0, #20
 800a65e:	f859 2027 	ldr.w	r2, [r9, r7, lsl #2]
 800a662:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
 800a666:	00bc      	lsls	r4, r7, #2
 800a668:	3201      	adds	r2, #1
 800a66a:	fbb3 f8f2 	udiv	r8, r3, r2
 800a66e:	eb0a 0304 	add.w	r3, sl, r4
 800a672:	9400      	str	r4, [sp, #0]
 800a674:	eb09 0b04 	add.w	fp, r9, r4
 800a678:	9301      	str	r3, [sp, #4]
 800a67a:	f1b8 0f00 	cmp.w	r8, #0
 800a67e:	d038      	beq.n	800a6f2 <quorem+0xae>
 800a680:	2500      	movs	r5, #0
 800a682:	462e      	mov	r6, r5
 800a684:	46ce      	mov	lr, r9
 800a686:	46d4      	mov	ip, sl
 800a688:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a68c:	f8dc 3000 	ldr.w	r3, [ip]
 800a690:	b2a2      	uxth	r2, r4
 800a692:	fb08 5502 	mla	r5, r8, r2, r5
 800a696:	0c22      	lsrs	r2, r4, #16
 800a698:	0c2c      	lsrs	r4, r5, #16
 800a69a:	fb08 4202 	mla	r2, r8, r2, r4
 800a69e:	b2ad      	uxth	r5, r5
 800a6a0:	1b75      	subs	r5, r6, r5
 800a6a2:	b296      	uxth	r6, r2
 800a6a4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
 800a6a8:	fa15 f383 	uxtah	r3, r5, r3
 800a6ac:	eb06 4623 	add.w	r6, r6, r3, asr #16
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a6b6:	45f3      	cmp	fp, lr
 800a6b8:	ea4f 4512 	mov.w	r5, r2, lsr #16
 800a6bc:	f84c 3b04 	str.w	r3, [ip], #4
 800a6c0:	ea4f 4626 	mov.w	r6, r6, asr #16
 800a6c4:	d2e0      	bcs.n	800a688 <quorem+0x44>
 800a6c6:	9b00      	ldr	r3, [sp, #0]
 800a6c8:	f85a 3003 	ldr.w	r3, [sl, r3]
 800a6cc:	b98b      	cbnz	r3, 800a6f2 <quorem+0xae>
 800a6ce:	9a01      	ldr	r2, [sp, #4]
 800a6d0:	1f13      	subs	r3, r2, #4
 800a6d2:	459a      	cmp	sl, r3
 800a6d4:	d20c      	bcs.n	800a6f0 <quorem+0xac>
 800a6d6:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800a6da:	b94b      	cbnz	r3, 800a6f0 <quorem+0xac>
 800a6dc:	f1a2 0308 	sub.w	r3, r2, #8
 800a6e0:	e002      	b.n	800a6e8 <quorem+0xa4>
 800a6e2:	681a      	ldr	r2, [r3, #0]
 800a6e4:	3b04      	subs	r3, #4
 800a6e6:	b91a      	cbnz	r2, 800a6f0 <quorem+0xac>
 800a6e8:	459a      	cmp	sl, r3
 800a6ea:	f107 37ff 	add.w	r7, r7, #4294967295
 800a6ee:	d3f8      	bcc.n	800a6e2 <quorem+0x9e>
 800a6f0:	6107      	str	r7, [r0, #16]
 800a6f2:	4604      	mov	r4, r0
 800a6f4:	f001 fd60 	bl	800c1b8 <__mcmp>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	db2d      	blt.n	800a758 <quorem+0x114>
 800a6fc:	f108 0801 	add.w	r8, r8, #1
 800a700:	4655      	mov	r5, sl
 800a702:	2300      	movs	r3, #0
 800a704:	f859 1b04 	ldr.w	r1, [r9], #4
 800a708:	6828      	ldr	r0, [r5, #0]
 800a70a:	b28a      	uxth	r2, r1
 800a70c:	1a9a      	subs	r2, r3, r2
 800a70e:	0c0b      	lsrs	r3, r1, #16
 800a710:	fa12 f280 	uxtah	r2, r2, r0
 800a714:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
 800a718:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800a71c:	b292      	uxth	r2, r2
 800a71e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a722:	45cb      	cmp	fp, r9
 800a724:	f845 2b04 	str.w	r2, [r5], #4
 800a728:	ea4f 4323 	mov.w	r3, r3, asr #16
 800a72c:	d2ea      	bcs.n	800a704 <quorem+0xc0>
 800a72e:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
 800a732:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
 800a736:	b97a      	cbnz	r2, 800a758 <quorem+0x114>
 800a738:	1f1a      	subs	r2, r3, #4
 800a73a:	4592      	cmp	sl, r2
 800a73c:	d20b      	bcs.n	800a756 <quorem+0x112>
 800a73e:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800a742:	b942      	cbnz	r2, 800a756 <quorem+0x112>
 800a744:	3b08      	subs	r3, #8
 800a746:	e002      	b.n	800a74e <quorem+0x10a>
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	3b04      	subs	r3, #4
 800a74c:	b91a      	cbnz	r2, 800a756 <quorem+0x112>
 800a74e:	459a      	cmp	sl, r3
 800a750:	f107 37ff 	add.w	r7, r7, #4294967295
 800a754:	d3f8      	bcc.n	800a748 <quorem+0x104>
 800a756:	6127      	str	r7, [r4, #16]
 800a758:	4640      	mov	r0, r8
 800a75a:	b003      	add	sp, #12
 800a75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a760:	2000      	movs	r0, #0
 800a762:	b003      	add	sp, #12
 800a764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a768 <_dtoa_r>:
 800a768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a76c:	ec55 4b10 	vmov	r4, r5, d0
 800a770:	b09b      	sub	sp, #108	; 0x6c
 800a772:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800a774:	9102      	str	r1, [sp, #8]
 800a776:	4681      	mov	r9, r0
 800a778:	9207      	str	r2, [sp, #28]
 800a77a:	9305      	str	r3, [sp, #20]
 800a77c:	e9cd 4500 	strd	r4, r5, [sp]
 800a780:	b156      	cbz	r6, 800a798 <_dtoa_r+0x30>
 800a782:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a784:	6072      	str	r2, [r6, #4]
 800a786:	2301      	movs	r3, #1
 800a788:	4093      	lsls	r3, r2
 800a78a:	60b3      	str	r3, [r6, #8]
 800a78c:	4631      	mov	r1, r6
 800a78e:	f001 fb23 	bl	800bdd8 <_Bfree>
 800a792:	2300      	movs	r3, #0
 800a794:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a798:	f1b5 0800 	subs.w	r8, r5, #0
 800a79c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a79e:	bfb4      	ite	lt
 800a7a0:	2301      	movlt	r3, #1
 800a7a2:	2300      	movge	r3, #0
 800a7a4:	6013      	str	r3, [r2, #0]
 800a7a6:	4b76      	ldr	r3, [pc, #472]	; (800a980 <_dtoa_r+0x218>)
 800a7a8:	bfbc      	itt	lt
 800a7aa:	f028 4800 	biclt.w	r8, r8, #2147483648	; 0x80000000
 800a7ae:	f8cd 8004 	strlt.w	r8, [sp, #4]
 800a7b2:	ea33 0308 	bics.w	r3, r3, r8
 800a7b6:	f000 80a6 	beq.w	800a906 <_dtoa_r+0x19e>
 800a7ba:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	4630      	mov	r0, r6
 800a7c4:	4639      	mov	r1, r7
 800a7c6:	f7f6 fab9 	bl	8000d3c <__aeabi_dcmpeq>
 800a7ca:	4605      	mov	r5, r0
 800a7cc:	b178      	cbz	r0, 800a7ee <_dtoa_r+0x86>
 800a7ce:	9a05      	ldr	r2, [sp, #20]
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	f000 80c0 	beq.w	800a95c <_dtoa_r+0x1f4>
 800a7dc:	4b69      	ldr	r3, [pc, #420]	; (800a984 <_dtoa_r+0x21c>)
 800a7de:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a7e0:	f103 3bff 	add.w	fp, r3, #4294967295
 800a7e4:	6013      	str	r3, [r2, #0]
 800a7e6:	4658      	mov	r0, fp
 800a7e8:	b01b      	add	sp, #108	; 0x6c
 800a7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ee:	aa18      	add	r2, sp, #96	; 0x60
 800a7f0:	a919      	add	r1, sp, #100	; 0x64
 800a7f2:	ec47 6b10 	vmov	d0, r6, r7
 800a7f6:	4648      	mov	r0, r9
 800a7f8:	f001 fd70 	bl	800c2dc <__d2b>
 800a7fc:	ea5f 5418 	movs.w	r4, r8, lsr #20
 800a800:	4682      	mov	sl, r0
 800a802:	f040 80a0 	bne.w	800a946 <_dtoa_r+0x1de>
 800a806:	e9dd 5418 	ldrd	r5, r4, [sp, #96]	; 0x60
 800a80a:	442c      	add	r4, r5
 800a80c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800a810:	2b20      	cmp	r3, #32
 800a812:	f340 842c 	ble.w	800b06e <_dtoa_r+0x906>
 800a816:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a81a:	fa08 f803 	lsl.w	r8, r8, r3
 800a81e:	9b00      	ldr	r3, [sp, #0]
 800a820:	f204 4012 	addw	r0, r4, #1042	; 0x412
 800a824:	fa23 f000 	lsr.w	r0, r3, r0
 800a828:	ea48 0000 	orr.w	r0, r8, r0
 800a82c:	f7f5 ffa4 	bl	8000778 <__aeabi_ui2d>
 800a830:	2301      	movs	r3, #1
 800a832:	4606      	mov	r6, r0
 800a834:	3c01      	subs	r4, #1
 800a836:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a83a:	930f      	str	r3, [sp, #60]	; 0x3c
 800a83c:	4630      	mov	r0, r6
 800a83e:	4639      	mov	r1, r7
 800a840:	2200      	movs	r2, #0
 800a842:	4b51      	ldr	r3, [pc, #324]	; (800a988 <_dtoa_r+0x220>)
 800a844:	f7f5 fe5a 	bl	80004fc <__aeabi_dsub>
 800a848:	a347      	add	r3, pc, #284	; (adr r3, 800a968 <_dtoa_r+0x200>)
 800a84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84e:	f7f6 f80d 	bl	800086c <__aeabi_dmul>
 800a852:	a347      	add	r3, pc, #284	; (adr r3, 800a970 <_dtoa_r+0x208>)
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	f7f5 fe52 	bl	8000500 <__adddf3>
 800a85c:	4606      	mov	r6, r0
 800a85e:	4620      	mov	r0, r4
 800a860:	460f      	mov	r7, r1
 800a862:	f7f5 ff99 	bl	8000798 <__aeabi_i2d>
 800a866:	a344      	add	r3, pc, #272	; (adr r3, 800a978 <_dtoa_r+0x210>)
 800a868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a86c:	f7f5 fffe 	bl	800086c <__aeabi_dmul>
 800a870:	4602      	mov	r2, r0
 800a872:	460b      	mov	r3, r1
 800a874:	4630      	mov	r0, r6
 800a876:	4639      	mov	r1, r7
 800a878:	f7f5 fe42 	bl	8000500 <__adddf3>
 800a87c:	4606      	mov	r6, r0
 800a87e:	460f      	mov	r7, r1
 800a880:	f7f6 faa4 	bl	8000dcc <__aeabi_d2iz>
 800a884:	2200      	movs	r2, #0
 800a886:	9006      	str	r0, [sp, #24]
 800a888:	2300      	movs	r3, #0
 800a88a:	4630      	mov	r0, r6
 800a88c:	4639      	mov	r1, r7
 800a88e:	f7f6 fa5f 	bl	8000d50 <__aeabi_dcmplt>
 800a892:	2800      	cmp	r0, #0
 800a894:	f040 8273 	bne.w	800ad7e <_dtoa_r+0x616>
 800a898:	9e06      	ldr	r6, [sp, #24]
 800a89a:	2e16      	cmp	r6, #22
 800a89c:	f200 825d 	bhi.w	800ad5a <_dtoa_r+0x5f2>
 800a8a0:	4b3a      	ldr	r3, [pc, #232]	; (800a98c <_dtoa_r+0x224>)
 800a8a2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a8a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a8aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8ae:	f7f6 fa6d 	bl	8000d8c <__aeabi_dcmpgt>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	f000 83d7 	beq.w	800b066 <_dtoa_r+0x8fe>
 800a8b8:	1e73      	subs	r3, r6, #1
 800a8ba:	9306      	str	r3, [sp, #24]
 800a8bc:	2300      	movs	r3, #0
 800a8be:	930d      	str	r3, [sp, #52]	; 0x34
 800a8c0:	1b2c      	subs	r4, r5, r4
 800a8c2:	f1b4 0801 	subs.w	r8, r4, #1
 800a8c6:	f100 8254 	bmi.w	800ad72 <_dtoa_r+0x60a>
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	9308      	str	r3, [sp, #32]
 800a8ce:	9b06      	ldr	r3, [sp, #24]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f2c0 8245 	blt.w	800ad60 <_dtoa_r+0x5f8>
 800a8d6:	4498      	add	r8, r3
 800a8d8:	930c      	str	r3, [sp, #48]	; 0x30
 800a8da:	2300      	movs	r3, #0
 800a8dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8de:	9b02      	ldr	r3, [sp, #8]
 800a8e0:	2b09      	cmp	r3, #9
 800a8e2:	d85b      	bhi.n	800a99c <_dtoa_r+0x234>
 800a8e4:	2b05      	cmp	r3, #5
 800a8e6:	f340 83c0 	ble.w	800b06a <_dtoa_r+0x902>
 800a8ea:	3b04      	subs	r3, #4
 800a8ec:	9302      	str	r3, [sp, #8]
 800a8ee:	2500      	movs	r5, #0
 800a8f0:	9b02      	ldr	r3, [sp, #8]
 800a8f2:	3b02      	subs	r3, #2
 800a8f4:	2b03      	cmp	r3, #3
 800a8f6:	f200 8498 	bhi.w	800b22a <_dtoa_r+0xac2>
 800a8fa:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a8fe:	03df      	.short	0x03df
 800a900:	03e803bf 	.word	0x03e803bf
 800a904:	04f5      	.short	0x04f5
 800a906:	9a05      	ldr	r2, [sp, #20]
 800a908:	f242 730f 	movw	r3, #9999	; 0x270f
 800a90c:	6013      	str	r3, [r2, #0]
 800a90e:	9b00      	ldr	r3, [sp, #0]
 800a910:	b983      	cbnz	r3, 800a934 <_dtoa_r+0x1cc>
 800a912:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a916:	b96b      	cbnz	r3, 800a934 <_dtoa_r+0x1cc>
 800a918:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a91a:	f8df b074 	ldr.w	fp, [pc, #116]	; 800a990 <_dtoa_r+0x228>
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f43f af61 	beq.w	800a7e6 <_dtoa_r+0x7e>
 800a924:	f10b 0308 	add.w	r3, fp, #8
 800a928:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a92a:	4658      	mov	r0, fp
 800a92c:	6013      	str	r3, [r2, #0]
 800a92e:	b01b      	add	sp, #108	; 0x6c
 800a930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a934:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a936:	f8df b05c 	ldr.w	fp, [pc, #92]	; 800a994 <_dtoa_r+0x22c>
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f43f af53 	beq.w	800a7e6 <_dtoa_r+0x7e>
 800a940:	f10b 0303 	add.w	r3, fp, #3
 800a944:	e7f0      	b.n	800a928 <_dtoa_r+0x1c0>
 800a946:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a94a:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a94e:	950f      	str	r5, [sp, #60]	; 0x3c
 800a950:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a954:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a958:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800a95a:	e76f      	b.n	800a83c <_dtoa_r+0xd4>
 800a95c:	f8df b038 	ldr.w	fp, [pc, #56]	; 800a998 <_dtoa_r+0x230>
 800a960:	4658      	mov	r0, fp
 800a962:	b01b      	add	sp, #108	; 0x6c
 800a964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a968:	636f4361 	.word	0x636f4361
 800a96c:	3fd287a7 	.word	0x3fd287a7
 800a970:	8b60c8b3 	.word	0x8b60c8b3
 800a974:	3fc68a28 	.word	0x3fc68a28
 800a978:	509f79fb 	.word	0x509f79fb
 800a97c:	3fd34413 	.word	0x3fd34413
 800a980:	7ff00000 	.word	0x7ff00000
 800a984:	0800cbed 	.word	0x0800cbed
 800a988:	3ff80000 	.word	0x3ff80000
 800a98c:	0800cc48 	.word	0x0800cc48
 800a990:	0800cc10 	.word	0x0800cc10
 800a994:	0800cc1c 	.word	0x0800cc1c
 800a998:	0800cbec 	.word	0x0800cbec
 800a99c:	f04f 34ff 	mov.w	r4, #4294967295
 800a9a0:	2501      	movs	r5, #1
 800a9a2:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	9302      	str	r3, [sp, #8]
 800a9aa:	9307      	str	r3, [sp, #28]
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800a9b2:	940e      	str	r4, [sp, #56]	; 0x38
 800a9b4:	4648      	mov	r0, r9
 800a9b6:	f001 f9e9 	bl	800bd8c <_Balloc>
 800a9ba:	2c0e      	cmp	r4, #14
 800a9bc:	4683      	mov	fp, r0
 800a9be:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800a9c2:	f200 80fb 	bhi.w	800abbc <_dtoa_r+0x454>
 800a9c6:	2d00      	cmp	r5, #0
 800a9c8:	f000 80f8 	beq.w	800abbc <_dtoa_r+0x454>
 800a9cc:	ed9d 7b00 	vldr	d7, [sp]
 800a9d0:	9906      	ldr	r1, [sp, #24]
 800a9d2:	2900      	cmp	r1, #0
 800a9d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a9d8:	f340 83e5 	ble.w	800b1a6 <_dtoa_r+0xa3e>
 800a9dc:	4b9d      	ldr	r3, [pc, #628]	; (800ac54 <_dtoa_r+0x4ec>)
 800a9de:	f001 020f 	and.w	r2, r1, #15
 800a9e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9e6:	ed93 7b00 	vldr	d7, [r3]
 800a9ea:	110c      	asrs	r4, r1, #4
 800a9ec:	06e2      	lsls	r2, r4, #27
 800a9ee:	ed8d 7b00 	vstr	d7, [sp]
 800a9f2:	f140 849e 	bpl.w	800b332 <_dtoa_r+0xbca>
 800a9f6:	4b98      	ldr	r3, [pc, #608]	; (800ac58 <_dtoa_r+0x4f0>)
 800a9f8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a9fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa00:	f7f6 f85e 	bl	8000ac0 <__aeabi_ddiv>
 800aa04:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800aa08:	f004 040f 	and.w	r4, r4, #15
 800aa0c:	2603      	movs	r6, #3
 800aa0e:	b17c      	cbz	r4, 800aa30 <_dtoa_r+0x2c8>
 800aa10:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa14:	4d90      	ldr	r5, [pc, #576]	; (800ac58 <_dtoa_r+0x4f0>)
 800aa16:	07e3      	lsls	r3, r4, #31
 800aa18:	d504      	bpl.n	800aa24 <_dtoa_r+0x2bc>
 800aa1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa1e:	f7f5 ff25 	bl	800086c <__aeabi_dmul>
 800aa22:	3601      	adds	r6, #1
 800aa24:	1064      	asrs	r4, r4, #1
 800aa26:	f105 0508 	add.w	r5, r5, #8
 800aa2a:	d1f4      	bne.n	800aa16 <_dtoa_r+0x2ae>
 800aa2c:	e9cd 0100 	strd	r0, r1, [sp]
 800aa30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa34:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800aa38:	f7f6 f842 	bl	8000ac0 <__aeabi_ddiv>
 800aa3c:	e9cd 0100 	strd	r0, r1, [sp]
 800aa40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa42:	b143      	cbz	r3, 800aa56 <_dtoa_r+0x2ee>
 800aa44:	2200      	movs	r2, #0
 800aa46:	4b85      	ldr	r3, [pc, #532]	; (800ac5c <_dtoa_r+0x4f4>)
 800aa48:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa4c:	f7f6 f980 	bl	8000d50 <__aeabi_dcmplt>
 800aa50:	2800      	cmp	r0, #0
 800aa52:	f040 84ff 	bne.w	800b454 <_dtoa_r+0xcec>
 800aa56:	4630      	mov	r0, r6
 800aa58:	f7f5 fe9e 	bl	8000798 <__aeabi_i2d>
 800aa5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa60:	f7f5 ff04 	bl	800086c <__aeabi_dmul>
 800aa64:	4b7e      	ldr	r3, [pc, #504]	; (800ac60 <_dtoa_r+0x4f8>)
 800aa66:	2200      	movs	r2, #0
 800aa68:	f7f5 fd4a 	bl	8000500 <__adddf3>
 800aa6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa6e:	4606      	mov	r6, r0
 800aa70:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	f000 841c 	beq.w	800b2b2 <_dtoa_r+0xb4a>
 800aa7a:	9b06      	ldr	r3, [sp, #24]
 800aa7c:	9316      	str	r3, [sp, #88]	; 0x58
 800aa7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa80:	9312      	str	r3, [sp, #72]	; 0x48
 800aa82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa86:	f7f6 f9a1 	bl	8000dcc <__aeabi_d2iz>
 800aa8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aa8c:	4b71      	ldr	r3, [pc, #452]	; (800ac54 <_dtoa_r+0x4ec>)
 800aa8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa92:	ed13 7b02 	vldr	d7, [r3, #-8]
 800aa96:	f100 0530 	add.w	r5, r0, #48	; 0x30
 800aa9a:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800aa9e:	f7f5 fe7b 	bl	8000798 <__aeabi_i2d>
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aaaa:	e9cd 6700 	strd	r6, r7, [sp]
 800aaae:	f7f5 fd25 	bl	80004fc <__aeabi_dsub>
 800aab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aab4:	b2ed      	uxtb	r5, r5
 800aab6:	4606      	mov	r6, r0
 800aab8:	460f      	mov	r7, r1
 800aaba:	f10b 0401 	add.w	r4, fp, #1
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f000 8458 	beq.w	800b374 <_dtoa_r+0xc0c>
 800aac4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800aac8:	2000      	movs	r0, #0
 800aaca:	4966      	ldr	r1, [pc, #408]	; (800ac64 <_dtoa_r+0x4fc>)
 800aacc:	f7f5 fff8 	bl	8000ac0 <__aeabi_ddiv>
 800aad0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aad4:	f7f5 fd12 	bl	80004fc <__aeabi_dsub>
 800aad8:	f88b 5000 	strb.w	r5, [fp]
 800aadc:	4632      	mov	r2, r6
 800aade:	463b      	mov	r3, r7
 800aae0:	e9cd 0100 	strd	r0, r1, [sp]
 800aae4:	f7f6 f952 	bl	8000d8c <__aeabi_dcmpgt>
 800aae8:	2800      	cmp	r0, #0
 800aaea:	f040 8502 	bne.w	800b4f2 <_dtoa_r+0xd8a>
 800aaee:	4632      	mov	r2, r6
 800aaf0:	463b      	mov	r3, r7
 800aaf2:	2000      	movs	r0, #0
 800aaf4:	4959      	ldr	r1, [pc, #356]	; (800ac5c <_dtoa_r+0x4f4>)
 800aaf6:	f7f5 fd01 	bl	80004fc <__aeabi_dsub>
 800aafa:	4602      	mov	r2, r0
 800aafc:	460b      	mov	r3, r1
 800aafe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab02:	f7f6 f943 	bl	8000d8c <__aeabi_dcmpgt>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	f040 84fb 	bne.w	800b502 <_dtoa_r+0xd9a>
 800ab0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab0e:	2a01      	cmp	r2, #1
 800ab10:	d050      	beq.n	800abb4 <_dtoa_r+0x44c>
 800ab12:	445a      	add	r2, fp
 800ab14:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ab18:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 800ab1c:	f8cd b050 	str.w	fp, [sp, #80]	; 0x50
 800ab20:	4692      	mov	sl, r2
 800ab22:	46cb      	mov	fp, r9
 800ab24:	e9dd 8900 	ldrd	r8, r9, [sp]
 800ab28:	e00c      	b.n	800ab44 <_dtoa_r+0x3dc>
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	494b      	ldr	r1, [pc, #300]	; (800ac5c <_dtoa_r+0x4f4>)
 800ab2e:	f7f5 fce5 	bl	80004fc <__aeabi_dsub>
 800ab32:	4642      	mov	r2, r8
 800ab34:	464b      	mov	r3, r9
 800ab36:	f7f6 f90b 	bl	8000d50 <__aeabi_dcmplt>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	f040 84dc 	bne.w	800b4f8 <_dtoa_r+0xd90>
 800ab40:	4554      	cmp	r4, sl
 800ab42:	d030      	beq.n	800aba6 <_dtoa_r+0x43e>
 800ab44:	4640      	mov	r0, r8
 800ab46:	4649      	mov	r1, r9
 800ab48:	2200      	movs	r2, #0
 800ab4a:	4b47      	ldr	r3, [pc, #284]	; (800ac68 <_dtoa_r+0x500>)
 800ab4c:	f7f5 fe8e 	bl	800086c <__aeabi_dmul>
 800ab50:	2200      	movs	r2, #0
 800ab52:	4b45      	ldr	r3, [pc, #276]	; (800ac68 <_dtoa_r+0x500>)
 800ab54:	4680      	mov	r8, r0
 800ab56:	4689      	mov	r9, r1
 800ab58:	4630      	mov	r0, r6
 800ab5a:	4639      	mov	r1, r7
 800ab5c:	f7f5 fe86 	bl	800086c <__aeabi_dmul>
 800ab60:	460f      	mov	r7, r1
 800ab62:	4606      	mov	r6, r0
 800ab64:	f7f6 f932 	bl	8000dcc <__aeabi_d2iz>
 800ab68:	4605      	mov	r5, r0
 800ab6a:	f7f5 fe15 	bl	8000798 <__aeabi_i2d>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	460b      	mov	r3, r1
 800ab72:	4630      	mov	r0, r6
 800ab74:	4639      	mov	r1, r7
 800ab76:	f7f5 fcc1 	bl	80004fc <__aeabi_dsub>
 800ab7a:	3530      	adds	r5, #48	; 0x30
 800ab7c:	b2ed      	uxtb	r5, r5
 800ab7e:	4642      	mov	r2, r8
 800ab80:	464b      	mov	r3, r9
 800ab82:	f804 5b01 	strb.w	r5, [r4], #1
 800ab86:	4606      	mov	r6, r0
 800ab88:	460f      	mov	r7, r1
 800ab8a:	f7f6 f8e1 	bl	8000d50 <__aeabi_dcmplt>
 800ab8e:	4632      	mov	r2, r6
 800ab90:	463b      	mov	r3, r7
 800ab92:	2800      	cmp	r0, #0
 800ab94:	d0c9      	beq.n	800ab2a <_dtoa_r+0x3c2>
 800ab96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab98:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
 800ab9c:	9306      	str	r3, [sp, #24]
 800ab9e:	46d9      	mov	r9, fp
 800aba0:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 800aba4:	e236      	b.n	800b014 <_dtoa_r+0x8ac>
 800aba6:	46d9      	mov	r9, fp
 800aba8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800abac:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
 800abb0:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 800abb4:	e9dd 3410 	ldrd	r3, r4, [sp, #64]	; 0x40
 800abb8:	e9cd 3400 	strd	r3, r4, [sp]
 800abbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	f2c0 80ae 	blt.w	800ad20 <_dtoa_r+0x5b8>
 800abc4:	9a06      	ldr	r2, [sp, #24]
 800abc6:	2a0e      	cmp	r2, #14
 800abc8:	f300 80aa 	bgt.w	800ad20 <_dtoa_r+0x5b8>
 800abcc:	4b21      	ldr	r3, [pc, #132]	; (800ac54 <_dtoa_r+0x4ec>)
 800abce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abd2:	ed93 7b00 	vldr	d7, [r3]
 800abd6:	9b07      	ldr	r3, [sp, #28]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	ed8d 7b02 	vstr	d7, [sp, #8]
 800abde:	f2c0 82be 	blt.w	800b15e <_dtoa_r+0x9f6>
 800abe2:	e9dd 6700 	ldrd	r6, r7, [sp]
 800abe6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abea:	4630      	mov	r0, r6
 800abec:	4639      	mov	r1, r7
 800abee:	f7f5 ff67 	bl	8000ac0 <__aeabi_ddiv>
 800abf2:	f7f6 f8eb 	bl	8000dcc <__aeabi_d2iz>
 800abf6:	4605      	mov	r5, r0
 800abf8:	f7f5 fdce 	bl	8000798 <__aeabi_i2d>
 800abfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac00:	f7f5 fe34 	bl	800086c <__aeabi_dmul>
 800ac04:	460b      	mov	r3, r1
 800ac06:	4602      	mov	r2, r0
 800ac08:	4639      	mov	r1, r7
 800ac0a:	4630      	mov	r0, r6
 800ac0c:	f7f5 fc76 	bl	80004fc <__aeabi_dsub>
 800ac10:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800ac14:	f88b 3000 	strb.w	r3, [fp]
 800ac18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	4606      	mov	r6, r0
 800ac1e:	460f      	mov	r7, r1
 800ac20:	f10b 0401 	add.w	r4, fp, #1
 800ac24:	d053      	beq.n	800acce <_dtoa_r+0x566>
 800ac26:	2200      	movs	r2, #0
 800ac28:	4b0f      	ldr	r3, [pc, #60]	; (800ac68 <_dtoa_r+0x500>)
 800ac2a:	f7f5 fe1f 	bl	800086c <__aeabi_dmul>
 800ac2e:	2200      	movs	r2, #0
 800ac30:	2300      	movs	r3, #0
 800ac32:	4606      	mov	r6, r0
 800ac34:	460f      	mov	r7, r1
 800ac36:	f7f6 f881 	bl	8000d3c <__aeabi_dcmpeq>
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	f040 81ea 	bne.w	800b014 <_dtoa_r+0x8ac>
 800ac40:	f8cd a000 	str.w	sl, [sp]
 800ac44:	f8cd 901c 	str.w	r9, [sp, #28]
 800ac48:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800ac4c:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
 800ac50:	e017      	b.n	800ac82 <_dtoa_r+0x51a>
 800ac52:	bf00      	nop
 800ac54:	0800cc48 	.word	0x0800cc48
 800ac58:	0800cc20 	.word	0x0800cc20
 800ac5c:	3ff00000 	.word	0x3ff00000
 800ac60:	401c0000 	.word	0x401c0000
 800ac64:	3fe00000 	.word	0x3fe00000
 800ac68:	40240000 	.word	0x40240000
 800ac6c:	f7f5 fdfe 	bl	800086c <__aeabi_dmul>
 800ac70:	2200      	movs	r2, #0
 800ac72:	2300      	movs	r3, #0
 800ac74:	4606      	mov	r6, r0
 800ac76:	460f      	mov	r7, r1
 800ac78:	f7f6 f860 	bl	8000d3c <__aeabi_dcmpeq>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	f040 833d 	bne.w	800b2fc <_dtoa_r+0xb94>
 800ac82:	464a      	mov	r2, r9
 800ac84:	4653      	mov	r3, sl
 800ac86:	4630      	mov	r0, r6
 800ac88:	4639      	mov	r1, r7
 800ac8a:	f7f5 ff19 	bl	8000ac0 <__aeabi_ddiv>
 800ac8e:	f7f6 f89d 	bl	8000dcc <__aeabi_d2iz>
 800ac92:	4605      	mov	r5, r0
 800ac94:	f7f5 fd80 	bl	8000798 <__aeabi_i2d>
 800ac98:	464a      	mov	r2, r9
 800ac9a:	4653      	mov	r3, sl
 800ac9c:	f7f5 fde6 	bl	800086c <__aeabi_dmul>
 800aca0:	4602      	mov	r2, r0
 800aca2:	460b      	mov	r3, r1
 800aca4:	4630      	mov	r0, r6
 800aca6:	4639      	mov	r1, r7
 800aca8:	f7f5 fc28 	bl	80004fc <__aeabi_dsub>
 800acac:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 800acb0:	f804 cb01 	strb.w	ip, [r4], #1
 800acb4:	eba4 0c0b 	sub.w	ip, r4, fp
 800acb8:	45e0      	cmp	r8, ip
 800acba:	4606      	mov	r6, r0
 800acbc:	460f      	mov	r7, r1
 800acbe:	f04f 0200 	mov.w	r2, #0
 800acc2:	4bc1      	ldr	r3, [pc, #772]	; (800afc8 <_dtoa_r+0x860>)
 800acc4:	d1d2      	bne.n	800ac6c <_dtoa_r+0x504>
 800acc6:	f8dd a000 	ldr.w	sl, [sp]
 800acca:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800acce:	4632      	mov	r2, r6
 800acd0:	463b      	mov	r3, r7
 800acd2:	4630      	mov	r0, r6
 800acd4:	4639      	mov	r1, r7
 800acd6:	f7f5 fc13 	bl	8000500 <__adddf3>
 800acda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800acde:	4606      	mov	r6, r0
 800ace0:	460f      	mov	r7, r1
 800ace2:	f7f6 f853 	bl	8000d8c <__aeabi_dcmpgt>
 800ace6:	b958      	cbnz	r0, 800ad00 <_dtoa_r+0x598>
 800ace8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800acec:	4630      	mov	r0, r6
 800acee:	4639      	mov	r1, r7
 800acf0:	f7f6 f824 	bl	8000d3c <__aeabi_dcmpeq>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	f000 818d 	beq.w	800b014 <_dtoa_r+0x8ac>
 800acfa:	07e9      	lsls	r1, r5, #31
 800acfc:	f140 818a 	bpl.w	800b014 <_dtoa_r+0x8ac>
 800ad00:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 800ad04:	e005      	b.n	800ad12 <_dtoa_r+0x5aa>
 800ad06:	459b      	cmp	fp, r3
 800ad08:	f000 8373 	beq.w	800b3f2 <_dtoa_r+0xc8a>
 800ad0c:	f813 5c01 	ldrb.w	r5, [r3, #-1]
 800ad10:	461c      	mov	r4, r3
 800ad12:	2d39      	cmp	r5, #57	; 0x39
 800ad14:	f104 33ff 	add.w	r3, r4, #4294967295
 800ad18:	d0f5      	beq.n	800ad06 <_dtoa_r+0x59e>
 800ad1a:	3501      	adds	r5, #1
 800ad1c:	701d      	strb	r5, [r3, #0]
 800ad1e:	e179      	b.n	800b014 <_dtoa_r+0x8ac>
 800ad20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad22:	2a00      	cmp	r2, #0
 800ad24:	d03b      	beq.n	800ad9e <_dtoa_r+0x636>
 800ad26:	9a02      	ldr	r2, [sp, #8]
 800ad28:	2a01      	cmp	r2, #1
 800ad2a:	f340 820b 	ble.w	800b144 <_dtoa_r+0x9dc>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad30:	1e5f      	subs	r7, r3, #1
 800ad32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad34:	42bb      	cmp	r3, r7
 800ad36:	f2c0 82e6 	blt.w	800b306 <_dtoa_r+0xb9e>
 800ad3a:	1bdf      	subs	r7, r3, r7
 800ad3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f2c0 830b 	blt.w	800b35a <_dtoa_r+0xbf2>
 800ad44:	9a08      	ldr	r2, [sp, #32]
 800ad46:	4614      	mov	r4, r2
 800ad48:	441a      	add	r2, r3
 800ad4a:	4498      	add	r8, r3
 800ad4c:	9208      	str	r2, [sp, #32]
 800ad4e:	2101      	movs	r1, #1
 800ad50:	4648      	mov	r0, r9
 800ad52:	f001 f8db 	bl	800bf0c <__i2b>
 800ad56:	4605      	mov	r5, r0
 800ad58:	e024      	b.n	800ada4 <_dtoa_r+0x63c>
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	930d      	str	r3, [sp, #52]	; 0x34
 800ad5e:	e5af      	b.n	800a8c0 <_dtoa_r+0x158>
 800ad60:	9a08      	ldr	r2, [sp, #32]
 800ad62:	9b06      	ldr	r3, [sp, #24]
 800ad64:	1ad2      	subs	r2, r2, r3
 800ad66:	425b      	negs	r3, r3
 800ad68:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	9208      	str	r2, [sp, #32]
 800ad6e:	930c      	str	r3, [sp, #48]	; 0x30
 800ad70:	e5b5      	b.n	800a8de <_dtoa_r+0x176>
 800ad72:	f1c4 0301 	rsb	r3, r4, #1
 800ad76:	9308      	str	r3, [sp, #32]
 800ad78:	f04f 0800 	mov.w	r8, #0
 800ad7c:	e5a7      	b.n	800a8ce <_dtoa_r+0x166>
 800ad7e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800ad82:	4640      	mov	r0, r8
 800ad84:	f7f5 fd08 	bl	8000798 <__aeabi_i2d>
 800ad88:	4632      	mov	r2, r6
 800ad8a:	463b      	mov	r3, r7
 800ad8c:	f7f5 ffd6 	bl	8000d3c <__aeabi_dcmpeq>
 800ad90:	2800      	cmp	r0, #0
 800ad92:	f47f ad81 	bne.w	800a898 <_dtoa_r+0x130>
 800ad96:	f108 33ff 	add.w	r3, r8, #4294967295
 800ad9a:	9306      	str	r3, [sp, #24]
 800ad9c:	e57c      	b.n	800a898 <_dtoa_r+0x130>
 800ad9e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800ada0:	9c08      	ldr	r4, [sp, #32]
 800ada2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ada4:	2c00      	cmp	r4, #0
 800ada6:	dd0c      	ble.n	800adc2 <_dtoa_r+0x65a>
 800ada8:	f1b8 0f00 	cmp.w	r8, #0
 800adac:	dd09      	ble.n	800adc2 <_dtoa_r+0x65a>
 800adae:	4544      	cmp	r4, r8
 800adb0:	9a08      	ldr	r2, [sp, #32]
 800adb2:	4623      	mov	r3, r4
 800adb4:	bfa8      	it	ge
 800adb6:	4643      	movge	r3, r8
 800adb8:	1ad2      	subs	r2, r2, r3
 800adba:	9208      	str	r2, [sp, #32]
 800adbc:	1ae4      	subs	r4, r4, r3
 800adbe:	eba8 0803 	sub.w	r8, r8, r3
 800adc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adc4:	b16b      	cbz	r3, 800ade2 <_dtoa_r+0x67a>
 800adc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800adc8:	2a00      	cmp	r2, #0
 800adca:	f000 8290 	beq.w	800b2ee <_dtoa_r+0xb86>
 800adce:	1bde      	subs	r6, r3, r7
 800add0:	2f00      	cmp	r7, #0
 800add2:	f040 819b 	bne.w	800b10c <_dtoa_r+0x9a4>
 800add6:	4651      	mov	r1, sl
 800add8:	4632      	mov	r2, r6
 800adda:	4648      	mov	r0, r9
 800addc:	f001 f946 	bl	800c06c <__pow5mult>
 800ade0:	4682      	mov	sl, r0
 800ade2:	2101      	movs	r1, #1
 800ade4:	4648      	mov	r0, r9
 800ade6:	f001 f891 	bl	800bf0c <__i2b>
 800adea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800adec:	4606      	mov	r6, r0
 800adee:	2a00      	cmp	r2, #0
 800adf0:	f040 8125 	bne.w	800b03e <_dtoa_r+0x8d6>
 800adf4:	9b02      	ldr	r3, [sp, #8]
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	f340 816c 	ble.w	800b0d4 <_dtoa_r+0x96c>
 800adfc:	2001      	movs	r0, #1
 800adfe:	4440      	add	r0, r8
 800ae00:	f010 001f 	ands.w	r0, r0, #31
 800ae04:	f000 8119 	beq.w	800b03a <_dtoa_r+0x8d2>
 800ae08:	f1c0 0320 	rsb	r3, r0, #32
 800ae0c:	2b04      	cmp	r3, #4
 800ae0e:	f340 83ac 	ble.w	800b56a <_dtoa_r+0xe02>
 800ae12:	f1c0 001c 	rsb	r0, r0, #28
 800ae16:	9b08      	ldr	r3, [sp, #32]
 800ae18:	4403      	add	r3, r0
 800ae1a:	9308      	str	r3, [sp, #32]
 800ae1c:	4404      	add	r4, r0
 800ae1e:	4480      	add	r8, r0
 800ae20:	9b08      	ldr	r3, [sp, #32]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	dd05      	ble.n	800ae32 <_dtoa_r+0x6ca>
 800ae26:	4651      	mov	r1, sl
 800ae28:	461a      	mov	r2, r3
 800ae2a:	4648      	mov	r0, r9
 800ae2c:	f001 f96e 	bl	800c10c <__lshift>
 800ae30:	4682      	mov	sl, r0
 800ae32:	f1b8 0f00 	cmp.w	r8, #0
 800ae36:	dd05      	ble.n	800ae44 <_dtoa_r+0x6dc>
 800ae38:	4631      	mov	r1, r6
 800ae3a:	4642      	mov	r2, r8
 800ae3c:	4648      	mov	r0, r9
 800ae3e:	f001 f965 	bl	800c10c <__lshift>
 800ae42:	4606      	mov	r6, r0
 800ae44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d177      	bne.n	800af3a <_dtoa_r+0x7d2>
 800ae4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f340 8209 	ble.w	800b264 <_dtoa_r+0xafc>
 800ae52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	f000 8089 	beq.w	800af6c <_dtoa_r+0x804>
 800ae5a:	2c00      	cmp	r4, #0
 800ae5c:	f300 816b 	bgt.w	800b136 <_dtoa_r+0x9ce>
 800ae60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	f040 81cd 	bne.w	800b202 <_dtoa_r+0xa9a>
 800ae68:	46a8      	mov	r8, r5
 800ae6a:	9a00      	ldr	r2, [sp, #0]
 800ae6c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ae70:	f002 0201 	and.w	r2, r2, #1
 800ae74:	920a      	str	r2, [sp, #40]	; 0x28
 800ae76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae78:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ae7c:	441a      	add	r2, r3
 800ae7e:	465f      	mov	r7, fp
 800ae80:	9209      	str	r2, [sp, #36]	; 0x24
 800ae82:	46b3      	mov	fp, r6
 800ae84:	4659      	mov	r1, fp
 800ae86:	4650      	mov	r0, sl
 800ae88:	f7ff fbdc 	bl	800a644 <quorem>
 800ae8c:	4629      	mov	r1, r5
 800ae8e:	4604      	mov	r4, r0
 800ae90:	4650      	mov	r0, sl
 800ae92:	f001 f991 	bl	800c1b8 <__mcmp>
 800ae96:	4659      	mov	r1, fp
 800ae98:	4606      	mov	r6, r0
 800ae9a:	4642      	mov	r2, r8
 800ae9c:	4648      	mov	r0, r9
 800ae9e:	f001 f9a7 	bl	800c1f0 <__mdiff>
 800aea2:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800aea6:	9300      	str	r3, [sp, #0]
 800aea8:	68c3      	ldr	r3, [r0, #12]
 800aeaa:	4601      	mov	r1, r0
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	f040 81d4 	bne.w	800b25a <_dtoa_r+0xaf2>
 800aeb2:	9008      	str	r0, [sp, #32]
 800aeb4:	4650      	mov	r0, sl
 800aeb6:	f001 f97f 	bl	800c1b8 <__mcmp>
 800aeba:	9a08      	ldr	r2, [sp, #32]
 800aebc:	9007      	str	r0, [sp, #28]
 800aebe:	4611      	mov	r1, r2
 800aec0:	4648      	mov	r0, r9
 800aec2:	f000 ff89 	bl	800bdd8 <_Bfree>
 800aec6:	9b07      	ldr	r3, [sp, #28]
 800aec8:	b933      	cbnz	r3, 800aed8 <_dtoa_r+0x770>
 800aeca:	9a02      	ldr	r2, [sp, #8]
 800aecc:	b922      	cbnz	r2, 800aed8 <_dtoa_r+0x770>
 800aece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f000 8319 	beq.w	800b508 <_dtoa_r+0xda0>
 800aed6:	9b02      	ldr	r3, [sp, #8]
 800aed8:	2e00      	cmp	r6, #0
 800aeda:	f2c0 821c 	blt.w	800b316 <_dtoa_r+0xbae>
 800aede:	d105      	bne.n	800aeec <_dtoa_r+0x784>
 800aee0:	9a02      	ldr	r2, [sp, #8]
 800aee2:	b91a      	cbnz	r2, 800aeec <_dtoa_r+0x784>
 800aee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	f000 8215 	beq.w	800b316 <_dtoa_r+0xbae>
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	f107 0401 	add.w	r4, r7, #1
 800aef2:	f300 8225 	bgt.w	800b340 <_dtoa_r+0xbd8>
 800aef6:	9b00      	ldr	r3, [sp, #0]
 800aef8:	703b      	strb	r3, [r7, #0]
 800aefa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aefc:	42bb      	cmp	r3, r7
 800aefe:	f000 8230 	beq.w	800b362 <_dtoa_r+0xbfa>
 800af02:	4651      	mov	r1, sl
 800af04:	2300      	movs	r3, #0
 800af06:	220a      	movs	r2, #10
 800af08:	4648      	mov	r0, r9
 800af0a:	f000 ff6f 	bl	800bdec <__multadd>
 800af0e:	4545      	cmp	r5, r8
 800af10:	4682      	mov	sl, r0
 800af12:	4629      	mov	r1, r5
 800af14:	f04f 0300 	mov.w	r3, #0
 800af18:	f04f 020a 	mov.w	r2, #10
 800af1c:	4648      	mov	r0, r9
 800af1e:	f000 8196 	beq.w	800b24e <_dtoa_r+0xae6>
 800af22:	f000 ff63 	bl	800bdec <__multadd>
 800af26:	4641      	mov	r1, r8
 800af28:	4605      	mov	r5, r0
 800af2a:	2300      	movs	r3, #0
 800af2c:	220a      	movs	r2, #10
 800af2e:	4648      	mov	r0, r9
 800af30:	f000 ff5c 	bl	800bdec <__multadd>
 800af34:	4627      	mov	r7, r4
 800af36:	4680      	mov	r8, r0
 800af38:	e7a4      	b.n	800ae84 <_dtoa_r+0x71c>
 800af3a:	4631      	mov	r1, r6
 800af3c:	4650      	mov	r0, sl
 800af3e:	f001 f93b 	bl	800c1b8 <__mcmp>
 800af42:	2800      	cmp	r0, #0
 800af44:	da81      	bge.n	800ae4a <_dtoa_r+0x6e2>
 800af46:	9f06      	ldr	r7, [sp, #24]
 800af48:	4651      	mov	r1, sl
 800af4a:	2300      	movs	r3, #0
 800af4c:	220a      	movs	r2, #10
 800af4e:	4648      	mov	r0, r9
 800af50:	3f01      	subs	r7, #1
 800af52:	9706      	str	r7, [sp, #24]
 800af54:	f000 ff4a 	bl	800bdec <__multadd>
 800af58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af5a:	4682      	mov	sl, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	f040 82eb 	bne.w	800b538 <_dtoa_r+0xdd0>
 800af62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af64:	2b00      	cmp	r3, #0
 800af66:	f340 82f3 	ble.w	800b550 <_dtoa_r+0xde8>
 800af6a:	9309      	str	r3, [sp, #36]	; 0x24
 800af6c:	465c      	mov	r4, fp
 800af6e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800af72:	e002      	b.n	800af7a <_dtoa_r+0x812>
 800af74:	f000 ff3a 	bl	800bdec <__multadd>
 800af78:	4682      	mov	sl, r0
 800af7a:	4631      	mov	r1, r6
 800af7c:	4650      	mov	r0, sl
 800af7e:	f7ff fb61 	bl	800a644 <quorem>
 800af82:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800af86:	f804 7b01 	strb.w	r7, [r4], #1
 800af8a:	eba4 030b 	sub.w	r3, r4, fp
 800af8e:	4598      	cmp	r8, r3
 800af90:	f04f 020a 	mov.w	r2, #10
 800af94:	f04f 0300 	mov.w	r3, #0
 800af98:	4651      	mov	r1, sl
 800af9a:	4648      	mov	r0, r9
 800af9c:	dcea      	bgt.n	800af74 <_dtoa_r+0x80c>
 800af9e:	2300      	movs	r3, #0
 800afa0:	9700      	str	r7, [sp, #0]
 800afa2:	9302      	str	r3, [sp, #8]
 800afa4:	4651      	mov	r1, sl
 800afa6:	2201      	movs	r2, #1
 800afa8:	4648      	mov	r0, r9
 800afaa:	f001 f8af 	bl	800c10c <__lshift>
 800afae:	4631      	mov	r1, r6
 800afb0:	4682      	mov	sl, r0
 800afb2:	f001 f901 	bl	800c1b8 <__mcmp>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800afbc:	dc14      	bgt.n	800afe8 <_dtoa_r+0x880>
 800afbe:	d108      	bne.n	800afd2 <_dtoa_r+0x86a>
 800afc0:	9b00      	ldr	r3, [sp, #0]
 800afc2:	07db      	lsls	r3, r3, #31
 800afc4:	d410      	bmi.n	800afe8 <_dtoa_r+0x880>
 800afc6:	e004      	b.n	800afd2 <_dtoa_r+0x86a>
 800afc8:	40240000 	.word	0x40240000
 800afcc:	f814 2c02 	ldrb.w	r2, [r4, #-2]
 800afd0:	461c      	mov	r4, r3
 800afd2:	2a30      	cmp	r2, #48	; 0x30
 800afd4:	f104 33ff 	add.w	r3, r4, #4294967295
 800afd8:	d0f8      	beq.n	800afcc <_dtoa_r+0x864>
 800afda:	e00b      	b.n	800aff4 <_dtoa_r+0x88c>
 800afdc:	459b      	cmp	fp, r3
 800afde:	f000 814e 	beq.w	800b27e <_dtoa_r+0xb16>
 800afe2:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800afe6:	461c      	mov	r4, r3
 800afe8:	2a39      	cmp	r2, #57	; 0x39
 800afea:	f104 33ff 	add.w	r3, r4, #4294967295
 800afee:	d0f5      	beq.n	800afdc <_dtoa_r+0x874>
 800aff0:	3201      	adds	r2, #1
 800aff2:	701a      	strb	r2, [r3, #0]
 800aff4:	4631      	mov	r1, r6
 800aff6:	4648      	mov	r0, r9
 800aff8:	f000 feee 	bl	800bdd8 <_Bfree>
 800affc:	b155      	cbz	r5, 800b014 <_dtoa_r+0x8ac>
 800affe:	9902      	ldr	r1, [sp, #8]
 800b000:	b121      	cbz	r1, 800b00c <_dtoa_r+0x8a4>
 800b002:	42a9      	cmp	r1, r5
 800b004:	d002      	beq.n	800b00c <_dtoa_r+0x8a4>
 800b006:	4648      	mov	r0, r9
 800b008:	f000 fee6 	bl	800bdd8 <_Bfree>
 800b00c:	4629      	mov	r1, r5
 800b00e:	4648      	mov	r0, r9
 800b010:	f000 fee2 	bl	800bdd8 <_Bfree>
 800b014:	4651      	mov	r1, sl
 800b016:	4648      	mov	r0, r9
 800b018:	f000 fede 	bl	800bdd8 <_Bfree>
 800b01c:	2200      	movs	r2, #0
 800b01e:	9b06      	ldr	r3, [sp, #24]
 800b020:	7022      	strb	r2, [r4, #0]
 800b022:	9a05      	ldr	r2, [sp, #20]
 800b024:	3301      	adds	r3, #1
 800b026:	6013      	str	r3, [r2, #0]
 800b028:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f43f abdb 	beq.w	800a7e6 <_dtoa_r+0x7e>
 800b030:	4658      	mov	r0, fp
 800b032:	601c      	str	r4, [r3, #0]
 800b034:	b01b      	add	sp, #108	; 0x6c
 800b036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03a:	201c      	movs	r0, #28
 800b03c:	e6eb      	b.n	800ae16 <_dtoa_r+0x6ae>
 800b03e:	4601      	mov	r1, r0
 800b040:	4648      	mov	r0, r9
 800b042:	f001 f813 	bl	800c06c <__pow5mult>
 800b046:	9b02      	ldr	r3, [sp, #8]
 800b048:	2b01      	cmp	r3, #1
 800b04a:	4606      	mov	r6, r0
 800b04c:	f340 80d4 	ble.w	800b1f8 <_dtoa_r+0xa90>
 800b050:	2300      	movs	r3, #0
 800b052:	930c      	str	r3, [sp, #48]	; 0x30
 800b054:	6933      	ldr	r3, [r6, #16]
 800b056:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b05a:	6918      	ldr	r0, [r3, #16]
 800b05c:	f000 ff06 	bl	800be6c <__hi0bits>
 800b060:	f1c0 0020 	rsb	r0, r0, #32
 800b064:	e6cb      	b.n	800adfe <_dtoa_r+0x696>
 800b066:	900d      	str	r0, [sp, #52]	; 0x34
 800b068:	e42a      	b.n	800a8c0 <_dtoa_r+0x158>
 800b06a:	2501      	movs	r5, #1
 800b06c:	e440      	b.n	800a8f0 <_dtoa_r+0x188>
 800b06e:	f1c3 0820 	rsb	r8, r3, #32
 800b072:	9b00      	ldr	r3, [sp, #0]
 800b074:	fa03 f008 	lsl.w	r0, r3, r8
 800b078:	f7ff bbd8 	b.w	800a82c <_dtoa_r+0xc4>
 800b07c:	2300      	movs	r3, #0
 800b07e:	930a      	str	r3, [sp, #40]	; 0x28
 800b080:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b084:	4413      	add	r3, r2
 800b086:	930e      	str	r3, [sp, #56]	; 0x38
 800b088:	3301      	adds	r3, #1
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	461e      	mov	r6, r3
 800b08e:	9309      	str	r3, [sp, #36]	; 0x24
 800b090:	bfb8      	it	lt
 800b092:	2601      	movlt	r6, #1
 800b094:	2100      	movs	r1, #0
 800b096:	2e17      	cmp	r6, #23
 800b098:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b09c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b09e:	f77f ac89 	ble.w	800a9b4 <_dtoa_r+0x24c>
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	2304      	movs	r3, #4
 800b0a6:	005b      	lsls	r3, r3, #1
 800b0a8:	f103 0014 	add.w	r0, r3, #20
 800b0ac:	42b0      	cmp	r0, r6
 800b0ae:	4611      	mov	r1, r2
 800b0b0:	f102 0201 	add.w	r2, r2, #1
 800b0b4:	d9f7      	bls.n	800b0a6 <_dtoa_r+0x93e>
 800b0b6:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b0ba:	e47b      	b.n	800a9b4 <_dtoa_r+0x24c>
 800b0bc:	2300      	movs	r3, #0
 800b0be:	930a      	str	r3, [sp, #40]	; 0x28
 800b0c0:	9e07      	ldr	r6, [sp, #28]
 800b0c2:	2e00      	cmp	r6, #0
 800b0c4:	f340 80e2 	ble.w	800b28c <_dtoa_r+0xb24>
 800b0c8:	960e      	str	r6, [sp, #56]	; 0x38
 800b0ca:	9609      	str	r6, [sp, #36]	; 0x24
 800b0cc:	e7e2      	b.n	800b094 <_dtoa_r+0x92c>
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	930a      	str	r3, [sp, #40]	; 0x28
 800b0d2:	e7f5      	b.n	800b0c0 <_dtoa_r+0x958>
 800b0d4:	9b00      	ldr	r3, [sp, #0]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	f47f ae90 	bne.w	800adfc <_dtoa_r+0x694>
 800b0dc:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b0e0:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	f040 8192 	bne.w	800b40e <_dtoa_r+0xca6>
 800b0ea:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800b0ee:	0d1b      	lsrs	r3, r3, #20
 800b0f0:	051b      	lsls	r3, r3, #20
 800b0f2:	b12b      	cbz	r3, 800b100 <_dtoa_r+0x998>
 800b0f4:	9b08      	ldr	r3, [sp, #32]
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	9308      	str	r3, [sp, #32]
 800b0fa:	f108 0801 	add.w	r8, r8, #1
 800b0fe:	2301      	movs	r3, #1
 800b100:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b102:	930c      	str	r3, [sp, #48]	; 0x30
 800b104:	2a00      	cmp	r2, #0
 800b106:	f43f ae79 	beq.w	800adfc <_dtoa_r+0x694>
 800b10a:	e7a3      	b.n	800b054 <_dtoa_r+0x8ec>
 800b10c:	463a      	mov	r2, r7
 800b10e:	4629      	mov	r1, r5
 800b110:	4648      	mov	r0, r9
 800b112:	f000 ffab 	bl	800c06c <__pow5mult>
 800b116:	4652      	mov	r2, sl
 800b118:	4601      	mov	r1, r0
 800b11a:	4605      	mov	r5, r0
 800b11c:	4648      	mov	r0, r9
 800b11e:	f000 feff 	bl	800bf20 <__multiply>
 800b122:	4651      	mov	r1, sl
 800b124:	4607      	mov	r7, r0
 800b126:	4648      	mov	r0, r9
 800b128:	f000 fe56 	bl	800bdd8 <_Bfree>
 800b12c:	46ba      	mov	sl, r7
 800b12e:	2e00      	cmp	r6, #0
 800b130:	f43f ae57 	beq.w	800ade2 <_dtoa_r+0x67a>
 800b134:	e64f      	b.n	800add6 <_dtoa_r+0x66e>
 800b136:	4629      	mov	r1, r5
 800b138:	4622      	mov	r2, r4
 800b13a:	4648      	mov	r0, r9
 800b13c:	f000 ffe6 	bl	800c10c <__lshift>
 800b140:	4605      	mov	r5, r0
 800b142:	e68d      	b.n	800ae60 <_dtoa_r+0x6f8>
 800b144:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b146:	2a00      	cmp	r2, #0
 800b148:	f000 815d 	beq.w	800b406 <_dtoa_r+0xc9e>
 800b14c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b150:	9a08      	ldr	r2, [sp, #32]
 800b152:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800b154:	4614      	mov	r4, r2
 800b156:	441a      	add	r2, r3
 800b158:	4498      	add	r8, r3
 800b15a:	9208      	str	r2, [sp, #32]
 800b15c:	e5f7      	b.n	800ad4e <_dtoa_r+0x5e6>
 800b15e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b160:	2b00      	cmp	r3, #0
 800b162:	f73f ad3e 	bgt.w	800abe2 <_dtoa_r+0x47a>
 800b166:	f040 80bc 	bne.w	800b2e2 <_dtoa_r+0xb7a>
 800b16a:	ec51 0b17 	vmov	r0, r1, d7
 800b16e:	2200      	movs	r2, #0
 800b170:	4bb2      	ldr	r3, [pc, #712]	; (800b43c <_dtoa_r+0xcd4>)
 800b172:	f7f5 fb7b 	bl	800086c <__aeabi_dmul>
 800b176:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b17a:	f7f5 fdfd 	bl	8000d78 <__aeabi_dcmpge>
 800b17e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b180:	4635      	mov	r5, r6
 800b182:	2800      	cmp	r0, #0
 800b184:	d176      	bne.n	800b274 <_dtoa_r+0xb0c>
 800b186:	9a06      	ldr	r2, [sp, #24]
 800b188:	2331      	movs	r3, #49	; 0x31
 800b18a:	3201      	adds	r2, #1
 800b18c:	9206      	str	r2, [sp, #24]
 800b18e:	f88b 3000 	strb.w	r3, [fp]
 800b192:	f10b 0401 	add.w	r4, fp, #1
 800b196:	4631      	mov	r1, r6
 800b198:	4648      	mov	r0, r9
 800b19a:	f000 fe1d 	bl	800bdd8 <_Bfree>
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	f47f af34 	bne.w	800b00c <_dtoa_r+0x8a4>
 800b1a4:	e736      	b.n	800b014 <_dtoa_r+0x8ac>
 800b1a6:	f000 8142 	beq.w	800b42e <_dtoa_r+0xcc6>
 800b1aa:	9b06      	ldr	r3, [sp, #24]
 800b1ac:	425c      	negs	r4, r3
 800b1ae:	4ba4      	ldr	r3, [pc, #656]	; (800b440 <_dtoa_r+0xcd8>)
 800b1b0:	f004 020f 	and.w	r2, r4, #15
 800b1b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b1c0:	f7f5 fb54 	bl	800086c <__aeabi_dmul>
 800b1c4:	1124      	asrs	r4, r4, #4
 800b1c6:	e9cd 0100 	strd	r0, r1, [sp]
 800b1ca:	f000 81c6 	beq.w	800b55a <_dtoa_r+0xdf2>
 800b1ce:	4d9d      	ldr	r5, [pc, #628]	; (800b444 <_dtoa_r+0xcdc>)
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	2602      	movs	r6, #2
 800b1d4:	07e7      	lsls	r7, r4, #31
 800b1d6:	d505      	bpl.n	800b1e4 <_dtoa_r+0xa7c>
 800b1d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1dc:	f7f5 fb46 	bl	800086c <__aeabi_dmul>
 800b1e0:	3601      	adds	r6, #1
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	1064      	asrs	r4, r4, #1
 800b1e6:	f105 0508 	add.w	r5, r5, #8
 800b1ea:	d1f3      	bne.n	800b1d4 <_dtoa_r+0xa6c>
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f43f ac27 	beq.w	800aa40 <_dtoa_r+0x2d8>
 800b1f2:	e9cd 0100 	strd	r0, r1, [sp]
 800b1f6:	e423      	b.n	800aa40 <_dtoa_r+0x2d8>
 800b1f8:	9b00      	ldr	r3, [sp, #0]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f43f af6e 	beq.w	800b0dc <_dtoa_r+0x974>
 800b200:	e726      	b.n	800b050 <_dtoa_r+0x8e8>
 800b202:	6869      	ldr	r1, [r5, #4]
 800b204:	4648      	mov	r0, r9
 800b206:	f000 fdc1 	bl	800bd8c <_Balloc>
 800b20a:	692b      	ldr	r3, [r5, #16]
 800b20c:	3302      	adds	r3, #2
 800b20e:	009a      	lsls	r2, r3, #2
 800b210:	4604      	mov	r4, r0
 800b212:	f105 010c 	add.w	r1, r5, #12
 800b216:	300c      	adds	r0, #12
 800b218:	f7f5 f8d2 	bl	80003c0 <memcpy>
 800b21c:	4621      	mov	r1, r4
 800b21e:	2201      	movs	r2, #1
 800b220:	4648      	mov	r0, r9
 800b222:	f000 ff73 	bl	800c10c <__lshift>
 800b226:	4680      	mov	r8, r0
 800b228:	e61f      	b.n	800ae6a <_dtoa_r+0x702>
 800b22a:	2400      	movs	r4, #0
 800b22c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800b230:	4621      	mov	r1, r4
 800b232:	4648      	mov	r0, r9
 800b234:	f000 fdaa 	bl	800bd8c <_Balloc>
 800b238:	f04f 33ff 	mov.w	r3, #4294967295
 800b23c:	930e      	str	r3, [sp, #56]	; 0x38
 800b23e:	9309      	str	r3, [sp, #36]	; 0x24
 800b240:	2301      	movs	r3, #1
 800b242:	4683      	mov	fp, r0
 800b244:	9407      	str	r4, [sp, #28]
 800b246:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800b24a:	930a      	str	r3, [sp, #40]	; 0x28
 800b24c:	e4b6      	b.n	800abbc <_dtoa_r+0x454>
 800b24e:	f000 fdcd 	bl	800bdec <__multadd>
 800b252:	4627      	mov	r7, r4
 800b254:	4605      	mov	r5, r0
 800b256:	4680      	mov	r8, r0
 800b258:	e614      	b.n	800ae84 <_dtoa_r+0x71c>
 800b25a:	4648      	mov	r0, r9
 800b25c:	f000 fdbc 	bl	800bdd8 <_Bfree>
 800b260:	2301      	movs	r3, #1
 800b262:	e639      	b.n	800aed8 <_dtoa_r+0x770>
 800b264:	9b02      	ldr	r3, [sp, #8]
 800b266:	2b02      	cmp	r3, #2
 800b268:	f77f adf3 	ble.w	800ae52 <_dtoa_r+0x6ea>
 800b26c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b26e:	2b00      	cmp	r3, #0
 800b270:	f000 80cf 	beq.w	800b412 <_dtoa_r+0xcaa>
 800b274:	9b07      	ldr	r3, [sp, #28]
 800b276:	43db      	mvns	r3, r3
 800b278:	9306      	str	r3, [sp, #24]
 800b27a:	465c      	mov	r4, fp
 800b27c:	e78b      	b.n	800b196 <_dtoa_r+0xa2e>
 800b27e:	9a06      	ldr	r2, [sp, #24]
 800b280:	2331      	movs	r3, #49	; 0x31
 800b282:	3201      	adds	r2, #1
 800b284:	9206      	str	r2, [sp, #24]
 800b286:	f88b 3000 	strb.w	r3, [fp]
 800b28a:	e6b3      	b.n	800aff4 <_dtoa_r+0x88c>
 800b28c:	2401      	movs	r4, #1
 800b28e:	9409      	str	r4, [sp, #36]	; 0x24
 800b290:	9407      	str	r4, [sp, #28]
 800b292:	f7ff bb8b 	b.w	800a9ac <_dtoa_r+0x244>
 800b296:	4630      	mov	r0, r6
 800b298:	f7f5 fa7e 	bl	8000798 <__aeabi_i2d>
 800b29c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2a0:	f7f5 fae4 	bl	800086c <__aeabi_dmul>
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	4b68      	ldr	r3, [pc, #416]	; (800b448 <_dtoa_r+0xce0>)
 800b2a8:	f7f5 f92a 	bl	8000500 <__adddf3>
 800b2ac:	4606      	mov	r6, r0
 800b2ae:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	4b61      	ldr	r3, [pc, #388]	; (800b43c <_dtoa_r+0xcd4>)
 800b2b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2ba:	f7f5 f91f 	bl	80004fc <__aeabi_dsub>
 800b2be:	4632      	mov	r2, r6
 800b2c0:	463b      	mov	r3, r7
 800b2c2:	4604      	mov	r4, r0
 800b2c4:	460d      	mov	r5, r1
 800b2c6:	f7f5 fd61 	bl	8000d8c <__aeabi_dcmpgt>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	d14f      	bne.n	800b36e <_dtoa_r+0xc06>
 800b2ce:	4632      	mov	r2, r6
 800b2d0:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	f7f5 fd3a 	bl	8000d50 <__aeabi_dcmplt>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	f43f ac69 	beq.w	800abb4 <_dtoa_r+0x44c>
 800b2e2:	2600      	movs	r6, #0
 800b2e4:	4635      	mov	r5, r6
 800b2e6:	e7c5      	b.n	800b274 <_dtoa_r+0xb0c>
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	930a      	str	r3, [sp, #40]	; 0x28
 800b2ec:	e6c8      	b.n	800b080 <_dtoa_r+0x918>
 800b2ee:	4651      	mov	r1, sl
 800b2f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2f2:	4648      	mov	r0, r9
 800b2f4:	f000 feba 	bl	800c06c <__pow5mult>
 800b2f8:	4682      	mov	sl, r0
 800b2fa:	e572      	b.n	800ade2 <_dtoa_r+0x67a>
 800b2fc:	f8dd a000 	ldr.w	sl, [sp]
 800b300:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800b304:	e686      	b.n	800b014 <_dtoa_r+0x8ac>
 800b306:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b308:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b30a:	1afb      	subs	r3, r7, r3
 800b30c:	441a      	add	r2, r3
 800b30e:	e9cd 720b 	strd	r7, r2, [sp, #44]	; 0x2c
 800b312:	2700      	movs	r7, #0
 800b314:	e512      	b.n	800ad3c <_dtoa_r+0x5d4>
 800b316:	2b00      	cmp	r3, #0
 800b318:	9402      	str	r4, [sp, #8]
 800b31a:	465e      	mov	r6, fp
 800b31c:	f107 0401 	add.w	r4, r7, #1
 800b320:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800b324:	f300 80ba 	bgt.w	800b49c <_dtoa_r+0xd34>
 800b328:	9b00      	ldr	r3, [sp, #0]
 800b32a:	9502      	str	r5, [sp, #8]
 800b32c:	703b      	strb	r3, [r7, #0]
 800b32e:	4645      	mov	r5, r8
 800b330:	e660      	b.n	800aff4 <_dtoa_r+0x88c>
 800b332:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 800b336:	2602      	movs	r6, #2
 800b338:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 800b33c:	f7ff bb67 	b.w	800aa0e <_dtoa_r+0x2a6>
 800b340:	9b00      	ldr	r3, [sp, #0]
 800b342:	2b39      	cmp	r3, #57	; 0x39
 800b344:	465e      	mov	r6, fp
 800b346:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800b34a:	f000 80b9 	beq.w	800b4c0 <_dtoa_r+0xd58>
 800b34e:	9b00      	ldr	r3, [sp, #0]
 800b350:	9502      	str	r5, [sp, #8]
 800b352:	3301      	adds	r3, #1
 800b354:	703b      	strb	r3, [r7, #0]
 800b356:	4645      	mov	r5, r8
 800b358:	e64c      	b.n	800aff4 <_dtoa_r+0x88c>
 800b35a:	e9dd 3208 	ldrd	r3, r2, [sp, #32]
 800b35e:	1a9c      	subs	r4, r3, r2
 800b360:	e4f5      	b.n	800ad4e <_dtoa_r+0x5e6>
 800b362:	465e      	mov	r6, fp
 800b364:	9502      	str	r5, [sp, #8]
 800b366:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800b36a:	4645      	mov	r5, r8
 800b36c:	e61a      	b.n	800afa4 <_dtoa_r+0x83c>
 800b36e:	2600      	movs	r6, #0
 800b370:	4635      	mov	r5, r6
 800b372:	e708      	b.n	800b186 <_dtoa_r+0xa1e>
 800b374:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b378:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b37c:	f7f5 fa76 	bl	800086c <__aeabi_dmul>
 800b380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b382:	f88b 5000 	strb.w	r5, [fp]
 800b386:	2b01      	cmp	r3, #1
 800b388:	e9cd 0100 	strd	r0, r1, [sp]
 800b38c:	d020      	beq.n	800b3d0 <_dtoa_r+0xc68>
 800b38e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b390:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 800b394:	445b      	add	r3, fp
 800b396:	4698      	mov	r8, r3
 800b398:	2200      	movs	r2, #0
 800b39a:	4b2c      	ldr	r3, [pc, #176]	; (800b44c <_dtoa_r+0xce4>)
 800b39c:	4630      	mov	r0, r6
 800b39e:	4639      	mov	r1, r7
 800b3a0:	f7f5 fa64 	bl	800086c <__aeabi_dmul>
 800b3a4:	460f      	mov	r7, r1
 800b3a6:	4606      	mov	r6, r0
 800b3a8:	f7f5 fd10 	bl	8000dcc <__aeabi_d2iz>
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	f7f5 f9f3 	bl	8000798 <__aeabi_i2d>
 800b3b2:	3530      	adds	r5, #48	; 0x30
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	4639      	mov	r1, r7
 800b3bc:	f7f5 f89e 	bl	80004fc <__aeabi_dsub>
 800b3c0:	f804 5b01 	strb.w	r5, [r4], #1
 800b3c4:	4544      	cmp	r4, r8
 800b3c6:	4606      	mov	r6, r0
 800b3c8:	460f      	mov	r7, r1
 800b3ca:	d1e5      	bne.n	800b398 <_dtoa_r+0xc30>
 800b3cc:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
 800b3d0:	4b1f      	ldr	r3, [pc, #124]	; (800b450 <_dtoa_r+0xce8>)
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3d8:	f7f5 f892 	bl	8000500 <__adddf3>
 800b3dc:	4632      	mov	r2, r6
 800b3de:	463b      	mov	r3, r7
 800b3e0:	f7f5 fcb6 	bl	8000d50 <__aeabi_dcmplt>
 800b3e4:	2800      	cmp	r0, #0
 800b3e6:	d070      	beq.n	800b4ca <_dtoa_r+0xd62>
 800b3e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b3ea:	9306      	str	r3, [sp, #24]
 800b3ec:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 800b3f0:	e48f      	b.n	800ad12 <_dtoa_r+0x5aa>
 800b3f2:	2330      	movs	r3, #48	; 0x30
 800b3f4:	f88b 3000 	strb.w	r3, [fp]
 800b3f8:	9b06      	ldr	r3, [sp, #24]
 800b3fa:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 800b3fe:	3301      	adds	r3, #1
 800b400:	9306      	str	r3, [sp, #24]
 800b402:	465b      	mov	r3, fp
 800b404:	e489      	b.n	800ad1a <_dtoa_r+0x5b2>
 800b406:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b408:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b40c:	e6a0      	b.n	800b150 <_dtoa_r+0x9e8>
 800b40e:	2300      	movs	r3, #0
 800b410:	e676      	b.n	800b100 <_dtoa_r+0x998>
 800b412:	4631      	mov	r1, r6
 800b414:	2205      	movs	r2, #5
 800b416:	4648      	mov	r0, r9
 800b418:	f000 fce8 	bl	800bdec <__multadd>
 800b41c:	4601      	mov	r1, r0
 800b41e:	4606      	mov	r6, r0
 800b420:	4650      	mov	r0, sl
 800b422:	f000 fec9 	bl	800c1b8 <__mcmp>
 800b426:	2800      	cmp	r0, #0
 800b428:	f73f aead 	bgt.w	800b186 <_dtoa_r+0xa1e>
 800b42c:	e722      	b.n	800b274 <_dtoa_r+0xb0c>
 800b42e:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 800b432:	2602      	movs	r6, #2
 800b434:	ed8d 7b00 	vstr	d7, [sp]
 800b438:	f7ff bb02 	b.w	800aa40 <_dtoa_r+0x2d8>
 800b43c:	40140000 	.word	0x40140000
 800b440:	0800cc48 	.word	0x0800cc48
 800b444:	0800cc20 	.word	0x0800cc20
 800b448:	401c0000 	.word	0x401c0000
 800b44c:	40240000 	.word	0x40240000
 800b450:	3fe00000 	.word	0x3fe00000
 800b454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b456:	2b00      	cmp	r3, #0
 800b458:	f43f af1d 	beq.w	800b296 <_dtoa_r+0xb2e>
 800b45c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800b45e:	2c00      	cmp	r4, #0
 800b460:	f77f aba8 	ble.w	800abb4 <_dtoa_r+0x44c>
 800b464:	2200      	movs	r2, #0
 800b466:	4b45      	ldr	r3, [pc, #276]	; (800b57c <_dtoa_r+0xe14>)
 800b468:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b46c:	f7f5 f9fe 	bl	800086c <__aeabi_dmul>
 800b470:	e9cd 0100 	strd	r0, r1, [sp]
 800b474:	1c70      	adds	r0, r6, #1
 800b476:	f7f5 f98f 	bl	8000798 <__aeabi_i2d>
 800b47a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b47e:	f7f5 f9f5 	bl	800086c <__aeabi_dmul>
 800b482:	4b3f      	ldr	r3, [pc, #252]	; (800b580 <_dtoa_r+0xe18>)
 800b484:	2200      	movs	r2, #0
 800b486:	f7f5 f83b 	bl	8000500 <__adddf3>
 800b48a:	9b06      	ldr	r3, [sp, #24]
 800b48c:	9412      	str	r4, [sp, #72]	; 0x48
 800b48e:	3b01      	subs	r3, #1
 800b490:	4606      	mov	r6, r0
 800b492:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800b496:	9316      	str	r3, [sp, #88]	; 0x58
 800b498:	f7ff baf3 	b.w	800aa82 <_dtoa_r+0x31a>
 800b49c:	4651      	mov	r1, sl
 800b49e:	2201      	movs	r2, #1
 800b4a0:	4648      	mov	r0, r9
 800b4a2:	f000 fe33 	bl	800c10c <__lshift>
 800b4a6:	4631      	mov	r1, r6
 800b4a8:	4682      	mov	sl, r0
 800b4aa:	f000 fe85 	bl	800c1b8 <__mcmp>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	dd3b      	ble.n	800b52a <_dtoa_r+0xdc2>
 800b4b2:	9b00      	ldr	r3, [sp, #0]
 800b4b4:	2b39      	cmp	r3, #57	; 0x39
 800b4b6:	d003      	beq.n	800b4c0 <_dtoa_r+0xd58>
 800b4b8:	9b02      	ldr	r3, [sp, #8]
 800b4ba:	3331      	adds	r3, #49	; 0x31
 800b4bc:	9300      	str	r3, [sp, #0]
 800b4be:	e733      	b.n	800b328 <_dtoa_r+0xbc0>
 800b4c0:	2239      	movs	r2, #57	; 0x39
 800b4c2:	9502      	str	r5, [sp, #8]
 800b4c4:	703a      	strb	r2, [r7, #0]
 800b4c6:	4645      	mov	r5, r8
 800b4c8:	e58e      	b.n	800afe8 <_dtoa_r+0x880>
 800b4ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	492c      	ldr	r1, [pc, #176]	; (800b584 <_dtoa_r+0xe1c>)
 800b4d2:	f7f5 f813 	bl	80004fc <__aeabi_dsub>
 800b4d6:	4632      	mov	r2, r6
 800b4d8:	463b      	mov	r3, r7
 800b4da:	f7f5 fc57 	bl	8000d8c <__aeabi_dcmpgt>
 800b4de:	b910      	cbnz	r0, 800b4e6 <_dtoa_r+0xd7e>
 800b4e0:	f7ff bb68 	b.w	800abb4 <_dtoa_r+0x44c>
 800b4e4:	4614      	mov	r4, r2
 800b4e6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800b4ea:	2b30      	cmp	r3, #48	; 0x30
 800b4ec:	f104 32ff 	add.w	r2, r4, #4294967295
 800b4f0:	d0f8      	beq.n	800b4e4 <_dtoa_r+0xd7c>
 800b4f2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b4f4:	9306      	str	r3, [sp, #24]
 800b4f6:	e58d      	b.n	800b014 <_dtoa_r+0x8ac>
 800b4f8:	46d9      	mov	r9, fp
 800b4fa:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
 800b4fe:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 800b502:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b504:	9306      	str	r3, [sp, #24]
 800b506:	e404      	b.n	800ad12 <_dtoa_r+0x5aa>
 800b508:	9b00      	ldr	r3, [sp, #0]
 800b50a:	2b39      	cmp	r3, #57	; 0x39
 800b50c:	4621      	mov	r1, r4
 800b50e:	4632      	mov	r2, r6
 800b510:	f107 0401 	add.w	r4, r7, #1
 800b514:	465e      	mov	r6, fp
 800b516:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800b51a:	d0d1      	beq.n	800b4c0 <_dtoa_r+0xd58>
 800b51c:	2a00      	cmp	r2, #0
 800b51e:	f77f af03 	ble.w	800b328 <_dtoa_r+0xbc0>
 800b522:	460b      	mov	r3, r1
 800b524:	3331      	adds	r3, #49	; 0x31
 800b526:	9300      	str	r3, [sp, #0]
 800b528:	e6fe      	b.n	800b328 <_dtoa_r+0xbc0>
 800b52a:	f47f aefd 	bne.w	800b328 <_dtoa_r+0xbc0>
 800b52e:	9b00      	ldr	r3, [sp, #0]
 800b530:	07da      	lsls	r2, r3, #31
 800b532:	f57f aef9 	bpl.w	800b328 <_dtoa_r+0xbc0>
 800b536:	e7bc      	b.n	800b4b2 <_dtoa_r+0xd4a>
 800b538:	4629      	mov	r1, r5
 800b53a:	2300      	movs	r3, #0
 800b53c:	220a      	movs	r2, #10
 800b53e:	4648      	mov	r0, r9
 800b540:	f000 fc54 	bl	800bdec <__multadd>
 800b544:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b546:	2b00      	cmp	r3, #0
 800b548:	4605      	mov	r5, r0
 800b54a:	dd09      	ble.n	800b560 <_dtoa_r+0xdf8>
 800b54c:	9309      	str	r3, [sp, #36]	; 0x24
 800b54e:	e484      	b.n	800ae5a <_dtoa_r+0x6f2>
 800b550:	9b02      	ldr	r3, [sp, #8]
 800b552:	2b02      	cmp	r3, #2
 800b554:	dc0e      	bgt.n	800b574 <_dtoa_r+0xe0c>
 800b556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b558:	e507      	b.n	800af6a <_dtoa_r+0x802>
 800b55a:	2602      	movs	r6, #2
 800b55c:	f7ff ba70 	b.w	800aa40 <_dtoa_r+0x2d8>
 800b560:	9b02      	ldr	r3, [sp, #8]
 800b562:	2b02      	cmp	r3, #2
 800b564:	dc06      	bgt.n	800b574 <_dtoa_r+0xe0c>
 800b566:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b568:	e7f0      	b.n	800b54c <_dtoa_r+0xde4>
 800b56a:	f43f ac59 	beq.w	800ae20 <_dtoa_r+0x6b8>
 800b56e:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800b572:	e450      	b.n	800ae16 <_dtoa_r+0x6ae>
 800b574:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b576:	9309      	str	r3, [sp, #36]	; 0x24
 800b578:	e678      	b.n	800b26c <_dtoa_r+0xb04>
 800b57a:	bf00      	nop
 800b57c:	40240000 	.word	0x40240000
 800b580:	401c0000 	.word	0x401c0000
 800b584:	3fe00000 	.word	0x3fe00000

0800b588 <_malloc_trim_r>:
 800b588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58a:	4f24      	ldr	r7, [pc, #144]	; (800b61c <_malloc_trim_r+0x94>)
 800b58c:	460c      	mov	r4, r1
 800b58e:	4606      	mov	r6, r0
 800b590:	f000 fbf0 	bl	800bd74 <__malloc_lock>
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	685d      	ldr	r5, [r3, #4]
 800b598:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800b59c:	310f      	adds	r1, #15
 800b59e:	f025 0503 	bic.w	r5, r5, #3
 800b5a2:	4429      	add	r1, r5
 800b5a4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 800b5a8:	f021 010f 	bic.w	r1, r1, #15
 800b5ac:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800b5b0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800b5b4:	db07      	blt.n	800b5c6 <_malloc_trim_r+0x3e>
 800b5b6:	2100      	movs	r1, #0
 800b5b8:	4630      	mov	r0, r6
 800b5ba:	f000 ff25 	bl	800c408 <_sbrk_r>
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	442b      	add	r3, r5
 800b5c2:	4298      	cmp	r0, r3
 800b5c4:	d004      	beq.n	800b5d0 <_malloc_trim_r+0x48>
 800b5c6:	4630      	mov	r0, r6
 800b5c8:	f000 fbda 	bl	800bd80 <__malloc_unlock>
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5d0:	4261      	negs	r1, r4
 800b5d2:	4630      	mov	r0, r6
 800b5d4:	f000 ff18 	bl	800c408 <_sbrk_r>
 800b5d8:	3001      	adds	r0, #1
 800b5da:	d00d      	beq.n	800b5f8 <_malloc_trim_r+0x70>
 800b5dc:	4b10      	ldr	r3, [pc, #64]	; (800b620 <_malloc_trim_r+0x98>)
 800b5de:	68ba      	ldr	r2, [r7, #8]
 800b5e0:	6819      	ldr	r1, [r3, #0]
 800b5e2:	1b2d      	subs	r5, r5, r4
 800b5e4:	f045 0501 	orr.w	r5, r5, #1
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	1b09      	subs	r1, r1, r4
 800b5ec:	6055      	str	r5, [r2, #4]
 800b5ee:	6019      	str	r1, [r3, #0]
 800b5f0:	f000 fbc6 	bl	800bd80 <__malloc_unlock>
 800b5f4:	2001      	movs	r0, #1
 800b5f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5f8:	2100      	movs	r1, #0
 800b5fa:	4630      	mov	r0, r6
 800b5fc:	f000 ff04 	bl	800c408 <_sbrk_r>
 800b600:	68ba      	ldr	r2, [r7, #8]
 800b602:	1a83      	subs	r3, r0, r2
 800b604:	2b0f      	cmp	r3, #15
 800b606:	ddde      	ble.n	800b5c6 <_malloc_trim_r+0x3e>
 800b608:	4c06      	ldr	r4, [pc, #24]	; (800b624 <_malloc_trim_r+0x9c>)
 800b60a:	4905      	ldr	r1, [pc, #20]	; (800b620 <_malloc_trim_r+0x98>)
 800b60c:	6824      	ldr	r4, [r4, #0]
 800b60e:	f043 0301 	orr.w	r3, r3, #1
 800b612:	1b00      	subs	r0, r0, r4
 800b614:	6053      	str	r3, [r2, #4]
 800b616:	6008      	str	r0, [r1, #0]
 800b618:	e7d5      	b.n	800b5c6 <_malloc_trim_r+0x3e>
 800b61a:	bf00      	nop
 800b61c:	20000464 	.word	0x20000464
 800b620:	20000bc0 	.word	0x20000bc0
 800b624:	2000086c 	.word	0x2000086c

0800b628 <_free_r>:
 800b628:	2900      	cmp	r1, #0
 800b62a:	d053      	beq.n	800b6d4 <_free_r+0xac>
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	460c      	mov	r4, r1
 800b630:	4606      	mov	r6, r0
 800b632:	f000 fb9f 	bl	800bd74 <__malloc_lock>
 800b636:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800b63a:	4f71      	ldr	r7, [pc, #452]	; (800b800 <_free_r+0x1d8>)
 800b63c:	f02c 0101 	bic.w	r1, ip, #1
 800b640:	f1a4 0508 	sub.w	r5, r4, #8
 800b644:	186b      	adds	r3, r5, r1
 800b646:	68b8      	ldr	r0, [r7, #8]
 800b648:	685a      	ldr	r2, [r3, #4]
 800b64a:	4298      	cmp	r0, r3
 800b64c:	f022 0203 	bic.w	r2, r2, #3
 800b650:	d053      	beq.n	800b6fa <_free_r+0xd2>
 800b652:	f01c 0f01 	tst.w	ip, #1
 800b656:	605a      	str	r2, [r3, #4]
 800b658:	eb03 0002 	add.w	r0, r3, r2
 800b65c:	d13b      	bne.n	800b6d6 <_free_r+0xae>
 800b65e:	f854 cc08 	ldr.w	ip, [r4, #-8]
 800b662:	6840      	ldr	r0, [r0, #4]
 800b664:	eba5 050c 	sub.w	r5, r5, ip
 800b668:	f107 0e08 	add.w	lr, r7, #8
 800b66c:	68ac      	ldr	r4, [r5, #8]
 800b66e:	4574      	cmp	r4, lr
 800b670:	4461      	add	r1, ip
 800b672:	f000 0001 	and.w	r0, r0, #1
 800b676:	d075      	beq.n	800b764 <_free_r+0x13c>
 800b678:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 800b67c:	f8c4 c00c 	str.w	ip, [r4, #12]
 800b680:	f8cc 4008 	str.w	r4, [ip, #8]
 800b684:	b360      	cbz	r0, 800b6e0 <_free_r+0xb8>
 800b686:	f041 0301 	orr.w	r3, r1, #1
 800b68a:	606b      	str	r3, [r5, #4]
 800b68c:	5069      	str	r1, [r5, r1]
 800b68e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b692:	d350      	bcc.n	800b736 <_free_r+0x10e>
 800b694:	0a4b      	lsrs	r3, r1, #9
 800b696:	2b04      	cmp	r3, #4
 800b698:	d870      	bhi.n	800b77c <_free_r+0x154>
 800b69a:	098b      	lsrs	r3, r1, #6
 800b69c:	f103 0439 	add.w	r4, r3, #57	; 0x39
 800b6a0:	00e4      	lsls	r4, r4, #3
 800b6a2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b6a6:	1938      	adds	r0, r7, r4
 800b6a8:	593b      	ldr	r3, [r7, r4]
 800b6aa:	3808      	subs	r0, #8
 800b6ac:	4298      	cmp	r0, r3
 800b6ae:	d078      	beq.n	800b7a2 <_free_r+0x17a>
 800b6b0:	685a      	ldr	r2, [r3, #4]
 800b6b2:	f022 0203 	bic.w	r2, r2, #3
 800b6b6:	428a      	cmp	r2, r1
 800b6b8:	d971      	bls.n	800b79e <_free_r+0x176>
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	4298      	cmp	r0, r3
 800b6be:	d1f7      	bne.n	800b6b0 <_free_r+0x88>
 800b6c0:	68c3      	ldr	r3, [r0, #12]
 800b6c2:	e9c5 0302 	strd	r0, r3, [r5, #8]
 800b6c6:	609d      	str	r5, [r3, #8]
 800b6c8:	60c5      	str	r5, [r0, #12]
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b6d0:	f000 bb56 	b.w	800bd80 <__malloc_unlock>
 800b6d4:	4770      	bx	lr
 800b6d6:	6840      	ldr	r0, [r0, #4]
 800b6d8:	f000 0001 	and.w	r0, r0, #1
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d1d2      	bne.n	800b686 <_free_r+0x5e>
 800b6e0:	6898      	ldr	r0, [r3, #8]
 800b6e2:	4c48      	ldr	r4, [pc, #288]	; (800b804 <_free_r+0x1dc>)
 800b6e4:	4411      	add	r1, r2
 800b6e6:	42a0      	cmp	r0, r4
 800b6e8:	f041 0201 	orr.w	r2, r1, #1
 800b6ec:	d062      	beq.n	800b7b4 <_free_r+0x18c>
 800b6ee:	68db      	ldr	r3, [r3, #12]
 800b6f0:	60c3      	str	r3, [r0, #12]
 800b6f2:	6098      	str	r0, [r3, #8]
 800b6f4:	606a      	str	r2, [r5, #4]
 800b6f6:	5069      	str	r1, [r5, r1]
 800b6f8:	e7c9      	b.n	800b68e <_free_r+0x66>
 800b6fa:	f01c 0f01 	tst.w	ip, #1
 800b6fe:	440a      	add	r2, r1
 800b700:	d107      	bne.n	800b712 <_free_r+0xea>
 800b702:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800b706:	1aed      	subs	r5, r5, r3
 800b708:	441a      	add	r2, r3
 800b70a:	e9d5 1302 	ldrd	r1, r3, [r5, #8]
 800b70e:	60cb      	str	r3, [r1, #12]
 800b710:	6099      	str	r1, [r3, #8]
 800b712:	4b3d      	ldr	r3, [pc, #244]	; (800b808 <_free_r+0x1e0>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f042 0101 	orr.w	r1, r2, #1
 800b71a:	4293      	cmp	r3, r2
 800b71c:	6069      	str	r1, [r5, #4]
 800b71e:	60bd      	str	r5, [r7, #8]
 800b720:	d804      	bhi.n	800b72c <_free_r+0x104>
 800b722:	4b3a      	ldr	r3, [pc, #232]	; (800b80c <_free_r+0x1e4>)
 800b724:	4630      	mov	r0, r6
 800b726:	6819      	ldr	r1, [r3, #0]
 800b728:	f7ff ff2e 	bl	800b588 <_malloc_trim_r>
 800b72c:	4630      	mov	r0, r6
 800b72e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b732:	f000 bb25 	b.w	800bd80 <__malloc_unlock>
 800b736:	08c9      	lsrs	r1, r1, #3
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	1c4a      	adds	r2, r1, #1
 800b73c:	2301      	movs	r3, #1
 800b73e:	1089      	asrs	r1, r1, #2
 800b740:	408b      	lsls	r3, r1
 800b742:	4303      	orrs	r3, r0
 800b744:	eb07 01c2 	add.w	r1, r7, r2, lsl #3
 800b748:	f857 0032 	ldr.w	r0, [r7, r2, lsl #3]
 800b74c:	607b      	str	r3, [r7, #4]
 800b74e:	3908      	subs	r1, #8
 800b750:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800b754:	f847 5032 	str.w	r5, [r7, r2, lsl #3]
 800b758:	60c5      	str	r5, [r0, #12]
 800b75a:	4630      	mov	r0, r6
 800b75c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b760:	f000 bb0e 	b.w	800bd80 <__malloc_unlock>
 800b764:	2800      	cmp	r0, #0
 800b766:	d145      	bne.n	800b7f4 <_free_r+0x1cc>
 800b768:	440a      	add	r2, r1
 800b76a:	e9d3 1302 	ldrd	r1, r3, [r3, #8]
 800b76e:	f042 0001 	orr.w	r0, r2, #1
 800b772:	60cb      	str	r3, [r1, #12]
 800b774:	6099      	str	r1, [r3, #8]
 800b776:	6068      	str	r0, [r5, #4]
 800b778:	50aa      	str	r2, [r5, r2]
 800b77a:	e7d7      	b.n	800b72c <_free_r+0x104>
 800b77c:	2b14      	cmp	r3, #20
 800b77e:	d908      	bls.n	800b792 <_free_r+0x16a>
 800b780:	2b54      	cmp	r3, #84	; 0x54
 800b782:	d81e      	bhi.n	800b7c2 <_free_r+0x19a>
 800b784:	0b0b      	lsrs	r3, r1, #12
 800b786:	f103 046f 	add.w	r4, r3, #111	; 0x6f
 800b78a:	00e4      	lsls	r4, r4, #3
 800b78c:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800b790:	e789      	b.n	800b6a6 <_free_r+0x7e>
 800b792:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 800b796:	00e4      	lsls	r4, r4, #3
 800b798:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800b79c:	e783      	b.n	800b6a6 <_free_r+0x7e>
 800b79e:	4618      	mov	r0, r3
 800b7a0:	e78e      	b.n	800b6c0 <_free_r+0x98>
 800b7a2:	1093      	asrs	r3, r2, #2
 800b7a4:	6879      	ldr	r1, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ac:	430b      	orrs	r3, r1
 800b7ae:	607b      	str	r3, [r7, #4]
 800b7b0:	4603      	mov	r3, r0
 800b7b2:	e786      	b.n	800b6c2 <_free_r+0x9a>
 800b7b4:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800b7b8:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800b7bc:	606a      	str	r2, [r5, #4]
 800b7be:	5069      	str	r1, [r5, r1]
 800b7c0:	e7b4      	b.n	800b72c <_free_r+0x104>
 800b7c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800b7c6:	d806      	bhi.n	800b7d6 <_free_r+0x1ae>
 800b7c8:	0bcb      	lsrs	r3, r1, #15
 800b7ca:	f103 0478 	add.w	r4, r3, #120	; 0x78
 800b7ce:	00e4      	lsls	r4, r4, #3
 800b7d0:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800b7d4:	e767      	b.n	800b6a6 <_free_r+0x7e>
 800b7d6:	f240 5254 	movw	r2, #1364	; 0x554
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d806      	bhi.n	800b7ec <_free_r+0x1c4>
 800b7de:	0c8b      	lsrs	r3, r1, #18
 800b7e0:	f103 047d 	add.w	r4, r3, #125	; 0x7d
 800b7e4:	00e4      	lsls	r4, r4, #3
 800b7e6:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800b7ea:	e75c      	b.n	800b6a6 <_free_r+0x7e>
 800b7ec:	f44f 747e 	mov.w	r4, #1016	; 0x3f8
 800b7f0:	227e      	movs	r2, #126	; 0x7e
 800b7f2:	e758      	b.n	800b6a6 <_free_r+0x7e>
 800b7f4:	f041 0201 	orr.w	r2, r1, #1
 800b7f8:	606a      	str	r2, [r5, #4]
 800b7fa:	6019      	str	r1, [r3, #0]
 800b7fc:	e796      	b.n	800b72c <_free_r+0x104>
 800b7fe:	bf00      	nop
 800b800:	20000464 	.word	0x20000464
 800b804:	2000046c 	.word	0x2000046c
 800b808:	20000870 	.word	0x20000870
 800b80c:	20000bf0 	.word	0x20000bf0

0800b810 <_localeconv_r>:
 800b810:	4a04      	ldr	r2, [pc, #16]	; (800b824 <_localeconv_r+0x14>)
 800b812:	4b05      	ldr	r3, [pc, #20]	; (800b828 <_localeconv_r+0x18>)
 800b814:	6812      	ldr	r2, [r2, #0]
 800b816:	6b50      	ldr	r0, [r2, #52]	; 0x34
 800b818:	2800      	cmp	r0, #0
 800b81a:	bf08      	it	eq
 800b81c:	4618      	moveq	r0, r3
 800b81e:	30f0      	adds	r0, #240	; 0xf0
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	20000034 	.word	0x20000034
 800b828:	20000874 	.word	0x20000874

0800b82c <_malloc_r>:
 800b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b830:	f101 050b 	add.w	r5, r1, #11
 800b834:	2d16      	cmp	r5, #22
 800b836:	b083      	sub	sp, #12
 800b838:	4606      	mov	r6, r0
 800b83a:	d823      	bhi.n	800b884 <_malloc_r+0x58>
 800b83c:	2910      	cmp	r1, #16
 800b83e:	f200 80b9 	bhi.w	800b9b4 <_malloc_r+0x188>
 800b842:	f000 fa97 	bl	800bd74 <__malloc_lock>
 800b846:	2510      	movs	r5, #16
 800b848:	2318      	movs	r3, #24
 800b84a:	2002      	movs	r0, #2
 800b84c:	4fc5      	ldr	r7, [pc, #788]	; (800bb64 <_malloc_r+0x338>)
 800b84e:	443b      	add	r3, r7
 800b850:	f1a3 0208 	sub.w	r2, r3, #8
 800b854:	685c      	ldr	r4, [r3, #4]
 800b856:	4294      	cmp	r4, r2
 800b858:	f000 8166 	beq.w	800bb28 <_malloc_r+0x2fc>
 800b85c:	6863      	ldr	r3, [r4, #4]
 800b85e:	f023 0303 	bic.w	r3, r3, #3
 800b862:	4423      	add	r3, r4
 800b864:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
 800b868:	685a      	ldr	r2, [r3, #4]
 800b86a:	60e9      	str	r1, [r5, #12]
 800b86c:	f042 0201 	orr.w	r2, r2, #1
 800b870:	608d      	str	r5, [r1, #8]
 800b872:	4630      	mov	r0, r6
 800b874:	605a      	str	r2, [r3, #4]
 800b876:	f000 fa83 	bl	800bd80 <__malloc_unlock>
 800b87a:	3408      	adds	r4, #8
 800b87c:	4620      	mov	r0, r4
 800b87e:	b003      	add	sp, #12
 800b880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b884:	f035 0507 	bics.w	r5, r5, #7
 800b888:	f100 8094 	bmi.w	800b9b4 <_malloc_r+0x188>
 800b88c:	42a9      	cmp	r1, r5
 800b88e:	f200 8091 	bhi.w	800b9b4 <_malloc_r+0x188>
 800b892:	f000 fa6f 	bl	800bd74 <__malloc_lock>
 800b896:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800b89a:	f0c0 8183 	bcc.w	800bba4 <_malloc_r+0x378>
 800b89e:	0a6b      	lsrs	r3, r5, #9
 800b8a0:	f000 808f 	beq.w	800b9c2 <_malloc_r+0x196>
 800b8a4:	2b04      	cmp	r3, #4
 800b8a6:	f200 8146 	bhi.w	800bb36 <_malloc_r+0x30a>
 800b8aa:	09ab      	lsrs	r3, r5, #6
 800b8ac:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800b8b0:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 800b8b4:	00c3      	lsls	r3, r0, #3
 800b8b6:	4fab      	ldr	r7, [pc, #684]	; (800bb64 <_malloc_r+0x338>)
 800b8b8:	443b      	add	r3, r7
 800b8ba:	f1a3 0108 	sub.w	r1, r3, #8
 800b8be:	685c      	ldr	r4, [r3, #4]
 800b8c0:	42a1      	cmp	r1, r4
 800b8c2:	d106      	bne.n	800b8d2 <_malloc_r+0xa6>
 800b8c4:	e00c      	b.n	800b8e0 <_malloc_r+0xb4>
 800b8c6:	2a00      	cmp	r2, #0
 800b8c8:	f280 811d 	bge.w	800bb06 <_malloc_r+0x2da>
 800b8cc:	68e4      	ldr	r4, [r4, #12]
 800b8ce:	42a1      	cmp	r1, r4
 800b8d0:	d006      	beq.n	800b8e0 <_malloc_r+0xb4>
 800b8d2:	6863      	ldr	r3, [r4, #4]
 800b8d4:	f023 0303 	bic.w	r3, r3, #3
 800b8d8:	1b5a      	subs	r2, r3, r5
 800b8da:	2a0f      	cmp	r2, #15
 800b8dc:	ddf3      	ble.n	800b8c6 <_malloc_r+0x9a>
 800b8de:	4660      	mov	r0, ip
 800b8e0:	693c      	ldr	r4, [r7, #16]
 800b8e2:	f8df c294 	ldr.w	ip, [pc, #660]	; 800bb78 <_malloc_r+0x34c>
 800b8e6:	4564      	cmp	r4, ip
 800b8e8:	d071      	beq.n	800b9ce <_malloc_r+0x1a2>
 800b8ea:	6863      	ldr	r3, [r4, #4]
 800b8ec:	f023 0303 	bic.w	r3, r3, #3
 800b8f0:	1b5a      	subs	r2, r3, r5
 800b8f2:	2a0f      	cmp	r2, #15
 800b8f4:	f300 8144 	bgt.w	800bb80 <_malloc_r+0x354>
 800b8f8:	2a00      	cmp	r2, #0
 800b8fa:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 800b8fe:	f280 8126 	bge.w	800bb4e <_malloc_r+0x322>
 800b902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b906:	f080 8169 	bcs.w	800bbdc <_malloc_r+0x3b0>
 800b90a:	08db      	lsrs	r3, r3, #3
 800b90c:	1c59      	adds	r1, r3, #1
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	f857 8031 	ldr.w	r8, [r7, r1, lsl #3]
 800b914:	f8c4 8008 	str.w	r8, [r4, #8]
 800b918:	f04f 0e01 	mov.w	lr, #1
 800b91c:	109b      	asrs	r3, r3, #2
 800b91e:	fa0e f303 	lsl.w	r3, lr, r3
 800b922:	eb07 0ec1 	add.w	lr, r7, r1, lsl #3
 800b926:	4313      	orrs	r3, r2
 800b928:	f1ae 0208 	sub.w	r2, lr, #8
 800b92c:	60e2      	str	r2, [r4, #12]
 800b92e:	607b      	str	r3, [r7, #4]
 800b930:	f847 4031 	str.w	r4, [r7, r1, lsl #3]
 800b934:	f8c8 400c 	str.w	r4, [r8, #12]
 800b938:	1082      	asrs	r2, r0, #2
 800b93a:	2401      	movs	r4, #1
 800b93c:	4094      	lsls	r4, r2
 800b93e:	429c      	cmp	r4, r3
 800b940:	d84b      	bhi.n	800b9da <_malloc_r+0x1ae>
 800b942:	421c      	tst	r4, r3
 800b944:	d106      	bne.n	800b954 <_malloc_r+0x128>
 800b946:	f020 0003 	bic.w	r0, r0, #3
 800b94a:	0064      	lsls	r4, r4, #1
 800b94c:	421c      	tst	r4, r3
 800b94e:	f100 0004 	add.w	r0, r0, #4
 800b952:	d0fa      	beq.n	800b94a <_malloc_r+0x11e>
 800b954:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 800b958:	46ce      	mov	lr, r9
 800b95a:	4680      	mov	r8, r0
 800b95c:	f8de 300c 	ldr.w	r3, [lr, #12]
 800b960:	459e      	cmp	lr, r3
 800b962:	d107      	bne.n	800b974 <_malloc_r+0x148>
 800b964:	e122      	b.n	800bbac <_malloc_r+0x380>
 800b966:	2a00      	cmp	r2, #0
 800b968:	f280 8129 	bge.w	800bbbe <_malloc_r+0x392>
 800b96c:	68db      	ldr	r3, [r3, #12]
 800b96e:	459e      	cmp	lr, r3
 800b970:	f000 811c 	beq.w	800bbac <_malloc_r+0x380>
 800b974:	6859      	ldr	r1, [r3, #4]
 800b976:	f021 0103 	bic.w	r1, r1, #3
 800b97a:	1b4a      	subs	r2, r1, r5
 800b97c:	2a0f      	cmp	r2, #15
 800b97e:	ddf2      	ble.n	800b966 <_malloc_r+0x13a>
 800b980:	e9d3 8e02 	ldrd	r8, lr, [r3, #8]
 800b984:	195c      	adds	r4, r3, r5
 800b986:	f045 0501 	orr.w	r5, r5, #1
 800b98a:	605d      	str	r5, [r3, #4]
 800b98c:	f042 0501 	orr.w	r5, r2, #1
 800b990:	f8c8 e00c 	str.w	lr, [r8, #12]
 800b994:	4630      	mov	r0, r6
 800b996:	f8ce 8008 	str.w	r8, [lr, #8]
 800b99a:	e9c7 4404 	strd	r4, r4, [r7, #16]
 800b99e:	e9c4 cc02 	strd	ip, ip, [r4, #8]
 800b9a2:	6065      	str	r5, [r4, #4]
 800b9a4:	505a      	str	r2, [r3, r1]
 800b9a6:	9301      	str	r3, [sp, #4]
 800b9a8:	f000 f9ea 	bl	800bd80 <__malloc_unlock>
 800b9ac:	9b01      	ldr	r3, [sp, #4]
 800b9ae:	f103 0408 	add.w	r4, r3, #8
 800b9b2:	e763      	b.n	800b87c <_malloc_r+0x50>
 800b9b4:	2400      	movs	r4, #0
 800b9b6:	230c      	movs	r3, #12
 800b9b8:	4620      	mov	r0, r4
 800b9ba:	6033      	str	r3, [r6, #0]
 800b9bc:	b003      	add	sp, #12
 800b9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b9c6:	2040      	movs	r0, #64	; 0x40
 800b9c8:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 800b9cc:	e773      	b.n	800b8b6 <_malloc_r+0x8a>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	1082      	asrs	r2, r0, #2
 800b9d2:	2401      	movs	r4, #1
 800b9d4:	4094      	lsls	r4, r2
 800b9d6:	429c      	cmp	r4, r3
 800b9d8:	d9b3      	bls.n	800b942 <_malloc_r+0x116>
 800b9da:	68bc      	ldr	r4, [r7, #8]
 800b9dc:	6863      	ldr	r3, [r4, #4]
 800b9de:	f023 0903 	bic.w	r9, r3, #3
 800b9e2:	45a9      	cmp	r9, r5
 800b9e4:	d303      	bcc.n	800b9ee <_malloc_r+0x1c2>
 800b9e6:	eba9 0305 	sub.w	r3, r9, r5
 800b9ea:	2b0f      	cmp	r3, #15
 800b9ec:	dc7b      	bgt.n	800bae6 <_malloc_r+0x2ba>
 800b9ee:	4b5e      	ldr	r3, [pc, #376]	; (800bb68 <_malloc_r+0x33c>)
 800b9f0:	f8df a188 	ldr.w	sl, [pc, #392]	; 800bb7c <_malloc_r+0x350>
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	f8da 3000 	ldr.w	r3, [sl]
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	eb05 0802 	add.w	r8, r5, r2
 800ba00:	f000 8148 	beq.w	800bc94 <_malloc_r+0x468>
 800ba04:	f508 5880 	add.w	r8, r8, #4096	; 0x1000
 800ba08:	f108 080f 	add.w	r8, r8, #15
 800ba0c:	f428 687f 	bic.w	r8, r8, #4080	; 0xff0
 800ba10:	f028 080f 	bic.w	r8, r8, #15
 800ba14:	4641      	mov	r1, r8
 800ba16:	4630      	mov	r0, r6
 800ba18:	f000 fcf6 	bl	800c408 <_sbrk_r>
 800ba1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ba20:	4683      	mov	fp, r0
 800ba22:	f000 8104 	beq.w	800bc2e <_malloc_r+0x402>
 800ba26:	eb04 0009 	add.w	r0, r4, r9
 800ba2a:	4558      	cmp	r0, fp
 800ba2c:	f200 80fd 	bhi.w	800bc2a <_malloc_r+0x3fe>
 800ba30:	4a4e      	ldr	r2, [pc, #312]	; (800bb6c <_malloc_r+0x340>)
 800ba32:	6813      	ldr	r3, [r2, #0]
 800ba34:	4443      	add	r3, r8
 800ba36:	6013      	str	r3, [r2, #0]
 800ba38:	f000 814d 	beq.w	800bcd6 <_malloc_r+0x4aa>
 800ba3c:	f8da 1000 	ldr.w	r1, [sl]
 800ba40:	3101      	adds	r1, #1
 800ba42:	bf1b      	ittet	ne
 800ba44:	ebab 0000 	subne.w	r0, fp, r0
 800ba48:	181b      	addne	r3, r3, r0
 800ba4a:	f8ca b000 	streq.w	fp, [sl]
 800ba4e:	6013      	strne	r3, [r2, #0]
 800ba50:	f01b 0307 	ands.w	r3, fp, #7
 800ba54:	f000 8134 	beq.w	800bcc0 <_malloc_r+0x494>
 800ba58:	f1c3 0108 	rsb	r1, r3, #8
 800ba5c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800ba60:	448b      	add	fp, r1
 800ba62:	3308      	adds	r3, #8
 800ba64:	44d8      	add	r8, fp
 800ba66:	f3c8 080b 	ubfx	r8, r8, #0, #12
 800ba6a:	eba3 0808 	sub.w	r8, r3, r8
 800ba6e:	4641      	mov	r1, r8
 800ba70:	4630      	mov	r0, r6
 800ba72:	9201      	str	r2, [sp, #4]
 800ba74:	f000 fcc8 	bl	800c408 <_sbrk_r>
 800ba78:	1c43      	adds	r3, r0, #1
 800ba7a:	9a01      	ldr	r2, [sp, #4]
 800ba7c:	f000 8146 	beq.w	800bd0c <_malloc_r+0x4e0>
 800ba80:	eba0 010b 	sub.w	r1, r0, fp
 800ba84:	4441      	add	r1, r8
 800ba86:	f041 0101 	orr.w	r1, r1, #1
 800ba8a:	6813      	ldr	r3, [r2, #0]
 800ba8c:	f8c7 b008 	str.w	fp, [r7, #8]
 800ba90:	4443      	add	r3, r8
 800ba92:	42bc      	cmp	r4, r7
 800ba94:	f8cb 1004 	str.w	r1, [fp, #4]
 800ba98:	6013      	str	r3, [r2, #0]
 800ba9a:	d015      	beq.n	800bac8 <_malloc_r+0x29c>
 800ba9c:	f1b9 0f0f 	cmp.w	r9, #15
 800baa0:	f240 8130 	bls.w	800bd04 <_malloc_r+0x4d8>
 800baa4:	6860      	ldr	r0, [r4, #4]
 800baa6:	f1a9 010c 	sub.w	r1, r9, #12
 800baaa:	f021 0107 	bic.w	r1, r1, #7
 800baae:	f000 0001 	and.w	r0, r0, #1
 800bab2:	eb04 0c01 	add.w	ip, r4, r1
 800bab6:	4308      	orrs	r0, r1
 800bab8:	f04f 0e05 	mov.w	lr, #5
 800babc:	290f      	cmp	r1, #15
 800babe:	6060      	str	r0, [r4, #4]
 800bac0:	e9cc ee01 	strd	lr, lr, [ip, #4]
 800bac4:	f200 813a 	bhi.w	800bd3c <_malloc_r+0x510>
 800bac8:	4a29      	ldr	r2, [pc, #164]	; (800bb70 <_malloc_r+0x344>)
 800baca:	482a      	ldr	r0, [pc, #168]	; (800bb74 <_malloc_r+0x348>)
 800bacc:	6811      	ldr	r1, [r2, #0]
 800bace:	68bc      	ldr	r4, [r7, #8]
 800bad0:	428b      	cmp	r3, r1
 800bad2:	6801      	ldr	r1, [r0, #0]
 800bad4:	bf88      	it	hi
 800bad6:	6013      	strhi	r3, [r2, #0]
 800bad8:	6862      	ldr	r2, [r4, #4]
 800bada:	428b      	cmp	r3, r1
 800badc:	f022 0203 	bic.w	r2, r2, #3
 800bae0:	bf88      	it	hi
 800bae2:	6003      	strhi	r3, [r0, #0]
 800bae4:	e0a7      	b.n	800bc36 <_malloc_r+0x40a>
 800bae6:	1962      	adds	r2, r4, r5
 800bae8:	f043 0301 	orr.w	r3, r3, #1
 800baec:	f045 0501 	orr.w	r5, r5, #1
 800baf0:	6065      	str	r5, [r4, #4]
 800baf2:	4630      	mov	r0, r6
 800baf4:	60ba      	str	r2, [r7, #8]
 800baf6:	6053      	str	r3, [r2, #4]
 800baf8:	f000 f942 	bl	800bd80 <__malloc_unlock>
 800bafc:	3408      	adds	r4, #8
 800bafe:	4620      	mov	r0, r4
 800bb00:	b003      	add	sp, #12
 800bb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb06:	4423      	add	r3, r4
 800bb08:	68e1      	ldr	r1, [r4, #12]
 800bb0a:	685a      	ldr	r2, [r3, #4]
 800bb0c:	68a5      	ldr	r5, [r4, #8]
 800bb0e:	f042 0201 	orr.w	r2, r2, #1
 800bb12:	60e9      	str	r1, [r5, #12]
 800bb14:	4630      	mov	r0, r6
 800bb16:	608d      	str	r5, [r1, #8]
 800bb18:	605a      	str	r2, [r3, #4]
 800bb1a:	f000 f931 	bl	800bd80 <__malloc_unlock>
 800bb1e:	3408      	adds	r4, #8
 800bb20:	4620      	mov	r0, r4
 800bb22:	b003      	add	sp, #12
 800bb24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb28:	68dc      	ldr	r4, [r3, #12]
 800bb2a:	42a3      	cmp	r3, r4
 800bb2c:	bf08      	it	eq
 800bb2e:	3002      	addeq	r0, #2
 800bb30:	f43f aed6 	beq.w	800b8e0 <_malloc_r+0xb4>
 800bb34:	e692      	b.n	800b85c <_malloc_r+0x30>
 800bb36:	2b14      	cmp	r3, #20
 800bb38:	d971      	bls.n	800bc1e <_malloc_r+0x3f2>
 800bb3a:	2b54      	cmp	r3, #84	; 0x54
 800bb3c:	f200 80ad 	bhi.w	800bc9a <_malloc_r+0x46e>
 800bb40:	0b2b      	lsrs	r3, r5, #12
 800bb42:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800bb46:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 800bb4a:	00c3      	lsls	r3, r0, #3
 800bb4c:	e6b3      	b.n	800b8b6 <_malloc_r+0x8a>
 800bb4e:	4423      	add	r3, r4
 800bb50:	4630      	mov	r0, r6
 800bb52:	685a      	ldr	r2, [r3, #4]
 800bb54:	f042 0201 	orr.w	r2, r2, #1
 800bb58:	605a      	str	r2, [r3, #4]
 800bb5a:	3408      	adds	r4, #8
 800bb5c:	f000 f910 	bl	800bd80 <__malloc_unlock>
 800bb60:	e68c      	b.n	800b87c <_malloc_r+0x50>
 800bb62:	bf00      	nop
 800bb64:	20000464 	.word	0x20000464
 800bb68:	20000bf0 	.word	0x20000bf0
 800bb6c:	20000bc0 	.word	0x20000bc0
 800bb70:	20000be8 	.word	0x20000be8
 800bb74:	20000bec 	.word	0x20000bec
 800bb78:	2000046c 	.word	0x2000046c
 800bb7c:	2000086c 	.word	0x2000086c
 800bb80:	1961      	adds	r1, r4, r5
 800bb82:	f045 0e01 	orr.w	lr, r5, #1
 800bb86:	f042 0501 	orr.w	r5, r2, #1
 800bb8a:	f8c4 e004 	str.w	lr, [r4, #4]
 800bb8e:	4630      	mov	r0, r6
 800bb90:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800bb94:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800bb98:	604d      	str	r5, [r1, #4]
 800bb9a:	50e2      	str	r2, [r4, r3]
 800bb9c:	f000 f8f0 	bl	800bd80 <__malloc_unlock>
 800bba0:	3408      	adds	r4, #8
 800bba2:	e66b      	b.n	800b87c <_malloc_r+0x50>
 800bba4:	08e8      	lsrs	r0, r5, #3
 800bba6:	f105 0308 	add.w	r3, r5, #8
 800bbaa:	e64f      	b.n	800b84c <_malloc_r+0x20>
 800bbac:	f108 0801 	add.w	r8, r8, #1
 800bbb0:	f018 0f03 	tst.w	r8, #3
 800bbb4:	f10e 0e08 	add.w	lr, lr, #8
 800bbb8:	f47f aed0 	bne.w	800b95c <_malloc_r+0x130>
 800bbbc:	e052      	b.n	800bc64 <_malloc_r+0x438>
 800bbbe:	4419      	add	r1, r3
 800bbc0:	461c      	mov	r4, r3
 800bbc2:	684a      	ldr	r2, [r1, #4]
 800bbc4:	68db      	ldr	r3, [r3, #12]
 800bbc6:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800bbca:	f042 0201 	orr.w	r2, r2, #1
 800bbce:	604a      	str	r2, [r1, #4]
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	60eb      	str	r3, [r5, #12]
 800bbd4:	609d      	str	r5, [r3, #8]
 800bbd6:	f000 f8d3 	bl	800bd80 <__malloc_unlock>
 800bbda:	e64f      	b.n	800b87c <_malloc_r+0x50>
 800bbdc:	0a5a      	lsrs	r2, r3, #9
 800bbde:	2a04      	cmp	r2, #4
 800bbe0:	d935      	bls.n	800bc4e <_malloc_r+0x422>
 800bbe2:	2a14      	cmp	r2, #20
 800bbe4:	d86f      	bhi.n	800bcc6 <_malloc_r+0x49a>
 800bbe6:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 800bbea:	00c9      	lsls	r1, r1, #3
 800bbec:	325b      	adds	r2, #91	; 0x5b
 800bbee:	eb07 0e01 	add.w	lr, r7, r1
 800bbf2:	5879      	ldr	r1, [r7, r1]
 800bbf4:	f1ae 0e08 	sub.w	lr, lr, #8
 800bbf8:	458e      	cmp	lr, r1
 800bbfa:	d058      	beq.n	800bcae <_malloc_r+0x482>
 800bbfc:	684a      	ldr	r2, [r1, #4]
 800bbfe:	f022 0203 	bic.w	r2, r2, #3
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d902      	bls.n	800bc0c <_malloc_r+0x3e0>
 800bc06:	6889      	ldr	r1, [r1, #8]
 800bc08:	458e      	cmp	lr, r1
 800bc0a:	d1f7      	bne.n	800bbfc <_malloc_r+0x3d0>
 800bc0c:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	e9c4 1e02 	strd	r1, lr, [r4, #8]
 800bc16:	f8ce 4008 	str.w	r4, [lr, #8]
 800bc1a:	60cc      	str	r4, [r1, #12]
 800bc1c:	e68c      	b.n	800b938 <_malloc_r+0x10c>
 800bc1e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800bc22:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 800bc26:	00c3      	lsls	r3, r0, #3
 800bc28:	e645      	b.n	800b8b6 <_malloc_r+0x8a>
 800bc2a:	42bc      	cmp	r4, r7
 800bc2c:	d072      	beq.n	800bd14 <_malloc_r+0x4e8>
 800bc2e:	68bc      	ldr	r4, [r7, #8]
 800bc30:	6862      	ldr	r2, [r4, #4]
 800bc32:	f022 0203 	bic.w	r2, r2, #3
 800bc36:	4295      	cmp	r5, r2
 800bc38:	eba2 0305 	sub.w	r3, r2, r5
 800bc3c:	d802      	bhi.n	800bc44 <_malloc_r+0x418>
 800bc3e:	2b0f      	cmp	r3, #15
 800bc40:	f73f af51 	bgt.w	800bae6 <_malloc_r+0x2ba>
 800bc44:	4630      	mov	r0, r6
 800bc46:	f000 f89b 	bl	800bd80 <__malloc_unlock>
 800bc4a:	2400      	movs	r4, #0
 800bc4c:	e616      	b.n	800b87c <_malloc_r+0x50>
 800bc4e:	099a      	lsrs	r2, r3, #6
 800bc50:	f102 0139 	add.w	r1, r2, #57	; 0x39
 800bc54:	00c9      	lsls	r1, r1, #3
 800bc56:	3238      	adds	r2, #56	; 0x38
 800bc58:	e7c9      	b.n	800bbee <_malloc_r+0x3c2>
 800bc5a:	f8d9 9000 	ldr.w	r9, [r9]
 800bc5e:	4599      	cmp	r9, r3
 800bc60:	f040 8083 	bne.w	800bd6a <_malloc_r+0x53e>
 800bc64:	f010 0f03 	tst.w	r0, #3
 800bc68:	f1a9 0308 	sub.w	r3, r9, #8
 800bc6c:	f100 30ff 	add.w	r0, r0, #4294967295
 800bc70:	d1f3      	bne.n	800bc5a <_malloc_r+0x42e>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	ea23 0304 	bic.w	r3, r3, r4
 800bc78:	607b      	str	r3, [r7, #4]
 800bc7a:	0064      	lsls	r4, r4, #1
 800bc7c:	429c      	cmp	r4, r3
 800bc7e:	f63f aeac 	bhi.w	800b9da <_malloc_r+0x1ae>
 800bc82:	b91c      	cbnz	r4, 800bc8c <_malloc_r+0x460>
 800bc84:	e6a9      	b.n	800b9da <_malloc_r+0x1ae>
 800bc86:	0064      	lsls	r4, r4, #1
 800bc88:	f108 0804 	add.w	r8, r8, #4
 800bc8c:	421c      	tst	r4, r3
 800bc8e:	d0fa      	beq.n	800bc86 <_malloc_r+0x45a>
 800bc90:	4640      	mov	r0, r8
 800bc92:	e65f      	b.n	800b954 <_malloc_r+0x128>
 800bc94:	f108 0810 	add.w	r8, r8, #16
 800bc98:	e6bc      	b.n	800ba14 <_malloc_r+0x1e8>
 800bc9a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800bc9e:	d826      	bhi.n	800bcee <_malloc_r+0x4c2>
 800bca0:	0beb      	lsrs	r3, r5, #15
 800bca2:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800bca6:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 800bcaa:	00c3      	lsls	r3, r0, #3
 800bcac:	e603      	b.n	800b8b6 <_malloc_r+0x8a>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	1092      	asrs	r2, r2, #2
 800bcb2:	f04f 0801 	mov.w	r8, #1
 800bcb6:	fa08 f202 	lsl.w	r2, r8, r2
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	607b      	str	r3, [r7, #4]
 800bcbe:	e7a8      	b.n	800bc12 <_malloc_r+0x3e6>
 800bcc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bcc4:	e6ce      	b.n	800ba64 <_malloc_r+0x238>
 800bcc6:	2a54      	cmp	r2, #84	; 0x54
 800bcc8:	d829      	bhi.n	800bd1e <_malloc_r+0x4f2>
 800bcca:	0b1a      	lsrs	r2, r3, #12
 800bccc:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 800bcd0:	00c9      	lsls	r1, r1, #3
 800bcd2:	326e      	adds	r2, #110	; 0x6e
 800bcd4:	e78b      	b.n	800bbee <_malloc_r+0x3c2>
 800bcd6:	f3c0 010b 	ubfx	r1, r0, #0, #12
 800bcda:	2900      	cmp	r1, #0
 800bcdc:	f47f aeae 	bne.w	800ba3c <_malloc_r+0x210>
 800bce0:	eb09 0208 	add.w	r2, r9, r8
 800bce4:	68b9      	ldr	r1, [r7, #8]
 800bce6:	f042 0201 	orr.w	r2, r2, #1
 800bcea:	604a      	str	r2, [r1, #4]
 800bcec:	e6ec      	b.n	800bac8 <_malloc_r+0x29c>
 800bcee:	f240 5254 	movw	r2, #1364	; 0x554
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d81c      	bhi.n	800bd30 <_malloc_r+0x504>
 800bcf6:	0cab      	lsrs	r3, r5, #18
 800bcf8:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800bcfc:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 800bd00:	00c3      	lsls	r3, r0, #3
 800bd02:	e5d8      	b.n	800b8b6 <_malloc_r+0x8a>
 800bd04:	2301      	movs	r3, #1
 800bd06:	f8cb 3004 	str.w	r3, [fp, #4]
 800bd0a:	e79b      	b.n	800bc44 <_malloc_r+0x418>
 800bd0c:	2101      	movs	r1, #1
 800bd0e:	f04f 0800 	mov.w	r8, #0
 800bd12:	e6ba      	b.n	800ba8a <_malloc_r+0x25e>
 800bd14:	4a16      	ldr	r2, [pc, #88]	; (800bd70 <_malloc_r+0x544>)
 800bd16:	6813      	ldr	r3, [r2, #0]
 800bd18:	4443      	add	r3, r8
 800bd1a:	6013      	str	r3, [r2, #0]
 800bd1c:	e68e      	b.n	800ba3c <_malloc_r+0x210>
 800bd1e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800bd22:	d814      	bhi.n	800bd4e <_malloc_r+0x522>
 800bd24:	0bda      	lsrs	r2, r3, #15
 800bd26:	f102 0178 	add.w	r1, r2, #120	; 0x78
 800bd2a:	00c9      	lsls	r1, r1, #3
 800bd2c:	3277      	adds	r2, #119	; 0x77
 800bd2e:	e75e      	b.n	800bbee <_malloc_r+0x3c2>
 800bd30:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800bd34:	207f      	movs	r0, #127	; 0x7f
 800bd36:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 800bd3a:	e5bc      	b.n	800b8b6 <_malloc_r+0x8a>
 800bd3c:	f104 0108 	add.w	r1, r4, #8
 800bd40:	4630      	mov	r0, r6
 800bd42:	9201      	str	r2, [sp, #4]
 800bd44:	f7ff fc70 	bl	800b628 <_free_r>
 800bd48:	9a01      	ldr	r2, [sp, #4]
 800bd4a:	6813      	ldr	r3, [r2, #0]
 800bd4c:	e6bc      	b.n	800bac8 <_malloc_r+0x29c>
 800bd4e:	f240 5154 	movw	r1, #1364	; 0x554
 800bd52:	428a      	cmp	r2, r1
 800bd54:	d805      	bhi.n	800bd62 <_malloc_r+0x536>
 800bd56:	0c9a      	lsrs	r2, r3, #18
 800bd58:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 800bd5c:	00c9      	lsls	r1, r1, #3
 800bd5e:	327c      	adds	r2, #124	; 0x7c
 800bd60:	e745      	b.n	800bbee <_malloc_r+0x3c2>
 800bd62:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 800bd66:	227e      	movs	r2, #126	; 0x7e
 800bd68:	e741      	b.n	800bbee <_malloc_r+0x3c2>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	e785      	b.n	800bc7a <_malloc_r+0x44e>
 800bd6e:	bf00      	nop
 800bd70:	20000bc0 	.word	0x20000bc0

0800bd74 <__malloc_lock>:
 800bd74:	4801      	ldr	r0, [pc, #4]	; (800bd7c <__malloc_lock+0x8>)
 800bd76:	f7fc bf19 	b.w	8008bac <__retarget_lock_acquire_recursive>
 800bd7a:	bf00      	nop
 800bd7c:	20000e5c 	.word	0x20000e5c

0800bd80 <__malloc_unlock>:
 800bd80:	4801      	ldr	r0, [pc, #4]	; (800bd88 <__malloc_unlock+0x8>)
 800bd82:	f7fc bf15 	b.w	8008bb0 <__retarget_lock_release_recursive>
 800bd86:	bf00      	nop
 800bd88:	20000e5c 	.word	0x20000e5c

0800bd8c <_Balloc>:
 800bd8c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bd8e:	b570      	push	{r4, r5, r6, lr}
 800bd90:	4605      	mov	r5, r0
 800bd92:	460c      	mov	r4, r1
 800bd94:	b14b      	cbz	r3, 800bdaa <_Balloc+0x1e>
 800bd96:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bd9a:	b180      	cbz	r0, 800bdbe <_Balloc+0x32>
 800bd9c:	6802      	ldr	r2, [r0, #0]
 800bd9e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800bda2:	2300      	movs	r3, #0
 800bda4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bda8:	bd70      	pop	{r4, r5, r6, pc}
 800bdaa:	2221      	movs	r2, #33	; 0x21
 800bdac:	2104      	movs	r1, #4
 800bdae:	f000 fbe9 	bl	800c584 <_calloc_r>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	64e8      	str	r0, [r5, #76]	; 0x4c
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	d1ed      	bne.n	800bd96 <_Balloc+0xa>
 800bdba:	2000      	movs	r0, #0
 800bdbc:	bd70      	pop	{r4, r5, r6, pc}
 800bdbe:	2101      	movs	r1, #1
 800bdc0:	fa01 f604 	lsl.w	r6, r1, r4
 800bdc4:	1d72      	adds	r2, r6, #5
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	0092      	lsls	r2, r2, #2
 800bdca:	f000 fbdb 	bl	800c584 <_calloc_r>
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	d0f3      	beq.n	800bdba <_Balloc+0x2e>
 800bdd2:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800bdd6:	e7e4      	b.n	800bda2 <_Balloc+0x16>

0800bdd8 <_Bfree>:
 800bdd8:	b131      	cbz	r1, 800bde8 <_Bfree+0x10>
 800bdda:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bddc:	684a      	ldr	r2, [r1, #4]
 800bdde:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bde2:	6008      	str	r0, [r1, #0]
 800bde4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bde8:	4770      	bx	lr
 800bdea:	bf00      	nop

0800bdec <__multadd>:
 800bdec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdee:	690c      	ldr	r4, [r1, #16]
 800bdf0:	b083      	sub	sp, #12
 800bdf2:	460d      	mov	r5, r1
 800bdf4:	4606      	mov	r6, r0
 800bdf6:	f101 0c14 	add.w	ip, r1, #20
 800bdfa:	2700      	movs	r7, #0
 800bdfc:	f8dc 0000 	ldr.w	r0, [ip]
 800be00:	b281      	uxth	r1, r0
 800be02:	fb02 3301 	mla	r3, r2, r1, r3
 800be06:	0c01      	lsrs	r1, r0, #16
 800be08:	0c18      	lsrs	r0, r3, #16
 800be0a:	fb02 0101 	mla	r1, r2, r1, r0
 800be0e:	b29b      	uxth	r3, r3
 800be10:	3701      	adds	r7, #1
 800be12:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 800be16:	42bc      	cmp	r4, r7
 800be18:	f84c 3b04 	str.w	r3, [ip], #4
 800be1c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800be20:	dcec      	bgt.n	800bdfc <__multadd+0x10>
 800be22:	b13b      	cbz	r3, 800be34 <__multadd+0x48>
 800be24:	68aa      	ldr	r2, [r5, #8]
 800be26:	42a2      	cmp	r2, r4
 800be28:	dd07      	ble.n	800be3a <__multadd+0x4e>
 800be2a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800be2e:	3401      	adds	r4, #1
 800be30:	6153      	str	r3, [r2, #20]
 800be32:	612c      	str	r4, [r5, #16]
 800be34:	4628      	mov	r0, r5
 800be36:	b003      	add	sp, #12
 800be38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be3a:	6869      	ldr	r1, [r5, #4]
 800be3c:	9301      	str	r3, [sp, #4]
 800be3e:	3101      	adds	r1, #1
 800be40:	4630      	mov	r0, r6
 800be42:	f7ff ffa3 	bl	800bd8c <_Balloc>
 800be46:	692a      	ldr	r2, [r5, #16]
 800be48:	3202      	adds	r2, #2
 800be4a:	f105 010c 	add.w	r1, r5, #12
 800be4e:	4607      	mov	r7, r0
 800be50:	0092      	lsls	r2, r2, #2
 800be52:	300c      	adds	r0, #12
 800be54:	f7f4 fab4 	bl	80003c0 <memcpy>
 800be58:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800be5a:	6869      	ldr	r1, [r5, #4]
 800be5c:	9b01      	ldr	r3, [sp, #4]
 800be5e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800be62:	6028      	str	r0, [r5, #0]
 800be64:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800be68:	463d      	mov	r5, r7
 800be6a:	e7de      	b.n	800be2a <__multadd+0x3e>

0800be6c <__hi0bits>:
 800be6c:	0c02      	lsrs	r2, r0, #16
 800be6e:	0412      	lsls	r2, r2, #16
 800be70:	4603      	mov	r3, r0
 800be72:	b9c2      	cbnz	r2, 800bea6 <__hi0bits+0x3a>
 800be74:	0403      	lsls	r3, r0, #16
 800be76:	2010      	movs	r0, #16
 800be78:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800be7c:	bf04      	itt	eq
 800be7e:	021b      	lsleq	r3, r3, #8
 800be80:	3008      	addeq	r0, #8
 800be82:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800be86:	bf04      	itt	eq
 800be88:	011b      	lsleq	r3, r3, #4
 800be8a:	3004      	addeq	r0, #4
 800be8c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800be90:	bf04      	itt	eq
 800be92:	009b      	lsleq	r3, r3, #2
 800be94:	3002      	addeq	r0, #2
 800be96:	2b00      	cmp	r3, #0
 800be98:	db04      	blt.n	800bea4 <__hi0bits+0x38>
 800be9a:	005b      	lsls	r3, r3, #1
 800be9c:	d501      	bpl.n	800bea2 <__hi0bits+0x36>
 800be9e:	3001      	adds	r0, #1
 800bea0:	4770      	bx	lr
 800bea2:	2020      	movs	r0, #32
 800bea4:	4770      	bx	lr
 800bea6:	2000      	movs	r0, #0
 800bea8:	e7e6      	b.n	800be78 <__hi0bits+0xc>
 800beaa:	bf00      	nop

0800beac <__lo0bits>:
 800beac:	6803      	ldr	r3, [r0, #0]
 800beae:	f013 0207 	ands.w	r2, r3, #7
 800beb2:	4601      	mov	r1, r0
 800beb4:	d007      	beq.n	800bec6 <__lo0bits+0x1a>
 800beb6:	07da      	lsls	r2, r3, #31
 800beb8:	d41f      	bmi.n	800befa <__lo0bits+0x4e>
 800beba:	0798      	lsls	r0, r3, #30
 800bebc:	d51f      	bpl.n	800befe <__lo0bits+0x52>
 800bebe:	085b      	lsrs	r3, r3, #1
 800bec0:	600b      	str	r3, [r1, #0]
 800bec2:	2001      	movs	r0, #1
 800bec4:	4770      	bx	lr
 800bec6:	b298      	uxth	r0, r3
 800bec8:	b1a0      	cbz	r0, 800bef4 <__lo0bits+0x48>
 800beca:	4610      	mov	r0, r2
 800becc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bed0:	bf04      	itt	eq
 800bed2:	0a1b      	lsreq	r3, r3, #8
 800bed4:	3008      	addeq	r0, #8
 800bed6:	071a      	lsls	r2, r3, #28
 800bed8:	bf04      	itt	eq
 800beda:	091b      	lsreq	r3, r3, #4
 800bedc:	3004      	addeq	r0, #4
 800bede:	079a      	lsls	r2, r3, #30
 800bee0:	bf04      	itt	eq
 800bee2:	089b      	lsreq	r3, r3, #2
 800bee4:	3002      	addeq	r0, #2
 800bee6:	07da      	lsls	r2, r3, #31
 800bee8:	d402      	bmi.n	800bef0 <__lo0bits+0x44>
 800beea:	085b      	lsrs	r3, r3, #1
 800beec:	d00b      	beq.n	800bf06 <__lo0bits+0x5a>
 800beee:	3001      	adds	r0, #1
 800bef0:	600b      	str	r3, [r1, #0]
 800bef2:	4770      	bx	lr
 800bef4:	0c1b      	lsrs	r3, r3, #16
 800bef6:	2010      	movs	r0, #16
 800bef8:	e7e8      	b.n	800becc <__lo0bits+0x20>
 800befa:	2000      	movs	r0, #0
 800befc:	4770      	bx	lr
 800befe:	089b      	lsrs	r3, r3, #2
 800bf00:	600b      	str	r3, [r1, #0]
 800bf02:	2002      	movs	r0, #2
 800bf04:	4770      	bx	lr
 800bf06:	2020      	movs	r0, #32
 800bf08:	4770      	bx	lr
 800bf0a:	bf00      	nop

0800bf0c <__i2b>:
 800bf0c:	b510      	push	{r4, lr}
 800bf0e:	460c      	mov	r4, r1
 800bf10:	2101      	movs	r1, #1
 800bf12:	f7ff ff3b 	bl	800bd8c <_Balloc>
 800bf16:	2201      	movs	r2, #1
 800bf18:	e9c0 2404 	strd	r2, r4, [r0, #16]
 800bf1c:	bd10      	pop	{r4, pc}
 800bf1e:	bf00      	nop

0800bf20 <__multiply>:
 800bf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf24:	690e      	ldr	r6, [r1, #16]
 800bf26:	6914      	ldr	r4, [r2, #16]
 800bf28:	42a6      	cmp	r6, r4
 800bf2a:	b083      	sub	sp, #12
 800bf2c:	460f      	mov	r7, r1
 800bf2e:	4615      	mov	r5, r2
 800bf30:	da04      	bge.n	800bf3c <__multiply+0x1c>
 800bf32:	4632      	mov	r2, r6
 800bf34:	462f      	mov	r7, r5
 800bf36:	4626      	mov	r6, r4
 800bf38:	460d      	mov	r5, r1
 800bf3a:	4614      	mov	r4, r2
 800bf3c:	e9d7 1301 	ldrd	r1, r3, [r7, #4]
 800bf40:	eb06 0804 	add.w	r8, r6, r4
 800bf44:	4543      	cmp	r3, r8
 800bf46:	bfb8      	it	lt
 800bf48:	3101      	addlt	r1, #1
 800bf4a:	f7ff ff1f 	bl	800bd8c <_Balloc>
 800bf4e:	f100 0914 	add.w	r9, r0, #20
 800bf52:	eb09 0e88 	add.w	lr, r9, r8, lsl #2
 800bf56:	45f1      	cmp	r9, lr
 800bf58:	9000      	str	r0, [sp, #0]
 800bf5a:	d205      	bcs.n	800bf68 <__multiply+0x48>
 800bf5c:	464b      	mov	r3, r9
 800bf5e:	2200      	movs	r2, #0
 800bf60:	f843 2b04 	str.w	r2, [r3], #4
 800bf64:	459e      	cmp	lr, r3
 800bf66:	d8fb      	bhi.n	800bf60 <__multiply+0x40>
 800bf68:	f105 0a14 	add.w	sl, r5, #20
 800bf6c:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800bf70:	f107 0314 	add.w	r3, r7, #20
 800bf74:	45a2      	cmp	sl, r4
 800bf76:	eb03 0c86 	add.w	ip, r3, r6, lsl #2
 800bf7a:	d261      	bcs.n	800c040 <__multiply+0x120>
 800bf7c:	1b64      	subs	r4, r4, r5
 800bf7e:	3c15      	subs	r4, #21
 800bf80:	f024 0403 	bic.w	r4, r4, #3
 800bf84:	f8cd e004 	str.w	lr, [sp, #4]
 800bf88:	44a2      	add	sl, r4
 800bf8a:	f105 0210 	add.w	r2, r5, #16
 800bf8e:	469e      	mov	lr, r3
 800bf90:	e005      	b.n	800bf9e <__multiply+0x7e>
 800bf92:	0c2d      	lsrs	r5, r5, #16
 800bf94:	d12b      	bne.n	800bfee <__multiply+0xce>
 800bf96:	4592      	cmp	sl, r2
 800bf98:	f109 0904 	add.w	r9, r9, #4
 800bf9c:	d04e      	beq.n	800c03c <__multiply+0x11c>
 800bf9e:	f852 5f04 	ldr.w	r5, [r2, #4]!
 800bfa2:	fa1f fb85 	uxth.w	fp, r5
 800bfa6:	f1bb 0f00 	cmp.w	fp, #0
 800bfaa:	d0f2      	beq.n	800bf92 <__multiply+0x72>
 800bfac:	4677      	mov	r7, lr
 800bfae:	464e      	mov	r6, r9
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	e000      	b.n	800bfb6 <__multiply+0x96>
 800bfb4:	4626      	mov	r6, r4
 800bfb6:	f857 1b04 	ldr.w	r1, [r7], #4
 800bfba:	6834      	ldr	r4, [r6, #0]
 800bfbc:	b28b      	uxth	r3, r1
 800bfbe:	b2a5      	uxth	r5, r4
 800bfc0:	0c09      	lsrs	r1, r1, #16
 800bfc2:	0c24      	lsrs	r4, r4, #16
 800bfc4:	fb0b 5303 	mla	r3, fp, r3, r5
 800bfc8:	4403      	add	r3, r0
 800bfca:	fb0b 4001 	mla	r0, fp, r1, r4
 800bfce:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800bfd2:	4634      	mov	r4, r6
 800bfd4:	b29b      	uxth	r3, r3
 800bfd6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bfda:	45bc      	cmp	ip, r7
 800bfdc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800bfe0:	f844 3b04 	str.w	r3, [r4], #4
 800bfe4:	d8e6      	bhi.n	800bfb4 <__multiply+0x94>
 800bfe6:	6070      	str	r0, [r6, #4]
 800bfe8:	6815      	ldr	r5, [r2, #0]
 800bfea:	0c2d      	lsrs	r5, r5, #16
 800bfec:	d0d3      	beq.n	800bf96 <__multiply+0x76>
 800bfee:	f8d9 3000 	ldr.w	r3, [r9]
 800bff2:	4676      	mov	r6, lr
 800bff4:	4618      	mov	r0, r3
 800bff6:	46cb      	mov	fp, r9
 800bff8:	2100      	movs	r1, #0
 800bffa:	e000      	b.n	800bffe <__multiply+0xde>
 800bffc:	46a3      	mov	fp, r4
 800bffe:	8834      	ldrh	r4, [r6, #0]
 800c000:	0c00      	lsrs	r0, r0, #16
 800c002:	fb05 0004 	mla	r0, r5, r4, r0
 800c006:	4401      	add	r1, r0
 800c008:	b29b      	uxth	r3, r3
 800c00a:	465c      	mov	r4, fp
 800c00c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c010:	f844 3b04 	str.w	r3, [r4], #4
 800c014:	f856 3b04 	ldr.w	r3, [r6], #4
 800c018:	f8db 0004 	ldr.w	r0, [fp, #4]
 800c01c:	0c1b      	lsrs	r3, r3, #16
 800c01e:	b287      	uxth	r7, r0
 800c020:	fb05 7303 	mla	r3, r5, r3, r7
 800c024:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 800c028:	45b4      	cmp	ip, r6
 800c02a:	ea4f 4113 	mov.w	r1, r3, lsr #16
 800c02e:	d8e5      	bhi.n	800bffc <__multiply+0xdc>
 800c030:	4592      	cmp	sl, r2
 800c032:	f8cb 3004 	str.w	r3, [fp, #4]
 800c036:	f109 0904 	add.w	r9, r9, #4
 800c03a:	d1b0      	bne.n	800bf9e <__multiply+0x7e>
 800c03c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c040:	f1b8 0f00 	cmp.w	r8, #0
 800c044:	dd0b      	ble.n	800c05e <__multiply+0x13e>
 800c046:	f85e 3c04 	ldr.w	r3, [lr, #-4]
 800c04a:	f1ae 0e04 	sub.w	lr, lr, #4
 800c04e:	b11b      	cbz	r3, 800c058 <__multiply+0x138>
 800c050:	e005      	b.n	800c05e <__multiply+0x13e>
 800c052:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c056:	b913      	cbnz	r3, 800c05e <__multiply+0x13e>
 800c058:	f1b8 0801 	subs.w	r8, r8, #1
 800c05c:	d1f9      	bne.n	800c052 <__multiply+0x132>
 800c05e:	9800      	ldr	r0, [sp, #0]
 800c060:	f8c0 8010 	str.w	r8, [r0, #16]
 800c064:	b003      	add	sp, #12
 800c066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c06a:	bf00      	nop

0800c06c <__pow5mult>:
 800c06c:	f012 0303 	ands.w	r3, r2, #3
 800c070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c074:	4614      	mov	r4, r2
 800c076:	4607      	mov	r7, r0
 800c078:	d12e      	bne.n	800c0d8 <__pow5mult+0x6c>
 800c07a:	460d      	mov	r5, r1
 800c07c:	10a4      	asrs	r4, r4, #2
 800c07e:	d01c      	beq.n	800c0ba <__pow5mult+0x4e>
 800c080:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 800c082:	b396      	cbz	r6, 800c0ea <__pow5mult+0x7e>
 800c084:	07e3      	lsls	r3, r4, #31
 800c086:	f04f 0800 	mov.w	r8, #0
 800c08a:	d406      	bmi.n	800c09a <__pow5mult+0x2e>
 800c08c:	1064      	asrs	r4, r4, #1
 800c08e:	d014      	beq.n	800c0ba <__pow5mult+0x4e>
 800c090:	6830      	ldr	r0, [r6, #0]
 800c092:	b1a8      	cbz	r0, 800c0c0 <__pow5mult+0x54>
 800c094:	4606      	mov	r6, r0
 800c096:	07e3      	lsls	r3, r4, #31
 800c098:	d5f8      	bpl.n	800c08c <__pow5mult+0x20>
 800c09a:	4632      	mov	r2, r6
 800c09c:	4629      	mov	r1, r5
 800c09e:	4638      	mov	r0, r7
 800c0a0:	f7ff ff3e 	bl	800bf20 <__multiply>
 800c0a4:	b1b5      	cbz	r5, 800c0d4 <__pow5mult+0x68>
 800c0a6:	686a      	ldr	r2, [r5, #4]
 800c0a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c0aa:	1064      	asrs	r4, r4, #1
 800c0ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0b0:	6029      	str	r1, [r5, #0]
 800c0b2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c0b6:	4605      	mov	r5, r0
 800c0b8:	d1ea      	bne.n	800c090 <__pow5mult+0x24>
 800c0ba:	4628      	mov	r0, r5
 800c0bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0c0:	4632      	mov	r2, r6
 800c0c2:	4631      	mov	r1, r6
 800c0c4:	4638      	mov	r0, r7
 800c0c6:	f7ff ff2b 	bl	800bf20 <__multiply>
 800c0ca:	6030      	str	r0, [r6, #0]
 800c0cc:	f8c0 8000 	str.w	r8, [r0]
 800c0d0:	4606      	mov	r6, r0
 800c0d2:	e7e0      	b.n	800c096 <__pow5mult+0x2a>
 800c0d4:	4605      	mov	r5, r0
 800c0d6:	e7d9      	b.n	800c08c <__pow5mult+0x20>
 800c0d8:	3b01      	subs	r3, #1
 800c0da:	4a0b      	ldr	r2, [pc, #44]	; (800c108 <__pow5mult+0x9c>)
 800c0dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	f7ff fe83 	bl	800bdec <__multadd>
 800c0e6:	4605      	mov	r5, r0
 800c0e8:	e7c8      	b.n	800c07c <__pow5mult+0x10>
 800c0ea:	2101      	movs	r1, #1
 800c0ec:	4638      	mov	r0, r7
 800c0ee:	f7ff fe4d 	bl	800bd8c <_Balloc>
 800c0f2:	f240 2371 	movw	r3, #625	; 0x271
 800c0f6:	6143      	str	r3, [r0, #20]
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	6102      	str	r2, [r0, #16]
 800c0fe:	4606      	mov	r6, r0
 800c100:	64b8      	str	r0, [r7, #72]	; 0x48
 800c102:	6003      	str	r3, [r0, #0]
 800c104:	e7be      	b.n	800c084 <__pow5mult+0x18>
 800c106:	bf00      	nop
 800c108:	0800cd10 	.word	0x0800cd10

0800c10c <__lshift>:
 800c10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c110:	4691      	mov	r9, r2
 800c112:	690a      	ldr	r2, [r1, #16]
 800c114:	460e      	mov	r6, r1
 800c116:	ea4f 1469 	mov.w	r4, r9, asr #5
 800c11a:	e9d1 1301 	ldrd	r1, r3, [r1, #4]
 800c11e:	eb04 0802 	add.w	r8, r4, r2
 800c122:	f108 0501 	add.w	r5, r8, #1
 800c126:	429d      	cmp	r5, r3
 800c128:	4607      	mov	r7, r0
 800c12a:	dd04      	ble.n	800c136 <__lshift+0x2a>
 800c12c:	005b      	lsls	r3, r3, #1
 800c12e:	429d      	cmp	r5, r3
 800c130:	f101 0101 	add.w	r1, r1, #1
 800c134:	dcfa      	bgt.n	800c12c <__lshift+0x20>
 800c136:	4638      	mov	r0, r7
 800c138:	f7ff fe28 	bl	800bd8c <_Balloc>
 800c13c:	2c00      	cmp	r4, #0
 800c13e:	f100 0314 	add.w	r3, r0, #20
 800c142:	dd37      	ble.n	800c1b4 <__lshift+0xa8>
 800c144:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 800c148:	2200      	movs	r2, #0
 800c14a:	f843 2b04 	str.w	r2, [r3], #4
 800c14e:	428b      	cmp	r3, r1
 800c150:	d1fb      	bne.n	800c14a <__lshift+0x3e>
 800c152:	6934      	ldr	r4, [r6, #16]
 800c154:	f106 0314 	add.w	r3, r6, #20
 800c158:	f019 091f 	ands.w	r9, r9, #31
 800c15c:	eb03 0c84 	add.w	ip, r3, r4, lsl #2
 800c160:	d020      	beq.n	800c1a4 <__lshift+0x98>
 800c162:	f1c9 0e20 	rsb	lr, r9, #32
 800c166:	2200      	movs	r2, #0
 800c168:	e000      	b.n	800c16c <__lshift+0x60>
 800c16a:	4651      	mov	r1, sl
 800c16c:	681c      	ldr	r4, [r3, #0]
 800c16e:	468a      	mov	sl, r1
 800c170:	fa04 f409 	lsl.w	r4, r4, r9
 800c174:	4314      	orrs	r4, r2
 800c176:	f84a 4b04 	str.w	r4, [sl], #4
 800c17a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c17e:	4563      	cmp	r3, ip
 800c180:	fa22 f20e 	lsr.w	r2, r2, lr
 800c184:	d3f1      	bcc.n	800c16a <__lshift+0x5e>
 800c186:	604a      	str	r2, [r1, #4]
 800c188:	b10a      	cbz	r2, 800c18e <__lshift+0x82>
 800c18a:	f108 0502 	add.w	r5, r8, #2
 800c18e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c190:	6872      	ldr	r2, [r6, #4]
 800c192:	3d01      	subs	r5, #1
 800c194:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c198:	6105      	str	r5, [r0, #16]
 800c19a:	6031      	str	r1, [r6, #0]
 800c19c:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800c1a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1a4:	3904      	subs	r1, #4
 800c1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1aa:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1ae:	459c      	cmp	ip, r3
 800c1b0:	d8f9      	bhi.n	800c1a6 <__lshift+0x9a>
 800c1b2:	e7ec      	b.n	800c18e <__lshift+0x82>
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	e7cc      	b.n	800c152 <__lshift+0x46>

0800c1b8 <__mcmp>:
 800c1b8:	b430      	push	{r4, r5}
 800c1ba:	690b      	ldr	r3, [r1, #16]
 800c1bc:	4605      	mov	r5, r0
 800c1be:	6900      	ldr	r0, [r0, #16]
 800c1c0:	1ac0      	subs	r0, r0, r3
 800c1c2:	d10f      	bne.n	800c1e4 <__mcmp+0x2c>
 800c1c4:	009b      	lsls	r3, r3, #2
 800c1c6:	3514      	adds	r5, #20
 800c1c8:	3114      	adds	r1, #20
 800c1ca:	4419      	add	r1, r3
 800c1cc:	442b      	add	r3, r5
 800c1ce:	e001      	b.n	800c1d4 <__mcmp+0x1c>
 800c1d0:	429d      	cmp	r5, r3
 800c1d2:	d207      	bcs.n	800c1e4 <__mcmp+0x2c>
 800c1d4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800c1d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c1dc:	4294      	cmp	r4, r2
 800c1de:	d0f7      	beq.n	800c1d0 <__mcmp+0x18>
 800c1e0:	d302      	bcc.n	800c1e8 <__mcmp+0x30>
 800c1e2:	2001      	movs	r0, #1
 800c1e4:	bc30      	pop	{r4, r5}
 800c1e6:	4770      	bx	lr
 800c1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1ec:	e7fa      	b.n	800c1e4 <__mcmp+0x2c>
 800c1ee:	bf00      	nop

0800c1f0 <__mdiff>:
 800c1f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1f4:	6913      	ldr	r3, [r2, #16]
 800c1f6:	690d      	ldr	r5, [r1, #16]
 800c1f8:	1aed      	subs	r5, r5, r3
 800c1fa:	2d00      	cmp	r5, #0
 800c1fc:	460e      	mov	r6, r1
 800c1fe:	4690      	mov	r8, r2
 800c200:	f101 0414 	add.w	r4, r1, #20
 800c204:	f102 0714 	add.w	r7, r2, #20
 800c208:	d114      	bne.n	800c234 <__mdiff+0x44>
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	18e2      	adds	r2, r4, r3
 800c20e:	443b      	add	r3, r7
 800c210:	e001      	b.n	800c216 <__mdiff+0x26>
 800c212:	42a2      	cmp	r2, r4
 800c214:	d959      	bls.n	800c2ca <__mdiff+0xda>
 800c216:	f852 cd04 	ldr.w	ip, [r2, #-4]!
 800c21a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c21e:	458c      	cmp	ip, r1
 800c220:	d0f7      	beq.n	800c212 <__mdiff+0x22>
 800c222:	d209      	bcs.n	800c238 <__mdiff+0x48>
 800c224:	4622      	mov	r2, r4
 800c226:	4633      	mov	r3, r6
 800c228:	463c      	mov	r4, r7
 800c22a:	4646      	mov	r6, r8
 800c22c:	4617      	mov	r7, r2
 800c22e:	4698      	mov	r8, r3
 800c230:	2501      	movs	r5, #1
 800c232:	e001      	b.n	800c238 <__mdiff+0x48>
 800c234:	dbf6      	blt.n	800c224 <__mdiff+0x34>
 800c236:	2500      	movs	r5, #0
 800c238:	6871      	ldr	r1, [r6, #4]
 800c23a:	f7ff fda7 	bl	800bd8c <_Balloc>
 800c23e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c242:	6936      	ldr	r6, [r6, #16]
 800c244:	60c5      	str	r5, [r0, #12]
 800c246:	eb07 0e83 	add.w	lr, r7, r3, lsl #2
 800c24a:	46bc      	mov	ip, r7
 800c24c:	f100 0514 	add.w	r5, r0, #20
 800c250:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 800c254:	2300      	movs	r3, #0
 800c256:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c25a:	f854 8b04 	ldr.w	r8, [r4], #4
 800c25e:	b28a      	uxth	r2, r1
 800c260:	fa13 f388 	uxtah	r3, r3, r8
 800c264:	0c09      	lsrs	r1, r1, #16
 800c266:	1a9a      	subs	r2, r3, r2
 800c268:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
 800c26c:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800c270:	b292      	uxth	r2, r2
 800c272:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c276:	45e6      	cmp	lr, ip
 800c278:	f845 2b04 	str.w	r2, [r5], #4
 800c27c:	ea4f 4323 	mov.w	r3, r3, asr #16
 800c280:	d8e9      	bhi.n	800c256 <__mdiff+0x66>
 800c282:	42a7      	cmp	r7, r4
 800c284:	d917      	bls.n	800c2b6 <__mdiff+0xc6>
 800c286:	46ae      	mov	lr, r5
 800c288:	46a4      	mov	ip, r4
 800c28a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c28e:	fa13 f382 	uxtah	r3, r3, r2
 800c292:	1419      	asrs	r1, r3, #16
 800c294:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c298:	b29b      	uxth	r3, r3
 800c29a:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 800c29e:	4567      	cmp	r7, ip
 800c2a0:	f84e 2b04 	str.w	r2, [lr], #4
 800c2a4:	ea4f 4321 	mov.w	r3, r1, asr #16
 800c2a8:	d8ef      	bhi.n	800c28a <__mdiff+0x9a>
 800c2aa:	43e4      	mvns	r4, r4
 800c2ac:	4427      	add	r7, r4
 800c2ae:	f027 0703 	bic.w	r7, r7, #3
 800c2b2:	3704      	adds	r7, #4
 800c2b4:	443d      	add	r5, r7
 800c2b6:	3d04      	subs	r5, #4
 800c2b8:	b922      	cbnz	r2, 800c2c4 <__mdiff+0xd4>
 800c2ba:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c2be:	3e01      	subs	r6, #1
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d0fa      	beq.n	800c2ba <__mdiff+0xca>
 800c2c4:	6106      	str	r6, [r0, #16]
 800c2c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2ca:	2100      	movs	r1, #0
 800c2cc:	f7ff fd5e 	bl	800bd8c <_Balloc>
 800c2d0:	2201      	movs	r2, #1
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800c2d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c2dc <__d2b>:
 800c2dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c2e0:	460f      	mov	r7, r1
 800c2e2:	b083      	sub	sp, #12
 800c2e4:	2101      	movs	r1, #1
 800c2e6:	ec55 4b10 	vmov	r4, r5, d0
 800c2ea:	4616      	mov	r6, r2
 800c2ec:	f7ff fd4e 	bl	800bd8c <_Balloc>
 800c2f0:	f3c5 580a 	ubfx	r8, r5, #20, #11
 800c2f4:	4681      	mov	r9, r0
 800c2f6:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c2fa:	f1b8 0f00 	cmp.w	r8, #0
 800c2fe:	d001      	beq.n	800c304 <__d2b+0x28>
 800c300:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c304:	2c00      	cmp	r4, #0
 800c306:	9301      	str	r3, [sp, #4]
 800c308:	d024      	beq.n	800c354 <__d2b+0x78>
 800c30a:	a802      	add	r0, sp, #8
 800c30c:	f840 4d08 	str.w	r4, [r0, #-8]!
 800c310:	f7ff fdcc 	bl	800beac <__lo0bits>
 800c314:	2800      	cmp	r0, #0
 800c316:	d136      	bne.n	800c386 <__d2b+0xaa>
 800c318:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c31c:	f8c9 2014 	str.w	r2, [r9, #20]
 800c320:	2b00      	cmp	r3, #0
 800c322:	bf0c      	ite	eq
 800c324:	2101      	moveq	r1, #1
 800c326:	2102      	movne	r1, #2
 800c328:	f8c9 3018 	str.w	r3, [r9, #24]
 800c32c:	f8c9 1010 	str.w	r1, [r9, #16]
 800c330:	f1b8 0f00 	cmp.w	r8, #0
 800c334:	d11b      	bne.n	800c36e <__d2b+0x92>
 800c336:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 800c33a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c33e:	6038      	str	r0, [r7, #0]
 800c340:	6918      	ldr	r0, [r3, #16]
 800c342:	f7ff fd93 	bl	800be6c <__hi0bits>
 800c346:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c34a:	6030      	str	r0, [r6, #0]
 800c34c:	4648      	mov	r0, r9
 800c34e:	b003      	add	sp, #12
 800c350:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c354:	a801      	add	r0, sp, #4
 800c356:	f7ff fda9 	bl	800beac <__lo0bits>
 800c35a:	9b01      	ldr	r3, [sp, #4]
 800c35c:	f8c9 3014 	str.w	r3, [r9, #20]
 800c360:	2101      	movs	r1, #1
 800c362:	3020      	adds	r0, #32
 800c364:	f8c9 1010 	str.w	r1, [r9, #16]
 800c368:	f1b8 0f00 	cmp.w	r8, #0
 800c36c:	d0e3      	beq.n	800c336 <__d2b+0x5a>
 800c36e:	f2a8 4833 	subw	r8, r8, #1075	; 0x433
 800c372:	eb08 0300 	add.w	r3, r8, r0
 800c376:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c37a:	603b      	str	r3, [r7, #0]
 800c37c:	6030      	str	r0, [r6, #0]
 800c37e:	4648      	mov	r0, r9
 800c380:	b003      	add	sp, #12
 800c382:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c386:	e9dd 1300 	ldrd	r1, r3, [sp]
 800c38a:	f1c0 0220 	rsb	r2, r0, #32
 800c38e:	fa03 f202 	lsl.w	r2, r3, r2
 800c392:	430a      	orrs	r2, r1
 800c394:	40c3      	lsrs	r3, r0
 800c396:	9301      	str	r3, [sp, #4]
 800c398:	f8c9 2014 	str.w	r2, [r9, #20]
 800c39c:	e7c0      	b.n	800c320 <__d2b+0x44>
 800c39e:	bf00      	nop

0800c3a0 <frexp>:
 800c3a0:	ec53 2b10 	vmov	r2, r3, d0
 800c3a4:	b570      	push	{r4, r5, r6, lr}
 800c3a6:	4e16      	ldr	r6, [pc, #88]	; (800c400 <frexp+0x60>)
 800c3a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c3ac:	2500      	movs	r5, #0
 800c3ae:	42b1      	cmp	r1, r6
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	6005      	str	r5, [r0, #0]
 800c3b4:	dc21      	bgt.n	800c3fa <frexp+0x5a>
 800c3b6:	ee10 6a10 	vmov	r6, s0
 800c3ba:	430e      	orrs	r6, r1
 800c3bc:	d01d      	beq.n	800c3fa <frexp+0x5a>
 800c3be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	da0c      	bge.n	800c3e0 <frexp+0x40>
 800c3c6:	4619      	mov	r1, r3
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	ee10 0a10 	vmov	r0, s0
 800c3ce:	4b0d      	ldr	r3, [pc, #52]	; (800c404 <frexp+0x64>)
 800c3d0:	f7f4 fa4c 	bl	800086c <__aeabi_dmul>
 800c3d4:	f06f 0535 	mvn.w	r5, #53	; 0x35
 800c3d8:	4602      	mov	r2, r0
 800c3da:	4608      	mov	r0, r1
 800c3dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c3e0:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 800c3e4:	1509      	asrs	r1, r1, #20
 800c3e6:	f420 00e0 	bic.w	r0, r0, #7340032	; 0x700000
 800c3ea:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 800c3ee:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800c3f2:	4429      	add	r1, r5
 800c3f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c3f8:	6021      	str	r1, [r4, #0]
 800c3fa:	ec43 2b10 	vmov	d0, r2, r3
 800c3fe:	bd70      	pop	{r4, r5, r6, pc}
 800c400:	7fefffff 	.word	0x7fefffff
 800c404:	43500000 	.word	0x43500000

0800c408 <_sbrk_r>:
 800c408:	b538      	push	{r3, r4, r5, lr}
 800c40a:	4c07      	ldr	r4, [pc, #28]	; (800c428 <_sbrk_r+0x20>)
 800c40c:	2300      	movs	r3, #0
 800c40e:	4605      	mov	r5, r0
 800c410:	4608      	mov	r0, r1
 800c412:	6023      	str	r3, [r4, #0]
 800c414:	f7f6 fdcc 	bl	8002fb0 <_sbrk>
 800c418:	1c43      	adds	r3, r0, #1
 800c41a:	d000      	beq.n	800c41e <_sbrk_r+0x16>
 800c41c:	bd38      	pop	{r3, r4, r5, pc}
 800c41e:	6823      	ldr	r3, [r4, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d0fb      	beq.n	800c41c <_sbrk_r+0x14>
 800c424:	602b      	str	r3, [r5, #0]
 800c426:	bd38      	pop	{r3, r4, r5, pc}
 800c428:	20000e70 	.word	0x20000e70

0800c42c <strncpy>:
 800c42c:	ea40 0301 	orr.w	r3, r0, r1
 800c430:	079b      	lsls	r3, r3, #30
 800c432:	b470      	push	{r4, r5, r6}
 800c434:	d12a      	bne.n	800c48c <strncpy+0x60>
 800c436:	2a03      	cmp	r2, #3
 800c438:	d928      	bls.n	800c48c <strncpy+0x60>
 800c43a:	460c      	mov	r4, r1
 800c43c:	4603      	mov	r3, r0
 800c43e:	4621      	mov	r1, r4
 800c440:	f854 6b04 	ldr.w	r6, [r4], #4
 800c444:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
 800c448:	ea25 0506 	bic.w	r5, r5, r6
 800c44c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 800c450:	d106      	bne.n	800c460 <strncpy+0x34>
 800c452:	3a04      	subs	r2, #4
 800c454:	2a03      	cmp	r2, #3
 800c456:	f843 6b04 	str.w	r6, [r3], #4
 800c45a:	4621      	mov	r1, r4
 800c45c:	d8ef      	bhi.n	800c43e <strncpy+0x12>
 800c45e:	b19a      	cbz	r2, 800c488 <strncpy+0x5c>
 800c460:	780c      	ldrb	r4, [r1, #0]
 800c462:	701c      	strb	r4, [r3, #0]
 800c464:	3a01      	subs	r2, #1
 800c466:	3301      	adds	r3, #1
 800c468:	b13c      	cbz	r4, 800c47a <strncpy+0x4e>
 800c46a:	b16a      	cbz	r2, 800c488 <strncpy+0x5c>
 800c46c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c470:	f803 4b01 	strb.w	r4, [r3], #1
 800c474:	3a01      	subs	r2, #1
 800c476:	2c00      	cmp	r4, #0
 800c478:	d1f7      	bne.n	800c46a <strncpy+0x3e>
 800c47a:	b12a      	cbz	r2, 800c488 <strncpy+0x5c>
 800c47c:	441a      	add	r2, r3
 800c47e:	2100      	movs	r1, #0
 800c480:	f803 1b01 	strb.w	r1, [r3], #1
 800c484:	4293      	cmp	r3, r2
 800c486:	d1fb      	bne.n	800c480 <strncpy+0x54>
 800c488:	bc70      	pop	{r4, r5, r6}
 800c48a:	4770      	bx	lr
 800c48c:	4603      	mov	r3, r0
 800c48e:	e7e6      	b.n	800c45e <strncpy+0x32>

0800c490 <__ssprint_r>:
 800c490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c494:	6893      	ldr	r3, [r2, #8]
 800c496:	b083      	sub	sp, #12
 800c498:	4690      	mov	r8, r2
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d06c      	beq.n	800c578 <__ssprint_r+0xe8>
 800c49e:	6817      	ldr	r7, [r2, #0]
 800c4a0:	688d      	ldr	r5, [r1, #8]
 800c4a2:	4682      	mov	sl, r0
 800c4a4:	460c      	mov	r4, r1
 800c4a6:	6808      	ldr	r0, [r1, #0]
 800c4a8:	3708      	adds	r7, #8
 800c4aa:	e042      	b.n	800c532 <__ssprint_r+0xa2>
 800c4ac:	89a3      	ldrh	r3, [r4, #12]
 800c4ae:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c4b2:	d02d      	beq.n	800c510 <__ssprint_r+0x80>
 800c4b4:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
 800c4b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c4bc:	eba0 0b01 	sub.w	fp, r0, r1
 800c4c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c4c4:	1c70      	adds	r0, r6, #1
 800c4c6:	106d      	asrs	r5, r5, #1
 800c4c8:	4458      	add	r0, fp
 800c4ca:	42a8      	cmp	r0, r5
 800c4cc:	462a      	mov	r2, r5
 800c4ce:	bf84      	itt	hi
 800c4d0:	4605      	movhi	r5, r0
 800c4d2:	462a      	movhi	r2, r5
 800c4d4:	055b      	lsls	r3, r3, #21
 800c4d6:	d536      	bpl.n	800c546 <__ssprint_r+0xb6>
 800c4d8:	4611      	mov	r1, r2
 800c4da:	4650      	mov	r0, sl
 800c4dc:	f7ff f9a6 	bl	800b82c <_malloc_r>
 800c4e0:	2800      	cmp	r0, #0
 800c4e2:	d03a      	beq.n	800c55a <__ssprint_r+0xca>
 800c4e4:	465a      	mov	r2, fp
 800c4e6:	6921      	ldr	r1, [r4, #16]
 800c4e8:	9001      	str	r0, [sp, #4]
 800c4ea:	f7f3 ff69 	bl	80003c0 <memcpy>
 800c4ee:	89a2      	ldrh	r2, [r4, #12]
 800c4f0:	9b01      	ldr	r3, [sp, #4]
 800c4f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c4f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c4fa:	81a2      	strh	r2, [r4, #12]
 800c4fc:	eba5 020b 	sub.w	r2, r5, fp
 800c500:	eb03 000b 	add.w	r0, r3, fp
 800c504:	6165      	str	r5, [r4, #20]
 800c506:	6123      	str	r3, [r4, #16]
 800c508:	6020      	str	r0, [r4, #0]
 800c50a:	60a2      	str	r2, [r4, #8]
 800c50c:	4635      	mov	r5, r6
 800c50e:	46b3      	mov	fp, r6
 800c510:	465a      	mov	r2, fp
 800c512:	4649      	mov	r1, r9
 800c514:	f000 f880 	bl	800c618 <memmove>
 800c518:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c51c:	68a2      	ldr	r2, [r4, #8]
 800c51e:	6820      	ldr	r0, [r4, #0]
 800c520:	1b55      	subs	r5, r2, r5
 800c522:	4458      	add	r0, fp
 800c524:	1b9e      	subs	r6, r3, r6
 800c526:	60a5      	str	r5, [r4, #8]
 800c528:	6020      	str	r0, [r4, #0]
 800c52a:	f8c8 6008 	str.w	r6, [r8, #8]
 800c52e:	b31e      	cbz	r6, 800c578 <__ssprint_r+0xe8>
 800c530:	3708      	adds	r7, #8
 800c532:	e957 9602 	ldrd	r9, r6, [r7, #-8]
 800c536:	46ab      	mov	fp, r5
 800c538:	2e00      	cmp	r6, #0
 800c53a:	d0f9      	beq.n	800c530 <__ssprint_r+0xa0>
 800c53c:	42ae      	cmp	r6, r5
 800c53e:	d2b5      	bcs.n	800c4ac <__ssprint_r+0x1c>
 800c540:	4635      	mov	r5, r6
 800c542:	46b3      	mov	fp, r6
 800c544:	e7e4      	b.n	800c510 <__ssprint_r+0x80>
 800c546:	4650      	mov	r0, sl
 800c548:	f000 f8ca 	bl	800c6e0 <_realloc_r>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2800      	cmp	r0, #0
 800c550:	d1d4      	bne.n	800c4fc <__ssprint_r+0x6c>
 800c552:	6921      	ldr	r1, [r4, #16]
 800c554:	4650      	mov	r0, sl
 800c556:	f7ff f867 	bl	800b628 <_free_r>
 800c55a:	230c      	movs	r3, #12
 800c55c:	f8ca 3000 	str.w	r3, [sl]
 800c560:	89a3      	ldrh	r3, [r4, #12]
 800c562:	2200      	movs	r2, #0
 800c564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c568:	f04f 30ff 	mov.w	r0, #4294967295
 800c56c:	81a3      	strh	r3, [r4, #12]
 800c56e:	e9c8 2201 	strd	r2, r2, [r8, #4]
 800c572:	b003      	add	sp, #12
 800c574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c578:	2000      	movs	r0, #0
 800c57a:	f8c8 0004 	str.w	r0, [r8, #4]
 800c57e:	b003      	add	sp, #12
 800c580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c584 <_calloc_r>:
 800c584:	b510      	push	{r4, lr}
 800c586:	fb02 f101 	mul.w	r1, r2, r1
 800c58a:	f7ff f94f 	bl	800b82c <_malloc_r>
 800c58e:	4604      	mov	r4, r0
 800c590:	b1d8      	cbz	r0, 800c5ca <_calloc_r+0x46>
 800c592:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c596:	f022 0203 	bic.w	r2, r2, #3
 800c59a:	3a04      	subs	r2, #4
 800c59c:	2a24      	cmp	r2, #36	; 0x24
 800c59e:	d81d      	bhi.n	800c5dc <_calloc_r+0x58>
 800c5a0:	2a13      	cmp	r2, #19
 800c5a2:	d914      	bls.n	800c5ce <_calloc_r+0x4a>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	2a1b      	cmp	r2, #27
 800c5a8:	e9c0 3300 	strd	r3, r3, [r0]
 800c5ac:	d91b      	bls.n	800c5e6 <_calloc_r+0x62>
 800c5ae:	2a24      	cmp	r2, #36	; 0x24
 800c5b0:	e9c0 3302 	strd	r3, r3, [r0, #8]
 800c5b4:	bf0a      	itet	eq
 800c5b6:	e9c0 3304 	strdeq	r3, r3, [r0, #16]
 800c5ba:	f100 0210 	addne.w	r2, r0, #16
 800c5be:	f100 0218 	addeq.w	r2, r0, #24
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	e9c2 3300 	strd	r3, r3, [r2]
 800c5c8:	6093      	str	r3, [r2, #8]
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	bd10      	pop	{r4, pc}
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	e9c2 3300 	strd	r3, r3, [r2]
 800c5d6:	6093      	str	r3, [r2, #8]
 800c5d8:	4620      	mov	r0, r4
 800c5da:	bd10      	pop	{r4, pc}
 800c5dc:	2100      	movs	r1, #0
 800c5de:	f7fc fa51 	bl	8008a84 <memset>
 800c5e2:	4620      	mov	r0, r4
 800c5e4:	bd10      	pop	{r4, pc}
 800c5e6:	f100 0208 	add.w	r2, r0, #8
 800c5ea:	e7f1      	b.n	800c5d0 <_calloc_r+0x4c>

0800c5ec <__ascii_mbtowc>:
 800c5ec:	b082      	sub	sp, #8
 800c5ee:	b149      	cbz	r1, 800c604 <__ascii_mbtowc+0x18>
 800c5f0:	b15a      	cbz	r2, 800c60a <__ascii_mbtowc+0x1e>
 800c5f2:	b16b      	cbz	r3, 800c610 <__ascii_mbtowc+0x24>
 800c5f4:	7813      	ldrb	r3, [r2, #0]
 800c5f6:	600b      	str	r3, [r1, #0]
 800c5f8:	7812      	ldrb	r2, [r2, #0]
 800c5fa:	1c10      	adds	r0, r2, #0
 800c5fc:	bf18      	it	ne
 800c5fe:	2001      	movne	r0, #1
 800c600:	b002      	add	sp, #8
 800c602:	4770      	bx	lr
 800c604:	a901      	add	r1, sp, #4
 800c606:	2a00      	cmp	r2, #0
 800c608:	d1f3      	bne.n	800c5f2 <__ascii_mbtowc+0x6>
 800c60a:	4610      	mov	r0, r2
 800c60c:	b002      	add	sp, #8
 800c60e:	4770      	bx	lr
 800c610:	f06f 0001 	mvn.w	r0, #1
 800c614:	e7f4      	b.n	800c600 <__ascii_mbtowc+0x14>
 800c616:	bf00      	nop

0800c618 <memmove>:
 800c618:	4288      	cmp	r0, r1
 800c61a:	b4f0      	push	{r4, r5, r6, r7}
 800c61c:	d90d      	bls.n	800c63a <memmove+0x22>
 800c61e:	188b      	adds	r3, r1, r2
 800c620:	4283      	cmp	r3, r0
 800c622:	d90a      	bls.n	800c63a <memmove+0x22>
 800c624:	1884      	adds	r4, r0, r2
 800c626:	b132      	cbz	r2, 800c636 <memmove+0x1e>
 800c628:	4622      	mov	r2, r4
 800c62a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c62e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c632:	4299      	cmp	r1, r3
 800c634:	d1f9      	bne.n	800c62a <memmove+0x12>
 800c636:	bcf0      	pop	{r4, r5, r6, r7}
 800c638:	4770      	bx	lr
 800c63a:	2a0f      	cmp	r2, #15
 800c63c:	d949      	bls.n	800c6d2 <memmove+0xba>
 800c63e:	ea40 0301 	orr.w	r3, r0, r1
 800c642:	079b      	lsls	r3, r3, #30
 800c644:	d147      	bne.n	800c6d6 <memmove+0xbe>
 800c646:	f1a2 0310 	sub.w	r3, r2, #16
 800c64a:	091b      	lsrs	r3, r3, #4
 800c64c:	f101 0720 	add.w	r7, r1, #32
 800c650:	eb07 1703 	add.w	r7, r7, r3, lsl #4
 800c654:	f101 0410 	add.w	r4, r1, #16
 800c658:	f100 0510 	add.w	r5, r0, #16
 800c65c:	f854 6c10 	ldr.w	r6, [r4, #-16]
 800c660:	f845 6c10 	str.w	r6, [r5, #-16]
 800c664:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 800c668:	f845 6c0c 	str.w	r6, [r5, #-12]
 800c66c:	f854 6c08 	ldr.w	r6, [r4, #-8]
 800c670:	f845 6c08 	str.w	r6, [r5, #-8]
 800c674:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800c678:	f845 6c04 	str.w	r6, [r5, #-4]
 800c67c:	3410      	adds	r4, #16
 800c67e:	42bc      	cmp	r4, r7
 800c680:	f105 0510 	add.w	r5, r5, #16
 800c684:	d1ea      	bne.n	800c65c <memmove+0x44>
 800c686:	3301      	adds	r3, #1
 800c688:	f002 050f 	and.w	r5, r2, #15
 800c68c:	011b      	lsls	r3, r3, #4
 800c68e:	2d03      	cmp	r5, #3
 800c690:	4419      	add	r1, r3
 800c692:	4403      	add	r3, r0
 800c694:	d921      	bls.n	800c6da <memmove+0xc2>
 800c696:	1f1f      	subs	r7, r3, #4
 800c698:	460e      	mov	r6, r1
 800c69a:	462c      	mov	r4, r5
 800c69c:	3c04      	subs	r4, #4
 800c69e:	f856 cb04 	ldr.w	ip, [r6], #4
 800c6a2:	f847 cf04 	str.w	ip, [r7, #4]!
 800c6a6:	2c03      	cmp	r4, #3
 800c6a8:	d8f8      	bhi.n	800c69c <memmove+0x84>
 800c6aa:	1f2c      	subs	r4, r5, #4
 800c6ac:	f024 0403 	bic.w	r4, r4, #3
 800c6b0:	3404      	adds	r4, #4
 800c6b2:	4423      	add	r3, r4
 800c6b4:	4421      	add	r1, r4
 800c6b6:	f002 0203 	and.w	r2, r2, #3
 800c6ba:	2a00      	cmp	r2, #0
 800c6bc:	d0bb      	beq.n	800c636 <memmove+0x1e>
 800c6be:	3b01      	subs	r3, #1
 800c6c0:	440a      	add	r2, r1
 800c6c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6ca:	4291      	cmp	r1, r2
 800c6cc:	d1f9      	bne.n	800c6c2 <memmove+0xaa>
 800c6ce:	bcf0      	pop	{r4, r5, r6, r7}
 800c6d0:	4770      	bx	lr
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	e7f1      	b.n	800c6ba <memmove+0xa2>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	e7f1      	b.n	800c6be <memmove+0xa6>
 800c6da:	462a      	mov	r2, r5
 800c6dc:	e7ed      	b.n	800c6ba <memmove+0xa2>
 800c6de:	bf00      	nop

0800c6e0 <_realloc_r>:
 800c6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6e4:	4692      	mov	sl, r2
 800c6e6:	b083      	sub	sp, #12
 800c6e8:	2900      	cmp	r1, #0
 800c6ea:	f000 80a1 	beq.w	800c830 <_realloc_r+0x150>
 800c6ee:	460d      	mov	r5, r1
 800c6f0:	4680      	mov	r8, r0
 800c6f2:	f10a 040b 	add.w	r4, sl, #11
 800c6f6:	f7ff fb3d 	bl	800bd74 <__malloc_lock>
 800c6fa:	f855 2c04 	ldr.w	r2, [r5, #-4]
 800c6fe:	2c16      	cmp	r4, #22
 800c700:	f022 0603 	bic.w	r6, r2, #3
 800c704:	f1a5 0708 	sub.w	r7, r5, #8
 800c708:	d83e      	bhi.n	800c788 <_realloc_r+0xa8>
 800c70a:	2410      	movs	r4, #16
 800c70c:	4621      	mov	r1, r4
 800c70e:	45a2      	cmp	sl, r4
 800c710:	d83f      	bhi.n	800c792 <_realloc_r+0xb2>
 800c712:	428e      	cmp	r6, r1
 800c714:	eb07 0906 	add.w	r9, r7, r6
 800c718:	da74      	bge.n	800c804 <_realloc_r+0x124>
 800c71a:	4bc7      	ldr	r3, [pc, #796]	; (800ca38 <_realloc_r+0x358>)
 800c71c:	6898      	ldr	r0, [r3, #8]
 800c71e:	4548      	cmp	r0, r9
 800c720:	f000 80aa 	beq.w	800c878 <_realloc_r+0x198>
 800c724:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800c728:	f020 0301 	bic.w	r3, r0, #1
 800c72c:	444b      	add	r3, r9
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	07db      	lsls	r3, r3, #31
 800c732:	f140 8083 	bpl.w	800c83c <_realloc_r+0x15c>
 800c736:	07d2      	lsls	r2, r2, #31
 800c738:	d534      	bpl.n	800c7a4 <_realloc_r+0xc4>
 800c73a:	4651      	mov	r1, sl
 800c73c:	4640      	mov	r0, r8
 800c73e:	f7ff f875 	bl	800b82c <_malloc_r>
 800c742:	4682      	mov	sl, r0
 800c744:	b1e0      	cbz	r0, 800c780 <_realloc_r+0xa0>
 800c746:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800c74a:	f023 0301 	bic.w	r3, r3, #1
 800c74e:	443b      	add	r3, r7
 800c750:	f1a0 0208 	sub.w	r2, r0, #8
 800c754:	4293      	cmp	r3, r2
 800c756:	f000 80f9 	beq.w	800c94c <_realloc_r+0x26c>
 800c75a:	1f32      	subs	r2, r6, #4
 800c75c:	2a24      	cmp	r2, #36	; 0x24
 800c75e:	f200 8107 	bhi.w	800c970 <_realloc_r+0x290>
 800c762:	2a13      	cmp	r2, #19
 800c764:	6829      	ldr	r1, [r5, #0]
 800c766:	f200 80e6 	bhi.w	800c936 <_realloc_r+0x256>
 800c76a:	4603      	mov	r3, r0
 800c76c:	462a      	mov	r2, r5
 800c76e:	6019      	str	r1, [r3, #0]
 800c770:	6851      	ldr	r1, [r2, #4]
 800c772:	6059      	str	r1, [r3, #4]
 800c774:	6892      	ldr	r2, [r2, #8]
 800c776:	609a      	str	r2, [r3, #8]
 800c778:	4629      	mov	r1, r5
 800c77a:	4640      	mov	r0, r8
 800c77c:	f7fe ff54 	bl	800b628 <_free_r>
 800c780:	4640      	mov	r0, r8
 800c782:	f7ff fafd 	bl	800bd80 <__malloc_unlock>
 800c786:	e04f      	b.n	800c828 <_realloc_r+0x148>
 800c788:	f024 0407 	bic.w	r4, r4, #7
 800c78c:	2c00      	cmp	r4, #0
 800c78e:	4621      	mov	r1, r4
 800c790:	dabd      	bge.n	800c70e <_realloc_r+0x2e>
 800c792:	f04f 0a00 	mov.w	sl, #0
 800c796:	230c      	movs	r3, #12
 800c798:	4650      	mov	r0, sl
 800c79a:	f8c8 3000 	str.w	r3, [r8]
 800c79e:	b003      	add	sp, #12
 800c7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7a4:	f855 3c08 	ldr.w	r3, [r5, #-8]
 800c7a8:	eba7 0b03 	sub.w	fp, r7, r3
 800c7ac:	f8db 2004 	ldr.w	r2, [fp, #4]
 800c7b0:	f022 0203 	bic.w	r2, r2, #3
 800c7b4:	18b3      	adds	r3, r6, r2
 800c7b6:	428b      	cmp	r3, r1
 800c7b8:	dbbf      	blt.n	800c73a <_realloc_r+0x5a>
 800c7ba:	46da      	mov	sl, fp
 800c7bc:	f8db 100c 	ldr.w	r1, [fp, #12]
 800c7c0:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 800c7c4:	1f32      	subs	r2, r6, #4
 800c7c6:	2a24      	cmp	r2, #36	; 0x24
 800c7c8:	60c1      	str	r1, [r0, #12]
 800c7ca:	eb0b 0903 	add.w	r9, fp, r3
 800c7ce:	6088      	str	r0, [r1, #8]
 800c7d0:	f200 80c6 	bhi.w	800c960 <_realloc_r+0x280>
 800c7d4:	2a13      	cmp	r2, #19
 800c7d6:	6829      	ldr	r1, [r5, #0]
 800c7d8:	f240 80c0 	bls.w	800c95c <_realloc_r+0x27c>
 800c7dc:	f8cb 1008 	str.w	r1, [fp, #8]
 800c7e0:	6869      	ldr	r1, [r5, #4]
 800c7e2:	f8cb 100c 	str.w	r1, [fp, #12]
 800c7e6:	2a1b      	cmp	r2, #27
 800c7e8:	68a9      	ldr	r1, [r5, #8]
 800c7ea:	f200 80d8 	bhi.w	800c99e <_realloc_r+0x2be>
 800c7ee:	f10b 0210 	add.w	r2, fp, #16
 800c7f2:	3508      	adds	r5, #8
 800c7f4:	6011      	str	r1, [r2, #0]
 800c7f6:	6869      	ldr	r1, [r5, #4]
 800c7f8:	6051      	str	r1, [r2, #4]
 800c7fa:	68a9      	ldr	r1, [r5, #8]
 800c7fc:	6091      	str	r1, [r2, #8]
 800c7fe:	461e      	mov	r6, r3
 800c800:	465f      	mov	r7, fp
 800c802:	4655      	mov	r5, sl
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	1b32      	subs	r2, r6, r4
 800c808:	2a0f      	cmp	r2, #15
 800c80a:	f003 0301 	and.w	r3, r3, #1
 800c80e:	d822      	bhi.n	800c856 <_realloc_r+0x176>
 800c810:	4333      	orrs	r3, r6
 800c812:	607b      	str	r3, [r7, #4]
 800c814:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c818:	f043 0301 	orr.w	r3, r3, #1
 800c81c:	f8c9 3004 	str.w	r3, [r9, #4]
 800c820:	4640      	mov	r0, r8
 800c822:	f7ff faad 	bl	800bd80 <__malloc_unlock>
 800c826:	46aa      	mov	sl, r5
 800c828:	4650      	mov	r0, sl
 800c82a:	b003      	add	sp, #12
 800c82c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c830:	4611      	mov	r1, r2
 800c832:	b003      	add	sp, #12
 800c834:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c838:	f7fe bff8 	b.w	800b82c <_malloc_r>
 800c83c:	f020 0003 	bic.w	r0, r0, #3
 800c840:	1833      	adds	r3, r6, r0
 800c842:	428b      	cmp	r3, r1
 800c844:	db61      	blt.n	800c90a <_realloc_r+0x22a>
 800c846:	e9d9 1202 	ldrd	r1, r2, [r9, #8]
 800c84a:	461e      	mov	r6, r3
 800c84c:	60ca      	str	r2, [r1, #12]
 800c84e:	eb07 0903 	add.w	r9, r7, r3
 800c852:	6091      	str	r1, [r2, #8]
 800c854:	e7d6      	b.n	800c804 <_realloc_r+0x124>
 800c856:	1939      	adds	r1, r7, r4
 800c858:	4323      	orrs	r3, r4
 800c85a:	f042 0201 	orr.w	r2, r2, #1
 800c85e:	607b      	str	r3, [r7, #4]
 800c860:	604a      	str	r2, [r1, #4]
 800c862:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c866:	f043 0301 	orr.w	r3, r3, #1
 800c86a:	3108      	adds	r1, #8
 800c86c:	f8c9 3004 	str.w	r3, [r9, #4]
 800c870:	4640      	mov	r0, r8
 800c872:	f7fe fed9 	bl	800b628 <_free_r>
 800c876:	e7d3      	b.n	800c820 <_realloc_r+0x140>
 800c878:	6840      	ldr	r0, [r0, #4]
 800c87a:	f020 0903 	bic.w	r9, r0, #3
 800c87e:	44b1      	add	r9, r6
 800c880:	f104 0010 	add.w	r0, r4, #16
 800c884:	4581      	cmp	r9, r0
 800c886:	da77      	bge.n	800c978 <_realloc_r+0x298>
 800c888:	07d2      	lsls	r2, r2, #31
 800c88a:	f53f af56 	bmi.w	800c73a <_realloc_r+0x5a>
 800c88e:	f855 2c08 	ldr.w	r2, [r5, #-8]
 800c892:	eba7 0b02 	sub.w	fp, r7, r2
 800c896:	f8db 2004 	ldr.w	r2, [fp, #4]
 800c89a:	f022 0203 	bic.w	r2, r2, #3
 800c89e:	4491      	add	r9, r2
 800c8a0:	4548      	cmp	r0, r9
 800c8a2:	dc87      	bgt.n	800c7b4 <_realloc_r+0xd4>
 800c8a4:	46da      	mov	sl, fp
 800c8a6:	f8db 100c 	ldr.w	r1, [fp, #12]
 800c8aa:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 800c8ae:	1f32      	subs	r2, r6, #4
 800c8b0:	2a24      	cmp	r2, #36	; 0x24
 800c8b2:	60c1      	str	r1, [r0, #12]
 800c8b4:	6088      	str	r0, [r1, #8]
 800c8b6:	f200 80a1 	bhi.w	800c9fc <_realloc_r+0x31c>
 800c8ba:	2a13      	cmp	r2, #19
 800c8bc:	6829      	ldr	r1, [r5, #0]
 800c8be:	f240 809b 	bls.w	800c9f8 <_realloc_r+0x318>
 800c8c2:	f8cb 1008 	str.w	r1, [fp, #8]
 800c8c6:	6869      	ldr	r1, [r5, #4]
 800c8c8:	f8cb 100c 	str.w	r1, [fp, #12]
 800c8cc:	2a1b      	cmp	r2, #27
 800c8ce:	68a9      	ldr	r1, [r5, #8]
 800c8d0:	f200 809b 	bhi.w	800ca0a <_realloc_r+0x32a>
 800c8d4:	f10b 0210 	add.w	r2, fp, #16
 800c8d8:	3508      	adds	r5, #8
 800c8da:	6011      	str	r1, [r2, #0]
 800c8dc:	6869      	ldr	r1, [r5, #4]
 800c8de:	6051      	str	r1, [r2, #4]
 800c8e0:	68a9      	ldr	r1, [r5, #8]
 800c8e2:	6091      	str	r1, [r2, #8]
 800c8e4:	eb0b 0104 	add.w	r1, fp, r4
 800c8e8:	eba9 0204 	sub.w	r2, r9, r4
 800c8ec:	f042 0201 	orr.w	r2, r2, #1
 800c8f0:	6099      	str	r1, [r3, #8]
 800c8f2:	604a      	str	r2, [r1, #4]
 800c8f4:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c8f8:	f003 0301 	and.w	r3, r3, #1
 800c8fc:	431c      	orrs	r4, r3
 800c8fe:	4640      	mov	r0, r8
 800c900:	f8cb 4004 	str.w	r4, [fp, #4]
 800c904:	f7ff fa3c 	bl	800bd80 <__malloc_unlock>
 800c908:	e78e      	b.n	800c828 <_realloc_r+0x148>
 800c90a:	07d3      	lsls	r3, r2, #31
 800c90c:	f53f af15 	bmi.w	800c73a <_realloc_r+0x5a>
 800c910:	f855 3c08 	ldr.w	r3, [r5, #-8]
 800c914:	eba7 0b03 	sub.w	fp, r7, r3
 800c918:	f8db 2004 	ldr.w	r2, [fp, #4]
 800c91c:	f022 0203 	bic.w	r2, r2, #3
 800c920:	4410      	add	r0, r2
 800c922:	1983      	adds	r3, r0, r6
 800c924:	428b      	cmp	r3, r1
 800c926:	f6ff af45 	blt.w	800c7b4 <_realloc_r+0xd4>
 800c92a:	e9d9 1202 	ldrd	r1, r2, [r9, #8]
 800c92e:	46da      	mov	sl, fp
 800c930:	60ca      	str	r2, [r1, #12]
 800c932:	6091      	str	r1, [r2, #8]
 800c934:	e742      	b.n	800c7bc <_realloc_r+0xdc>
 800c936:	6001      	str	r1, [r0, #0]
 800c938:	686b      	ldr	r3, [r5, #4]
 800c93a:	6043      	str	r3, [r0, #4]
 800c93c:	2a1b      	cmp	r2, #27
 800c93e:	d83a      	bhi.n	800c9b6 <_realloc_r+0x2d6>
 800c940:	f105 0208 	add.w	r2, r5, #8
 800c944:	f100 0308 	add.w	r3, r0, #8
 800c948:	68a9      	ldr	r1, [r5, #8]
 800c94a:	e710      	b.n	800c76e <_realloc_r+0x8e>
 800c94c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800c950:	f023 0303 	bic.w	r3, r3, #3
 800c954:	441e      	add	r6, r3
 800c956:	eb07 0906 	add.w	r9, r7, r6
 800c95a:	e753      	b.n	800c804 <_realloc_r+0x124>
 800c95c:	4652      	mov	r2, sl
 800c95e:	e749      	b.n	800c7f4 <_realloc_r+0x114>
 800c960:	4629      	mov	r1, r5
 800c962:	4650      	mov	r0, sl
 800c964:	461e      	mov	r6, r3
 800c966:	465f      	mov	r7, fp
 800c968:	f7ff fe56 	bl	800c618 <memmove>
 800c96c:	4655      	mov	r5, sl
 800c96e:	e749      	b.n	800c804 <_realloc_r+0x124>
 800c970:	4629      	mov	r1, r5
 800c972:	f7ff fe51 	bl	800c618 <memmove>
 800c976:	e6ff      	b.n	800c778 <_realloc_r+0x98>
 800c978:	4427      	add	r7, r4
 800c97a:	eba9 0904 	sub.w	r9, r9, r4
 800c97e:	f049 0201 	orr.w	r2, r9, #1
 800c982:	609f      	str	r7, [r3, #8]
 800c984:	607a      	str	r2, [r7, #4]
 800c986:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800c98a:	f003 0301 	and.w	r3, r3, #1
 800c98e:	431c      	orrs	r4, r3
 800c990:	4640      	mov	r0, r8
 800c992:	f845 4c04 	str.w	r4, [r5, #-4]
 800c996:	f7ff f9f3 	bl	800bd80 <__malloc_unlock>
 800c99a:	46aa      	mov	sl, r5
 800c99c:	e744      	b.n	800c828 <_realloc_r+0x148>
 800c99e:	f8cb 1010 	str.w	r1, [fp, #16]
 800c9a2:	68e9      	ldr	r1, [r5, #12]
 800c9a4:	f8cb 1014 	str.w	r1, [fp, #20]
 800c9a8:	2a24      	cmp	r2, #36	; 0x24
 800c9aa:	d010      	beq.n	800c9ce <_realloc_r+0x2ee>
 800c9ac:	6929      	ldr	r1, [r5, #16]
 800c9ae:	f10b 0218 	add.w	r2, fp, #24
 800c9b2:	3510      	adds	r5, #16
 800c9b4:	e71e      	b.n	800c7f4 <_realloc_r+0x114>
 800c9b6:	68ab      	ldr	r3, [r5, #8]
 800c9b8:	6083      	str	r3, [r0, #8]
 800c9ba:	68eb      	ldr	r3, [r5, #12]
 800c9bc:	60c3      	str	r3, [r0, #12]
 800c9be:	2a24      	cmp	r2, #36	; 0x24
 800c9c0:	d010      	beq.n	800c9e4 <_realloc_r+0x304>
 800c9c2:	f105 0210 	add.w	r2, r5, #16
 800c9c6:	f100 0310 	add.w	r3, r0, #16
 800c9ca:	6929      	ldr	r1, [r5, #16]
 800c9cc:	e6cf      	b.n	800c76e <_realloc_r+0x8e>
 800c9ce:	692a      	ldr	r2, [r5, #16]
 800c9d0:	f8cb 2018 	str.w	r2, [fp, #24]
 800c9d4:	696a      	ldr	r2, [r5, #20]
 800c9d6:	f8cb 201c 	str.w	r2, [fp, #28]
 800c9da:	69a9      	ldr	r1, [r5, #24]
 800c9dc:	f10b 0220 	add.w	r2, fp, #32
 800c9e0:	3518      	adds	r5, #24
 800c9e2:	e707      	b.n	800c7f4 <_realloc_r+0x114>
 800c9e4:	692b      	ldr	r3, [r5, #16]
 800c9e6:	6103      	str	r3, [r0, #16]
 800c9e8:	696b      	ldr	r3, [r5, #20]
 800c9ea:	6143      	str	r3, [r0, #20]
 800c9ec:	69a9      	ldr	r1, [r5, #24]
 800c9ee:	f105 0218 	add.w	r2, r5, #24
 800c9f2:	f100 0318 	add.w	r3, r0, #24
 800c9f6:	e6ba      	b.n	800c76e <_realloc_r+0x8e>
 800c9f8:	4652      	mov	r2, sl
 800c9fa:	e76e      	b.n	800c8da <_realloc_r+0x1fa>
 800c9fc:	4629      	mov	r1, r5
 800c9fe:	4650      	mov	r0, sl
 800ca00:	9301      	str	r3, [sp, #4]
 800ca02:	f7ff fe09 	bl	800c618 <memmove>
 800ca06:	9b01      	ldr	r3, [sp, #4]
 800ca08:	e76c      	b.n	800c8e4 <_realloc_r+0x204>
 800ca0a:	f8cb 1010 	str.w	r1, [fp, #16]
 800ca0e:	68e9      	ldr	r1, [r5, #12]
 800ca10:	f8cb 1014 	str.w	r1, [fp, #20]
 800ca14:	2a24      	cmp	r2, #36	; 0x24
 800ca16:	d004      	beq.n	800ca22 <_realloc_r+0x342>
 800ca18:	6929      	ldr	r1, [r5, #16]
 800ca1a:	f10b 0218 	add.w	r2, fp, #24
 800ca1e:	3510      	adds	r5, #16
 800ca20:	e75b      	b.n	800c8da <_realloc_r+0x1fa>
 800ca22:	692a      	ldr	r2, [r5, #16]
 800ca24:	f8cb 2018 	str.w	r2, [fp, #24]
 800ca28:	696a      	ldr	r2, [r5, #20]
 800ca2a:	f8cb 201c 	str.w	r2, [fp, #28]
 800ca2e:	69a9      	ldr	r1, [r5, #24]
 800ca30:	f10b 0220 	add.w	r2, fp, #32
 800ca34:	3518      	adds	r5, #24
 800ca36:	e750      	b.n	800c8da <_realloc_r+0x1fa>
 800ca38:	20000464 	.word	0x20000464

0800ca3c <__ascii_wctomb>:
 800ca3c:	b121      	cbz	r1, 800ca48 <__ascii_wctomb+0xc>
 800ca3e:	2aff      	cmp	r2, #255	; 0xff
 800ca40:	d804      	bhi.n	800ca4c <__ascii_wctomb+0x10>
 800ca42:	700a      	strb	r2, [r1, #0]
 800ca44:	2001      	movs	r0, #1
 800ca46:	4770      	bx	lr
 800ca48:	4608      	mov	r0, r1
 800ca4a:	4770      	bx	lr
 800ca4c:	238a      	movs	r3, #138	; 0x8a
 800ca4e:	6003      	str	r3, [r0, #0]
 800ca50:	f04f 30ff 	mov.w	r0, #4294967295
 800ca54:	4770      	bx	lr
 800ca56:	bf00      	nop

0800ca58 <_init>:
 800ca58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca5a:	bf00      	nop
 800ca5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca5e:	bc08      	pop	{r3}
 800ca60:	469e      	mov	lr, r3
 800ca62:	4770      	bx	lr

0800ca64 <_fini>:
 800ca64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca66:	bf00      	nop
 800ca68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca6a:	bc08      	pop	{r3}
 800ca6c:	469e      	mov	lr, r3
 800ca6e:	4770      	bx	lr
