pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 1
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 2
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 3
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_deliver_irq dest 0 dest_mode 0 delivery_mode 0 vector 0 trigger_mode 0
apic_report_irq_delivered coalescing 4
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_local_deliver vector 3 delivery mode 0
apic_report_irq_delivered coalescing 4
apic_reset_irq_delivered old coalescing 4
apic_reset_irq_delivered old coalescing 0
apic_reset_irq_delivered old coalescing 0
apic_reset_irq_delivered old coalescing 0
pic_ioport_write master 1 addr 0x0 val 0x11
pic_ioport_write master 0 addr 0x0 val 0x11
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x1 val 0x8
pic_ioport_write master 0 addr 0x1 val 0x70
pic_ioport_write master 1 addr 0x1 val 0x4
pic_ioport_write master 0 addr 0x1 val 0x2
pic_ioport_write master 1 addr 0x1 val 0x1
pic_ioport_write master 0 addr 0x1 val 0x1
pic_ioport_write master 1 addr 0x1 val 0xfb
pic_ioport_write master 0 addr 0x1 val 0xff
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xfb
pic_ioport_write master 1 addr 0x1 val 0xfb
pic_ioport_read master 0 addr 0x1 val 0xff
pic_ioport_write master 0 addr 0x1 val 0xdf
pic_set_irq master 1 irq 2 level 0
apic_mem_readl 0xf0 = 0x000000ff
apic_mem_writel 0xf0 = 0x000001ff
apic_mem_writel 0x350 = 0x00008700
apic_mem_writel 0x360 = 0x00008400
apic_mem_writel 0x300 = 0x000c4500
apic_mem_writel 0x300 = 0x000c4610
apic_mem_readl 0x30 = 0x00050014
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 0 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xfb
pic_ioport_write master 1 addr 0x1 val 0xfa
pic_update_irq master 1 imr 250 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_ioport_read master 0 addr 0x1 val 0xdf
pic_ioport_write master 0 addr 0x1 val 0xdf
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 250 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_ioport_read master 1 addr 0x1 val 0xfa
pic_ioport_write master 1 addr 0x1 val 0xfa
pic_update_irq master 1 imr 250 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_ioport_read master 0 addr 0x1 val 0xdf
pic_ioport_write master 0 addr 0x1 val 0xde
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 250 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_read master 1 addr 0x1 val 0xfa
pic_ioport_write master 1 addr 0x1 val 0xf8
pic_ioport_read master 0 addr 0x1 val 0xde
pic_ioport_write master 0 addr 0x1 val 0xde
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xf8
pic_ioport_write master 1 addr 0x1 val 0xf8
pic_ioport_read master 0 addr 0x1 val 0xde
pic_ioport_write master 0 addr 0x1 val 0xce
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xf8
pic_ioport_write master 1 addr 0x1 val 0xb8
pic_ioport_read master 0 addr 0x1 val 0xce
pic_ioport_write master 0 addr 0x1 val 0xce
pic_set_irq master 1 irq 2 level 0
pic_ioport_read master 1 addr 0x1 val 0xb8
pic_ioport_write master 1 addr 0x1 val 0xb8
pic_ioport_read master 0 addr 0x1 val 0xce
pic_ioport_write master 0 addr 0x1 val 0x8e
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 1 irq 7 level 0
pic_set_irq master 1 irq 4 level 1
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 4 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 1 level 1
pic_update_irq master 1 imr 184 irr 18 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 18 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 1 intno 9
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 1 level 1
pic_update_irq master 1 imr 184 irr 18 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 184 irr 18 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 1 intno 9
pic_set_irq master 1 irq 1 level 0
pic_set_irq master 0 irq 4 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 184 irr 17 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 8
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 1 addr 0x0 val 0x11
pic_ioport_write master 0 addr 0x0 val 0x11
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x1 val 0x20
pic_ioport_write master 0 addr 0x1 val 0x28
pic_ioport_write master 1 addr 0x1 val 0x4
pic_ioport_write master 0 addr 0x1 val 0x2
pic_ioport_write master 1 addr 0x1 val 0x1
pic_ioport_write master 0 addr 0x1 val 0x1
pic_ioport_write master 1 addr 0x1 val 0x0
pic_ioport_write master 0 addr 0x1 val 0x0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
apic_mem_writel 0xf0 = 0x000001ff
apic_mem_readl 0x20 = 0x00000000
apic_mem_readl 0xf0 = 0x000001ff
apic_mem_readl 0xf0 = 0x000001ff
apic_mem_readl 0xf0 = 0x000001ff
apic_mem_writel 0x80 = 0x00000000
apic_mem_readl 0x20 = 0x00000000
apic_mem_writel 0x360 = 0x00010000
apic_mem_readl 0x20 = 0x00000000
apic_mem_writel 0x370 = 0x00010000
apic_mem_readl 0x20 = 0x00000000
apic_mem_writel 0x280 = 0x00000000
apic_mem_readl 0x20 = 0x00000000
apic_mem_writel 0x280 = 0x00000000
apic_mem_readl 0x20 = 0x00000000
apic_mem_writel 0xb0 = 0x00000000
apic_mem_readl 0x20 = 0x00000000
apic_mem_writel 0x280 = 0x00000000
apic_mem_readl 0x20 = 0x00000000
apic_mem_readl 0x280 = 0x00000000
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_ioport_write master 1 addr 0x0 val 0x20
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_set_irq master 1 irq 0 level 0
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
apic_local_deliver vector 3 delivery mode 7
pic_interrupt irq 0 intno 32
pic_ioport_write master 1 addr 0x0 val 0x20
pic_ioport_write master 0 addr 0x0 val 0x20
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
