module module_0 (
    input id_1,
    output logic [id_1 : id_1] id_2,
    input logic id_3,
    output id_4
);
  logic id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  id_17 id_18 (
      .id_8 (1),
      .id_2 (id_14),
      .id_14(id_3)
  );
  id_19 id_20 (
      .id_3(id_18),
      .id_4(id_5),
      .id_4(id_11)
  );
endmodule
