[2025-09-17 06:39:27] START suite=qualcomm_srv trace=srv628_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv628_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3334326 heartbeat IPC: 2.999 cumulative IPC: 2.999 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6162445 heartbeat IPC: 3.536 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 30 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6162445 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 30 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6162445 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11738962 heartbeat IPC: 1.793 cumulative IPC: 1.793 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17539598 heartbeat IPC: 1.724 cumulative IPC: 1.758 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 23124632 heartbeat IPC: 1.79 cumulative IPC: 1.769 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 28620622 heartbeat IPC: 1.82 cumulative IPC: 1.781 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 34303458 heartbeat IPC: 1.76 cumulative IPC: 1.777 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 39736942 heartbeat IPC: 1.84 cumulative IPC: 1.787 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 45309073 heartbeat IPC: 1.795 cumulative IPC: 1.788 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 50861585 heartbeat IPC: 1.801 cumulative IPC: 1.79 (Simulation time: 00 hr 09 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv628_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000021 cycles: 56318172 heartbeat IPC: 1.833 cumulative IPC: 1.794 (Simulation time: 00 hr 09 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 55449120 cumulative IPC: 1.803 (Simulation time: 00 hr 10 min 53 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 55449120 cumulative IPC: 1.803 (Simulation time: 00 hr 10 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv628_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.803 instructions: 100000000 cycles: 55449120
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.343 Average ROB Occupancy at Mispredict: 86.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.0067
BRANCH_CONDITIONAL: 5.335
BRANCH_DIRECT_CALL: 0.00027
BRANCH_INDIRECT_CALL: 0.00114
BRANCH_RETURN: 0.00018


====Backend Stall Breakdown====
ROB_STALL: 753623
LQ_STALL: 75
SQ_STALL: 1298056


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.284164
REPLAY_LOAD: 92.64902
NON_REPLAY_LOAD: 10.935565

== Total ==
ADDR_TRANS: 140649
REPLAY_LOAD: 127763
NON_REPLAY_LOAD: 485211

== Counts ==
ADDR_TRANS: 1105
REPLAY_LOAD: 1379
NON_REPLAY_LOAD: 44370

cpu0->cpu0_STLB TOTAL        ACCESS:     947732 HIT:     905040 MISS:      42692 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     947732 HIT:     905040 MISS:      42692 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     690276 HIT:     379817 MISS:     310459 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     451130 HIT:     274430 MISS:     176700 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      60227 HIT:       5836 MISS:      54391 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      82602 HIT:      82118 MISS:        484 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96317 HIT:      17433 MISS:      78884 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15006304 HIT:   14616553 MISS:     389751 MSHR_MERGE:     121643
cpu0->cpu0_L1I LOAD         ACCESS:   15006304 HIT:   14616553 MISS:     389751 MSHR_MERGE:     121643
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27032052 HIT:   26242994 MISS:     789058 MSHR_MERGE:     449492
cpu0->cpu0_L1D LOAD         ACCESS:   14920033 HIT:   14543412 MISS:     376621 MSHR_MERGE:     193599
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12009084 HIT:   11693246 MISS:     315838 MSHR_MERGE:     255611
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102935 HIT:       6336 MISS:      96599 MSHR_MERGE:        282
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.33 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12815322 HIT:   12715607 MISS:      99715 MSHR_MERGE:      57446
cpu0->cpu0_ITLB LOAD         ACCESS:   12815322 HIT:   12715607 MISS:      99715 MSHR_MERGE:      57446
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24908340 HIT:   23581850 MISS:    1326490 MSHR_MERGE:     421027
cpu0->cpu0_DTLB LOAD         ACCESS:   24908340 HIT:   23581850 MISS:    1326490 MSHR_MERGE:     421027
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.99 cycles
cpu0->LLC TOTAL        ACCESS:     383551 HIT:     163347 MISS:     220204 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     176700 HIT:      46598 MISS:     130102 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54391 HIT:      14226 MISS:      40165 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      73576 HIT:      73367 MISS:        209 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78884 HIT:      29156 MISS:      49728 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6054
  ROW_BUFFER_MISS:     213885
  AVG DBUS CONGESTED CYCLE: 6.49
Channel 0 WQ ROW_BUFFER_HIT:      10484
  ROW_BUFFER_MISS:      43741
  FULL:          0
Channel 0 REFRESHES ISSUED:       4621

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1039498        10488         7237        25881
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          259          422         2924         7761
  STLB miss resolved @ L2C                0          571         2538         5498        22312
  STLB miss resolved @ LLC                0          904         4268         5604        24779
  STLB miss resolved @ MEM                0         1135         7960        16937        45827

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27822         2082        48369         2681         1137
---------------------------------------------------------------
  STLB miss resolved @ L1D               28            7           75          639          299
  STLB miss resolved @ L2C               14           44           39          184           67
  STLB miss resolved @ LLC               36           27          159         1686          519
  STLB miss resolved @ MEM               22            6           78          917          661
[2025-09-17 06:50:21] END   suite=qualcomm_srv trace=srv628_ap (rc=0)
