Analysis & Synthesis report for adc_mic_lcd
Mon Jun 12 17:03:34 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jun 12 17:03:34 2017           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; adc_mic_lcd                                 ;
; Top-level Entity Name              ; adc_mic_lcd                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484I7G     ;                    ;
; Top-level entity name                                                      ; adc_mic_lcd        ; adc_mic_lcd        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Safe State Machine                                                         ; On                 ; Off                ;
; Synthesis Effort                                                           ; Fast               ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+------------------+
; N/A    ; Qsys         ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0                                ; adc_qsys.qsys    ;
; Altera ; altpll       ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ; adc_qsys.qsys    ;
; Altera ; LPM_COUNTER  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt                 ; varcnt.v         ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem0|ram_4096_32bit:shift_reg_ram   ; ram_4096_32bit.v ;
; Altera ; LPM_COUNTER  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem1|varcnt:mem_cnt                 ; varcnt.v         ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem1|ram_4096_32bit:shift_reg_ram   ; ram_4096_32bit.v ;
; Altera ; LPM_COUNTER  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem2|varcnt:mem_cnt                 ; varcnt.v         ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem2|ram_4096_32bit:shift_reg_ram   ; ram_4096_32bit.v ;
; Altera ; LPM_COUNTER  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem3|varcnt:mem_cnt                 ; varcnt.v         ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem3|ram_4096_32bit:shift_reg_ram   ; ram_4096_32bit.v ;
; Altera ; LPM_COUNTER  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|reverb_inst:reverb1|reverbcnt:verb_cnt                    ; reverbcnt.v      ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|reverb_inst:reverb1|reverb_ram:verb_ram                   ; reverb_ram.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Jun 12 17:03:18 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file v/conf_shift_register.v
    Info (12023): Found entity 1: configuarable_shift_register File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/conf_shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/shiftreg.v
    Info (12023): Found entity 1: dff_chain_4 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at config_shift_register.v(146): ignored dangling comma in List of Port Connections File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 146
Warning (10275): Verilog HDL Module Instantiation warning at config_shift_register.v(169): ignored dangling comma in List of Port Connections File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 169
Info (12021): Found 1 design units, including 1 entities, in source file v/config_shift_register.v
    Info (12023): Found entity 1: config_shift_register File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 3
Warning (12019): Can't analyze file -- file V/audiomux.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v
    Info (12023): Found entity 1: pulse_width_modulation_gen File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v/lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file v/input_debounce.v
    Info (12023): Found entity 1: input_debounce File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/input_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/filter.v
    Info (12023): Found entity 1: filter File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 38
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 99
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_3p92 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 131
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_rom.v
    Info (12023): Found entity 1: SPI_ROM File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ram.v
    Info (12023): Found entity 1: SPI_RAM File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v
    Info (12023): Found entity 1: SOUND_TO_MTL2 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_vga.v
    Info (12023): Found entity 1: PLL_VGA File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/pipo.v
    Info (12023): Found entity 1: PIPO File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/peak_delay.v
    Info (12023): Found entity 1: PEAK_DELAY File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/max10_adc.v
    Info (12023): Found entity 1: MAX10_ADC File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/led_meter.v
    Info (12023): Found entity 1: LED_METER File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LED_METER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2s_assess.v
    Info (12023): Found entity 1: I2S_ASSESS File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/dac16.v
    Info (12023): Found entity 1: DAC16 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_srce.v
    Info (12023): Found entity 1: AUDIO_SRCE File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v
    Info (12023): Found entity 1: AUDIO_SPI_CTL_RD File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_pll.v
    Info (12023): Found entity 1: AUDIO_PLL File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adc_mic_lcd.v
    Info (12023): Found entity 1: adc_mic_lcd File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file varcnt.v
    Info (12023): Found entity 1: varcnt File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_4096_32bit.v
    Info (12023): Found entity 1: ram_4096_32bit File: C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file reverbcnt.v
    Info (12023): Found entity 1: reverbcnt File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file reverb_ram.v
    Info (12023): Found entity 1: reverb_ram File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at reverb_inst.v(81): ignored dangling comma in List of Port Connections File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file v/reverb_inst.v
    Info (12023): Found entity 1: reverb_inst File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at reverb_inst.v(80): created implicit net for "dfilter" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 80
Info (12127): Elaborating entity "adc_mic_lcd" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable "MEM2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable "MEM3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable "MEM0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable "MEM1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 133
Warning (10034): Output port "HEX1" at adc_mic_lcd.v(29) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
Warning (10034): Output port "GPIO" at adc_mic_lcd.v(71) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
Warning (10034): Output port "MTL2_I2C_SCL" at adc_mic_lcd.v(56) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 56
Info (12128): Elaborating entity "pulse_width_modulation_gen" for hierarchy "pulse_width_modulation_gen:pwm1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 129
Info (12128): Elaborating entity "config_shift_register" for hierarchy "config_shift_register:mem0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 148
Info (12128): Elaborating entity "input_debounce" for hierarchy "config_shift_register:mem0|input_debounce:mem_db" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 146
Info (12128): Elaborating entity "varcnt" for hierarchy "config_shift_register:mem0|varcnt:mem_cnt" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 151
Info (12128): Elaborating entity "lpm_counter" for hierarchy "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 67
Info (12130): Elaborated megafunction instantiation "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 67
Info (12133): Instantiated megafunction "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 67
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2kh.tdf
    Info (12023): Found entity 1: cntr_2kh File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_2kh.tdf Line: 26
Info (12128): Elaborating entity "cntr_2kh" for hierarchy "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component|cntr_2kh:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "ram_4096_32bit" for hierarchy "config_shift_register:mem0|ram_4096_32bit:shift_reg_ram" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 161
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_shift_register:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v Line: 95
Info (12130): Elaborated megafunction instantiation "config_shift_register:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v Line: 95
Info (12133): Instantiated megafunction "config_shift_register:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fr1.tdf
    Info (12023): Found entity 1: altsyncram_1fr1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1fr1" for hierarchy "config_shift_register:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_1fr1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "filter" for hierarchy "config_shift_register:mem0|filter:filt0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 169
Info (12128): Elaborating entity "lfsr" for hierarchy "config_shift_register:mem0|lfsr:noise" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 179
Info (12128): Elaborating entity "reverb_inst" for hierarchy "reverb_inst:reverb1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at reverb_inst.v(15): object "trig_state" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at reverb_inst.v(17): object "rden" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at reverb_inst.v(42): object "decay_reg" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 42
Info (12128): Elaborating entity "reverbcnt" for hierarchy "reverb_inst:reverb1|reverbcnt:verb_cnt" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 74
Info (12128): Elaborating entity "lpm_counter" for hierarchy "reverb_inst:reverb1|reverbcnt:verb_cnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v Line: 67
Info (12130): Elaborated megafunction instantiation "reverb_inst:reverb1|reverbcnt:verb_cnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v Line: 67
Info (12133): Instantiated megafunction "reverb_inst:reverb1|reverbcnt:verb_cnt|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v Line: 67
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6kh.tdf
    Info (12023): Found entity 1: cntr_6kh File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_6kh.tdf Line: 26
Info (12128): Elaborating entity "cntr_6kh" for hierarchy "reverb_inst:reverb1|reverbcnt:verb_cnt|lpm_counter:LPM_COUNTER_component|cntr_6kh:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "reverb_ram" for hierarchy "reverb_inst:reverb1|reverb_ram:verb_ram" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "reverb_inst:reverb1|reverb_ram:verb_ram|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v Line: 95
Info (12130): Elaborated megafunction instantiation "reverb_inst:reverb1|reverb_ram:verb_ram|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v Line: 95
Info (12133): Instantiated megafunction "reverb_inst:reverb1|reverb_ram:verb_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9oq1.tdf
    Info (12023): Found entity 1: altsyncram_9oq1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_9oq1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_9oq1" for hierarchy "reverb_inst:reverb1|reverb_ram:verb_ram|altsyncram:altsyncram_component|altsyncram_9oq1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/decode_h7a.tdf Line: 23
Info (12128): Elaborating entity "decode_h7a" for hierarchy "reverb_inst:reverb1|reverb_ram:verb_ram|altsyncram:altsyncram_component|altsyncram_9oq1:auto_generated|decode_h7a:decode2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_9oq1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf
    Info (12023): Found entity 1: mux_e3b File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mux_e3b.tdf Line: 23
Info (12128): Elaborating entity "mux_e3b" for hierarchy "reverb_inst:reverb1|reverb_ram:verb_ram|altsyncram:altsyncram_component|altsyncram_9oq1:auto_generated|mux_e3b:mux3" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_9oq1.tdf Line: 47
Info (12128): Elaborating entity "I2S_ASSESS" for hierarchy "I2S_ASSESS:i2s" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 213
Info (12128): Elaborating entity "AUDIO_SRCE" for hierarchy "I2S_ASSESS:i2s|AUDIO_SRCE:audi2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 136
Info (12128): Elaborating entity "MAX10_ADC" for hierarchy "MAX10_ADC:madc" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 247
Warning (10230): Verilog HDL assignment warning at MAX10_ADC.v(67): truncated value with size 32 to match size of target (12) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 67
Info (12128): Elaborating entity "adc_qsys" for hierarchy "MAX10_ADC:madc|adc_qsys:u0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 53
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 49
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 289
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 117
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_3p92" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 295
Info (12128): Elaborating entity "DAC16" for hierarchy "DAC16:dac1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 261
Info (12128): Elaborating entity "AUDIO_PLL" for hierarchy "AUDIO_PLL:pll" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 269
Info (12128): Elaborating entity "altpll" for hierarchy "AUDIO_PLL:pll|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 99
Info (12130): Elaborated megafunction instantiation "AUDIO_PLL:pll|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 99
Info (12133): Instantiated megafunction "AUDIO_PLL:pll|altpll:altpll_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3072"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6144"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "31"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=AUDIO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v
    Info (12023): Found entity 1: AUDIO_PLL_altpll File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v Line: 30
Info (12128): Elaborating entity "AUDIO_PLL_altpll" for hierarchy "AUDIO_PLL:pll|altpll:altpll_component|AUDIO_PLL_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "AUDIO_SPI_CTL_RD" for hierarchy "AUDIO_SPI_CTL_RD:u1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 286
Warning (10036): Verilog HDL or VHDL warning at AUDIO_SPI_CTL_RD.v(68): object "ST_RESET" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 68
Warning (10034): Output port "oDATA8" at AUDIO_SPI_CTL_RD.v(8) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 8
Info (12128): Elaborating entity "SPI_RAM" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 163
Info (12128): Elaborating entity "altsyncram" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 86
Info (12133): Instantiated megafunction "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LOOP.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10 FPGA"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iej1.tdf
    Info (12023): Found entity 1: altsyncram_iej1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iej1" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk92.tdf
    Info (12023): Found entity 1: altsyncram_uk92 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uk92" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 38
Info (12133): Instantiated megafunction "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397770578"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "LED_METER" for hierarchy "LED_METER:led" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 298
Info (12128): Elaborating entity "PLL_VGA" for hierarchy "PLL_VGA:PP" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 312
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_VGA:PP|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL_VGA:PP|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 104
Info (12133): Instantiated megafunction "PLL_VGA:PP|altpll:altpll_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_VGA"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info (12023): Found entity 1: PLL_VGA_altpll File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_VGA_altpll" for hierarchy "PLL_VGA:PP|altpll:altpll_component|PLL_VGA_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SOUND_TO_MTL2" for hierarchy "SOUND_TO_MTL2:sm" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 333
Warning (10230): Verilog HDL assignment warning at SOUND_TO_MTL2.v(58): truncated value with size 32 to match size of target (24) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 58
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "SOUND_TO_MTL2:sm|VGA_Controller:vc" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 42
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (10) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 55
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 61
Info (12128): Elaborating entity "PIPO" for hierarchy "SOUND_TO_MTL2:sm|PIPO:P1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 91
Info (12130): Elaborated megafunction instantiation "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 91
Info (12133): Instantiated megafunction "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "numwords_b" = "3200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_soj1.tdf
    Info (12023): Found entity 1: altsyncram_soj1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_soj1" for hierarchy "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (12006): Node instance "modular_adc_0" instantiates undefined entity "adc_qsys_modular_adc_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 68
Error (12006): Node instance "rst_controller" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 131
Error (12006): Node instance "rst_controller_001" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 194
Info (144001): Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings
    Error: Peak virtual memory: 730 megabytes
    Error: Processing ended: Mon Jun 12 17:03:35 2017
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg.


