HelpInfo,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'vhdl_version' has value "2019"||aufgabe1.srr(43);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/43||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_type' has value "SYNTHESIS"||aufgabe1.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/45||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_vendor' has value "SYNOPSYS"||aufgabe1.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/47||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_name' has value "FPGA_COMPILER"||aufgabe1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/49||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_edition' has value "SYNPLIFY"||aufgabe1.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/51||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_version' has value "V-2023.09M-3"||aufgabe1.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2019 Standard for file 'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'.||aufgabe1.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2019 Standard for file 'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd'.||aufgabe1.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/58||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe1.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/61||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe1.struktur.||aufgabe1.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/62||aufgabe1.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe1.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/63||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/64||hex4x7seg.vhd(64);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/64
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/65||hex4x7seg.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/76
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/66||hex4x7seg.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/100
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/67||hex4x7seg.vhd(128);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/128
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1 ||aufgabe1.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/220||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|btn[1] which controls 1 sequential elements including u1.dp_out[0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/262||hex4x7seg.vhd(108);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/108
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|btn[2] which controls 1 sequential elements including u1.dp_out[1]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/263||hex4x7seg.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/111
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|btn[3] which controls 1 sequential elements including u1.dp_out[2]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/264||hex4x7seg.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/114
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|btn[4] which controls 1 sequential elements including u1.dp_out[3]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/265||hex4x7seg.vhd(117);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/117
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|clk which controls 16 sequential elements including u1.counter[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/266||hex4x7seg.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/29
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe1.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/268||null;null
Implementation;Synthesis||BZ173||@N: ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.||aufgabe1.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/331||hex4x7seg.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/83
Implementation;Synthesis||BZ173||@N: ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.||aufgabe1.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/332||hex4x7seg.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/83
Implementation;Synthesis||MO106||@N: Found ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe1.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/333||hex4x7seg.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/83
Implementation;Synthesis||MO231||@N: Found counter in view:work.hex4x7seg(struktur) instance counter[13:0] ||aufgabe1.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/337||hex4x7seg.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/29
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_64 ||aufgabe1.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/370||null;null
Implementation;Synthesis||FP130||@N: Promoting Net rst_c on CLKINT  I_65 ||aufgabe1.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/371||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/399||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/400||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/401||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/402||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/403||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|btn[1] with period 20.00ns. Please declare a user-defined clock on port btn[1].||aufgabe1.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/417||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|btn[2] with period 20.00ns. Please declare a user-defined clock on port btn[2].||aufgabe1.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/418||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|btn[3] with period 20.00ns. Please declare a user-defined clock on port btn[3].||aufgabe1.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/419||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|btn[4] with period 20.00ns. Please declare a user-defined clock on port btn[4].||aufgabe1.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/420||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|clk with period 20.00ns. Please declare a user-defined clock on port clk.||aufgabe1.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/421||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (7) out of (7) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:aufgabe1
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 12 Info(s)||aufgabe1_layout_log.log;liberoaction://open_report/file/aufgabe1_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:aufgabe1
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||aufgabe1_generateBitstream.log;liberoaction://open_report/file/aufgabe1_generateBitstream.log||(null);(null)
