
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.351358                       # Number of seconds simulated
sim_ticks                                351357528500                       # Number of ticks simulated
final_tick                               351357528500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  39679                       # Simulator instruction rate (inst/s)
host_op_rate                                    68745                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              139415472                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212260                       # Number of bytes of host memory used
host_seconds                                  2520.22                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173253102                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             12224                       # Number of bytes read from this memory
system.physmem.bytes_read::total                41344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29120                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                455                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   646                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                82879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                34791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  117669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           82879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              82879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               82879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               34791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 117669                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              1                       # number of replacements
system.l2.tagsinuse                        369.799820                       # Cycle average of tags in use
system.l2.total_refs                               56                       # Total number of references to valid blocks.
system.l2.sampled_refs                            566                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.098940                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             8.760924                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             286.431561                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              74.607335                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008556                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.279718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.072859                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.361133                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    8                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      46                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               22                       # number of Writeback hits
system.l2.Writeback_hits::total                    22                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       50                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   38                       # number of overall hits
system.l2.overall_hits::cpu.data                   12                       # number of overall hits
system.l2.overall_hits::total                      50                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                455                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 99                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   554                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 455                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 191                       # number of demand (read+write) misses
system.l2.demand_misses::total                    646                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                455                       # number of overall misses
system.l2.overall_misses::cpu.data                191                       # number of overall misses
system.l2.overall_misses::total                   646                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     23958000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5202500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        29160500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4819000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      23958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      10021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         33979500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     23958000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     10021500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        33979500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 600                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           22                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                22                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                96                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               493                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  696                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              493                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 696                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.922921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.925234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.923333                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.958333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958333                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.922921                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.940887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928161                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.922921                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.940887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928161                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52654.945055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52550.505051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52636.281588                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52380.434783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52380.434783                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52654.945055                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52468.586387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52599.845201                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52654.945055                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52468.586387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52599.845201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              554                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              646                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     18377000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      3991500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     22368500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3704000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3704000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     18377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      7695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26072500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     18377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      7695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26072500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.922921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.925234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.923333                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.958333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.922921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.940887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.922921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.940887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.928161                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40389.010989                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40318.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40376.353791                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40260.869565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40260.869565                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40389.010989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40290.575916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40359.907121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40389.010989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40290.575916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40359.907121                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                24181041                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24181041                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1138508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24099608                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22973384                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.326795                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.numCycles                        702715058                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3382520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101407008                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    24181041                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22973384                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     175334377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2277018                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              522811920                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   3370400                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    48                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          702667326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.248999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.432433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                527704099     75.10%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                174963227     24.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            702667326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034411                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.144307                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                133151400                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             393687678                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 131580874                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              43108865                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1138509                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              174689739                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1138509                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                176978120                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               350430725                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            164                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  44864182                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             129255626                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              174119794                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               42610818                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           249145880                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             410416452                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        410415693                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               759                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             248279191                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   866685                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 16                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 129529116                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1497900                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1497352                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  173253088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  15                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 173253103                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     702667326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.246565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.431011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           529414223     75.34%     75.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           173253103     24.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       702667326                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1125117      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             169132502     97.62%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 232      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1497900      0.86%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1497352      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173253103                       # Type of FU issued
system.cpu.iq.rate                           0.246548                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1049172929                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         173252802                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    173252801                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 602                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                301                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          301                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              172127685                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     301                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                3                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1138509                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5992579                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1482754                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           173253103                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1497900                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1497352                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 15                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1090914                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        47594                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1138508                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             173253102                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1497900                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2995252                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 24177880                       # Number of branches executed
system.cpu.iew.exec_stores                    1497352                       # Number of stores executed
system.cpu.iew.exec_rate                     0.246548                       # Inst execution rate
system.cpu.iew.wb_sent                      173253102                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173253102                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.246548                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1138508                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    701528817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.246965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.431246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    528275715     75.30%     75.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    173253102     24.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    701528817                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173253102                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2995252                       # Number of memory references committed
system.cpu.commit.loads                       1497900                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   24177880                       # Number of branches committed
system.cpu.commit.fp_insts                        301                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 172127869                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             173253102                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    701528817                       # The number of ROB reads
system.cpu.rob.rob_writes                   347644713                       # The number of ROB writes
system.cpu.timesIdled                             573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173253102                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               7.027151                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.027151                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.142305                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.142305                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                357961723                       # number of integer regfile reads
system.cpu.int_regfile_writes               248278984                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      223                       # number of floating regfile writes
system.cpu.misc_regfile_reads                49855067                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                    242                       # number of replacements
system.cpu.icache.tagsinuse                211.775730                       # Cycle average of tags in use
system.cpu.icache.total_refs                  3369899                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    493                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                6835.494929                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     211.775730                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.827249                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.827249                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      3369899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3369899                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3369899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3369899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3369899                       # number of overall hits
system.cpu.icache.overall_hits::total         3369899                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          501                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           501                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          501                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            501                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          501                       # number of overall misses
system.cpu.icache.overall_misses::total           501                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     26156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26156000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     26156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     26156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26156000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3370400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3370400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3370400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3370400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3370400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3370400                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000149                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000149                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52207.584830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52207.584830                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52207.584830                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52207.584830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52207.584830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52207.584830                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          493                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          493                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24831000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24831000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24831000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24831000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50367.139959                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50367.139959                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50367.139959                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50367.139959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50367.139959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50367.139959                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.tagsinuse                135.475502                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2995047                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    203                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               14753.926108                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     135.475502                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.529201                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.529201                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1497791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1497791                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1497256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1497256                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2995047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2995047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2995047                       # number of overall hits
system.cpu.dcache.overall_hits::total         2995047                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           108                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          204                       # number of overall misses
system.cpu.dcache.overall_misses::total           204                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      5621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5621000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      5147000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5147000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     10768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     10768000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10768000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1497899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1497899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1497352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1497352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2995251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2995251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2995251                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2995251                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000064                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000068                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52046.296296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52046.296296                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53614.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53614.583333                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52784.313725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52784.313725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52784.313725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52784.313725                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          107                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          203                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5390000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5390000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4955000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4955000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     10345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     10345000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10345000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000068                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50373.831776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50373.831776                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51614.583333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51614.583333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50960.591133                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50960.591133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50960.591133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50960.591133                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
