Partition Merge report for ADC_test
Tue May 01 13:50:11 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Resource Usage Summary
  6. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Partition Merge Summary                                                      ;
+------------------------------------+-----------------------------------------+
; Partition Merge Status             ; Successful - Tue May 01 13:50:11 2007   ;
; Quartus II Version                 ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name                      ; ADC_test                                ;
; Top-level Entity Name              ; ADC_test                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 38                                      ;
;     Total combinational functions  ; 38                                      ;
;     Dedicated logic registers      ; 36                                      ;
; Total registers                    ; 36                                      ;
; Total pins                         ; 17                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                    ;
+----------------+------------------------+------------------------+--------------------+
; Partition Name ; Netlist Type Used      ; Netlist Type Requested ; Partition Contents ;
+----------------+------------------------+------------------------+--------------------+
; Top            ; Post-Synthesis Netlist ; Post-Synthesis Netlist ;                    ;
+----------------+------------------------+------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                                                                            ;
+----------------+-------------------------------+-------------+-----------------+-----------------+-------------+--------------+------------------------+-------------------------+-------------------------+--------------------------+---------------------------+------------------------+--------------------+
; Partition Name ; Total combinational functions ; normal mode ; arithmetic mode ; Total registers ; Input Ports ; Output Ports ; Registered Input Ports ; Registered Output Ports ; Unconnected Input Ports ; Unconnected Output Ports ; Driven Ground Input Ports ; Driven VCC Input Ports ; Partition Contents ;
+----------------+-------------------------------+-------------+-----------------+-----------------+-------------+--------------+------------------------+-------------------------+-------------------------+--------------------------+---------------------------+------------------------+--------------------+
; Top            ; 38                            ; 38          ; 0               ; 36              ; 2           ; 15           ; 1                      ; 15                      ; N/A                     ; N/A                      ; N/A                       ; N/A                    ;                    ;
+----------------+-------------------------------+-------------+-----------------+-----------------+-------------+--------------+------------------------+-------------------------+-------------------------+--------------------------+---------------------------+------------------------+--------------------+


+---------------------------------------------------------+
; Partition Merge Resource Usage Summary                  ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 38        ;
;                                             ;           ;
; Total combinational functions               ; 38        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 19        ;
;     -- 3 input functions                    ; 17        ;
;     -- <=2 input functions                  ; 2         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 38        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 36        ;
;     -- Dedicated logic registers            ; 36        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 17        ;
; Maximum fan-out node                        ; SCLK~reg0 ;
; Maximum fan-out                             ; 26        ;
; Total fan-out                               ; 230       ;
; Average fan-out                             ; 2.53      ;
+---------------------------------------------+-----------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Partition Merge
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Tue May 01 13:50:10 2007
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test --merge=on
Info: Using synthesis netlist for partition "Top"
Info: Netlist merging resolved 1 partition(s) out of the 1 partition(s) found
Info: Quartus II Partition Merge was successful. 0 errors, 0 warnings
    Info: Allocated 95 megabytes of memory during processing
    Info: Processing ended: Tue May 01 13:50:11 2007
    Info: Elapsed time: 00:00:01


