Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 23 20:43:31 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      3 |            1 |
|      4 |            3 |
|      5 |            3 |
|     10 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             149 |           32 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |              43 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/lfsr_ce                                    | Simon_DUT/INST_LFSR/AR[0]              |                1 |              2 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/E[0]                                       | Simon_DUT/INST_LFSR/AR[0]              |                1 |              2 |
|  clk_IBUF_BUFG | INST_CNT/ce                                                    | INST_CNT/cnt_internal_value[2]_i_3_n_0 |                2 |              3 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/KEY_REG_CE                                 |                                        |                3 |              4 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/KEY_REG_CE                                 | Simon_DUT/INST_LFSR/Q_reg[28]          |                2 |              4 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/KEY_REG_CE                                 | Simon_DUT/INST_LFSR/Q_reg[27]          |                2 |              4 |
|  clk_IBUF_BUFG |                                                                |                                        |                3 |              5 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/IS_CE                                      | INST_CNT/temp_reg_reg[0]               |                2 |              5 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_6 | Simon_DUT/INST_LFSR/AR[0]              |                2 |              5 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/IS_CE                                      | Simon_DUT/INST_LFSR/temp_reg_reg[1]    |                5 |             10 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/KEY_REG_CE                                 | Simon_DUT/INST_LFSR/Q_reg[0]           |                6 |             20 |
|  clk_IBUF_BUFG | Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4              |                                        |                5 |             32 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/IS_CE                                      |                                        |               13 |             49 |
|  clk_IBUF_BUFG | Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[0]_CE_cooolgate_en_sig_2   |                                        |               11 |             64 |
+----------------+----------------------------------------------------------------+----------------------------------------+------------------+----------------+


