
---------- Begin Simulation Statistics ----------
final_tick                               2542018640500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214725                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   214723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.55                       # Real time elapsed on the host
host_tick_rate                              614189422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198309                       # Number of instructions simulated
sim_ops                                       4198309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012009                       # Number of seconds simulated
sim_ticks                                 12008795500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.685608                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416874                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               892939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            818693                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280746                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           228008                       # Number of indirect misses.
system.cpu.branchPred.lookups                  997052                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66084                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198309                       # Number of instructions committed
system.cpu.committedOps                       4198309                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.717532                       # CPI: cycles per instruction
system.cpu.discardedOps                        201844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609481                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457318                       # DTB hits
system.cpu.dtb.data_misses                       7410                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407896                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854292                       # DTB read hits
system.cpu.dtb.read_misses                       6597                       # DTB read misses
system.cpu.dtb.write_accesses                  201585                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603026                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18027                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3437833                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1056412                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665460                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16820310                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174901                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1026779                       # ITB accesses
system.cpu.itb.fetch_acv                          574                       # ITB acv
system.cpu.itb.fetch_hits                     1019634                       # ITB hits
system.cpu.itb.fetch_misses                      7145                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4240     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6106                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5155                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11078568000     92.22%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9007500      0.07%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18830000      0.16%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               906418000      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12012823500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899889                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945102                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8090806500     67.35%     67.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3922017000     32.65%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24003967                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542815     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839873     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592905     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198309                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7183657                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22944457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22944457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22944457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22944457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117663.882051                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117663.882051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117663.882051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117663.882051                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13183482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13183482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13183482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13183482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67607.600000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67607.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67607.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67607.600000                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22594960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22594960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117682.083333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117682.083333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12983985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12983985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67624.921875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67624.921875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283290                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539553290000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283290                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205206                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205206                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129369                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34915                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87677                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28967                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40996                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11256576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11256576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6700608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17968889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158645                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052292                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158210     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158645                       # Request fanout histogram
system.membus.reqLayer0.occupancy              346500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828233528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376354250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468046750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5645248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5645248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5645248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470092775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372836060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842928835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470092775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470092775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186076947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186076947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186076947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470092775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372836060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029005782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000141638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409966                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122377                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158165                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10423                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2096                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2036035500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4806198000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13781.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32531.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81112                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158165                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.382383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.838141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.609759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35076     42.62%     42.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24363     29.60%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9931     12.07%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4604      5.59%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2464      2.99%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1501      1.82%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          924      1.12%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          631      0.77%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.969722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.361739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.763768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1339     18.10%     18.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5563     75.20%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.15%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.14%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6590     89.08%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.11%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460      6.22%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.47%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      1.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9455488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7696512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10122560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7832128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12008790500                       # Total gap between requests
system.mem_ctrls.avgGap                      42805.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5010688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7696512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417251505.365379869938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370128711.076810300350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640906242.428726434708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2555040250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251157750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294475791750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28966.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32178.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406300.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315152460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167496120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561825180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310287240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5243338800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195934560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7741809240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.678248                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    456036250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11151839250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272555220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144851355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493052700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317459520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5187399570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243041280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7606134525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.380302                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    577633500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11030242000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12001595500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733599                       # number of overall hits
system.cpu.icache.overall_hits::total         1733599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88268                       # number of overall misses
system.cpu.icache.overall_misses::total         88268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5441159500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5441159500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5441159500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5441159500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1821867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1821867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1821867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1821867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048449                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61643.625096                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61643.625096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61643.625096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61643.625096                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87677                       # number of writebacks
system.cpu.icache.writebacks::total             87677                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5352892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5352892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5352892500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5352892500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60643.636425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60643.636425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60643.636425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60643.636425                       # average overall mshr miss latency
system.cpu.icache.replacements                  87677                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5441159500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5441159500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1821867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1821867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61643.625096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61643.625096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5352892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5352892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60643.636425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60643.636425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1793314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.435462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3732001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3732001                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317863                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317863                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105702                       # number of overall misses
system.cpu.dcache.overall_misses::total        105702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6782744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6782744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6782744000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6782744000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074252                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64168.549318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64168.549318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64168.549318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64168.549318                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34739                       # number of writebacks
system.cpu.dcache.writebacks::total             34739                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4401119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4401119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4401119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4401119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048517                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63722.465143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63722.465143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63722.465143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63722.465143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68934                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66807.666552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66807.666552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672953500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672953500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66678.811086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66678.811086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3490529000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3490529000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61863.583999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61863.583999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1728166000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1728166000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59633.057281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59633.057281                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64369500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64369500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081122                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081122                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70891.519824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70891.519824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63461500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63461500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081122                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081122                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69891.519824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69891.519824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542018640500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.722608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.008602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.722608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961726                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548690939500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 992153                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   992135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.26                       # Real time elapsed on the host
host_tick_rate                              702363289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213753                       # Number of instructions simulated
sim_ops                                       6213753                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004399                       # Number of seconds simulated
sim_ticks                                  4398924000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.202298                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  107618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               305713                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                869                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29508                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272037                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19420                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          133116                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113696                       # Number of indirect misses.
system.cpu.branchPred.lookups                  343117                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27699                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10951                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276277                       # Number of instructions committed
system.cpu.committedOps                       1276277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.833732                       # CPI: cycles per instruction
system.cpu.discardedOps                         65114                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57078                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       416749                       # DTB hits
system.cpu.dtb.data_misses                       1442                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36634                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       250812                       # DTB read hits
system.cpu.dtb.read_misses                       1184                       # DTB read misses
system.cpu.dtb.write_accesses                   20444                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165937                       # DTB write hits
system.cpu.dtb.write_misses                       258                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 676                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1036121                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            301131                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           183143                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6540599                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146333                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  163515                       # ITB accesses
system.cpu.itb.fetch_acv                          113                       # ITB acv
system.cpu.itb.fetch_hits                      162191                       # ITB hits
system.cpu.itb.fetch_misses                      1324                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2984     79.59%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.77%     86.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.96% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.35% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3749                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5451                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.84%     40.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1891     58.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3242                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2673                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2915858500     66.24%     66.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39976000      0.91%     67.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4797000      0.11%     67.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1441165500     32.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4401797000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699630                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824491                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.520305                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.684474                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3876940000     88.08%     88.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            524857000     11.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8721735                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21453      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803238     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251022     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165423     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30559      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276277                       # Class of committed instruction
system.cpu.quiesceCycles                        76113                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2181136                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2201138369                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2201138369                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2201138369                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2201138369                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117928.656255                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117928.656255                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117928.656255                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117928.656255                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1266875667                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1266875667                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1266875667                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1266875667                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67874.399518                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67874.399518                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67874.399518                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67874.399518                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4726483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4726483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115280.073171                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115280.073171                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2676483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2676483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65280.073171                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65280.073171                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2196411886                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2196411886                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117934.487006                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117934.487006                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1264199184                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1264199184                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67880.110825                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67880.110825                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50929                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27331                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42078                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6429                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6429                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42079                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8381                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       126236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       126236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5386048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5386048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1502336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1503815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8081799                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76408                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001505                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76293     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76408                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1503000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           435569810                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81200000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          223574750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2693056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         945088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3638144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2693056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2693056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1749184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1749184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612207894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214845267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             827053161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612207894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612207894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      397639059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            397639059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      397639059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612207894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214845267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1224692220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093402500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4214                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4214                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69368                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2938                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   728                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3323                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    849693500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  269540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1860468500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15761.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34511.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48561                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    334                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.149005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.506309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.125269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14478     40.64%     40.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10807     30.34%     70.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4447     12.48%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1889      5.30%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1133      3.18%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          554      1.56%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          391      1.10%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          232      0.65%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1692      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35623                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.793071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.773870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.414628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1181     28.03%     28.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              30      0.71%     28.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            108      2.56%     31.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           447     10.61%     41.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2005     47.58%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           280      6.64%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            70      1.66%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            38      0.90%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            21      0.50%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.33%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.17%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4214                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3573     84.79%     84.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              273      6.48%     91.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              249      5.91%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               80      1.90%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.47%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.09%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4214                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3450112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  188032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4393024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3638144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4439552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       998.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    827.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1009.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4398924000                       # Total gap between requests
system.mem_ctrls.avgGap                      34852.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2507968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       942144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4393024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570132150.498621940613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214176012.133876353502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 998658762.915658354759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1342173250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    518295250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111751412500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31896.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35098.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1610993.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145070520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77084040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           217355880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187183980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     347271600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1905179400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         85560480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2964705900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        673.961610                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    205779500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    146900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4048158750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109406220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58135605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           167747160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171205560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     347271600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1883301090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        103984320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2841051555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.851475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    254094750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    146900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3999843500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               110500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97355369                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              533000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6631499000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       484444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           484444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       484444                       # number of overall hits
system.cpu.icache.overall_hits::total          484444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42079                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42079                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42079                       # number of overall misses
system.cpu.icache.overall_misses::total         42079                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2748200000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2748200000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2748200000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2748200000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       526523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       526523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       526523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       526523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.079919                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.079919                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.079919                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.079919                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65310.487417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65310.487417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65310.487417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65310.487417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42078                       # number of writebacks
system.cpu.icache.writebacks::total             42078                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42079                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42079                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42079                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42079                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2706121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2706121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2706121000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2706121000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.079919                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.079919                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.079919                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.079919                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64310.487417                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64310.487417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64310.487417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64310.487417                       # average overall mshr miss latency
system.cpu.icache.replacements                  42078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       484444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          484444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42079                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42079                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2748200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2748200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       526523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       526523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.079919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.079919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65310.487417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65310.487417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42079                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42079                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2706121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2706121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.079919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.079919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64310.487417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64310.487417                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              553306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.149532                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1095125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1095125                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       381508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           381508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       381508                       # number of overall hits
system.cpu.dcache.overall_hits::total          381508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21718                       # number of overall misses
system.cpu.dcache.overall_misses::total         21718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1433820000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1433820000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1433820000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1433820000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       403226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       403226                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       403226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       403226                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053861                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66019.891334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66019.891334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66019.891334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66019.891334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8707                       # number of writebacks
system.cpu.dcache.writebacks::total              8707                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    966281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    966281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    966281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    966281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91309000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91309000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035886                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035886                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035886                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035886                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66778.230822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66778.230822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66778.230822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66778.230822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102709.786277                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102709.786277                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       234238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          234238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    674869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    674869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       243676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       243676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71505.562619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71505.562619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    579459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    579459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91309000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91309000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72107.951717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72107.951717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194688.699360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194688.699360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    758950500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    758950500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61803.786645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61803.786645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5846                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5846                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6434                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6434                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    386821500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386821500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60121.464097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60121.464097                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23015500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23015500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057396                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057396                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75460.655738                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75460.655738                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057396                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057396                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74460.655738                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74460.655738                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6672299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              359792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.361297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            842239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           842239                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2878141058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284581                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   284581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1768.54                       # Real time elapsed on the host
host_tick_rate                              186283292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   503293456                       # Number of instructions simulated
sim_ops                                     503293456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.329450                       # Number of seconds simulated
sim_ticks                                329450118500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.385645                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                28308704                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            138865875                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2199                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1746723                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         156767820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11166373                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        79838359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         68671986                       # Number of indirect misses.
system.cpu.branchPred.lookups               169579441                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5646437                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43610                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   497079703                       # Number of instructions committed
system.cpu.committedOps                     497079703                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.325022                       # CPI: cycles per instruction
system.cpu.discardedOps                      22915379                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                173609429                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    176493488                       # DTB hits
system.cpu.dtb.data_misses                       2286                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                115072464                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    116657385                       # DTB read hits
system.cpu.dtb.read_misses                        832                       # DTB read misses
system.cpu.dtb.write_accesses                58536965                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    59836103                       # DTB write hits
system.cpu.dtb.write_misses                      1454                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1672                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          285134441                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         128748904                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         65157292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        77845335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.754704                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               144861822                       # ITB accesses
system.cpu.itb.fetch_acv                          135                       # ITB acv
system.cpu.itb.fetch_hits                   144861538                       # ITB hits
system.cpu.itb.fetch_misses                       284                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    23      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14315      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     953      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2208      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1125      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5516395     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5535020                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5537366                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      171                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6053     35.78%     35.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      57      0.34%     36.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     338      2.00%     38.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10470     61.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16918                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6052     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       57      0.46%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      338      2.70%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6052     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12499                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             321446913000     97.57%     97.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               108848000      0.03%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               367000500      0.11%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7523293000      2.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         329446054500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999835                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578032                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738799                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2130                      
system.cpu.kern.mode_good::user                  2130                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2231                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2130                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.954729                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976840                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31842478500      9.67%      9.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         297603576000     90.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       23                       # number of times the context was actually changed
system.cpu.numCycles                        658641700                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       171                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22838495      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               277006806     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13766      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1338      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              131754269     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              59837418     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               468      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              454      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5626681      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                497079703                       # Class of committed instruction
system.cpu.quiesceCycles                       258537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       580796365                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4788224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        586                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       723719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1447191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        74977                       # number of demand (read+write) misses
system.iocache.demand_misses::total             74977                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        74977                       # number of overall misses
system.iocache.overall_misses::total            74977                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8837226996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8837226996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8837226996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8837226996                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        74977                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           74977                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        74977                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          74977                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117865.838804                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117865.838804                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117865.838804                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117865.838804                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           356                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          74816                       # number of writebacks
system.iocache.writebacks::total                74816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        74977                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        74977                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        74977                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        74977                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5084117682                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5084117682                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5084117682                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5084117682                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67809.030529                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67809.030529                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67809.030529                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67809.030529                       # average overall mshr miss latency
system.iocache.replacements                     74977                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19993443                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19993443                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124182.875776                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124182.875776                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11943443                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11943443                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74182.875776                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74182.875776                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8817233553                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8817233553                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117852.244881                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117852.244881                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5072174239                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5072174239                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67795.314358                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67795.314358                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  74993                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                74993                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               674793                       # Number of tag accesses
system.iocache.tags.data_accesses              674793                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 589                       # Transaction distribution
system.membus.trans_dist::ReadResp             529583                       # Transaction distribution
system.membus.trans_dist::WriteReq               1326                       # Transaction distribution
system.membus.trans_dist::WriteResp              1326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       348285                       # Transaction distribution
system.membus.trans_dist::WritebackClean       241878                       # Transaction distribution
system.membus.trans_dist::CleanEvict           133309                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119662                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119662                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         241878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        287116                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         74816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       149966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       149966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       725634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       725634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1219869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1223699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2099299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4788992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4788992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     30960384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     30960384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43525504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43531419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79280795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              149                       # Total snoops (count)
system.membus.snoopTraffic                       9536                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000207                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014378                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725255     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              725405                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3857000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3890537993                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             867443                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2189669250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1290334750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       15480192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26023488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41504448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     15480192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15480192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22290240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22290240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          241878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          406617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              648507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       348285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             348285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          46987969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78990677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125980978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     46987969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46987969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67658922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67658922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67658922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         46987969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78990677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193639900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    588990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    230125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    395699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000622074500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35580                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35580                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1807096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             555729                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      648507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     590163                       # Number of write requests accepted
system.mem_ctrls.readBursts                    648507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   590163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            64899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29584                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9621167250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3129180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21355592250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15373.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34123.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       229                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   372970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  405487                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                648507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               590163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  567627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    785                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       436390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.169142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.256257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.563097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       221996     50.87%     50.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126437     28.97%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39481      9.05%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16141      3.70%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8040      1.84%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4534      1.04%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2798      0.64%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2012      0.46%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14951      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       436390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.589770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.586736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4459     12.53%     12.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3630     10.20%     22.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         21577     60.64%     83.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3922     11.02%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1469      4.13%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           400      1.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            78      0.22%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            21      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35580                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.554272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.480776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.366704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         35039     98.48%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           407      1.14%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            49      0.14%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            11      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             6      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35580                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40053504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1450944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37696064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41504448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37770432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       121.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  329448571000                       # Total gap between requests
system.mem_ctrls.avgGap                     265969.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     14728000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25324736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     37696064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 44704794.968832284212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76869712.827254608274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2331.157152095545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114421157.811785697937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       241878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       406617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       590163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7960152250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13394186500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1253500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7811541407000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32909.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32940.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    104458.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13236243.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1876270620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            997284255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2532972120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1666933920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26006647680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103867601340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39041418720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175989128655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.190516                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100530817500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11001035500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217918265500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1239482580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            658815795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1935496920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1407651300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26006647680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      64127626560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72506660640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167882381475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.583612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 187848641500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11001035500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 130600441500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  750                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 750                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76142                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76142                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       149954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       149954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1539                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5915                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4789512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4789512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4795427                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1143000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75138000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2504000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           390906996                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2647500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 342                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           171                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283673.383022                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          171    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             171                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    329313318500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    136800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    148117555                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        148117555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    148117555                       # number of overall hits
system.cpu.icache.overall_hits::total       148117555                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       241877                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         241877                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       241877                       # number of overall misses
system.cpu.icache.overall_misses::total        241877                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16068506500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16068506500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16068506500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16068506500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    148359432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    148359432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    148359432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    148359432                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001630                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001630                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001630                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001630                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66432.552496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66432.552496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66432.552496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66432.552496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       241878                       # number of writebacks
system.cpu.icache.writebacks::total            241878                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       241877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       241877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       241877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       241877                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15826628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15826628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15826628500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15826628500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001630                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001630                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65432.548361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65432.548361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65432.548361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65432.548361                       # average overall mshr miss latency
system.cpu.icache.replacements                 241878                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    148117555                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       148117555                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       241877                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        241877                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16068506500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16068506500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    148359432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    148359432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001630                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001630                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66432.552496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66432.552496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       241877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       241877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15826628500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15826628500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65432.548361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65432.548361                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           148368201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            242390                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            612.105289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         296960742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        296960742                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    159253328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        159253328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    159253328                       # number of overall hits
system.cpu.dcache.overall_hits::total       159253328                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       504764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       504764                       # number of overall misses
system.cpu.dcache.overall_misses::total        504764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32555171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32555171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32555171500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32555171500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    159758092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    159758092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    159758092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    159758092                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64495.826763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64495.826763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64495.826763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64495.826763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       273469                       # number of writebacks
system.cpu.dcache.writebacks::total            273469                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       100908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       100908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100908                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       403856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       403856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       403856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       403856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1915                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1915                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25964947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25964947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25964947500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25964947500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92221000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92221000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64292.588200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64292.588200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64292.588200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64292.588200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48157.180157                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48157.180157                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 406617                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    110698764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110698764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       284637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        284637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19298046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19298046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    110983401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    110983401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67798.798118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67798.798118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       284179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       284179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          589                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          589                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18981185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18981185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92221000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92221000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66793.061767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66793.061767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156572.156197                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156572.156197                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48554564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48554564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       220127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       220127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13257125000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13257125000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48774691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48774691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60224.892903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60224.892903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       100450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       119677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1326                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1326                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6983762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6983762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002454                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002454                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58355.089115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58355.089115                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11052793                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11052793                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2785                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2785                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    220504500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    220504500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11055578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11055578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000252                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000252                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79175.763016                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79175.763016                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2779                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2779                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    217126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    217126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78130.982368                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78130.982368                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11055555                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11055555                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11055555                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11055555                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 329450118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           181843374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            407641                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.087057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         364145067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        364145067                       # Number of data accesses

---------- End Simulation Statistics   ----------
