/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_qdsafe_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:09p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:26:37 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_qdsafe_0_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:09p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DS_QDSAFE_0_0_H__
#define BCHP_DS_QDSAFE_0_0_H__

/***************************************************************************
 *DS_QDSAFE_0_0 - QDSAFE Analog Control registers 0 0
 ***************************************************************************/
#define BCHP_DS_QDSAFE_0_0_CTRL1                 0x04c34800 /* AFE Control Register 1 */
#define BCHP_DS_QDSAFE_0_0_CTRL2                 0x04c34804 /* AFE Control Register 2 */
#define BCHP_DS_QDSAFE_0_0_CTRL3                 0x04c34808 /* AFE Control Register 3 */
#define BCHP_DS_QDSAFE_0_0_CTRL4                 0x04c3480c /* AFE Control Register 4 */
#define BCHP_DS_QDSAFE_0_0_CTRL5                 0x04c34810 /* AFE Control Register 5 */
#define BCHP_DS_QDSAFE_0_0_CTRL6                 0x04c34814 /* QDSAFE handoff control register */
#define BCHP_DS_QDSAFE_0_0_CTRL7                 0x04c34818 /* QDSAFE handoff control register */
#define BCHP_DS_QDSAFE_0_0_CTRL8                 0x04c3481c /* QDSAFE Destagger Control Register */
#define BCHP_DS_QDSAFE_0_0_CTRL9                 0x04c34820 /* QDSAFE Clip Detector Control Control Register I */
#define BCHP_DS_QDSAFE_0_0_CTRL10                0x04c34824 /* QDSAFE Clip Detector Control Control Register Q */
#define BCHP_DS_QDSAFE_0_0_CTRL11                0x04c34828 /* QDSAFE Clip Detector Counter Value for Channel I */
#define BCHP_DS_QDSAFE_0_0_CTRL12                0x04c3482c /* QDSAFE Clip Detector Counter Value for Channel Q */
#define BCHP_DS_QDSAFE_0_0_SPARE                 0x04c34838 /* AFE Spare Register */

/***************************************************************************
 *CTRL1 - AFE Control Register 1
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL1 :: IQADC_11BHP [31:31] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_IQADC_11BHP_MASK                  0x80000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_IQADC_11BHP_SHIFT                 31

/* DS_QDSAFE_0_0 :: CTRL1 :: IQADC_11BLP [30:30] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_IQADC_11BLP_MASK                  0x40000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_IQADC_11BLP_SHIFT                 30

/* DS_QDSAFE_0_0 :: CTRL1 :: PWDN_BG [29:29] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_PWDN_BG_MASK                      0x20000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_PWDN_BG_SHIFT                     29

/* DS_QDSAFE_0_0 :: CTRL1 :: PD_ADC [28:28] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_PD_ADC_MASK                       0x10000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_PD_ADC_SHIFT                      28

/* DS_QDSAFE_0_0 :: CTRL1 :: reserved_for_eco0 [27:26] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco0_MASK            0x0c000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco0_SHIFT           26

/* DS_QDSAFE_0_0 :: CTRL1 :: SELINPUT_TEST [25:25] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_SELINPUT_TEST_MASK                0x02000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_SELINPUT_TEST_SHIFT               25

/* DS_QDSAFE_0_0 :: CTRL1 :: SELINPUT [24:24] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_SELINPUT_MASK                     0x01000000
#define BCHP_DS_QDSAFE_0_0_CTRL1_SELINPUT_SHIFT                    24

/* DS_QDSAFE_0_0 :: CTRL1 :: reserved_for_eco1 [23:22] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco1_MASK            0x00c00000
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco1_SHIFT           22

/* DS_QDSAFE_0_0 :: CTRL1 :: EXT_IF_PGASET [21:18] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_EXT_IF_PGASET_MASK                0x003c0000
#define BCHP_DS_QDSAFE_0_0_CTRL1_EXT_IF_PGASET_SHIFT               18

/* DS_QDSAFE_0_0 :: CTRL1 :: reserved_for_eco2 [17:14] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco2_MASK            0x0003c000
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco2_SHIFT           14

/* DS_QDSAFE_0_0 :: CTRL1 :: DIGCTRL [13:13] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_DIGCTRL_MASK                      0x00002000
#define BCHP_DS_QDSAFE_0_0_CTRL1_DIGCTRL_SHIFT                     13

/* DS_QDSAFE_0_0 :: CTRL1 :: INT_Q_PGASET [12:09] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_INT_Q_PGASET_MASK                 0x00001e00
#define BCHP_DS_QDSAFE_0_0_CTRL1_INT_Q_PGASET_SHIFT                9

/* DS_QDSAFE_0_0 :: CTRL1 :: INT_I_PGASET [08:05] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_INT_I_PGASET_MASK                 0x000001e0
#define BCHP_DS_QDSAFE_0_0_CTRL1_INT_I_PGASET_SHIFT                5

/* DS_QDSAFE_0_0 :: CTRL1 :: reserved_for_eco3 [04:04] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco3_MASK            0x00000010
#define BCHP_DS_QDSAFE_0_0_CTRL1_reserved_for_eco3_SHIFT           4

/* DS_QDSAFE_0_0 :: CTRL1 :: CLK_RESET [03:03] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_CLK_RESET_MASK                    0x00000008
#define BCHP_DS_QDSAFE_0_0_CTRL1_CLK_RESET_SHIFT                   3

/* DS_QDSAFE_0_0 :: CTRL1 :: SELCLK [02:01] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_SELCLK_MASK                       0x00000006
#define BCHP_DS_QDSAFE_0_0_CTRL1_SELCLK_SHIFT                      1

/* DS_QDSAFE_0_0 :: CTRL1 :: SEL_CLK_MODE [00:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL1_SEL_CLK_MODE_MASK                 0x00000001
#define BCHP_DS_QDSAFE_0_0_CTRL1_SEL_CLK_MODE_SHIFT                0

/***************************************************************************
 *CTRL2 - AFE Control Register 2
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL2 :: AFETEST [31:31] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_AFETEST_MASK                      0x80000000
#define BCHP_DS_QDSAFE_0_0_CTRL2_AFETEST_SHIFT                     31

/* DS_QDSAFE_0_0 :: CTRL2 :: AI_RST [30:30] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_AI_RST_MASK                       0x40000000
#define BCHP_DS_QDSAFE_0_0_CTRL2_AI_RST_SHIFT                      30

/* DS_QDSAFE_0_0 :: CTRL2 :: DATA_RST [29:29] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_DATA_RST_MASK                     0x20000000
#define BCHP_DS_QDSAFE_0_0_CTRL2_DATA_RST_SHIFT                    29

/* DS_QDSAFE_0_0 :: CTRL2 :: reserved_for_eco0 [28:27] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_reserved_for_eco0_MASK            0x18000000
#define BCHP_DS_QDSAFE_0_0_CTRL2_reserved_for_eco0_SHIFT           27

/* DS_QDSAFE_0_0 :: CTRL2 :: GATE_OFF_PGA [26:16] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_PGA_MASK                 0x07ff0000
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_PGA_SHIFT                16

/* DS_QDSAFE_0_0 :: CTRL2 :: reserved_for_eco1 [15:14] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_reserved_for_eco1_MASK            0x0000c000
#define BCHP_DS_QDSAFE_0_0_CTRL2_reserved_for_eco1_SHIFT           14

/* DS_QDSAFE_0_0 :: CTRL2 :: GATE_OFF_ADC_ALL_Q [13:13] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_ADC_ALL_Q_MASK           0x00002000
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_ADC_ALL_Q_SHIFT          13

/* DS_QDSAFE_0_0 :: CTRL2 :: GATE_OFF_ADC_ALL_I [12:12] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_ADC_ALL_I_MASK           0x00001000
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_ADC_ALL_I_SHIFT          12

/* DS_QDSAFE_0_0 :: CTRL2 :: GATE_OFF_ADC [11:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_ADC_MASK                 0x00000fff
#define BCHP_DS_QDSAFE_0_0_CTRL2_GATE_OFF_ADC_SHIFT                0

/***************************************************************************
 *CTRL3 - AFE Control Register 3
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I40UREF [31:30] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UREF_MASK                 0xc0000000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UREF_SHIFT                30

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I40UMDSQT3 [29:28] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UMDSQT3_MASK              0x30000000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UMDSQT3_SHIFT             28

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I40UMDSQT2 [27:26] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UMDSQT2_MASK              0x0c000000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UMDSQT2_SHIFT             26

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I40UMDSQT1 [25:24] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UMDSQT1_MASK              0x03000000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I40UMDSQT1_SHIFT             24

/* DS_QDSAFE_0_0 :: CTRL3 :: reserved_for_eco0 [23:22] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_reserved_for_eco0_MASK            0x00c00000
#define BCHP_DS_QDSAFE_0_0_CTRL3_reserved_for_eco0_SHIFT           22

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I20UTH [21:20] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UTH_MASK                  0x00300000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UTH_SHIFT                 20

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I20UMDAC3 [19:18] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UMDAC3_MASK               0x000c0000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UMDAC3_SHIFT              18

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I20UMDAC2 [17:16] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UMDAC2_MASK               0x00030000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UMDAC2_SHIFT              16

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I20UMDAC1 [15:14] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UMDAC1_MASK               0x0000c000
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I20UMDAC1_SHIFT              14

/* DS_QDSAFE_0_0 :: CTRL3 :: reserved_for_eco1 [13:12] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_reserved_for_eco1_MASK            0x00003000
#define BCHP_DS_QDSAFE_0_0_CTRL3_reserved_for_eco1_SHIFT           12

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I10UFLASH [11:10] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I10UFLASH_MASK               0x00000c00
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I10UFLASH_SHIFT              10

/* DS_QDSAFE_0_0 :: CTRL3 :: TADJ_I10UREFAMP [09:08] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I10UREFAMP_MASK              0x00000300
#define BCHP_DS_QDSAFE_0_0_CTRL3_TADJ_I10UREFAMP_SHIFT             8

/* DS_QDSAFE_0_0 :: CTRL3 :: reserved_for_eco2 [07:06] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_reserved_for_eco2_MASK            0x000000c0
#define BCHP_DS_QDSAFE_0_0_CTRL3_reserved_for_eco2_SHIFT           6

/* DS_QDSAFE_0_0 :: CTRL3 :: VCM_CTL [05:03] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_VCM_CTL_MASK                      0x00000038
#define BCHP_DS_QDSAFE_0_0_CTRL3_VCM_CTL_SHIFT                     3

/* DS_QDSAFE_0_0 :: CTRL3 :: SJCM_CTL [02:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL3_SJCM_CTL_MASK                     0x00000007
#define BCHP_DS_QDSAFE_0_0_CTRL3_SJCM_CTL_SHIFT                    0

/***************************************************************************
 *CTRL4 - AFE Control Register 4
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_I20ULS [31:30] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I20ULS_MASK                  0xc0000000
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I20ULS_SHIFT                 30

/* DS_QDSAFE_0_0 :: CTRL4 :: reserved_for_eco0 [29:29] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco0_MASK            0x20000000
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco0_SHIFT           29

/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_I10UVSJREF [28:27] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I10UVSJREF_MASK              0x18000000
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I10UVSJREF_SHIFT             27

/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_I10UVCM [26:25] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I10UVCM_MASK                 0x06000000
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I10UVCM_SHIFT                25

/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_I10USJAMP [24:23] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I10USJAMP_MASK               0x01800000
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_I10USJAMP_SHIFT              23

/* DS_QDSAFE_0_0 :: CTRL4 :: PTATADJ [22:19] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_PTATADJ_MASK                      0x00780000
#define BCHP_DS_QDSAFE_0_0_CTRL4_PTATADJ_SHIFT                     19

/* DS_QDSAFE_0_0 :: CTRL4 :: CTATADJ [18:15] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_CTATADJ_MASK                      0x00078000
#define BCHP_DS_QDSAFE_0_0_CTRL4_CTATADJ_SHIFT                     15

/* DS_QDSAFE_0_0 :: CTRL4 :: reserved_for_eco1 [14:13] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco1_MASK            0x00006000
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco1_SHIFT           13

/* DS_QDSAFE_0_0 :: CTRL4 :: TSTF4 [12:12] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF4_MASK                        0x00001000
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF4_SHIFT                       12

/* DS_QDSAFE_0_0 :: CTRL4 :: TSTF3 [11:11] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF3_MASK                        0x00000800
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF3_SHIFT                       11

/* DS_QDSAFE_0_0 :: CTRL4 :: TSTF2 [10:10] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF2_MASK                        0x00000400
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF2_SHIFT                       10

/* DS_QDSAFE_0_0 :: CTRL4 :: TSTF1 [09:09] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF1_MASK                        0x00000200
#define BCHP_DS_QDSAFE_0_0_CTRL4_TSTF1_SHIFT                       9

/* DS_QDSAFE_0_0 :: CTRL4 :: reserved_for_eco2 [08:08] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco2_MASK            0x00000100
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco2_SHIFT           8

/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_OIFLS [07:06] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_OIFLS_MASK                   0x000000c0
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_OIFLS_SHIFT                  6

/* DS_QDSAFE_0_0 :: CTRL4 :: reserved_for_eco3 [05:05] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco3_MASK            0x00000020
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco3_SHIFT           5

/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_OQLS [04:03] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_OQLS_MASK                    0x00000018
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_OQLS_SHIFT                   3

/* DS_QDSAFE_0_0 :: CTRL4 :: reserved_for_eco4 [02:02] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco4_MASK            0x00000004
#define BCHP_DS_QDSAFE_0_0_CTRL4_reserved_for_eco4_SHIFT           2

/* DS_QDSAFE_0_0 :: CTRL4 :: TADJ_OILS [01:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_OILS_MASK                    0x00000003
#define BCHP_DS_QDSAFE_0_0_CTRL4_TADJ_OILS_SHIFT                   0

/***************************************************************************
 *CTRL5 - AFE Control Register 5
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL5 :: reserved_for_eco0 [31:08] */
#define BCHP_DS_QDSAFE_0_0_CTRL5_reserved_for_eco0_MASK            0xffffff00
#define BCHP_DS_QDSAFE_0_0_CTRL5_reserved_for_eco0_SHIFT           8

/* DS_QDSAFE_0_0 :: CTRL5 :: NCTRL [07:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL5_NCTRL_MASK                        0x000000ff
#define BCHP_DS_QDSAFE_0_0_CTRL5_NCTRL_SHIFT                       0

/***************************************************************************
 *CTRL6 - QDSAFE handoff control register
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL6 :: reserved0 [31:07] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_reserved0_MASK                    0xffffff80
#define BCHP_DS_QDSAFE_0_0_CTRL6_reserved0_SHIFT                   7

/* DS_QDSAFE_0_0 :: CTRL6 :: FMT [06:06] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_FMT_MASK                          0x00000040
#define BCHP_DS_QDSAFE_0_0_CTRL6_FMT_SHIFT                         6

/* DS_QDSAFE_0_0 :: CTRL6 :: SWAP_IQ [05:05] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_SWAP_IQ_MASK                      0x00000020
#define BCHP_DS_QDSAFE_0_0_CTRL6_SWAP_IQ_SHIFT                     5

/* DS_QDSAFE_0_0 :: CTRL6 :: DLY_1_CYCLE_Q [04:04] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_DLY_1_CYCLE_Q_MASK                0x00000010
#define BCHP_DS_QDSAFE_0_0_CTRL6_DLY_1_CYCLE_Q_SHIFT               4

/* DS_QDSAFE_0_0 :: CTRL6 :: DLY_1_CYCLE_I [03:03] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_DLY_1_CYCLE_I_MASK                0x00000008
#define BCHP_DS_QDSAFE_0_0_CTRL6_DLY_1_CYCLE_I_SHIFT               3

/* DS_QDSAFE_0_0 :: CTRL6 :: EDGESEL_Q [02:02] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_EDGESEL_Q_MASK                    0x00000004
#define BCHP_DS_QDSAFE_0_0_CTRL6_EDGESEL_Q_SHIFT                   2

/* DS_QDSAFE_0_0 :: CTRL6 :: EDGESEL_I [01:01] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_EDGESEL_I_MASK                    0x00000002
#define BCHP_DS_QDSAFE_0_0_CTRL6_EDGESEL_I_SHIFT                   1

/* DS_QDSAFE_0_0 :: CTRL6 :: TP_IN_SEL [00:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL6_TP_IN_SEL_MASK                    0x00000001
#define BCHP_DS_QDSAFE_0_0_CTRL6_TP_IN_SEL_SHIFT                   0

/***************************************************************************
 *CTRL7 - QDSAFE handoff control register
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL7 :: GATE_OFF_Q_DATA [31:20] */
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_Q_DATA_MASK              0xfff00000
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_Q_DATA_SHIFT             20

/* DS_QDSAFE_0_0 :: CTRL7 :: GATE_OFF_I_DATA [19:08] */
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_I_DATA_MASK              0x000fff00
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_I_DATA_SHIFT             8

/* DS_QDSAFE_0_0 :: CTRL7 :: reserved_for_eco0 [07:02] */
#define BCHP_DS_QDSAFE_0_0_CTRL7_reserved_for_eco0_MASK            0x000000fc
#define BCHP_DS_QDSAFE_0_0_CTRL7_reserved_for_eco0_SHIFT           2

/* DS_QDSAFE_0_0 :: CTRL7 :: GATE_OFF_Q_DATA_ALL [01:01] */
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_Q_DATA_ALL_MASK          0x00000002
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_Q_DATA_ALL_SHIFT         1

/* DS_QDSAFE_0_0 :: CTRL7 :: GATE_OFF_I_DATA_ALL [00:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_I_DATA_ALL_MASK          0x00000001
#define BCHP_DS_QDSAFE_0_0_CTRL7_GATE_OFF_I_DATA_ALL_SHIFT         0

/***************************************************************************
 *CTRL8 - QDSAFE Destagger Control Register
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL8 :: reserved_for_eco0 [31:06] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_reserved_for_eco0_MASK            0xffffffc0
#define BCHP_DS_QDSAFE_0_0_CTRL8_reserved_for_eco0_SHIFT           6

/* DS_QDSAFE_0_0 :: CTRL8 :: CLPDTR_START_I [05:05] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_CLPDTR_START_I_MASK               0x00000020
#define BCHP_DS_QDSAFE_0_0_CTRL8_CLPDTR_START_I_SHIFT              5

/* DS_QDSAFE_0_0 :: CTRL8 :: CLPDTR_START_Q [04:04] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_CLPDTR_START_Q_MASK               0x00000010
#define BCHP_DS_QDSAFE_0_0_CTRL8_CLPDTR_START_Q_SHIFT              4

/* DS_QDSAFE_0_0 :: CTRL8 :: SWAP_DOUT_IQ [03:03] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_SWAP_DOUT_IQ_MASK                 0x00000008
#define BCHP_DS_QDSAFE_0_0_CTRL8_SWAP_DOUT_IQ_SHIFT                3

/* DS_QDSAFE_0_0 :: CTRL8 :: SWAP_DIN_IQ [02:02] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_SWAP_DIN_IQ_MASK                  0x00000004
#define BCHP_DS_QDSAFE_0_0_CTRL8_SWAP_DIN_IQ_SHIFT                 2

/* DS_QDSAFE_0_0 :: CTRL8 :: BYP [01:01] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_BYP_MASK                          0x00000002
#define BCHP_DS_QDSAFE_0_0_CTRL8_BYP_SHIFT                         1

/* DS_QDSAFE_0_0 :: CTRL8 :: USE_BASEBAND [00:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL8_USE_BASEBAND_MASK                 0x00000001
#define BCHP_DS_QDSAFE_0_0_CTRL8_USE_BASEBAND_SHIFT                0

/***************************************************************************
 *CTRL9 - QDSAFE Clip Detector Control Control Register I
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL9 :: DATA_IN_SEL_I [31:31] */
#define BCHP_DS_QDSAFE_0_0_CTRL9_DATA_IN_SEL_I_MASK                0x80000000
#define BCHP_DS_QDSAFE_0_0_CTRL9_DATA_IN_SEL_I_SHIFT               31

/* DS_QDSAFE_0_0 :: CTRL9 :: reserved_for_eco0 [30:28] */
#define BCHP_DS_QDSAFE_0_0_CTRL9_reserved_for_eco0_MASK            0x70000000
#define BCHP_DS_QDSAFE_0_0_CTRL9_reserved_for_eco0_SHIFT           28

/* DS_QDSAFE_0_0 :: CTRL9 :: CLIP_THR_N_I [27:16] */
#define BCHP_DS_QDSAFE_0_0_CTRL9_CLIP_THR_N_I_MASK                 0x0fff0000
#define BCHP_DS_QDSAFE_0_0_CTRL9_CLIP_THR_N_I_SHIFT                16

/* DS_QDSAFE_0_0 :: CTRL9 :: reserved_for_eco1 [15:12] */
#define BCHP_DS_QDSAFE_0_0_CTRL9_reserved_for_eco1_MASK            0x0000f000
#define BCHP_DS_QDSAFE_0_0_CTRL9_reserved_for_eco1_SHIFT           12

/* DS_QDSAFE_0_0 :: CTRL9 :: CLIP_THR_P_I [11:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL9_CLIP_THR_P_I_MASK                 0x00000fff
#define BCHP_DS_QDSAFE_0_0_CTRL9_CLIP_THR_P_I_SHIFT                0

/***************************************************************************
 *CTRL10 - QDSAFE Clip Detector Control Control Register Q
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL10 :: DATA_IN_SEL_Q [31:31] */
#define BCHP_DS_QDSAFE_0_0_CTRL10_DATA_IN_SEL_Q_MASK               0x80000000
#define BCHP_DS_QDSAFE_0_0_CTRL10_DATA_IN_SEL_Q_SHIFT              31

/* DS_QDSAFE_0_0 :: CTRL10 :: reserved_for_eco0 [30:28] */
#define BCHP_DS_QDSAFE_0_0_CTRL10_reserved_for_eco0_MASK           0x70000000
#define BCHP_DS_QDSAFE_0_0_CTRL10_reserved_for_eco0_SHIFT          28

/* DS_QDSAFE_0_0 :: CTRL10 :: CLIP_THR_N_Q [27:16] */
#define BCHP_DS_QDSAFE_0_0_CTRL10_CLIP_THR_N_Q_MASK                0x0fff0000
#define BCHP_DS_QDSAFE_0_0_CTRL10_CLIP_THR_N_Q_SHIFT               16

/* DS_QDSAFE_0_0 :: CTRL10 :: reserved_for_eco1 [15:12] */
#define BCHP_DS_QDSAFE_0_0_CTRL10_reserved_for_eco1_MASK           0x0000f000
#define BCHP_DS_QDSAFE_0_0_CTRL10_reserved_for_eco1_SHIFT          12

/* DS_QDSAFE_0_0 :: CTRL10 :: CLIP_THR_P_Q [11:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL10_CLIP_THR_P_Q_MASK                0x00000fff
#define BCHP_DS_QDSAFE_0_0_CTRL10_CLIP_THR_P_Q_SHIFT               0

/***************************************************************************
 *CTRL11 - QDSAFE Clip Detector Counter Value for Channel I
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL11 :: reserved_for_eco0 [31:24] */
#define BCHP_DS_QDSAFE_0_0_CTRL11_reserved_for_eco0_MASK           0xff000000
#define BCHP_DS_QDSAFE_0_0_CTRL11_reserved_for_eco0_SHIFT          24

/* DS_QDSAFE_0_0 :: CTRL11 :: CLIPD_I [23:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL11_CLIPD_I_MASK                     0x00ffffff
#define BCHP_DS_QDSAFE_0_0_CTRL11_CLIPD_I_SHIFT                    0

/***************************************************************************
 *CTRL12 - QDSAFE Clip Detector Counter Value for Channel Q
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: CTRL12 :: reserved_for_eco0 [31:24] */
#define BCHP_DS_QDSAFE_0_0_CTRL12_reserved_for_eco0_MASK           0xff000000
#define BCHP_DS_QDSAFE_0_0_CTRL12_reserved_for_eco0_SHIFT          24

/* DS_QDSAFE_0_0 :: CTRL12 :: CLIPD_Q [23:00] */
#define BCHP_DS_QDSAFE_0_0_CTRL12_CLIPD_Q_MASK                     0x00ffffff
#define BCHP_DS_QDSAFE_0_0_CTRL12_CLIPD_Q_SHIFT                    0

/***************************************************************************
 *SPARE - AFE Spare Register
 ***************************************************************************/
/* DS_QDSAFE_0_0 :: SPARE :: SPARE [31:00] */
#define BCHP_DS_QDSAFE_0_0_SPARE_SPARE_MASK                        0xffffffff
#define BCHP_DS_QDSAFE_0_0_SPARE_SPARE_SHIFT                       0

#endif /* #ifndef BCHP_DS_QDSAFE_0_0_H__ */

/* End of File */
