Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jul  7 17:41:18 2024
| Host         : DESKTOP-9CMCGP1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_wrapper_control_sets_placed.rpt
| Design       : uart_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   289 |
|    Minimum number of control sets                        |   285 |
|    Addition due to synthesis replication                 |     4 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   446 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   289 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |   201 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1789 |          357 |
| No           | No                    | Yes                    |             135 |           44 |
| No           | Yes                   | No                     |            1039 |          381 |
| Yes          | No                    | No                     |           11929 |         3261 |
| Yes          | No                    | Yes                    |             134 |           28 |
| Yes          | Yes                   | No                     |             600 |          139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                           | uart_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/load_count[3]_i_1_n_0                                                                                                                                                                                                                    | uart_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | uart_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_OUT_ALL_INST/Read_int_i_2_0                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                             |                3 |              4 |         1.33 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                         |                3 |              4 |         1.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                2 |              5 |         2.50 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                1 |              5 |         5.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | uart_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/circular_buffer_0/U0/full_counter                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_6[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/expc_n_0                                                                                                                                                      |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                      | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                      | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                      | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                     | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                               | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                               | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                               | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |                3 |             10 |         3.33 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                     | uart_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/addr[9]_i_1_n_0                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                       |                3 |             16 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                 | uart_i/vio_0/inst/DECODER_INST/addr_count_reg0                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_5                                                                                                                                                                      | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_7                                                                                                                                                     |                5 |             17 |         3.40 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/p_3_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/diff_man[23]_i_1_n_0                                                                                                                                          |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             27 |         1.93 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  uart_i/clk_wiz_0/inst/clk_out1             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum_state_ant_reg_0                                                                                                                                                                                      | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum_state_ant_reg                                                                                                                                                                       |                8 |             29 |         3.62 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/wait_counter[31]_i_2__0_n_0                                                                                                                                                                | uart_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/wait_counter[31]_i_1__0_n_0                                                                                                                                               |                8 |             31 |         3.88 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/wait_counter[31]_i_2_n_0                                                                                                                                                       | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/wait_counter[31]_i_1_n_0                                                                                                                                      |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[6]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[1]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[5]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_4                                                                                                                                                                      | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum[31]_i_1_n_0                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/sum_state_ant_reg_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[19]_56                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[11]_21                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[0][31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[12]_30                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[10]_29                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[13]_22                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[15]_20                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[14]_28                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[16]_66                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[17]_58                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[18]_64                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[31]_51                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[29]_53                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[32]_19                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[51]_40                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[55]_39                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[60]_45                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[24]_62                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[27]_52                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[54]_47                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[43]_5                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[42]_13                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[33]_11                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[8]_31                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[7]_24                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[6]_32                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[52]_49                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[44]_14                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[63]_35                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[35]_9                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[34]_17                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[4]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[23]_55                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[62]_43                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/cc[man][22]_i_1_n_0                                                                                                                                                       |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[9]_23                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[2]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[3]_25                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[61]_37                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                             | uart_i/AXIFloat_1/U0/AXIFloat_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                    |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[38]_16                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[28]_61                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[21]_57                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[0]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[58]_44                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[57]_38                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[5]_26                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[30]_59                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[40]_15                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[36]_18                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[22]_63                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[47]_4                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[20]_65                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[50]_48                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cycle_count[0]_i_1_n_0                                                                                                                                                                                                                   | uart_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                       |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[45]_6                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[7]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[46]_12                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[4]_34                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[39]_8                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[1]_27                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[56]_46                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[59]_36                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[41]_7                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[53]_41                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[49]_42                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[25]_54                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[26]_60                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[48]_50                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output_array_reg[3]0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[2]_33                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/data_storage[37]_10                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/vld_reg_7                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/circular_buffer_0/U0/new_vector_added                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 | uart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             63 |         3.15 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[22]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               43 |             64 |         1.49 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[8]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               44 |             64 |         1.45 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[58]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[4]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[57]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[63]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               42 |             64 |         1.52 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[5]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[54]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[47]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               43 |             64 |         1.49 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[60]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[7]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[62]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               31 |             64 |         2.06 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[55]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[9]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               31 |             64 |         2.06 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[6]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               34 |             64 |         1.88 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[51]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[53]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[48]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[61]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[59]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[49]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[50]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[52]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[56]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/finished10_out                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/cascader_inst/fpu_inst/fp32_addsub_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fpu_cascader_inst/add_fpu_inst/fp32_mult_inst/finished10_out                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[18]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[29]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |             64 |         2.21 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[17]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[11]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[36]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[12]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[37]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[3]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[41]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[34]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[44]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               28 |             64 |         2.29 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[15]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[20]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[23]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[26]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[30]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               40 |             64 |         1.60 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[27]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[2]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[10]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[21]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[0]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[24]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[14]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[33]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[35]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[38]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[13]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[39]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[40]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[42]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[1]0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[31]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               35 |             64 |         1.83 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[43]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[45]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[46]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |             64 |         2.21 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[32]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[19]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[25]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[16]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/cos_reg[28]0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  uart_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |            110 |         3.55 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__2_n_0                                                                                                                                                                                |               62 |            168 |         2.71 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                               |               75 |            169 |         2.25 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                                                |               69 |            169 |         2.45 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                   |               62 |            169 |         2.73 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          | uart_i/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0                                                                                                                                                                                |               56 |            169 |         3.02 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/FFT_0/U0/fft_output0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               44 |            256 |         5.82 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               98 |            422 |         4.31 |
|  uart_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              308 |           1691 |         5.49 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/circular_buffer_0/U0/vector_64x32_bits[2047]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |              463 |           2048 |         4.42 |
|  uart_i/clk_wiz_0/inst/clk_out1             | uart_i/circular_buffer_0/U0/vector_64x32_bits_internal0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              306 |           2048 |         6.69 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


