{"vcs1":{"timestamp_begin":1739351886.089539867, "rt":0.26, "ut":0.09, "st":0.13}}
{"vcselab":{"timestamp_begin":1739351886.431141835, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739351886.748809590, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351885.813495043}
{"VCS_COMP_START_TIME": 1739351885.813495043}
{"VCS_COMP_END_TIME": 1739351886.963064340}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps testbench/mem_test.sv testbench/top.sv design/mem.sv -o simv"}
{"vcs1": {"peak_mem": 308124}}
{"vcselab": {"peak_mem": 174636}}
