fifo_ch0.v,verilog,xil_defaultlib,../../../../../ip/fifo_ch0/sim/fifo_ch0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
