INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_HLS_Tutorial/Introduction/lab2/fir_0717/solution1/impl/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_HLS_Tutorial/Introduction/lab2/fir_0717/solution1/impl/verilog/fir_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_HLS_Tutorial/Introduction/lab2/simul0710/simul0710.srcs/sim_1/new/tb_axi_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_HLS_Tutorial/Introduction/lab2/simul0710/simul0710.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
