// Seed: 1376293518
module module_0 (
    id_1,
    id_2,
    id_3
);
  output supply0 id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4 = -1;
  parameter id_5 = 1;
  generate
    assign id_3 = -1 == -1 | id_1;
  endgenerate
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply0 _id_7
    , id_15,
    output supply0 id_8,
    input wand id_9,
    output uwire id_10,
    output supply0 id_11,
    input tri id_12
    , id_16,
    output tri id_13
    , id_17
);
  assign id_1 = (id_17) ? 1 : -1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15
  );
  assign modCall_1.id_4 = 0;
  wire [-1 : id_7] id_18;
endmodule
