INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lscho/OneDrive/Documents/GitHub/mo6-digitaal-scherm/ShiftRegTest/ShiftRegTest.sim/sim_1/synth/func/xsim/ShiftRegTest_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegTest'
