{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642371220678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642371220678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 14:13:40 2022 " "Processing started: Sun Jan 16 14:13:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642371220678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371220678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371220678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642371220919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642371220919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/write_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/write_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_control_logic " "Found entity 1: write_control_logic" {  } { { "../src/write_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/write_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../src/uart_transmitter.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_transmitter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../src/uart_top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../src/uart_receiver.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_receiver.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../src/sync_fifo.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/sync_fifo.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/serial_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/serial_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_clock " "Found entity 1: serial_clock" {  } { { "../src/serial_clock.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/serial_clock.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/read_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/read_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_control_logic " "Found entity 1: read_control_logic" {  } { { "../src/read_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/read_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226596 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../src/mux.v " "Entity \"mux\" obtained from \"../src/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../src/mux.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/mux.v" 12 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1642371226597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../src/mux.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/mux.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/mem_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/mem_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_array " "Found entity 1: mem_array" {  } { { "../src/mem_array.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/mem_array.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(69) " "Verilog HDL Declaration information at ft_245_state_machine.v(69): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642371226600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../src/flipflop.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/flipflop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/ept_5m57_ap_m4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/ept_5m57_ap_m4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_M4_Top " "Found entity 1: EPT_5M57_AP_M4_Top" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/endpoint_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/endpoint_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_trigger.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "active_transfer_uart.v(133) " "Verilog HDL warning at active_transfer_uart.v(133): extended using \"x\" or \"z\"" {  } { { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642371226610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_transfer_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_transfer_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_uart " "Found entity 1: active_transfer_uart" {  } { { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_serial_library.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_serial_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_serial_library " "Found entity 1: active_serial_library" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_control_register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "active_block.v(120) " "Verilog HDL information at active_block.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "../src/active_block.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_block.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642371226615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_m4_data_collector/ept_5m57_ap_m4_data_collector/src/active_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642371226615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_5M57_AP_M4_Top " "Elaborating entity \"EPT_5M57_AP_M4_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642371226638 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "transfer_out_reg EPT_5M57_AP_M4_Top.v(124) " "Verilog HDL warning at EPT_5M57_AP_M4_Top.v(124): object transfer_out_reg used but never assigned" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 124 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642371226640 "|EPT_5M57_AP_M4_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "transfer_out_reg 0 EPT_5M57_AP_M4_Top.v(124) " "Net \"transfer_out_reg\" at EPT_5M57_AP_M4_Top.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642371226640 "|EPT_5M57_AP_M4_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_control_register active_control_register:ACTIVE_CONTROL_REG_INST " "Elaborating entity \"active_control_register\" for hierarchy \"active_control_register:ACTIVE_CONTROL_REG_INST\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "ACTIVE_CONTROL_REG_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_serial_library active_serial_library:ACTIVE_SERIAL_LIBRARY_INST " "Elaborating entity \"active_serial_library\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "ACTIVE_SERIAL_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_uart active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST " "Elaborating entity \"active_transfer_uart\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\"" {  } { { "../src/active_serial_library.v" "ACTIVE_TRANSFER_UART_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226642 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "store_reg_state active_transfer_uart.v(96) " "Verilog HDL warning at active_transfer_uart.v(96): object store_reg_state used but never assigned" {  } { { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642371226643 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg active_transfer_uart.v(101) " "Verilog HDL warning at active_transfer_uart.v(101): object usb_rxf_reg used but never assigned" {  } { { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642371226643 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 active_transfer_uart.v(511) " "Verilog HDL assignment warning at active_transfer_uart.v(511): truncated value with size 32 to match size of target (8)" {  } { { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226643 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst " "Elaborating entity \"uart_top\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\"" {  } { { "../src/active_transfer_uart.v" "uart_inst" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_receiver:RX_INST " "Elaborating entity \"uart_receiver\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_receiver:RX_INST\"" {  } { { "../src/uart_top.v" "RX_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_bit uart_receiver.v(43) " "Verilog HDL or VHDL warning at uart_receiver.v(43): object \"start_bit\" assigned a value but never read" {  } { { "../src/uart_receiver.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_receiver.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642371226645 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST|uart_top:uart_inst|uart_receiver:RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(118) " "Verilog HDL assignment warning at uart_receiver.v(118): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_receiver.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_receiver.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226645 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST|uart_top:uart_inst|uart_receiver:RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(201) " "Verilog HDL assignment warning at uart_receiver.v(201): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_receiver.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_receiver.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226645 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST|uart_top:uart_inst|uart_receiver:RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_transmitter:TX_INST " "Elaborating entity \"uart_transmitter\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_transmitter:TX_INST\"" {  } { { "../src/uart_top.v" "TX_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(171) " "Verilog HDL assignment warning at uart_transmitter.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_transmitter.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_transmitter.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226646 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST|uart_top:uart_inst|uart_transmitter:TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(196) " "Verilog HDL assignment warning at uart_transmitter.v(196): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_transmitter.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_transmitter.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226646 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST|uart_top:uart_inst|uart_transmitter:TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "../src/active_serial_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226646 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(98) " "Verilog HDL warning at ft_245_state_machine.v(98): object usb_rxf_reg used but never assigned" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642371226647 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(346) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(346): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642371226647 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(429) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(429): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 429 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642371226647 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(346) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(346)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226647 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(120) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(120)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226647 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "../src/active_serial_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endpoint_registers.v(159) " "Verilog HDL assignment warning at endpoint_registers.v(159): truncated value with size 32 to match size of target (8)" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 endpoint_registers.v(160) " "Verilog HDL assignment warning at endpoint_registers.v(160): truncated value with size 32 to match size of target (3)" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 endpoint_registers.v(161) " "Verilog HDL assignment warning at endpoint_registers.v(161): truncated value with size 32 to match size of target (3)" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endpoint_registers.v(162) " "Verilog HDL assignment warning at endpoint_registers.v(162): truncated value with size 32 to match size of target (8)" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "transfer_busy endpoint_registers.v(316) " "Verilog HDL Always Construct warning at endpoint_registers.v(316): inferring latch(es) for variable \"transfer_busy\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 316 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "endpoint_registers.v(488) " "Verilog HDL Case Statement information at endpoint_registers.v(488): all case item expressions in this case statement are onehot" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 488 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 endpoint_registers.v(586) " "Verilog HDL assignment warning at endpoint_registers.v(586): truncated value with size 32 to match size of target (3)" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "endpoint_registers.v(651) " "Verilog HDL Case Statement information at endpoint_registers.v(651): all case item expressions in this case statement are onehot" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 651 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "length_to_device endpoint_registers.v(673) " "Verilog HDL Always Construct warning at endpoint_registers.v(673): variable \"length_to_device\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 673 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_from_device endpoint_registers.v(711) " "Verilog HDL Always Construct warning at endpoint_registers.v(711): variable \"command_from_device\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 711 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transfer_busy endpoint_registers.v(320) " "Inferred latch for \"transfer_busy\" at endpoint_registers.v(320)" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371226649 "|EPT_5M57_AP_M4_Top|active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "ACTIVE_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642371226652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642371227266 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[0\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[0\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[1\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[1\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[2\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[2\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[3\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[3\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[4\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[4\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[5\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[5\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[6\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[6\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[7\] active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\] " "Converted the fan-out from the tri-state buffer \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|bd_inout\[7\]\" to the node \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]\" into an OR gate" {  } { { "../src/active_serial_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_serial_library.v" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1642371227275 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1642371227275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[0\] GND " "Pin \"LB_COMM\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[1\] GND " "Pin \"LB_COMM\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[2\] GND " "Pin \"LB_COMM\[2\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[3\] GND " "Pin \"LB_COMM\[3\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[4\] GND " "Pin \"LB_COMM\[4\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[5\] GND " "Pin \"LB_COMM\[5\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[6\] GND " "Pin \"LB_COMM\[6\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_COMM\[7\] GND " "Pin \"LB_COMM\[7\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|LB_COMM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 GND " "Pin \"TR_DIR_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 GND " "Pin \"TR_OE_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 GND " "Pin \"TR_DIR_2\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 VCC " "Pin \"TR_OE_2\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 VCC " "Pin \"TR_OE_3\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_OE_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_4 VCC " "Pin \"TR_DIR_4\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_DIR_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_4 GND " "Pin \"TR_OE_4\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_OE_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_5 VCC " "Pin \"TR_DIR_5\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_DIR_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_5 GND " "Pin \"TR_OE_5\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642371227340 "|EPT_5M57_AP_M4_Top|TR_OE_5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642371227340 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/uart_transmitter.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_transmitter.v" 38 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 119 -1 0 } } { "../src/uart_transmitter.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/uart_transmitter.v" 37 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 42 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 50 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 43 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 340 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 368 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/ft_245_state_machine.v" 97 -1 0 } } { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 606 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 102 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 415 -1 0 } } { "../src/active_transfer_uart.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/active_transfer_uart.v" 116 -1 0 } } { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 94 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1642371227343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642371227400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[1\] " "No output dependent on input pin \"LB_IOHA\[1\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[2\] " "No output dependent on input pin \"LB_IOHA\[2\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[3\] " "No output dependent on input pin \"LB_IOHA\[3\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[4\] " "No output dependent on input pin \"LB_IOHA\[4\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[5\] " "No output dependent on input pin \"LB_IOHA\[5\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[6\] " "No output dependent on input pin \"LB_IOHA\[6\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHA\[7\] " "No output dependent on input pin \"LB_IOHA\[7\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHB\[0\] " "No output dependent on input pin \"LB_IOHB\[0\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHB\[1\] " "No output dependent on input pin \"LB_IOHB\[1\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOHB\[2\] " "No output dependent on input pin \"LB_IOHB\[2\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IOHB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[0\] " "No output dependent on input pin \"LB_IO8\[0\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[1\] " "No output dependent on input pin \"LB_IO8\[1\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[2\] " "No output dependent on input pin \"LB_IO8\[2\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[3\] " "No output dependent on input pin \"LB_IO8\[3\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[4\] " "No output dependent on input pin \"LB_IO8\[4\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[5\] " "No output dependent on input pin \"LB_IO8\[5\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[6\] " "No output dependent on input pin \"LB_IO8\[6\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO8\[7\] " "No output dependent on input pin \"LB_IO8\[7\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO8[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[0\] " "No output dependent on input pin \"LB_IO9\[0\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[1\] " "No output dependent on input pin \"LB_IO9\[1\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[2\] " "No output dependent on input pin \"LB_IO9\[2\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[3\] " "No output dependent on input pin \"LB_IO9\[3\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[4\] " "No output dependent on input pin \"LB_IO9\[4\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[5\] " "No output dependent on input pin \"LB_IO9\[5\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[6\] " "No output dependent on input pin \"LB_IO9\[6\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IO9\[7\] " "No output dependent on input pin \"LB_IO9\[7\]\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|LB_IO9[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_1 " "No output dependent on input pin \"SW_USER_1\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|SW_USER_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_2 " "No output dependent on input pin \"SW_USER_2\"" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642371227412 "|EPT_5M57_AP_M4_Top|SW_USER_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642371227412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642371227413 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642371227413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642371227413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642371227413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/output_files/EPT_5M57_AP_M4_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/output_files/EPT_5M57_AP_M4_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371227450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642371227469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 14:13:47 2022 " "Processing ended: Sun Jan 16 14:13:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642371227469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642371227469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642371227469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642371227469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642371228482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642371228483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 14:13:48 2022 " "Processing started: Sun Jan 16 14:13:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642371228483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642371228483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642371228483 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642371228552 ""}
{ "Info" "0" "" "Project  = EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Project  = EPT_5M57_AP_M4_Top" 0 0 "Fitter" 0 0 1642371228553 ""}
{ "Info" "0" "" "Revision = EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Revision = EPT_5M57_AP_M4_Top" 0 0 "Fitter" 0 0 1642371228553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642371228593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642371228593 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_5M57_AP_M4_Top 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"EPT_5M57_AP_M4_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642371228595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642371228633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642371228633 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642371228665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642371228668 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642371228746 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642371228746 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642371228785 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_M4_Top.sdc " "Reading SDC File: 'EPT_5M57_AP_M4_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642371228785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_66MHZ " "Node: CLK_66MHZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_transmitter:TX_INST\|SDO CLK_66MHZ " "Register active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_transmitter:TX_INST\|SDO is being clocked by CLK_66MHZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642371228787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642371228787 "|EPT_5M57_AP_M4_Top|CLK_66MHZ"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_66MHZ " "Virtual clock CLK_66MHZ is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1642371228789 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1642371228789 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1642371228790 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642371228790 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642371228790 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150        aa\[1\] " "  15.150        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642371228790 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150    CLK_66MHZ " "  15.150    CLK_66MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642371228790 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1642371228790 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642371228793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642371228794 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1642371228797 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_66MHZ Global clock in PIN 12 " "Automatically promoted signal \"CLK_66MHZ\" to use Global clock in PIN 12" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 41 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1642371228803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_signal_reg Global clock " "Automatically promoted some destinations of signal \"reset_signal_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1642371228803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1642371228803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0 " "Destination \"active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0\" may be non-global or may not use global clock" {  } { { "../src/endpoint_registers.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/endpoint_registers.v" 486 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1642371228803 ""}  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 206 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1642371228803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "RST Global clock " "Automatically promoted signal \"RST\" to use Global clock" {  } { { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 42 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1642371228804 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RST " "Pin \"RST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "../src/EPT_5M57_AP_M4_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/src/EPT_5M57_AP_M4_Top.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/" { { 0 { 0 ""} 0 1361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1642371228804 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1642371228804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1642371228806 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1642371228819 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1642371228840 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1642371228840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1642371228840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642371228840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642371228859 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642371228866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642371228937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642371229033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642371229035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642371229103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642371229103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642371229123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642371229206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642371229206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642371229229 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1642371229229 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642371229229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642371229230 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642371229239 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642371229244 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1642371229266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/output_files/EPT_5M57_AP_M4_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/output_files/EPT_5M57_AP_M4_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642371229296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5332 " "Peak virtual memory: 5332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642371229322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 14:13:49 2022 " "Processing ended: Sun Jan 16 14:13:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642371229322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642371229322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642371229322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642371229322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642371230186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642371230187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 14:13:50 2022 " "Processing started: Sun Jan 16 14:13:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642371230187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642371230187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642371230187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642371230369 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642371230389 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642371230394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642371230476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 14:13:50 2022 " "Processing ended: Sun Jan 16 14:13:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642371230476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642371230476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642371230476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642371230476 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642371231084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642371231470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642371231471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 14:13:51 2022 " "Processing started: Sun Jan 16 14:13:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642371231471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642371231471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top " "Command: quartus_sta EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642371231471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642371231541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642371231638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642371231638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642371231676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642371231676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642371231715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642371231907 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1642371231930 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_M4_Top.sdc " "Reading SDC File: 'EPT_5M57_AP_M4_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642371231951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_66MHZ " "Node: CLK_66MHZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_transmitter:TX_INST\|SDO CLK_66MHZ " "Register active_serial_library:ACTIVE_SERIAL_LIBRARY_INST\|active_transfer_uart:ACTIVE_TRANSFER_UART_INST\|uart_top:uart_inst\|uart_transmitter:TX_INST\|SDO is being clocked by CLK_66MHZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642371231955 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642371231955 "|EPT_5M57_AP_M4_Top|CLK_66MHZ"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_66MHZ " "Virtual clock CLK_66MHZ is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1642371231956 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1642371231956 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642371231957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642371231966 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1642371231970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642371231973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642371231977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642371231980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642371231984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1642371231987 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1642371231987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642371231999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642371231999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642371232030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 14:13:52 2022 " "Processing ended: Sun Jan 16 14:13:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642371232030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642371232030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642371232030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642371232030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1642371232885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642371232886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 14:13:52 2022 " "Processing started: Sun Jan 16 14:13:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642371232886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1642371232886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1642371232886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1642371233158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EPT_5M57_AP_M4_Top.vo C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/simulation/modelsim/ simulation " "Generated file EPT_5M57_AP_M4_Top.vo in folder \"C:/Jolly/Code_FPGA/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Data_Collector/EPT_5M57_AP_M4_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1642371233218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642371233243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 14:13:53 2022 " "Processing ended: Sun Jan 16 14:13:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642371233243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642371233243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642371233243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1642371233243 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1642371233851 ""}
