#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x10fe139b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10fe13ff0 .scope module, "tb_dma_axi" "tb_dma_axi" 3 6;
 .timescale -9 -12;
P_0x10fe14160 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x10fe141a0 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000100000000>;
P_0x10fe141e0 .param/l "DMA_LOAD" 1 3 125, C4<00000001>;
P_0x10fe14220 .param/l "DMA_STORE" 1 3 125, C4<00000010>;
P_0x10fe14260 .param/l "EXT_ADDR_W" 0 3 9, +C4<00000000000000000000000000101000>;
P_0x10fe142a0 .param/l "INT_ADDR_W" 0 3 10, +C4<00000000000000000000000000010100>;
P_0x10fe142e0 .param/l "OP_DMA" 1 3 126, C4<00000011>;
v0x600001ea20a0_0 .var "actual", 255 0;
v0x600001ea2130_0 .net "axi_araddr", 39 0, L_0x6000007a0690;  1 drivers
v0x600001ea21c0_0 .net "axi_arlen", 7 0, L_0x6000007a0700;  1 drivers
v0x600001ea2250_0 .net "axi_arready", 0 0, v0x600001eae2e0_0;  1 drivers
v0x600001ea22e0_0 .net "axi_arvalid", 0 0, L_0x6000007a07e0;  1 drivers
v0x600001ea2370_0 .net "axi_awaddr", 39 0, L_0x6000007a02a0;  1 drivers
v0x600001ea2400_0 .net "axi_awlen", 7 0, L_0x6000007a0310;  1 drivers
v0x600001ea2490_0 .net "axi_awready", 0 0, v0x600001eae6d0_0;  1 drivers
v0x600001ea2520_0 .net "axi_awvalid", 0 0, L_0x6000007a04d0;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001ea25b0_0 .net "axi_bready", 0 0, L_0x1280400a0;  1 drivers
v0x600001ea2640_0 .net "axi_bresp", 1 0, v0x600001eae9a0_0;  1 drivers
v0x600001ea26d0_0 .net "axi_bvalid", 0 0, v0x600001eaea30_0;  1 drivers
v0x600001ea2760_0 .net "axi_rdata", 255 0, v0x600001eaeac0_0;  1 drivers
v0x600001ea27f0_0 .net "axi_rlast", 0 0, v0x600001eaebe0_0;  1 drivers
v0x600001ea2880_0 .net "axi_rready", 0 0, L_0x6000007a0850;  1 drivers
v0x600001ea2910_0 .net "axi_rvalid", 0 0, v0x600001eaed90_0;  1 drivers
v0x600001ea29a0_0 .net "axi_wdata", 255 0, L_0x6000007a0540;  1 drivers
v0x600001ea2a30_0 .net "axi_wlast", 0 0, L_0x6000007a05b0;  1 drivers
v0x600001ea2ac0_0 .net "axi_wready", 0 0, v0x600001eaef40_0;  1 drivers
v0x600001ea2b50_0 .net "axi_wvalid", 0 0, L_0x6000007a0620;  1 drivers
v0x600001ea2be0_0 .var "clk", 0 0;
v0x600001ea2c70_0 .var "cmd", 127 0;
v0x600001ea2d00_0 .net "cmd_done", 0 0, L_0x6000007a0000;  1 drivers
v0x600001ea2d90_0 .net "cmd_ready", 0 0, L_0x600001dacaa0;  1 drivers
v0x600001ea2e20_0 .var "cmd_valid", 0 0;
v0x600001ea2eb0_0 .var/i "errors", 31 0;
v0x600001ea2f40_0 .var "expected", 255 0;
v0x600001ea2fd0_0 .var/i "i", 31 0;
v0x600001ea3060_0 .var "rst_n", 0 0;
v0x600001ea30f0_0 .net "sram_addr", 19 0, v0x600001ea1560_0;  1 drivers
v0x600001ea3180 .array "sram_mem", 255 0, 255 0;
v0x600001ea3210_0 .var "sram_rdata", 255 0;
v0x600001ea32a0_0 .net "sram_re", 0 0, L_0x6000007a0230;  1 drivers
L_0x128040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001ea3330_0 .net "sram_ready", 0 0, L_0x128040010;  1 drivers
v0x600001ea33c0_0 .net "sram_wdata", 255 0, L_0x6000007a00e0;  1 drivers
v0x600001ea3450_0 .net "sram_we", 0 0, L_0x6000007a01c0;  1 drivers
v0x600001ea34e0_0 .net "sram_word", 7 0, L_0x600001dacf00;  1 drivers
v0x600001ea3570_0 .var/i "test_errors", 31 0;
L_0x600001dacf00 .part v0x600001ea1560_0, 5, 8;
S_0x10fe12200 .scope module, "axi_mem" "axi_memory_model" 3 97, 4 16 0, S_0x10fe13ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "s_axi_awid";
    .port_info 3 /INPUT 40 "s_axi_awaddr";
    .port_info 4 /INPUT 8 "s_axi_awlen";
    .port_info 5 /INPUT 3 "s_axi_awsize";
    .port_info 6 /INPUT 2 "s_axi_awburst";
    .port_info 7 /INPUT 1 "s_axi_awvalid";
    .port_info 8 /OUTPUT 1 "s_axi_awready";
    .port_info 9 /INPUT 256 "s_axi_wdata";
    .port_info 10 /INPUT 32 "s_axi_wstrb";
    .port_info 11 /INPUT 1 "s_axi_wlast";
    .port_info 12 /INPUT 1 "s_axi_wvalid";
    .port_info 13 /OUTPUT 1 "s_axi_wready";
    .port_info 14 /OUTPUT 4 "s_axi_bid";
    .port_info 15 /OUTPUT 2 "s_axi_bresp";
    .port_info 16 /OUTPUT 1 "s_axi_bvalid";
    .port_info 17 /INPUT 1 "s_axi_bready";
    .port_info 18 /INPUT 4 "s_axi_arid";
    .port_info 19 /INPUT 40 "s_axi_araddr";
    .port_info 20 /INPUT 8 "s_axi_arlen";
    .port_info 21 /INPUT 3 "s_axi_arsize";
    .port_info 22 /INPUT 2 "s_axi_arburst";
    .port_info 23 /INPUT 1 "s_axi_arvalid";
    .port_info 24 /OUTPUT 1 "s_axi_arready";
    .port_info 25 /OUTPUT 4 "s_axi_rid";
    .port_info 26 /OUTPUT 256 "s_axi_rdata";
    .port_info 27 /OUTPUT 2 "s_axi_rresp";
    .port_info 28 /OUTPUT 1 "s_axi_rlast";
    .port_info 29 /OUTPUT 1 "s_axi_rvalid";
    .port_info 30 /INPUT 1 "s_axi_rready";
P_0x118016800 .param/l "AXI_ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x118016840 .param/l "AXI_DATA_WIDTH" 0 4 18, +C4<00000000000000000000000100000000>;
P_0x118016880 .param/l "AXI_ID_WIDTH" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x1180168c0 .param/l "BURST_FIXED" 1 4 78, C4<00>;
P_0x118016900 .param/l "BURST_INCR" 1 4 79, C4<01>;
P_0x118016940 .param/l "BURST_WRAP" 1 4 80, C4<10>;
P_0x118016980 .param/l "BYTES_PER_WORD" 1 4 73, +C4<00000000000000000000000000100000>;
P_0x1180169c0 .param/l "MEM_ADDR_BITS" 1 4 75, +C4<00000000000000000000000000001111>;
P_0x118016a00 .param/l "MEM_DEPTH" 1 4 74, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000>;
P_0x118016a40 .param/l "MEM_SIZE_MB" 0 4 20, +C4<00000000000000000000000000000001>;
P_0x118016a80 .param/l "READ_LATENCY" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x118016ac0 .param/l "R_DATA" 1 4 109, C4<10>;
P_0x118016b00 .param/l "R_DELAY" 1 4 108, C4<01>;
P_0x118016b40 .param/l "R_IDLE" 1 4 107, C4<00>;
P_0x118016b80 .param/l "WRITE_LATENCY" 0 4 22, +C4<00000000000000000000000000000001>;
P_0x118016bc0 .param/l "W_DATA" 1 4 91, C4<01>;
P_0x118016c00 .param/l "W_IDLE" 1 4 90, C4<00>;
P_0x118016c40 .param/l "W_RESP" 1 4 92, C4<10>;
v0x600001ead950_0 .net "clk", 0 0, v0x600001ea2be0_0;  1 drivers
v0x600001ead9e0_0 .var/i "init_i", 31 0;
v0x600001eada70 .array "mem", 32767 0, 255 0;
v0x600001eadb00_0 .var "r_addr", 39 0;
v0x600001eadb90_0 .var "r_burst", 1 0;
v0x600001eadc20_0 .var "r_cnt", 7 0;
v0x600001eadcb0_0 .var "r_delay_cnt", 3 0;
v0x600001eadd40_0 .var "r_id", 3 0;
v0x600001eaddd0_0 .var "r_len", 7 0;
v0x600001eade60_0 .net "r_mem_addr", 14 0, L_0x600001dacfa0;  1 drivers
v0x600001eadef0_0 .var "r_size", 2 0;
v0x600001eadf80_0 .var "r_state", 1 0;
v0x600001eae010_0 .net "rst_n", 0 0, v0x600001ea3060_0;  1 drivers
v0x600001eae0a0_0 .net "s_axi_araddr", 39 0, L_0x6000007a0690;  alias, 1 drivers
L_0x128040298 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001eae130_0 .net "s_axi_arburst", 1 0, L_0x128040298;  1 drivers
L_0x128040208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001eae1c0_0 .net "s_axi_arid", 3 0, L_0x128040208;  1 drivers
v0x600001eae250_0 .net "s_axi_arlen", 7 0, L_0x6000007a0700;  alias, 1 drivers
v0x600001eae2e0_0 .var "s_axi_arready", 0 0;
L_0x128040250 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600001eae370_0 .net "s_axi_arsize", 2 0, L_0x128040250;  1 drivers
v0x600001eae400_0 .net "s_axi_arvalid", 0 0, L_0x6000007a07e0;  alias, 1 drivers
v0x600001eae490_0 .net "s_axi_awaddr", 39 0, L_0x6000007a02a0;  alias, 1 drivers
L_0x128040178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001eae520_0 .net "s_axi_awburst", 1 0, L_0x128040178;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001eae5b0_0 .net "s_axi_awid", 3 0, L_0x1280400e8;  1 drivers
v0x600001eae640_0 .net "s_axi_awlen", 7 0, L_0x6000007a0310;  alias, 1 drivers
v0x600001eae6d0_0 .var "s_axi_awready", 0 0;
L_0x128040130 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600001eae760_0 .net "s_axi_awsize", 2 0, L_0x128040130;  1 drivers
v0x600001eae7f0_0 .net "s_axi_awvalid", 0 0, L_0x6000007a04d0;  alias, 1 drivers
v0x600001eae880_0 .var "s_axi_bid", 3 0;
v0x600001eae910_0 .net "s_axi_bready", 0 0, L_0x1280400a0;  alias, 1 drivers
v0x600001eae9a0_0 .var "s_axi_bresp", 1 0;
v0x600001eaea30_0 .var "s_axi_bvalid", 0 0;
v0x600001eaeac0_0 .var "s_axi_rdata", 255 0;
v0x600001eaeb50_0 .var "s_axi_rid", 3 0;
v0x600001eaebe0_0 .var "s_axi_rlast", 0 0;
v0x600001eaec70_0 .net "s_axi_rready", 0 0, L_0x6000007a0850;  alias, 1 drivers
v0x600001eaed00_0 .var "s_axi_rresp", 1 0;
v0x600001eaed90_0 .var "s_axi_rvalid", 0 0;
v0x600001eaee20_0 .net "s_axi_wdata", 255 0, L_0x6000007a0540;  alias, 1 drivers
v0x600001eaeeb0_0 .net "s_axi_wlast", 0 0, L_0x6000007a05b0;  alias, 1 drivers
v0x600001eaef40_0 .var "s_axi_wready", 0 0;
L_0x1280401c0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001eaefd0_0 .net "s_axi_wstrb", 31 0, L_0x1280401c0;  1 drivers
v0x600001eaf060_0 .net "s_axi_wvalid", 0 0, L_0x6000007a0620;  alias, 1 drivers
v0x600001eaf0f0_0 .var "w_addr", 39 0;
v0x600001eaf180_0 .var "w_burst", 1 0;
v0x600001eaf210_0 .var "w_cnt", 7 0;
v0x600001eaf2a0_0 .var "w_id", 3 0;
v0x600001eaf330_0 .var "w_len", 7 0;
v0x600001eaf3c0_0 .net "w_mem_addr", 14 0, L_0x600001dacbe0;  1 drivers
v0x600001eaf450_0 .var "w_size", 2 0;
v0x600001eaf4e0_0 .var "w_state", 1 0;
E_0x6000039bf080 .event posedge, v0x600001ead950_0;
E_0x6000039bf0c0/0 .event negedge, v0x600001eae010_0;
E_0x6000039bf0c0/1 .event posedge, v0x600001ead950_0;
E_0x6000039bf0c0 .event/or E_0x6000039bf0c0/0, E_0x6000039bf0c0/1;
L_0x600001dacbe0 .part v0x600001eaf0f0_0, 5, 15;
L_0x600001dacfa0 .part v0x600001eadb00_0, 5, 15;
S_0x10fe12370 .scope begin, "$unm_blk_42" "$unm_blk_42" 4 195, 4 195 0, S_0x10fe12200;
 .timescale -9 -12;
v0x600001ead440_0 .var/i "i", 31 0;
S_0x10fe13180 .scope function.vec4.s40, "next_addr" "next_addr" 4 125, 4 125 0, S_0x10fe12200;
 .timescale -9 -12;
v0x600001ead4d0_0 .var "addr", 39 0;
v0x600001ead560_0 .var "burst", 1 0;
v0x600001ead5f0_0 .var "cnt", 7 0;
v0x600001ead680_0 .var "incr", 39 0;
v0x600001ead710_0 .var "len", 7 0;
; Variable next_addr is vec4 return value of scope S_0x10fe13180
v0x600001ead830_0 .var "size", 2 0;
v0x600001ead8c0_0 .var "wrap_mask", 39 0;
TD_tb_dma_axi.axi_mem.next_addr ;
    %pushi/vec4 1, 0, 40;
    %ix/getv 4, v0x600001ead830_0;
    %shiftl 4;
    %store/vec4 v0x600001ead680_0, 0, 40;
    %load/vec4 v0x600001ead560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x600001ead4d0_0;
    %load/vec4 v0x600001ead680_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x600001ead4d0_0;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x600001ead4d0_0;
    %load/vec4 v0x600001ead680_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x600001ead710_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %ix/getv 4, v0x600001ead830_0;
    %shiftl 4;
    %subi 1, 0, 40;
    %store/vec4 v0x600001ead8c0_0, 0, 40;
    %load/vec4 v0x600001ead4d0_0;
    %load/vec4 v0x600001ead8c0_0;
    %inv;
    %and;
    %load/vec4 v0x600001ead4d0_0;
    %load/vec4 v0x600001ead680_0;
    %add;
    %load/vec4 v0x600001ead8c0_0;
    %and;
    %or;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
S_0x10fe10150 .scope module, "dut" "dma_engine" 3 69, 5 14 0, S_0x10fe13ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x118019200 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x118019240 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x118019280 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1180192c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x118019300 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x118019340 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x118019380 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1180193c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x118019400 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x118019440 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x118019480 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1180194c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x118019500 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x118019540 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x118019580 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1180195c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x118019600 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x118019640 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x118019680 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1180196c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x118019700 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000007a0000 .functor BUFZ 1, v0x600001ea0c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a00e0 .functor BUFZ 256, v0x600001ea18c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007a01c0 .functor BUFZ 1, v0x600001ea19e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a0230 .functor BUFZ 1, v0x600001ea1710_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a02a0 .functor BUFZ 40, v0x600001eafa80_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000007a0310 .functor BUFZ 8, v0x600001eafba0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000007a04d0 .functor BUFZ 1, v0x600001eafd50_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a0540 .functor BUFZ 256, v0x600001ea0360_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000007a05b0 .functor BUFZ 1, v0x600001ea0480_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a0620 .functor BUFZ 1, v0x600001ea0630_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a0690 .functor BUFZ 40, v0x600001eaf690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000007a0700 .functor BUFZ 8, v0x600001eaf7b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000007a07e0 .functor BUFZ 1, v0x600001eaf960_0, C4<0>, C4<0>, C4<0>;
L_0x6000007a0850 .functor BUFZ 1, v0x600001ea01b0_0, C4<0>, C4<0>, C4<0>;
L_0x128040058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001eaf570_0 .net/2u *"_ivl_14", 3 0, L_0x128040058;  1 drivers
v0x600001eaf600_0 .net "axi_araddr", 39 0, L_0x6000007a0690;  alias, 1 drivers
v0x600001eaf690_0 .var "axi_araddr_reg", 39 0;
v0x600001eaf720_0 .net "axi_arlen", 7 0, L_0x6000007a0700;  alias, 1 drivers
v0x600001eaf7b0_0 .var "axi_arlen_reg", 7 0;
v0x600001eaf840_0 .net "axi_arready", 0 0, v0x600001eae2e0_0;  alias, 1 drivers
v0x600001eaf8d0_0 .net "axi_arvalid", 0 0, L_0x6000007a07e0;  alias, 1 drivers
v0x600001eaf960_0 .var "axi_arvalid_reg", 0 0;
v0x600001eaf9f0_0 .net "axi_awaddr", 39 0, L_0x6000007a02a0;  alias, 1 drivers
v0x600001eafa80_0 .var "axi_awaddr_reg", 39 0;
v0x600001eafb10_0 .net "axi_awlen", 7 0, L_0x6000007a0310;  alias, 1 drivers
v0x600001eafba0_0 .var "axi_awlen_reg", 7 0;
v0x600001eafc30_0 .net "axi_awready", 0 0, v0x600001eae6d0_0;  alias, 1 drivers
v0x600001eafcc0_0 .net "axi_awvalid", 0 0, L_0x6000007a04d0;  alias, 1 drivers
v0x600001eafd50_0 .var "axi_awvalid_reg", 0 0;
v0x600001eafde0_0 .net "axi_bready", 0 0, L_0x1280400a0;  alias, 1 drivers
v0x600001eafe70_0 .net "axi_bresp", 1 0, v0x600001eae9a0_0;  alias, 1 drivers
v0x600001eaff00_0 .net "axi_bvalid", 0 0, v0x600001eaea30_0;  alias, 1 drivers
v0x600001ea0000_0 .net "axi_rdata", 255 0, v0x600001eaeac0_0;  alias, 1 drivers
v0x600001ea0090_0 .net "axi_rlast", 0 0, v0x600001eaebe0_0;  alias, 1 drivers
v0x600001ea0120_0 .net "axi_rready", 0 0, L_0x6000007a0850;  alias, 1 drivers
v0x600001ea01b0_0 .var "axi_rready_reg", 0 0;
v0x600001ea0240_0 .net "axi_rvalid", 0 0, v0x600001eaed90_0;  alias, 1 drivers
v0x600001ea02d0_0 .net "axi_wdata", 255 0, L_0x6000007a0540;  alias, 1 drivers
v0x600001ea0360_0 .var "axi_wdata_reg", 255 0;
v0x600001ea03f0_0 .net "axi_wlast", 0 0, L_0x6000007a05b0;  alias, 1 drivers
v0x600001ea0480_0 .var "axi_wlast_reg", 0 0;
v0x600001ea0510_0 .net "axi_wready", 0 0, v0x600001eaef40_0;  alias, 1 drivers
v0x600001ea05a0_0 .net "axi_wvalid", 0 0, L_0x6000007a0620;  alias, 1 drivers
v0x600001ea0630_0 .var "axi_wvalid_reg", 0 0;
v0x600001ea06c0_0 .net "cfg_cols", 11 0, L_0x600001dac320;  1 drivers
v0x600001ea0750_0 .net "cfg_rows", 11 0, L_0x600001dac280;  1 drivers
v0x600001ea07e0_0 .net "clk", 0 0, v0x600001ea2be0_0;  alias, 1 drivers
v0x600001ea0870_0 .net "cmd", 127 0, v0x600001ea2c70_0;  1 drivers
v0x600001ea0900_0 .net "cmd_done", 0 0, L_0x6000007a0000;  alias, 1 drivers
v0x600001ea0990_0 .net "cmd_ready", 0 0, L_0x600001dacaa0;  alias, 1 drivers
v0x600001ea0a20_0 .net "cmd_valid", 0 0, v0x600001ea2e20_0;  1 drivers
v0x600001ea0ab0_0 .var "col_count", 11 0;
v0x600001ea0b40_0 .var "cols_cfg", 11 0;
v0x600001ea0bd0_0 .var "data_buf", 255 0;
v0x600001ea0c60_0 .var "done_reg", 0 0;
v0x600001ea0cf0_0 .net "ext_addr", 39 0, L_0x600001dac0a0;  1 drivers
v0x600001ea0d80_0 .var "ext_base", 39 0;
v0x600001ea0e10_0 .var "ext_ptr", 39 0;
v0x600001ea0ea0_0 .net "ext_stride", 11 0, L_0x600001dac780;  1 drivers
v0x600001ea0f30_0 .var "ext_stride_cfg", 11 0;
v0x600001ea0fc0_0 .net "int_addr", 19 0, L_0x600001dac140;  1 drivers
v0x600001ea1050_0 .var "int_base", 19 0;
v0x600001ea10e0_0 .var "int_ptr", 19 0;
v0x600001ea1170_0 .net "int_stride", 11 0, L_0x600001dac820;  1 drivers
v0x600001ea1200_0 .var "int_stride_cfg", 11 0;
v0x600001ea1290_0 .var "op_type", 7 0;
v0x600001ea1320_0 .var "row_count", 11 0;
v0x600001ea13b0_0 .var "rows_cfg", 11 0;
v0x600001ea1440_0 .net "rst_n", 0 0, v0x600001ea3060_0;  alias, 1 drivers
v0x600001ea14d0_0 .net "sram_addr", 19 0, v0x600001ea1560_0;  alias, 1 drivers
v0x600001ea1560_0 .var "sram_addr_reg", 19 0;
v0x600001ea15f0_0 .net "sram_rdata", 255 0, v0x600001ea3210_0;  1 drivers
v0x600001ea1680_0 .net "sram_re", 0 0, L_0x6000007a0230;  alias, 1 drivers
v0x600001ea1710_0 .var "sram_re_reg", 0 0;
v0x600001ea17a0_0 .net "sram_ready", 0 0, L_0x128040010;  alias, 1 drivers
v0x600001ea1830_0 .net "sram_wdata", 255 0, L_0x6000007a00e0;  alias, 1 drivers
v0x600001ea18c0_0 .var "sram_wdata_reg", 255 0;
v0x600001ea1950_0 .net "sram_we", 0 0, L_0x6000007a01c0;  alias, 1 drivers
v0x600001ea19e0_0 .var "sram_we_reg", 0 0;
v0x600001ea1a70_0 .var "state", 3 0;
v0x600001ea1b00_0 .net "subop", 7 0, L_0x600001dac000;  1 drivers
L_0x600001dac000 .part v0x600001ea2c70_0, 112, 8;
L_0x600001dac0a0 .part v0x600001ea2c70_0, 72, 40;
L_0x600001dac140 .part v0x600001ea2c70_0, 52, 20;
L_0x600001dac280 .part v0x600001ea2c70_0, 40, 12;
L_0x600001dac320 .part v0x600001ea2c70_0, 28, 12;
L_0x600001dac780 .part v0x600001ea2c70_0, 16, 12;
L_0x600001dac820 .part v0x600001ea2c70_0, 4, 12;
L_0x600001dacaa0 .cmp/eq 4, v0x600001ea1a70_0, L_0x128040058;
S_0x10fe105b0 .scope task, "issue_cmd" "issue_cmd" 3 140, 3 140 0, S_0x10fe13ff0;
 .timescale -9 -12;
v0x600001ea1b90_0 .var "c", 127 0;
E_0x6000039bf680 .event negedge, v0x600001ead950_0;
TD_tb_dma_axi.issue_cmd ;
    %wait E_0x6000039bf680;
    %load/vec4 v0x600001ea1b90_0;
    %store/vec4 v0x600001ea2c70_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ea2e20_0, 0, 1;
    %wait E_0x6000039bf080;
T_1.5 ;
    %load/vec4 v0x600001ea2d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.6, 8;
    %wait E_0x6000039bf080;
    %jmp T_1.5;
T_1.6 ;
    %wait E_0x6000039bf680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ea2e20_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x600001ea2d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x6000039bf080;
    %jmp T_1.7;
T_1.8 ;
    %wait E_0x6000039bf080;
    %end;
S_0x10fe10720 .scope function.vec4.s128, "make_dma_cmd" "make_dma_cmd" 3 128, 3 128 0, S_0x10fe13ff0;
 .timescale -9 -12;
v0x600001ea1c20_0 .var "cols", 11 0;
v0x600001ea1cb0_0 .var "ext_addr", 39 0;
v0x600001ea1d40_0 .var "ext_stride", 11 0;
v0x600001ea1dd0_0 .var "int_addr", 19 0;
v0x600001ea1e60_0 .var "int_stride", 11 0;
; Variable make_dma_cmd is vec4 return value of scope S_0x10fe10720
v0x600001ea1f80_0 .var "rows", 11 0;
v0x600001ea2010_0 .var "subop", 7 0;
TD_tb_dma_axi.make_dma_cmd ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x600001ea2010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ea1cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ea1dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ea1f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ea1c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ea1d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ea1e60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %ret/vec4 0, 0, 128;  Assign to make_dma_cmd (store_vec4_to_lval)
    %end;
    .scope S_0x10fe10150;
T_3 ;
    %wait E_0x6000039bf0c0;
    %load/vec4 v0x600001ea1440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ea1290_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea1320_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea0ab0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea13b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea0b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea0f30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea1200_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001ea0d80_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001ea0e10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ea1050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ea10e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001ea0bd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ea1560_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001ea18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea1710_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001eafa80_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001eaf690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eafba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eaf7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eafd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaf960_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001ea0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea0c60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea0c60_0, 0;
    %load/vec4 v0x600001ea1a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x600001ea0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x600001ea1b00_0;
    %assign/vec4 v0x600001ea1290_0, 0;
    %load/vec4 v0x600001ea0cf0_0;
    %assign/vec4 v0x600001ea0d80_0, 0;
    %load/vec4 v0x600001ea0fc0_0;
    %assign/vec4 v0x600001ea1050_0, 0;
    %load/vec4 v0x600001ea0750_0;
    %assign/vec4 v0x600001ea13b0_0, 0;
    %load/vec4 v0x600001ea06c0_0;
    %assign/vec4 v0x600001ea0b40_0, 0;
    %load/vec4 v0x600001ea0ea0_0;
    %assign/vec4 v0x600001ea0f30_0, 0;
    %load/vec4 v0x600001ea1170_0;
    %assign/vec4 v0x600001ea1200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.18 ;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x600001ea0d80_0;
    %assign/vec4 v0x600001ea0e10_0, 0;
    %load/vec4 v0x600001ea1050_0;
    %assign/vec4 v0x600001ea10e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea1320_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea0ab0_0, 0;
    %load/vec4 v0x600001ea1290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x600001ea0e10_0;
    %assign/vec4 v0x600001eaf690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eaf7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eaf960_0, 0;
    %load/vec4 v0x600001eaf840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.26, 9;
    %load/vec4 v0x600001eaf960_0;
    %and;
T_3.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaf960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ea01b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.24 ;
    %jmp T_3.17;
T_3.5 ;
    %load/vec4 v0x600001ea0240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.29, 9;
    %load/vec4 v0x600001ea01b0_0;
    %and;
T_3.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001ea0000_0;
    %assign/vec4 v0x600001ea0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea01b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.27 ;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x600001ea10e0_0;
    %assign/vec4 v0x600001ea1560_0, 0;
    %load/vec4 v0x600001ea0bd0_0;
    %assign/vec4 v0x600001ea18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ea19e0_0, 0;
    %load/vec4 v0x600001ea17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.30 ;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x600001ea10e0_0;
    %assign/vec4 v0x600001ea1560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ea1710_0, 0;
    %load/vec4 v0x600001ea17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.32 ;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x600001ea15f0_0;
    %assign/vec4 v0x600001ea0bd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v0x600001ea0e10_0;
    %assign/vec4 v0x600001eafa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eafba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eafd50_0, 0;
    %load/vec4 v0x600001eafc30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.36, 9;
    %load/vec4 v0x600001eafd50_0;
    %and;
T_3.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eafd50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.34 ;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v0x600001ea0bd0_0;
    %assign/vec4 v0x600001ea0360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ea0480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ea0630_0, 0;
    %load/vec4 v0x600001ea0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.39, 9;
    %load/vec4 v0x600001ea0630_0;
    %and;
T_3.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ea0480_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.37 ;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x600001eaff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
T_3.40 ;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x600001ea0ab0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001ea0ab0_0, 0;
    %load/vec4 v0x600001ea0e10_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001ea0e10_0, 0;
    %load/vec4 v0x600001ea10e0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001ea10e0_0, 0;
    %load/vec4 v0x600001ea0b40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001ea0ab0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %load/vec4 v0x600001ea1290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.47;
T_3.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.47;
T_3.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
T_3.43 ;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x600001ea1320_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001ea1320_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001ea0ab0_0, 0;
    %load/vec4 v0x600001ea13b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001ea1320_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.49;
T_3.48 ;
    %load/vec4 v0x600001ea0d80_0;
    %load/vec4 v0x600001ea1320_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001ea0f30_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001ea0e10_0, 0;
    %load/vec4 v0x600001ea1050_0;
    %load/vec4 v0x600001ea1320_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001ea1200_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001ea10e0_0, 0;
    %load/vec4 v0x600001ea1290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.53;
T_3.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.53;
T_3.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
T_3.49 ;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ea0c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001ea1a70_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10fe12200;
T_4 ;
    %wait E_0x6000039bf0c0;
    %load/vec4 v0x600001eae010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eaf4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eae6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaea30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eae880_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eae9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eaf2a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001eaf0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eaf330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eaf210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001eaf450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eaf180_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001eaf4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eaf4e0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eae6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaea30_0, 0;
    %load/vec4 v0x600001eae7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.9, 9;
    %load/vec4 v0x600001eae6d0_0;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x600001eae5b0_0;
    %assign/vec4 v0x600001eaf2a0_0, 0;
    %load/vec4 v0x600001eae490_0;
    %assign/vec4 v0x600001eaf0f0_0, 0;
    %load/vec4 v0x600001eae640_0;
    %assign/vec4 v0x600001eaf330_0, 0;
    %load/vec4 v0x600001eae760_0;
    %assign/vec4 v0x600001eaf450_0, 0;
    %load/vec4 v0x600001eae520_0;
    %assign/vec4 v0x600001eaf180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eaf210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eae6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eaef40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001eaf4e0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x600001eaf060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v0x600001eaef40_0;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x600001eaf3c0_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_4.13, 5;
    %fork t_1, S_0x10fe12370;
    %jmp t_0;
    .scope S_0x10fe12370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ead440_0, 0, 32;
T_4.15 ;
    %load/vec4 v0x600001ead440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.16, 5;
    %load/vec4 v0x600001eaefd0_0;
    %load/vec4 v0x600001ead440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x600001eaee20_0;
    %load/vec4 v0x600001ead440_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x600001eaf3c0_0;
    %pad/u 17;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001ead440_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x600001eada70, 5, 6;
T_4.17 ;
    %load/vec4 v0x600001ead440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ead440_0, 0, 32;
    %jmp T_4.15;
T_4.16 ;
    %end;
    .scope S_0x10fe12200;
t_0 %join;
T_4.13 ;
    %load/vec4 v0x600001eaf0f0_0;
    %load/vec4 v0x600001eaf450_0;
    %load/vec4 v0x600001eaf180_0;
    %load/vec4 v0x600001eaf330_0;
    %load/vec4 v0x600001eaf210_0;
    %store/vec4 v0x600001ead5f0_0, 0, 8;
    %store/vec4 v0x600001ead710_0, 0, 8;
    %store/vec4 v0x600001ead560_0, 0, 2;
    %store/vec4 v0x600001ead830_0, 0, 3;
    %store/vec4 v0x600001ead4d0_0, 0, 40;
    %callf/vec4 TD_tb_dma_axi.axi_mem.next_addr, S_0x10fe13180;
    %assign/vec4 v0x600001eaf0f0_0, 0;
    %load/vec4 v0x600001eaf210_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001eaf210_0, 0;
    %load/vec4 v0x600001eaeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eaea30_0, 0;
    %load/vec4 v0x600001eaf2a0_0;
    %assign/vec4 v0x600001eae880_0, 0;
    %load/vec4 v0x600001eaf3c0_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %flag_mov 8, 5;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %assign/vec4 v0x600001eae9a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001eaf4e0_0, 0;
T_4.19 ;
T_4.10 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x600001eae910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.25, 9;
    %load/vec4 v0x600001eaea30_0;
    %and;
T_4.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaea30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eaf4e0_0, 0;
T_4.23 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10fe12200;
T_5 ;
    %wait E_0x6000039bf0c0;
    %load/vec4 v0x600001eae010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eadf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eae2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaed90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eaeb50_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001eaeac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eaed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaebe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eadd40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001eadb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eaddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eadc20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001eadef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eadb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001eadcb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001eadf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eadf80_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eae2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eaebe0_0, 0;
    %load/vec4 v0x600001eae400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x600001eae2e0_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x600001eae1c0_0;
    %assign/vec4 v0x600001eadd40_0, 0;
    %load/vec4 v0x600001eae0a0_0;
    %assign/vec4 v0x600001eadb00_0, 0;
    %load/vec4 v0x600001eae250_0;
    %assign/vec4 v0x600001eaddd0_0, 0;
    %load/vec4 v0x600001eae370_0;
    %assign/vec4 v0x600001eadef0_0, 0;
    %load/vec4 v0x600001eae130_0;
    %assign/vec4 v0x600001eadb90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001eadc20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001eadcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001eae2e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001eadf80_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x600001eadcb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x600001eadcb0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600001eadcb0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001eadf80_0, 0;
T_5.11 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x600001eaed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_5.14, 8;
    %load/vec4 v0x600001eaec70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.14;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x600001eade60_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_5.15, 5;
    %load/vec4 v0x600001eade60_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x600001eada70, 4;
    %assign/vec4 v0x600001eaeac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eaed00_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001eaeac0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001eaed00_0, 0;
T_5.16 ;
    %load/vec4 v0x600001eadd40_0;
    %assign/vec4 v0x600001eaeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001eaed90_0, 0;
    %load/vec4 v0x600001eadc20_0;
    %load/vec4 v0x600001eaddd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001eaebe0_0, 0;
    %load/vec4 v0x600001eadb00_0;
    %load/vec4 v0x600001eadef0_0;
    %load/vec4 v0x600001eadb90_0;
    %load/vec4 v0x600001eaddd0_0;
    %load/vec4 v0x600001eadc20_0;
    %store/vec4 v0x600001ead5f0_0, 0, 8;
    %store/vec4 v0x600001ead710_0, 0, 8;
    %store/vec4 v0x600001ead560_0, 0, 2;
    %store/vec4 v0x600001ead830_0, 0, 3;
    %store/vec4 v0x600001ead4d0_0, 0, 40;
    %callf/vec4 TD_tb_dma_axi.axi_mem.next_addr, S_0x10fe13180;
    %assign/vec4 v0x600001eadb00_0, 0;
    %load/vec4 v0x600001eadc20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001eadc20_0, 0;
    %load/vec4 v0x600001eadc20_0;
    %load/vec4 v0x600001eaddd0_0;
    %cmp/e;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001eadf80_0, 0;
T_5.17 ;
T_5.12 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x10fe12200;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ead9e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x600001ead9e0_0;
    %pad/s 96;
    %cmpi/s 32768, 0, 96;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001ead9e0_0;
    %store/vec4a v0x600001eada70, 4, 0;
    %load/vec4 v0x600001ead9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ead9e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x10fe12200;
T_7 ;
    %wait E_0x6000039bf080;
    %load/vec4 v0x600001eae7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x600001eae6d0_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600001eae640_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 320 "$display", "[%0t] MEM: Write request addr=0x%h len=%0d", $time, v0x600001eae490_0, S<0,vec4,u32> {1 0 0};
T_7.0 ;
    %load/vec4 v0x600001eae400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v0x600001eae2e0_0;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x600001eae250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 324 "$display", "[%0t] MEM: Read request addr=0x%h len=%0d", $time, v0x600001eae0a0_0, S<0,vec4,u32> {1 0 0};
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x10fe13ff0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ea2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ea3060_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600001ea2c70_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ea2e20_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x10fe13ff0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x600001ea2be0_0;
    %inv;
    %store/vec4 v0x600001ea2be0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x10fe13ff0;
T_10 ;
    %wait E_0x6000039bf080;
    %load/vec4 v0x600001ea3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x600001ea33c0_0;
    %load/vec4 v0x600001ea34e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ea3180, 0, 4;
T_10.0 ;
    %load/vec4 v0x600001ea32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001ea34e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001ea3180, 4;
    %assign/vec4 v0x600001ea3210_0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x10fe13ff0;
T_11 ;
    %vpi_call/w 3 162 "$display", "\000" {0 0 0};
    %vpi_call/w 3 163 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 164 "$display", "\342\225\221            DMA Engine + AXI Memory Test                    \342\225\221" {0 0 0};
    %vpi_call/w 3 165 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x600001ea2fd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001ea2fd0_0;
    %store/vec4a v0x600001ea3180, 4, 0;
    %load/vec4 v0x600001ea2fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x600001ea2fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 224;
    %pushi/vec4 3735879680, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x600001ea2fd0_0;
    %store/vec4a v0x600001eada70, 4, 0;
    %load/vec4 v0x600001ea2fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ea3060_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ea3060_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 184 "$display", "\000" {0 0 0};
    %vpi_call/w 3 185 "$display", "[TEST 1] DMA LOAD: 1 word from external to SRAM" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 40;
    %pushi/vec4 256, 0, 20;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 32, 0, 12;
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %pushi/vec4 3735879680, 0, 256;
    %store/vec4 v0x600001ea2f40_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ea3180, 4;
    %store/vec4 v0x600001ea20a0_0, 0, 256;
    %load/vec4 v0x600001ea20a0_0;
    %load/vec4 v0x600001ea2f40_0;
    %cmp/e;
    %jmp/0xz  T_11.4, 4;
    %vpi_call/w 3 193 "$display", "  PASS: SRAM[8] = 0x%h", &PV<v0x600001ea20a0_0, 0, 32> {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 195 "$display", "  FAIL: SRAM[8] = 0x%h, expected 0x%h", &PV<v0x600001ea20a0_0, 0, 32>, &PV<v0x600001ea2f40_0, 0, 32> {0 0 0};
    %load/vec4 v0x600001ea2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
T_11.5 ;
    %vpi_call/w 3 202 "$display", "\000" {0 0 0};
    %vpi_call/w 3 203 "$display", "[TEST 2] DMA LOAD: 4 words from external to SRAM" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 40;
    %pushi/vec4 512, 0, 20;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 4, 0, 12;
    %pushi/vec4 32, 0, 12;
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea3570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x600001ea2fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 0, 0, 224;
    %pushi/vec4 3735879680, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001ea2f40_0, 0, 256;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ea3180, 4;
    %store/vec4 v0x600001ea20a0_0, 0, 256;
    %load/vec4 v0x600001ea20a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001ea2f40_0;
    %parti/s 32, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %vpi_call/w 3 212 "$display", "  FAIL: SRAM[%0d] = 0x%h, expected 0x%h", S<0,vec4,s32>, &PV<v0x600001ea20a0_0, 0, 32>, &PV<v0x600001ea2f40_0, 0, 32> {1 0 0};
    %load/vec4 v0x600001ea3570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea3570_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x600001ea2fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %load/vec4 v0x600001ea3570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_call/w 3 216 "$display", "  PASS: 4 words loaded correctly" {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x600001ea2eb0_0;
    %load/vec4 v0x600001ea3570_0;
    %add;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
T_11.11 ;
    %vpi_call/w 3 222 "$display", "\000" {0 0 0};
    %vpi_call/w 3 223 "$display", "[TEST 3] DMA STORE: 1 word from SRAM to external" {0 0 0};
    %pushi/vec4 3203338804, 0, 256;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ea3180, 4, 0;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 4096, 0, 40;
    %pushi/vec4 1024, 0, 20;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 32, 0, 12;
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %pushi/vec4 3203338804, 0, 256;
    %store/vec4 v0x600001ea2f40_0, 0, 256;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001eada70, 4;
    %store/vec4 v0x600001ea20a0_0, 0, 256;
    %load/vec4 v0x600001ea20a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001ea2f40_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %vpi_call/w 3 233 "$display", "  PASS: EXT_MEM[128] = 0x%h", &PV<v0x600001ea20a0_0, 0, 32> {0 0 0};
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 235 "$display", "  FAIL: EXT_MEM[128] = 0x%h, expected 0x%h", &PV<v0x600001ea20a0_0, 0, 32>, &PV<v0x600001ea2f40_0, 0, 32> {0 0 0};
    %load/vec4 v0x600001ea2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
T_11.13 ;
    %vpi_call/w 3 242 "$display", "\000" {0 0 0};
    %vpi_call/w 3 243 "$display", "[TEST 4] DMA STORE: 4 words from SRAM to external" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x600001ea2fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.15, 5;
    %pushi/vec4 0, 0, 224;
    %pushi/vec4 3405643776, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001ea3180, 4, 0;
    %load/vec4 v0x600001ea2fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 8192, 0, 40;
    %pushi/vec4 1280, 0, 20;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 4, 0, 12;
    %pushi/vec4 32, 0, 12;
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea3570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
T_11.16 ;
    %load/vec4 v0x600001ea2fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.17, 5;
    %pushi/vec4 0, 0, 224;
    %pushi/vec4 3405643776, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001ea2f40_0, 0, 256;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001eada70, 4;
    %store/vec4 v0x600001ea20a0_0, 0, 256;
    %load/vec4 v0x600001ea20a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001ea2f40_0;
    %parti/s 32, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001ea2fd0_0;
    %add;
    %vpi_call/w 3 256 "$display", "  FAIL: EXT_MEM[%0d] = 0x%h, expected 0x%h", S<0,vec4,s32>, &PV<v0x600001ea20a0_0, 0, 32>, &PV<v0x600001ea2f40_0, 0, 32> {1 0 0};
    %load/vec4 v0x600001ea3570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea3570_0, 0, 32;
T_11.18 ;
    %load/vec4 v0x600001ea2fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2fd0_0, 0, 32;
    %jmp T_11.16;
T_11.17 ;
    %load/vec4 v0x600001ea3570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.20, 4;
    %vpi_call/w 3 260 "$display", "  PASS: 4 words stored correctly" {0 0 0};
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v0x600001ea2eb0_0;
    %load/vec4 v0x600001ea3570_0;
    %add;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
T_11.21 ;
    %vpi_call/w 3 266 "$display", "\000" {0 0 0};
    %vpi_call/w 3 267 "$display", "[TEST 5] Round-trip: LOAD from ext, then STORE back" {0 0 0};
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001eada70, 4, 0;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 40;
    %pushi/vec4 1536, 0, 20;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 32, 0, 12;
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 16384, 0, 40;
    %pushi/vec4 1536, 0, 20;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 32, 0, 12;
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %pushi/vec4 3735879680, 0, 256;
    %store/vec4 v0x600001ea2f40_0, 0, 256;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001eada70, 4;
    %store/vec4 v0x600001ea20a0_0, 0, 256;
    %load/vec4 v0x600001ea20a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001ea2f40_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_11.22, 4;
    %vpi_call/w 3 278 "$display", "  PASS: Round-trip data = 0x%h", &PV<v0x600001ea20a0_0, 0, 32> {0 0 0};
    %jmp T_11.23;
T_11.22 ;
    %vpi_call/w 3 280 "$display", "  FAIL: Round-trip data = 0x%h, expected 0x%h", &PV<v0x600001ea20a0_0, 0, 32>, &PV<v0x600001ea2f40_0, 0, 32> {0 0 0};
    %load/vec4 v0x600001ea2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
T_11.23 ;
    %vpi_call/w 3 287 "$display", "\000" {0 0 0};
    %vpi_call/w 3 288 "$display", "[TEST 6] 2D LOAD: 2 rows x 2 cols" {0 0 0};
    %pushi/vec4 2852126720, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001eada70, 4, 0;
    %pushi/vec4 2852126721, 0, 256;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001eada70, 4, 0;
    %pushi/vec4 2852126736, 0, 256;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001eada70, 4, 0;
    %pushi/vec4 2852126737, 0, 256;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001eada70, 4, 0;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 40;
    %pushi/vec4 1792, 0, 20;
    %pushi/vec4 2, 0, 12;
    %pushi/vec4 2, 0, 12;
    %pushi/vec4 64, 0, 12;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x600001ea1e60_0, 0, 12;
    %store/vec4 v0x600001ea1d40_0, 0, 12;
    %store/vec4 v0x600001ea1c20_0, 0, 12;
    %store/vec4 v0x600001ea1f80_0, 0, 12;
    %store/vec4 v0x600001ea1dd0_0, 0, 20;
    %store/vec4 v0x600001ea1cb0_0, 0, 40;
    %store/vec4 v0x600001ea2010_0, 0, 8;
    %callf/vec4 TD_tb_dma_axi.make_dma_cmd, S_0x10fe10720;
    %store/vec4 v0x600001ea1b90_0, 0, 128;
    %fork TD_tb_dma_axi.issue_cmd, S_0x10fe105b0;
    %join;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ea3180, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 2852126720, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.28, 4;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ea3180, 4;
    %parti/s 32, 0, 2;
    %pushi/vec4 2852126721, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.28;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.27, 10;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ea3180, 4;
    %parti/s 32, 0, 2;
    %pushi/vec4 2852126736, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.26, 9;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ea3180, 4;
    %parti/s 32, 0, 2;
    %pushi/vec4 2852126737, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %vpi_call/w 3 301 "$display", "  PASS: 2x2 data loaded correctly" {0 0 0};
    %jmp T_11.25;
T_11.24 ;
    %vpi_call/w 3 303 "$display", "  FAIL: 2D load mismatch" {0 0 0};
    %vpi_call/w 3 304 "$display", "    SRAM[56]=0x%h (expect AA000000)", &APV<v0x600001ea3180, 56, 0, 32> {0 0 0};
    %vpi_call/w 3 305 "$display", "    SRAM[57]=0x%h (expect AA000001)", &APV<v0x600001ea3180, 57, 0, 32> {0 0 0};
    %vpi_call/w 3 306 "$display", "    SRAM[58]=0x%h (expect AA000010)", &APV<v0x600001ea3180, 58, 0, 32> {0 0 0};
    %vpi_call/w 3 307 "$display", "    SRAM[59]=0x%h (expect AA000011)", &APV<v0x600001ea3180, 59, 0, 32> {0 0 0};
    %load/vec4 v0x600001ea2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ea2eb0_0, 0, 32;
T_11.25 ;
    %vpi_call/w 3 314 "$display", "\000" {0 0 0};
    %vpi_call/w 3 315 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 316 "$display", "DMA TEST SUMMARY: 6 tests, %0d errors", v0x600001ea2eb0_0 {0 0 0};
    %vpi_call/w 3 317 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x600001ea2eb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.29, 4;
    %vpi_call/w 3 320 "$display", ">>> ALL DMA TESTS PASSED! <<<" {0 0 0};
    %jmp T_11.30;
T_11.29 ;
    %vpi_call/w 3 322 "$display", ">>> DMA TESTS FAILED <<<" {0 0 0};
T_11.30 ;
    %vpi_call/w 3 324 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x10fe13ff0;
T_12 ;
    %delay 500000000, 0;
    %vpi_call/w 3 327 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 327 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_dma_axi.v";
    "rtl/memory/axi_memory_model.v";
    "rtl/core/dma_engine.v";
