{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466618069991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466618069995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 14:54:29 2016 " "Processing started: Wed Jun 22 14:54:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466618069995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466618069995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prime_factorization -c prime_factorization " "Command: quartus_map --read_settings_files=on --write_settings_files=off prime_factorization -c prime_factorization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466618069997 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466618070764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fatorador_top " "Found entity 1: fatorador_top" {  } { { "../fatorador_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618070962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618070962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618070966 ""} { "Info" "ISGN_ENTITY_NAME" "2 fatorador_engine " "Found entity 2: fatorador_engine" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618070966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618070966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618070997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618070997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../hex_to_7seg.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618071020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618071020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fatorador_top " "Elaborating entity \"fatorador_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466618071176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fatorador_engine fatorador_engine:fatorador_engine_00 " "Elaborating entity \"fatorador_engine\" for hierarchy \"fatorador_engine:fatorador_engine_00\"" {  } { { "../fatorador_top.v" "fatorador_engine_00" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618071186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fatorador_engine.v(59) " "Verilog HDL assignment warning at fatorador_engine.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466618071194 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(73) " "Verilog HDL Always Construct warning at fatorador_engine.v(73): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071195 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(74) " "Verilog HDL Always Construct warning at fatorador_engine.v(74): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071195 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(75) " "Verilog HDL Always Construct warning at fatorador_engine.v(75): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071195 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(75) " "Verilog HDL Always Construct warning at fatorador_engine.v(75): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071196 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(76) " "Verilog HDL Always Construct warning at fatorador_engine.v(76): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071196 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(76) " "Verilog HDL Always Construct warning at fatorador_engine.v(76): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071196 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(77) " "Verilog HDL Always Construct warning at fatorador_engine.v(77): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071197 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fatorador_engine.v(77) " "Verilog HDL assignment warning at fatorador_engine.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466618071197 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(80) " "Verilog HDL Always Construct warning at fatorador_engine.v(80): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071197 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(80) " "Verilog HDL Always Construct warning at fatorador_engine.v(80): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071198 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx fatorador_engine.v(81) " "Verilog HDL Always Construct warning at fatorador_engine.v(81): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071198 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fatorador_engine.v(81) " "Verilog HDL assignment warning at fatorador_engine.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466618071199 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i fatorador_engine.v(84) " "Verilog HDL Always Construct warning at fatorador_engine.v(84): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466618071200 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fatorador_engine.v(84) " "Verilog HDL assignment warning at fatorador_engine.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466618071200 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466618071204 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idx fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"idx\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466618071205 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466618071206 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466618071207 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466618071207 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 fatorador_engine.v(50) " "Verilog HDL Always Construct warning at fatorador_engine.v(50): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466618071208 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready fatorador_engine.v(13) " "Output port \"ready\" at fatorador_engine.v(13) has no driver" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466618071212 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] fatorador_engine.v(50) " "Inferred latch for \"out3\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071221 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] fatorador_engine.v(50) " "Inferred latch for \"out3\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071221 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] fatorador_engine.v(50) " "Inferred latch for \"out3\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071222 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] fatorador_engine.v(50) " "Inferred latch for \"out3\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071222 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] fatorador_engine.v(50) " "Inferred latch for \"out3\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071222 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] fatorador_engine.v(50) " "Inferred latch for \"out3\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071222 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] fatorador_engine.v(50) " "Inferred latch for \"out3\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071223 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[7\] fatorador_engine.v(50) " "Inferred latch for \"out3\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071223 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[8\] fatorador_engine.v(50) " "Inferred latch for \"out3\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071223 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[9\] fatorador_engine.v(50) " "Inferred latch for \"out3\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071223 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[10\] fatorador_engine.v(50) " "Inferred latch for \"out3\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071224 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[11\] fatorador_engine.v(50) " "Inferred latch for \"out3\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071224 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[12\] fatorador_engine.v(50) " "Inferred latch for \"out3\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071224 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[13\] fatorador_engine.v(50) " "Inferred latch for \"out3\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071225 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[14\] fatorador_engine.v(50) " "Inferred latch for \"out3\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071225 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[15\] fatorador_engine.v(50) " "Inferred latch for \"out3\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071225 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] fatorador_engine.v(50) " "Inferred latch for \"out2\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071225 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] fatorador_engine.v(50) " "Inferred latch for \"out2\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071225 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] fatorador_engine.v(50) " "Inferred latch for \"out2\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071226 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] fatorador_engine.v(50) " "Inferred latch for \"out2\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071226 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] fatorador_engine.v(50) " "Inferred latch for \"out2\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071226 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] fatorador_engine.v(50) " "Inferred latch for \"out2\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071226 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] fatorador_engine.v(50) " "Inferred latch for \"out2\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071226 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] fatorador_engine.v(50) " "Inferred latch for \"out2\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071227 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] fatorador_engine.v(50) " "Inferred latch for \"out2\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071227 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] fatorador_engine.v(50) " "Inferred latch for \"out2\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071227 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] fatorador_engine.v(50) " "Inferred latch for \"out2\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071228 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] fatorador_engine.v(50) " "Inferred latch for \"out2\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071228 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] fatorador_engine.v(50) " "Inferred latch for \"out2\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071228 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] fatorador_engine.v(50) " "Inferred latch for \"out2\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071228 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] fatorador_engine.v(50) " "Inferred latch for \"out2\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071229 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] fatorador_engine.v(50) " "Inferred latch for \"out2\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071229 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] fatorador_engine.v(50) " "Inferred latch for \"out1\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071229 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] fatorador_engine.v(50) " "Inferred latch for \"out1\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071229 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] fatorador_engine.v(50) " "Inferred latch for \"out1\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071230 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] fatorador_engine.v(50) " "Inferred latch for \"out1\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071230 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] fatorador_engine.v(50) " "Inferred latch for \"out1\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071230 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] fatorador_engine.v(50) " "Inferred latch for \"out1\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071230 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] fatorador_engine.v(50) " "Inferred latch for \"out1\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071230 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] fatorador_engine.v(50) " "Inferred latch for \"out1\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071231 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] fatorador_engine.v(50) " "Inferred latch for \"out1\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071231 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] fatorador_engine.v(50) " "Inferred latch for \"out1\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071231 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] fatorador_engine.v(50) " "Inferred latch for \"out1\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071231 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] fatorador_engine.v(50) " "Inferred latch for \"out1\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071231 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] fatorador_engine.v(50) " "Inferred latch for \"out1\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071232 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] fatorador_engine.v(50) " "Inferred latch for \"out1\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071232 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] fatorador_engine.v(50) " "Inferred latch for \"out1\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071232 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] fatorador_engine.v(50) " "Inferred latch for \"out1\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071233 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] fatorador_engine.v(50) " "Inferred latch for \"out0\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071233 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] fatorador_engine.v(50) " "Inferred latch for \"out0\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071233 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] fatorador_engine.v(50) " "Inferred latch for \"out0\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071234 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] fatorador_engine.v(50) " "Inferred latch for \"out0\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071234 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] fatorador_engine.v(50) " "Inferred latch for \"out0\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071234 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] fatorador_engine.v(50) " "Inferred latch for \"out0\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071235 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] fatorador_engine.v(50) " "Inferred latch for \"out0\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071235 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] fatorador_engine.v(50) " "Inferred latch for \"out0\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071235 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[8\] fatorador_engine.v(50) " "Inferred latch for \"out0\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071236 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[9\] fatorador_engine.v(50) " "Inferred latch for \"out0\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071236 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[10\] fatorador_engine.v(50) " "Inferred latch for \"out0\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071236 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[11\] fatorador_engine.v(50) " "Inferred latch for \"out0\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071237 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[12\] fatorador_engine.v(50) " "Inferred latch for \"out0\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071237 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[13\] fatorador_engine.v(50) " "Inferred latch for \"out0\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071237 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[14\] fatorador_engine.v(50) " "Inferred latch for \"out0\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071237 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[15\] fatorador_engine.v(50) " "Inferred latch for \"out0\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071238 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071238 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071239 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071239 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071240 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071240 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071241 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071241 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071241 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071241 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071242 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071242 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071242 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071243 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071243 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071243 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[0\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[0\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071243 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071244 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071244 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071244 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071244 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071245 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071245 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071245 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071245 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071246 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071246 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071246 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071246 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071247 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071247 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071247 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[1\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[1\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071247 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071248 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071248 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071248 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071248 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071249 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071249 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071249 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071249 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071250 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071250 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071250 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071250 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071251 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071251 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071251 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[2\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[2\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071251 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[0\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071252 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[1\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071252 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[2\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071252 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[3\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071252 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[4\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071253 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[5\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071253 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[6\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071253 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[7\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071253 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[8\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071254 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[9\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071254 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[10\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071254 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[11\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071254 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[12\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071255 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[13\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071255 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[14\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071256 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primes_buff\[3\]\[15\] fatorador_engine.v(50) " "Inferred latch for \"primes_buff\[3\]\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071256 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[0\] fatorador_engine.v(50) " "Inferred latch for \"idx\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071257 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[1\] fatorador_engine.v(50) " "Inferred latch for \"idx\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071257 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[2\] fatorador_engine.v(50) " "Inferred latch for \"idx\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071258 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "idx\[3\] fatorador_engine.v(50) " "Inferred latch for \"idx\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071258 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] fatorador_engine.v(50) " "Inferred latch for \"i\[0\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071258 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] fatorador_engine.v(50) " "Inferred latch for \"i\[1\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071258 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] fatorador_engine.v(50) " "Inferred latch for \"i\[2\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071259 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] fatorador_engine.v(50) " "Inferred latch for \"i\[3\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071259 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] fatorador_engine.v(50) " "Inferred latch for \"i\[4\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071259 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] fatorador_engine.v(50) " "Inferred latch for \"i\[5\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071260 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] fatorador_engine.v(50) " "Inferred latch for \"i\[6\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071260 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] fatorador_engine.v(50) " "Inferred latch for \"i\[7\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071260 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] fatorador_engine.v(50) " "Inferred latch for \"i\[8\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071261 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] fatorador_engine.v(50) " "Inferred latch for \"i\[9\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071261 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] fatorador_engine.v(50) " "Inferred latch for \"i\[10\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071261 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] fatorador_engine.v(50) " "Inferred latch for \"i\[11\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071261 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] fatorador_engine.v(50) " "Inferred latch for \"i\[12\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071262 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] fatorador_engine.v(50) " "Inferred latch for \"i\[13\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071262 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] fatorador_engine.v(50) " "Inferred latch for \"i\[14\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071262 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] fatorador_engine.v(50) " "Inferred latch for \"i\[15\]\" at fatorador_engine.v(50)" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466618071263 "|fatorador_top|fatorador_engine:fatorador_engine_00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:bin_to_bcd_01 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:bin_to_bcd_01\"" {  } { { "../fatorador_top.v" "bin_to_bcd_01" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618071329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(16) " "Verilog HDL assignment warning at bin_to_bcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466618071330 "|fatorador|bin_to_bcd:bin_to_bcd_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(14) " "Verilog HDL assignment warning at bin_to_bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/bin_to_bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466618071330 "|fatorador|bin_to_bcd:bin_to_bcd_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:hex_to_7seg_00 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:hex_to_7seg_00\"" {  } { { "../fatorador_top.v" "hex_to_7seg_00" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618071334 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fatorador_engine:fatorador_engine_00\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fatorador_engine:fatorador_engine_00\|Div0\"" {  } { { "../fatorador_engine.v" "Div0" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466618072170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fatorador_engine:fatorador_engine_00\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fatorador_engine:fatorador_engine_00\|Mod0\"" {  } { { "../fatorador_engine.v" "Mod0" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466618072170 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466618072170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fatorador_engine:fatorador_engine_00\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fatorador_engine:fatorador_engine_00\|lpm_divide:Div0\"" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466618072317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fatorador_engine:fatorador_engine_00\|lpm_divide:Div0 " "Instantiated megafunction \"fatorador_engine:fatorador_engine_00\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072318 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466618072318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618072417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618072417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618072424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618072424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618072510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618072510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618072605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618072605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618072699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618072699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0\"" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466618072711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0 " "Instantiated megafunction \"fatorador_engine:fatorador_engine_00\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466618072711 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466618072711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/altera-quartus/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466618072795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466618072795 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1466618073420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[0\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[0\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073490 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[1\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073490 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[2\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073491 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[3\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073491 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[4\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[4\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073491 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[5\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[5\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073491 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[7\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[7\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073491 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[6\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[6\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073492 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[0\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[0\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073492 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[1\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073492 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[2\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073492 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[3\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073493 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[4\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[4\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073493 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[5\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[5\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073493 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[7\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[7\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073493 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[6\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[6\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073494 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[0\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[0\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[0\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073494 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[1\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073494 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[2\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073495 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[3\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073495 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[4\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[4\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[4\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073495 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[5\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[5\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[5\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073495 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[7\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[7\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[7\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073496 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[6\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[6\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[6\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073496 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|idx\[1\] " "Latch fatorador_engine:fatorador_engine_00\|idx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|idx\[1\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|idx\[1\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073496 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|idx\[2\] " "Latch fatorador_engine:fatorador_engine_00\|idx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|idx\[2\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|idx\[2\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073496 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|idx\[3\] " "Latch fatorador_engine:fatorador_engine_00\|idx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|idx\[3\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|idx\[3\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073497 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[8\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[8\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073497 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[8\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[8\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073497 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[8\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[8\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[8\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073498 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[9\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[9\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073498 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[9\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[9\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073498 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[9\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[9\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[9\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073499 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[10\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[10\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073499 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[10\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[10\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073500 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[10\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[10\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[10\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073500 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[11\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[11\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[11\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073500 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[11\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[11\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[11\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073501 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[11\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[11\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[11\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073501 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[12\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[12\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[12\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073501 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[12\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[12\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[12\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073502 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[12\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[12\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[12\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073502 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[13\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[13\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[13\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073502 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[13\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[13\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[13\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073503 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[13\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[13\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[13\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073503 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[14\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[14\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[14\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073504 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[14\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[14\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[14\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073504 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[14\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[14\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[14\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073504 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[15\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[15\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[15\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073505 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[15\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[15\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[15\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073505 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[15\] " "Latch fatorador_engine:fatorador_engine_00\|primes_buff\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fatorador_engine:fatorador_engine_00\|i\[15\] " "Ports D and ENA on the latch are fed by the same signal fatorador_engine:fatorador_engine_00\|i\[15\]" {  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466618073506 ""}  } { { "../fatorador_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/prime_factorization/fatorador_engine.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466618073506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466618084385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466618084890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466618084890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1051 " "Implemented 1051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466618085139 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466618085139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466618085139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466618085139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466618085172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 14:54:45 2016 " "Processing ended: Wed Jun 22 14:54:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466618085172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466618085172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466618085172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466618085172 ""}
