Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f78192ae7245442bb7e660bf91229eed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cnn_top_behav xil_defaultlib.tb_cnn_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'max_pooling_mult' does not have a parameter named DATABITS [C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/cnn_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 56 differs from formal bit length 8 for port 'dense_out' [C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sim_1/new/tb_top.v:25]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 56 for port 'data_o' [C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/cnn_top.v:252]
WARNING: [VRFC 10-3705] select index 7 into 'add_output' is out of bounds [C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/add_output.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/ROM.v" Line 1. Module rom(RAM_WIDTH=288,RAM_DEPTH=1,INIT_FILE="mini_conv0_kernel.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/ROM.v" Line 1. Module rom(RAM_DEPTH=1,INIT_FILE="mini_conv0_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/ROM.v" Line 1. Module rom(RAM_WIDTH=2304,RAM_DEPTH=1,INIT_FILE="mini_conv1_kernel.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/ROM.v" Line 1. Module rom(RAM_WIDTH=64,RAM_DEPTH=1,INIT_FILE="mini_conv1_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" Line 1. Module MaxUnit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_3_buffer(K=1)
Compiling module xil_defaultlib.rom(RAM_WIDTH=288,RAM_DEPTH=1,IN...
Compiling module xil_defaultlib.rom(RAM_DEPTH=1,INIT_FILE="mini_...
Compiling module xil_defaultlib.floatMult
Compiling module xil_defaultlib.floatAdd
Compiling module xil_defaultlib.processingElement
Compiling module xil_defaultlib.convUnit
Compiling module xil_defaultlib.convLayerSingle(H=24,W=24)
Compiling module xil_defaultlib.convLayerMulti(H=24,W=24,K=4)
Compiling module xil_defaultlib.add_output(D=1,K=4)
Compiling module xil_defaultlib.conv_top(KERNELFILE="mini_conv0_...
Compiling module xil_defaultlib.relu(D=4,W=24)
Compiling module xil_defaultlib.floatComp
Compiling module xil_defaultlib.MaxUnit
Compiling module xil_defaultlib.max_pooling_single(D=4,W=24,H=24...
Compiling module xil_defaultlib.max_pooling_mult(D=4)
Compiling module xil_defaultlib.line_3_buffer(W=12,K=4)
Compiling module xil_defaultlib.rom(RAM_WIDTH=2304,RAM_DEPTH=1,I...
Compiling module xil_defaultlib.rom(RAM_WIDTH=64,RAM_DEPTH=1,INI...
Compiling module xil_defaultlib.convLayerSingle(H=12,W=12)
Compiling module xil_defaultlib.convLayerMulti(H=12,W=12,K=8)
Compiling module xil_defaultlib.add_output(H=12)
Compiling module xil_defaultlib.conv_top(K=8)
Compiling module xil_defaultlib.relu(D=8,W=12)
Compiling module xil_defaultlib.max_pooling_single(D=8,W=12,H=12...
Compiling module xil_defaultlib.max_pooling_mult(D=8,H=12,W=12)
Compiling module xil_defaultlib.line_3_buffer(W=6,K=8)
Compiling module xil_defaultlib.rom(RAM_WIDTH=6912,RAM_DEPTH=1,I...
Compiling module xil_defaultlib.rom(RAM_WIDTH=96,RAM_DEPTH=1,INI...
Compiling module xil_defaultlib.convLayerSingle_default
Compiling module xil_defaultlib.convLayerMulti(K=12)
Compiling module xil_defaultlib.add_output(D=8,H=6,K=12)
Compiling module xil_defaultlib.conv_top(D=8,H=6,W=6,K=12)
Compiling module xil_defaultlib.relu(D=12,W=6)
Compiling module xil_defaultlib.max_pooling_single(D=12,W=6,H=6)
Compiling module xil_defaultlib.max_pooling_mult(D=12,H=6,W=6)
Compiling module xil_defaultlib.rom(RAM_WIDTH=8,RAM_DEPTH=64,INI...
Compiling module xil_defaultlib.rom(RAM_WIDTH=288,RAM_DEPTH=192,...
Compiling module xil_defaultlib.dense_opt(BIASFILE="mini_dense0_...
Compiling module xil_defaultlib.rom(RAM_WIDTH=56,RAM_DEPTH=64,IN...
Compiling module xil_defaultlib.dense_opt2_default
Compiling module xil_defaultlib.dense_top
Compiling module xil_defaultlib.cnn_top
Compiling module xil_defaultlib.tb_cnn_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cnn_top_behav
