{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716574659000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716574659001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:17:38 2024 " "Processing started: Fri May 24 15:17:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716574659001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574659001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyect2 -c proyect2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyect2 -c proyect2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574659001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716574659713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716574659714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4-arch " "Found design unit 1: cont_4-arch" {  } { { "cont_4.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/cont_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678522 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4 " "Found entity 1: cont_4" {  } { { "cont_4.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/cont_4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_2_4-arch " "Found design unit 1: deco_2_4-arch" {  } { { "deco_2_4.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/deco_2_4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678529 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_2_4 " "Found entity 1: deco_2_4" {  } { { "deco_2_4.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/deco_2_4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proyect2-arch " "Found design unit 1: proyect2-arch" {  } { { "proyect2.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/proyect2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678533 ""} { "Info" "ISGN_ENTITY_NAME" "1 proyect2 " "Found entity 1: proyect2" {  } { { "proyect2.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/proyect2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_4-arch " "Found design unit 1: mult_4-arch" {  } { { "mult_4.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/mult_4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_4 " "Found entity 1: mult_4" {  } { { "mult_4.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/mult_4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elimina_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elimina_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elimina_rebote-rtl " "Found design unit 1: elimina_rebote-rtl" {  } { { "elimina_rebote.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/elimina_rebote.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678541 ""} { "Info" "ISGN_ENTITY_NAME" "1 elimina_rebote " "Found entity 1: elimina_rebote" {  } { { "elimina_rebote.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/elimina_rebote.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-arch " "Found design unit 1: BCD-arch" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678546 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716574678558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716574678890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { { 128 952 1144 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716574678945 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_int BCD.vhd(16) " "VHDL Process Statement warning at BCD.vhd(16): inferring latch(es) for signal or variable \"num_int\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716574678962 "|Block1|BCD:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_int\[0\] BCD.vhd(18) " "Inferred latch for \"num_int\[0\]\" at BCD.vhd(18)" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678964 "|Block1|BCD:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_int\[1\] BCD.vhd(18) " "Inferred latch for \"num_int\[1\]\" at BCD.vhd(18)" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678964 "|Block1|BCD:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_int\[2\] BCD.vhd(18) " "Inferred latch for \"num_int\[2\]\" at BCD.vhd(18)" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678964 "|Block1|BCD:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_int\[3\] BCD.vhd(18) " "Inferred latch for \"num_int\[3\]\" at BCD.vhd(18)" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/BCD.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574678964 "|Block1|BCD:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elimina_rebote elimina_rebote:inst3 " "Elaborating entity \"elimina_rebote\" for hierarchy \"elimina_rebote:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { { 504 680 824 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716574679007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4 mult_4:inst4 " "Elaborating entity \"mult_4\" for hierarchy \"mult_4:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { { 328 360 536 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716574679034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_4 cont_4:inst1 " "Elaborating entity \"cont_4\" for hierarchy \"cont_4:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { { 128 320 488 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716574679045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_2_4 deco_2_4:inst2 " "Elaborating entity \"deco_2_4\" for hierarchy \"deco_2_4:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { { 216 944 1136 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716574679061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[7\] VCC " "Pin \"Display\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect2_comp/Block1.bdf" { { 152 1232 1408 168 "Display\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716574681397 "|Block1|Display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716574681397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716574681526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716574682500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716574682500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716574682671 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716574682671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716574682671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716574682671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716574682696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:18:02 2024 " "Processing ended: Fri May 24 15:18:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716574682696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716574682696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716574682696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716574682696 ""}
