
*** Running vivado
    with args -log vga_gaussian_blur.vdi -applog -m64 -messageDb vivado.pb -mode batch -source vga_gaussian_blur.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source vga_gaussian_blur.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_gaussian_blur' is not ideal for floorplanning, since the cellview 'vga_gaussian_blur' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.664 ; gain = 275.812 ; free physical = 404 ; free virtual = 13811
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1235.684 ; gain = 37.016 ; free physical = 389 ; free virtual = 13803
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 119ea5225

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 133f1bfe8

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1651.176 ; gain = 0.000 ; free physical = 121 ; free virtual = 13454

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 133f1bfe8

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1651.176 ; gain = 0.000 ; free physical = 121 ; free virtual = 13454

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 185 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 166bb0580

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1651.176 ; gain = 0.000 ; free physical = 121 ; free virtual = 13453

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1651.176 ; gain = 0.000 ; free physical = 121 ; free virtual = 13453
Ending Logic Optimization Task | Checksum: 166bb0580

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1651.176 ; gain = 0.000 ; free physical = 121 ; free virtual = 13453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166bb0580

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1651.176 ; gain = 0.000 ; free physical = 121 ; free virtual = 13452
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.176 ; gain = 461.512 ; free physical = 121 ; free virtual = 13452
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.runs/impl_1/vga_gaussian_blur_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1683.203 ; gain = 0.000 ; free physical = 121 ; free virtual = 13444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1683.203 ; gain = 0.000 ; free physical = 121 ; free virtual = 13444

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1683.203 ; gain = 0.000 ; free physical = 121 ; free virtual = 13445
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 111 ; free virtual = 13440

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 111 ; free virtual = 13440

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 84ec98da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 111 ; free virtual = 13440
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1293dae0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 111 ; free virtual = 13440

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 1b4e05e1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 110 ; free virtual = 13440
Phase 1.2 Build Placer Netlist Model | Checksum: 1b4e05e1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 110 ; free virtual = 13440

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1b4e05e1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 110 ; free virtual = 13440
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b4e05e1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 110 ; free virtual = 13440
Phase 1 Placer Initialization | Checksum: 1b4e05e1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.191 ; gain = 12.988 ; free physical = 110 ; free virtual = 13440

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bb90cc60

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 106 ; free virtual = 13438

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bb90cc60

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 106 ; free virtual = 13438

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13faad2f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 105 ; free virtual = 13437

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14c395b68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 105 ; free virtual = 13438

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 129 ; free virtual = 13438
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438
Phase 3.4 Small Shape Detail Placement | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438
Phase 3 Detail Placement | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1392571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 14e4d368f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e4d368f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438
Ending Placer Task | Checksum: e6080bab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.203 ; gain = 37.000 ; free physical = 128 ; free virtual = 13438
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.203 ; gain = 37.008 ; free physical = 128 ; free virtual = 13438
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1720.203 ; gain = 0.000 ; free physical = 121 ; free virtual = 13435
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1720.203 ; gain = 0.000 ; free physical = 118 ; free virtual = 13429
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1720.203 ; gain = 0.000 ; free physical = 138 ; free virtual = 13428
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1720.203 ; gain = 0.000 ; free physical = 148 ; free virtual = 13428
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2c8f31ca ConstDB: 0 ShapeSum: b978d9e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8465938d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1726.203 ; gain = 6.000 ; free physical = 112 ; free virtual = 13360

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 8465938d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.203 ; gain = 20.000 ; free physical = 113 ; free virtual = 13344
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: fd7450c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.203 ; gain = 35.000 ; free physical = 113 ; free virtual = 13329

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bb253ec6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 111 ; free virtual = 13327

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 129deaa41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 111 ; free virtual = 13327
Phase 4 Rip-up And Reroute | Checksum: 129deaa41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 111 ; free virtual = 13327

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 129deaa41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 111 ; free virtual = 13327

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 129deaa41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 111 ; free virtual = 13327

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.561515 %
  Global Horizontal Routing Utilization  = 0.576287 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 129deaa41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 111 ; free virtual = 13327

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 129deaa41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 110 ; free virtual = 13326

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11ea6405d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 110 ; free virtual = 13326
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 110 ; free virtual = 13326

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.203 ; gain = 38.000 ; free physical = 109 ; free virtual = 13325
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1758.203 ; gain = 0.000 ; free physical = 106 ; free virtual = 13327
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.runs/impl_1/vga_gaussian_blur_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 15:18:16 2016...
