--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ControlUnit.twx ControlUnit.ncd -o ControlUnit.twr
ControlUnit.pcf

Design file:              ControlUnit.ncd
Physical constraint file: ControlUnit.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
arst        |    2.118(R)|      SLOW  |   -0.667(R)|      SLOW  |clk_BUFGP         |   0.000|
confirm     |    1.421(R)|      SLOW  |   -0.371(R)|      SLOW  |clk_BUFGP         |   0.000|
password<0> |    2.765(R)|      SLOW  |   -1.316(R)|      FAST  |clk_BUFGP         |   0.000|
password<1> |    2.856(R)|      SLOW  |   -1.159(R)|      FAST  |clk_BUFGP         |   0.000|
request     |    2.275(R)|      SLOW  |   -0.592(R)|      SLOW  |clk_BUFGP         |   0.000|
syskey<0>   |    2.648(R)|      SLOW  |   -1.004(R)|      FAST  |clk_BUFGP         |   0.000|
syskey<1>   |    2.701(R)|      SLOW  |   -1.352(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dbg_state<0>|         7.808(R)|      SLOW  |         4.176(R)|      FAST  |clk_BUFGP         |   0.000|
dbg_state<1>|         7.798(R)|      SLOW  |         4.182(R)|      FAST  |clk_BUFGP         |   0.000|
dbg_state<2>|         7.669(R)|      SLOW  |         4.103(R)|      FAST  |clk_BUFGP         |   0.000|
write_en    |         8.577(R)|      SLOW  |         4.582(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.250|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
configin<0>    |configout<0>   |    8.497|
configin<1>    |configout<1>   |    9.334|
configin<2>    |configout<2>   |   10.203|
configin<3>    |configout<3>   |    9.966|
configin<4>    |configout<4>   |   10.194|
configin<5>    |configout<5>   |   10.117|
configin<6>    |configout<6>   |   10.153|
configin<7>    |configout<7>   |    9.921|
configin<8>    |configout<8>   |    9.719|
configin<9>    |configout<9>   |    9.377|
configin<10>   |configout<10>  |    9.404|
configin<11>   |configout<11>  |    9.322|
configin<12>   |configout<12>  |    9.350|
configin<13>   |configout<13>  |    9.451|
configin<14>   |configout<14>  |    9.180|
configin<15>   |configout<15>  |    8.831|
configin<16>   |configout<16>  |    8.981|
configin<17>   |configout<17>  |    8.686|
configin<18>   |configout<18>  |    9.806|
configin<19>   |configout<19>  |    9.727|
configin<20>   |configout<20>  |   10.170|
configin<21>   |configout<21>  |    9.826|
configin<22>   |configout<22>  |   10.041|
configin<23>   |configout<23>  |   10.003|
configin<24>   |configout<24>  |   10.220|
configin<25>   |configout<25>  |    9.994|
configin<26>   |configout<26>  |   10.197|
configin<27>   |configout<27>  |    9.945|
configin<28>   |configout<28>  |    9.710|
configin<29>   |configout<29>  |    9.583|
configin<30>   |configout<30>  |    8.721|
configin<31>   |configout<31>  |    6.740|
configin<32>   |configout<32>  |    7.034|
configin<33>   |configout<33>  |    6.760|
configin<34>   |configout<34>  |    7.840|
---------------+---------------+---------+


Analysis completed Fri Feb 05 20:45:30 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



