{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 12:07:47 2011 " "Info: Processing started: Fri Apr 01 12:07:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry_4 -c ripple_carry_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry_4 -c ripple_carry_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C_in s\[3\] 9.310 ns Longest " "Info: Longest tpd from source pin \"C_in\" to destination pin \"s\[3\]\" is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns C_in 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'C_in'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_in } "NODE_NAME" } } { "../../ripple_carry_4.vhd" "" { Text "H:/MC613/ripple_carry_4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.319 ns) 3.906 ns full_adder:\\adders:0:fulladders\|C_OUT~0 2 COMB LCCOMB_X49_Y8_N26 3 " "Info: 2: + IC(2.561 ns) + CELL(0.319 ns) = 3.906 ns; Loc. = LCCOMB_X49_Y8_N26; Fanout = 3; COMB Node = 'full_adder:\\adders:0:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { C_in full_adder:\adders:0:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.521 ns) 4.745 ns full_adder:\\adders:2:fulladders\|C_OUT~2 3 COMB LCCOMB_X49_Y8_N30 3 " "Info: 3: + IC(0.318 ns) + CELL(0.521 ns) = 4.745 ns; Loc. = LCCOMB_X49_Y8_N30; Fanout = 3; COMB Node = 'full_adder:\\adders:2:fulladders\|C_OUT~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { full_adder:\adders:0:fulladders|C_OUT~0 full_adder:\adders:2:fulladders|C_OUT~2 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 5.239 ns full_adder:\\adders:3:fulladders\|OUTPUT 4 COMB LCCOMB_X49_Y8_N16 1 " "Info: 4: + IC(0.316 ns) + CELL(0.178 ns) = 5.239 ns; Loc. = LCCOMB_X49_Y8_N16; Fanout = 1; COMB Node = 'full_adder:\\adders:3:fulladders\|OUTPUT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { full_adder:\adders:2:fulladders|C_OUT~2 full_adder:\adders:3:fulladders|OUTPUT } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(2.850 ns) 9.310 ns s\[3\] 5 PIN PIN_Y19 0 " "Info: 5: + IC(1.221 ns) + CELL(2.850 ns) = 9.310 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 's\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { full_adder:\adders:3:fulladders|OUTPUT s[3] } "NODE_NAME" } } { "../../ripple_carry_4.vhd" "" { Text "H:/MC613/ripple_carry_4.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.894 ns ( 52.57 % ) " "Info: Total cell delay = 4.894 ns ( 52.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 47.43 % ) " "Info: Total interconnect delay = 4.416 ns ( 47.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { C_in full_adder:\adders:0:fulladders|C_OUT~0 full_adder:\adders:2:fulladders|C_OUT~2 full_adder:\adders:3:fulladders|OUTPUT s[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { C_in {} C_in~combout {} full_adder:\adders:0:fulladders|C_OUT~0 {} full_adder:\adders:2:fulladders|C_OUT~2 {} full_adder:\adders:3:fulladders|OUTPUT {} s[3] {} } { 0.000ns 0.000ns 2.561ns 0.318ns 0.316ns 1.221ns } { 0.000ns 1.026ns 0.319ns 0.521ns 0.178ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 12:07:47 2011 " "Info: Processing ended: Fri Apr 01 12:07:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
