{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750122622634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750122622635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 19:10:22 2025 " "Processing started: Mon Jun 16 19:10:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750122622635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122622635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NPU_MATRIX -c NPU_MATRIX " "Command: quartus_map --read_settings_files=on --write_settings_files=off NPU_MATRIX -c NPU_MATRIX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122622635 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1750122623601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_npu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_npu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_NPU " "Found entity 1: tb_NPU" {  } { { "tb_NPU.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/tb_NPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_BaudRate_generator.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_BaudRate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rs232_rx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rs232_tx.sv(93) " "Verilog HDL information at UART_rs232_tx.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_tx.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1750122641356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641358 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UART UART.sv(11) " "Verilog Module Declaration warning at UART.sv(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UART\"" {  } { { "UART.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART.sv" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bytescounterrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file bytescounterrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bytesCounterRX " "Found entity 1: bytesCounterRX" {  } { { "bytesCounterRX.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/bytesCounterRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/sevenSeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Found entity 1: RAM1" {  } { { "RAM1.v" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/RAM1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "npu.sv 1 1 " "Found 1 design units, including 1 entities, in source file npu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NPU " "Found entity 1: NPU" {  } { { "NPU.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/NPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/memory_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/memory_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Out " "Found entity 1: Memory_Out" {  } { { "output_files/Memory_Out.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/output_files/Memory_Out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/baud_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750122641541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp TOP.sv(28) " "Verilog HDL or VHDL warning at TOP.sv(28): object \"temp\" assigned a value but never read" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750122641548 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TOP.sv(36) " "Verilog HDL assignment warning at TOP.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122641548 "|TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.sv(119) " "Verilog HDL assignment warning at TOP.sv(119): truncated value with size 32 to match size of target (2)" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122641548 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART:uart\"" {  } { { "TOP.sv" "uart" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx UART:uart\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"UART:uart\|UART_rs232_rx:I_RS232RX\"" {  } { { "UART.sv" "I_RS232RX" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rs232_rx.sv(99) " "Verilog HDL assignment warning at UART_rs232_rx.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "UART_rs232_rx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_rx.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122641559 "|TOP|UART:uart|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rs232_rx.sv(110) " "Verilog HDL assignment warning at UART_rs232_rx.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "UART_rs232_rx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_rx.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122641559 "|TOP|UART:uart|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx UART:uart\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"UART:uart\|UART_rs232_tx:I_RS232TX\"" {  } { { "UART.sv" "I_RS232TX" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641562 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TxEn UART_rs232_tx.sv(52) " "Verilog HDL Always Construct warning at UART_rs232_tx.sv(52): variable \"TxEn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_tx.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1750122641565 "|TOP|UART:uart|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rs232_tx.sv(105) " "Verilog HDL assignment warning at UART_rs232_tx.sv(105): truncated value with size 32 to match size of target (4)" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_tx.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122641565 "|TOP|UART:uart|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rs232_tx.sv(125) " "Verilog HDL assignment warning at UART_rs232_tx.sv(125): truncated value with size 32 to match size of target (5)" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART_rs232_tx.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122641565 "|TOP|UART:uart|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator UART:uart\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"UART:uart\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "UART.sv" "I_BAUDGEN" { Text "C:/Users/hp/Documents/NPU_MATRIX/UART.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytesCounterRX bytesCounterRX:counterRX " "Elaborating entity \"bytesCounterRX\" for hierarchy \"bytesCounterRX:counterRX\"" {  } { { "TOP.sv" "counterRX" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "TOP.sv" "mem" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1 Memory:mem\|RAM1:ram1 " "Elaborating entity \"RAM1\" for hierarchy \"Memory:mem\|RAM1:ram1\"" {  } { { "Memory.sv" "ram1" { Text "C:/Users/hp/Documents/NPU_MATRIX/Memory.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAM1.v" "altsyncram_component" { Text "C:/Users/hp/Documents/NPU_MATRIX/RAM1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAM1.v" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/RAM1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750122641735 ""}  } { { "RAM1.v" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/RAM1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750122641735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adl1 " "Found entity 1: altsyncram_adl1" {  } { { "db/altsyncram_adl1.tdf" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/db/altsyncram_adl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750122641875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122641875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adl1 Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component\|altsyncram_adl1:auto_generated " "Elaborating entity \"altsyncram_adl1\" for hierarchy \"Memory:mem\|RAM1:ram1\|altsyncram:altsyncram_component\|altsyncram_adl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122641876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NPU NPU:npu " "Elaborating entity \"NPU\" for hierarchy \"NPU:npu\"" {  } { { "TOP.sv" "npu" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter NPU:npu\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"NPU:npu\|counter:counter_inst\"" {  } { { "NPU.sv" "counter_inst" { Text "C:/Users/hp/Documents/NPU_MATRIX/NPU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(15) " "Verilog HDL assignment warning at counter.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/counter.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122642108 "|NPU|counter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor NPU:npu\|processor:p00 " "Elaborating entity \"processor\" for hierarchy \"NPU:npu\|processor:p00\"" {  } { { "NPU.sv" "p00" { Text "C:/Users/hp/Documents/NPU_MATRIX/NPU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processor.sv(21) " "Verilog HDL assignment warning at processor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "processor.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/processor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122642112 "|NPU|processor:p00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor NPU:npu\|processor:p01 " "Elaborating entity \"processor\" for hierarchy \"NPU:npu\|processor:p01\"" {  } { { "NPU.sv" "p01" { Text "C:/Users/hp/Documents/NPU_MATRIX/NPU.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processor.sv(21) " "Verilog HDL assignment warning at processor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "processor.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/processor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122642119 "|TOP|NPU:npu|processor:p01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor NPU:npu\|processor:p02 " "Elaborating entity \"processor\" for hierarchy \"NPU:npu\|processor:p02\"" {  } { { "NPU.sv" "p02" { Text "C:/Users/hp/Documents/NPU_MATRIX/NPU.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processor.sv(21) " "Verilog HDL assignment warning at processor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "processor.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/processor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122642125 "|TOP|NPU:npu|processor:p02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor NPU:npu\|processor:p03 " "Elaborating entity \"processor\" for hierarchy \"NPU:npu\|processor:p03\"" {  } { { "NPU.sv" "p03" { Text "C:/Users/hp/Documents/NPU_MATRIX/NPU.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processor.sv(21) " "Verilog HDL assignment warning at processor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "processor.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/processor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750122642132 "|TOP|NPU:npu|processor:p03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytesCounterRX bytesCounterRX:address_out " "Elaborating entity \"bytesCounterRX\" for hierarchy \"bytesCounterRX:address_out\"" {  } { { "TOP.sv" "address_out" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Out Memory_Out:mem_out " "Elaborating entity \"Memory_Out\" for hierarchy \"Memory_Out:mem_out\"" {  } { { "TOP.sv" "mem_out" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:display0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:display0\"" {  } { { "TOP.sv" "display0" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122642287 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750122644407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750122645228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750122646123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Documents/NPU_MATRIX/output_files/NPU_MATRIX.map.smsg " "Generated suppressed messages file C:/Users/hp/Documents/NPU_MATRIX/output_files/NPU_MATRIX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122646486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750122646926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750122646926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "press " "No output dependent on input pin \"press\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|press"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[0\] " "No output dependent on input pin \"addresstest\[0\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[1\] " "No output dependent on input pin \"addresstest\[1\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[2\] " "No output dependent on input pin \"addresstest\[2\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[3\] " "No output dependent on input pin \"addresstest\[3\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[4\] " "No output dependent on input pin \"addresstest\[4\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[5\] " "No output dependent on input pin \"addresstest\[5\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[6\] " "No output dependent on input pin \"addresstest\[6\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addresstest\[7\] " "No output dependent on input pin \"addresstest\[7\]\"" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/NPU_MATRIX/TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750122647301 "|TOP|addresstest[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750122647301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "980 " "Implemented 980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750122647310 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750122647310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "802 " "Implemented 802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750122647310 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750122647310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750122647310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750122647375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 19:10:47 2025 " "Processing ended: Mon Jun 16 19:10:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750122647375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750122647375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750122647375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750122647375 ""}
