<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p727" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_727{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_727{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_727{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_727{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_727{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_727{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_727{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t8_727{left:70px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_727{left:70px;bottom:1010px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_727{left:70px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tb_727{left:70px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tc_727{left:70px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_727{left:70px;bottom:935px;letter-spacing:-0.28px;word-spacing:-0.34px;}
#te_727{left:70px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_727{left:70px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_727{left:70px;bottom:877px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#th_727{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ti_727{left:70px;bottom:836px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tj_727{left:70px;bottom:809px;}
#tk_727{left:96px;bottom:813px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tl_727{left:96px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_727{left:70px;bottom:770px;}
#tn_727{left:96px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_727{left:96px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_727{left:70px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_727{left:70px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_727{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_727{left:70px;bottom:639px;letter-spacing:0.13px;}
#tt_727{left:152px;bottom:639px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_727{left:70px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tv_727{left:70px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_727{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_727{left:70px;bottom:565px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_727{left:70px;bottom:539px;}
#tz_727{left:96px;bottom:542px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t10_727{left:70px;bottom:516px;}
#t11_727{left:96px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t12_727{left:96px;bottom:503px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_727{left:96px;bottom:486px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t14_727{left:70px;bottom:459px;}
#t15_727{left:96px;bottom:463px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t16_727{left:96px;bottom:446px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t17_727{left:70px;bottom:420px;}
#t18_727{left:96px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_727{left:96px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1a_727{left:70px;bottom:356px;letter-spacing:-0.09px;}
#t1b_727{left:156px;bottom:356px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1c_727{left:70px;bottom:332px;letter-spacing:-0.16px;word-spacing:-1.35px;}
#t1d_727{left:70px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1e_727{left:70px;bottom:289px;}
#t1f_727{left:96px;bottom:292px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1g_727{left:96px;bottom:268px;}
#t1h_727{left:122px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_727{left:96px;bottom:244px;}
#t1j_727{left:122px;bottom:244px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#t1k_727{left:122px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_727{left:96px;bottom:204px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1m_727{left:96px;bottom:187px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#t1n_727{left:96px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_727{left:96px;bottom:146px;}
#t1p_727{left:122px;bottom:146px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#t1q_727{left:70px;bottom:119px;}
#t1r_727{left:96px;bottom:123px;letter-spacing:-0.17px;word-spacing:-0.46px;}

.s1_727{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_727{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_727{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_727{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_727{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_727{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts727" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg727Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg727" style="-webkit-user-select: none;"><object width="935" height="1210" data="727/727.svg" type="image/svg+xml" id="pdf727" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_727" class="t s1_727">Vol. 3B </span><span id="t2_727" class="t s1_727">20-13 </span>
<span id="t3_727" class="t s2_727">PERFORMANCE MONITORING </span>
<span id="t4_727" class="t s3_727">20.2.3.1 </span><span id="t5_727" class="t s3_727">AnyThread Counting and Software Evolution </span>
<span id="t6_727" class="t s4_727">The motivation for characterizing software workload over multiple software threads running on multiple logical </span>
<span id="t7_727" class="t s4_727">processors of the same processor core originates from a time earlier than the introduction of the AnyThread inter- </span>
<span id="t8_727" class="t s4_727">face in IA32_PERFEVTSELx and IA32_FIXED_CTR_CTRL. While AnyThread counting provides some benefits in </span>
<span id="t9_727" class="t s4_727">simple software environments of an earlier era, the evolution contemporary software environments introduce </span>
<span id="ta_727" class="t s4_727">certain concepts and pre-requisites that AnyThread counting does not comply with. </span>
<span id="tb_727" class="t s4_727">One example is the proliferation of software environments that support multiple virtual machines (VM) under VMX </span>
<span id="tc_727" class="t s4_727">(see Chapter 24, “Introduction to Virtual Machine Extensions”) where each VM represents a domain separated </span>
<span id="td_727" class="t s4_727">from one another. </span>
<span id="te_727" class="t s4_727">A Virtual Machine Monitor (VMM) that manages the VMs may allow an individual VM to employ performance moni- </span>
<span id="tf_727" class="t s4_727">toring facilities to profiles the performance characteristics of a workload. The use of the Anythread interface in </span>
<span id="tg_727" class="t s4_727">IA32_PERFEVTSELx and IA32_FIXED_CTR_CTRL is discouraged with software environments supporting virtualiza- </span>
<span id="th_727" class="t s4_727">tion or requiring domain separation. </span>
<span id="ti_727" class="t s4_727">Specifically, Intel recommends VMM: </span>
<span id="tj_727" class="t s5_727">• </span><span id="tk_727" class="t s4_727">Configure the MSR bitmap to cause VM-exits for WRMSR to IA32_PERFEVTSELx and IA32_FIXED_CTR_CTRL in </span>
<span id="tl_727" class="t s4_727">VMX non-Root operation (see Chapter 25 for additional information), </span>
<span id="tm_727" class="t s5_727">• </span><span id="tn_727" class="t s4_727">Clear the AnyThread bit of IA32_PERFEVTSELx and IA32_FIXED_CTR_CTRL in the MSR-load lists for VM exits </span>
<span id="to_727" class="t s4_727">and VM entries (see Chapter 25, Chapter 27, and Chapter 28). </span>
<span id="tp_727" class="t s4_727">Even when operating in simpler legacy software environments which might not emphasize the pre-requisites of a </span>
<span id="tq_727" class="t s4_727">virtualized software environment, the use of the AnyThread interface should be moderated and follow any event- </span>
<span id="tr_727" class="t s4_727">specific guidance where explicitly noted. </span>
<span id="ts_727" class="t s6_727">20.2.4 </span><span id="tt_727" class="t s6_727">Architectural Performance Monitoring Version 4 </span>
<span id="tu_727" class="t s4_727">Processors supporting architectural performance monitoring version 4 also supports version 1, 2, and 3, as well as </span>
<span id="tv_727" class="t s4_727">capability enumerated by CPUID leaf 0AH. Version 4 introduced a streamlined PMI overhead mitigation interface </span>
<span id="tw_727" class="t s4_727">that replaces the legacy semantic behavior but retains the same control interface in IA32_DEBUGCTL.Freeze_L- </span>
<span id="tx_727" class="t s4_727">BRs_On_PMI and Freeze_PerfMon_On_PMI. Specifically version 4 provides the following enhancements: </span>
<span id="ty_727" class="t s5_727">• </span><span id="tz_727" class="t s4_727">New indicators (LBR_FRZ, CTR_FRZ) in IA32_PERF_GLOBAL_STATUS, see Section 20.2.4.1. </span>
<span id="t10_727" class="t s5_727">• </span><span id="t11_727" class="t s4_727">Streamlined Freeze/PMI Overhead management interfaces to use IA32_DEBUGCTL.Freeze_LBRs_On_PMI and </span>
<span id="t12_727" class="t s4_727">IA32_DEBUGCTL.Freeze_PerfMon_On_PMI: see Section 20.2.4.1. Legacy semantics of Freeze_LBRs_On_PMI </span>
<span id="t13_727" class="t s4_727">and Freeze_PerfMon_On_PMI (applicable to version 2 and 3) are not supported with version 4 or higher. </span>
<span id="t14_727" class="t s5_727">• </span><span id="t15_727" class="t s4_727">Fine-grain separation of control interface to manage overflow/status of IA32_PERF_GLOBAL_STATUS and </span>
<span id="t16_727" class="t s4_727">read-only performance counter enabling interface in IA32_PERF_GLOBAL_STATUS: see Section 20.2.4.2. </span>
<span id="t17_727" class="t s5_727">• </span><span id="t18_727" class="t s4_727">Performance monitoring resource in-use MSR to facilitate cooperative sharing protocol between perfmon- </span>
<span id="t19_727" class="t s4_727">managing privilege agents. </span>
<span id="t1a_727" class="t s3_727">20.2.4.1 </span><span id="t1b_727" class="t s3_727">Enhancement in IA32_PERF_GLOBAL_STATUS </span>
<span id="t1c_727" class="t s4_727">The IA32_PERF_GLOBAL_STATUS MSR provides the following indicators with architectural performance monitoring </span>
<span id="t1d_727" class="t s4_727">version 4: </span>
<span id="t1e_727" class="t s5_727">• </span><span id="t1f_727" class="t s4_727">IA32_PERF_GLOBAL_STATUS.LBR_FRZ[bit 58]: This bit is set due to the following conditions: </span>
<span id="t1g_727" class="t s4_727">— </span><span id="t1h_727" class="t s4_727">IA32_DEBUGCTL.FREEZE_LBR_ON_PMI has been set by the profiling agent, and </span>
<span id="t1i_727" class="t s4_727">— </span><span id="t1j_727" class="t s4_727">A performance counter, configured to generate PMI, has overflowed to signal a PMI. Consequently the LBR </span>
<span id="t1k_727" class="t s4_727">stack is frozen. </span>
<span id="t1l_727" class="t s4_727">Effectively, the IA32_PERF_GLOBAL_STATUS.LBR_FRZ bit also serves as a control to enable capturing data in </span>
<span id="t1m_727" class="t s4_727">the LBR stack. To enable capturing LBR records, the following expression must hold with architectural perfmon </span>
<span id="t1n_727" class="t s4_727">version 4 or higher: </span>
<span id="t1o_727" class="t s4_727">— </span><span id="t1p_727" class="t s4_727">(IA32_DEBUGCTL.LBR &amp; (!IA32_PERF_GLOBAL_STATUS.LBR_FRZ) ) =1 </span>
<span id="t1q_727" class="t s5_727">• </span><span id="t1r_727" class="t s4_727">IA32_PERF_GLOBAL_STATUS.CTR_FRZ[bit 59]: This bit is set due to the following conditions: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
