{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589584536013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589584536024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 18:15:35 2020 " "Processing started: Fri May 15 18:15:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589584536024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584536024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584536024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589584536684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589584536684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548868 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ORGate.v " "Can't analyze file -- file ORGate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589584548874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "MUXRegisterFile.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "Multiplexer2to1.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "MIPS_Processor_TB.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "Hazard.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equals.v 1 1 " "Found 1 design units, including 1 entities, in source file equals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equals " "Found entity 1: Equals" {  } { { "Equals.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Equals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "DecoderRegisterFile.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "Adder32bits.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584548920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584548920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589584549065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "MIPS_Processor.v" "ControlUnit" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:program_counter " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:program_counter\"" {  } { { "MIPS_Processor.v" "program_counter" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:ROMProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:ROMProgramMemory\"" {  } { { "MIPS_Processor.v" "ROMProgramMemory" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549114 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 127 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (5) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "ProgramMemory.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1589584549115 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589584549115 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589584549115 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589584549115 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForAddress " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForAddress\"" {  } { { "MIPS_Processor.v" "MUX_ForAddress" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRTypeAndIType " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRTypeAndIType\"" {  } { { "MIPS_Processor.v" "MUX_ForRTypeAndIType" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForControls " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForControls\"" {  } { { "MIPS_Processor.v" "MUX_ForControls" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "MIPS_Processor.v" "Register_File" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "RegisterFile.v" "Decoder" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "RegisterFile.v" "Register_Zero" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "RegisterFile.v" "MUXRegister1" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/RegisterFile.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equals Equals:CompareForBranch " "Elaborating entity \"Equals\" for hierarchy \"Equals:CompareForBranch\"" {  } { { "MIPS_Processor.v" "CompareForBranch" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate Equals:CompareForBranch\|ANDGate:Gate_BranchEQANDZero " "Elaborating entity \"ANDGate\" for hierarchy \"Equals:CompareForBranch\|ANDGate:Gate_BranchEQANDZero\"" {  } { { "Equals.v" "Gate_BranchEQANDZero" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/Equals.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtend " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtend\"" {  } { { "MIPS_Processor.v" "SignExtend" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_Plus_4 " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_Plus_4\"" {  } { { "MIPS_Processor.v" "PC_Plus_4" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic_Logic_Unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic_Logic_Unit\"" {  } { { "MIPS_Processor.v" "Arithmetic_Logic_Unit" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:RAM_Memory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:RAM_Memory\"" {  } { { "MIPS_Processor.v" "RAM_Memory" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:HazardUnit " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:HazardUnit\"" {  } { { "MIPS_Processor.v" "HazardUnit" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:ForwandingUnit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:ForwandingUnit\"" {  } { { "MIPS_Processor.v" "ForwandingUnit" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:IF_ID_Pipeline " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:IF_ID_Pipeline\"" {  } { { "MIPS_Processor.v" "IF_ID_Pipeline" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:ID_EX_Pipeline " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:ID_EX_Pipeline\"" {  } { { "MIPS_Processor.v" "ID_EX_Pipeline" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:EX_MEM_Pipeline " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:EX_MEM_Pipeline\"" {  } { { "MIPS_Processor.v" "EX_MEM_Pipeline" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:MEM_WB_Pipeline " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:MEM_WB_Pipeline\"" {  } { { "MIPS_Processor.v" "MEM_WB_Pipeline" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584549193 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:RAM_Memory\|ram_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:RAM_Memory\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1589584551045 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0 " "RAM logic \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "DecoderRegisterFile.v" "Ram0" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/DecoderRegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1589584551046 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1589584551046 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/MIPSProjects/MIPSProcessor/Practica3/db/MIPS_Processor.ram0_ProgramMemory_2092b677.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/MIPSProjects/MIPSProcessor/Practica3/db/MIPS_Processor.ram0_ProgramMemory_2092b677.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589584551053 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:RAM_Memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:RAM_Memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Pipeline:ID_EX_Pipeline\|DataOutput_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Pipeline:ID_EX_Pipeline\|DataOutput_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 33 " "Parameter WIDTH set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589584551846 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584551846 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589584551846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584551957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584551958 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589584551958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utc1 " "Found entity 1: altsyncram_utc1" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:ID_EX_Pipeline\|altshift_taps:DataOutput_rtl_0 " "Elaborated megafunction instantiation \"Pipeline:ID_EX_Pipeline\|altshift_taps:DataOutput_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584552198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:ID_EX_Pipeline\|altshift_taps:DataOutput_rtl_0 " "Instantiated megafunction \"Pipeline:ID_EX_Pipeline\|altshift_taps:DataOutput_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584552198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584552198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589584552198 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589584552198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dkm " "Found entity 1: shift_taps_dkm" {  } { { "db/shift_taps_dkm.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/shift_taps_dkm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v861 " "Found entity 1: altsyncram_v861" {  } { { "db/altsyncram_v861.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_v861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589584552659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584552659 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a0 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a1 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a2 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a3 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a4 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a5 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a6 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a7 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a8 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a9 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a10 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a11 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a12 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a13 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a14 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a15 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a16 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a17 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a18 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a19 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a20 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a21 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a22 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a23 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a24 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a25 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a26 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a27 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a28 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a29 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a30 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a31 " "Synthesized away node \"DataMemory:RAM_Memory\|altsyncram:ram_rtl_0\|altsyncram_utc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_utc1.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/altsyncram_utc1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 477 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584552697 "|MIPS_Processor|DataMemory:RAM_Memory|altsyncram:ram_rtl_0|altsyncram_utc1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1589584552697 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1589584552697 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589584553130 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_dkm.tdf" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/db/shift_taps_dkm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589584553166 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589584553166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[0\] GND " "Pin \"PortOut\[0\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589584553817 "|MIPS_Processor|PortOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[1\] GND " "Pin \"PortOut\[1\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589584553817 "|MIPS_Processor|PortOut[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589584553817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589584553986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "289 " "289 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589584556104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589584556472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589584556472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[0\] " "No output dependent on input pin \"PortIn\[0\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[1\] " "No output dependent on input pin \"PortIn\[1\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[2\] " "No output dependent on input pin \"PortIn\[2\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[3\] " "No output dependent on input pin \"PortIn\[3\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[4\] " "No output dependent on input pin \"PortIn\[4\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[5\] " "No output dependent on input pin \"PortIn\[5\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[6\] " "No output dependent on input pin \"PortIn\[6\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[7\] " "No output dependent on input pin \"PortIn\[7\]\"" {  } { { "MIPS_Processor.v" "" { Text "C:/MIPSProjects/MIPSProcessor/Practica3/MIPS_Processor.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589584556720 "|MIPS_Processor|PortIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589584556720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589584556720 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589584556720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2015 " "Implemented 2015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589584556720 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589584556720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589584556720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589584556818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 18:15:56 2020 " "Processing ended: Fri May 15 18:15:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589584556818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589584556818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589584556818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589584556818 ""}
