// Seed: 1545579337
module module_0;
  wire id_1;
endmodule
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri module_1,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8
);
  wire id_10, id_11;
  module_0();
  wire id_12;
endmodule
module module_2 (
    input  tri  id_0,
    output tri0 id_1,
    output wor  id_2
);
  assign id_1 = id_0 ~^ 1;
  wire id_4;
  module_0();
  final begin
    id_4 = id_4;
  end
endmodule
