cocci_test_suite() {
	s64 cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 99 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 60 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 58 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 463 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 451 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 440 */;
	const struct hibmc_dislay_pll_config cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 42 */[];
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 390 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 389 */;
	struct hibmc_dislay_pll_config {
		unsigned long hdisplay;
		unsigned long vdisplay;
		u32 pll1_config_value;
		u32 pll2_config_value;
	} cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 35 */;
	struct hibmc_drm_private *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 312 */;
	u32 cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 310 */;
	unsigned long cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 309 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 306 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 305 */;
	unsigned int cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 305 */;
	int cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 281 */;
	struct hibmc_display_panel_pll {
		unsigned long M;
		unsigned long N;
		unsigned long OD;
		unsigned long POD;
	} cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 28 */;
	u32 *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 279 */;
	struct hibmc_display_panel_pll cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 229 */;
	void cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 226 */;
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 151 */;
	struct drm_plane_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 142 */;
	const u32 cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 135 */[];
	struct drm_gem_vram_object *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 103 */;
	struct hibmc_framebuffer *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c 102 */;
}
