Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon May 22 17:48:44 2023
| Host         : davide-N552VW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.754        0.000                      0                55719        0.020        0.000                      0                55719       23.750        0.000                       0                 20624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.754        0.000                      0                55271        0.020        0.000                      0                55271       23.750        0.000                       0                 20624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              45.233        0.000                      0                  448        0.430        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.754ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.837ns  (logic 12.389ns (36.614%)  route 21.448ns (63.386%))
  Logic Levels:           51  (CARRY4=33 LUT1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 52.736 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.464 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/O[3]
                         net (fo=5, routed)           1.636    32.100    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_1_fu_558_p2[51]
    SLICE_X79Y17         LUT4 (Prop_lut4_I2_O)        0.334    32.434 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_4/O
                         net (fo=1, routed)           0.433    32.868    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_4_n_926
    SLICE_X79Y17         LUT6 (Prop_lut6_I5_O)        0.326    33.194 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_3/O
                         net (fo=2, routed)           0.929    34.123    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_3_n_926
    SLICE_X73Y16         LUT3 (Prop_lut3_I0_O)        0.150    34.273 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[114]_i_2/O
                         net (fo=2, routed)           0.712    34.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[2]_0
    SLICE_X72Y13         LUT6 (Prop_lut6_I0_O)        0.332    35.317 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[306]_i_2/O
                         net (fo=2, routed)           0.825    36.142    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[306]_0
    SLICE_X72Y11         LUT4 (Prop_lut4_I0_O)        0.152    36.294 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[434]_i_1/O
                         net (fo=2, routed)           0.769    37.063    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[434]_i_1_n_926
    SLICE_X67Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.556    52.736    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X67Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[178]/C
                         clock pessimism              0.115    52.850    
                         clock uncertainty           -0.751    52.100    
    SLICE_X67Y8          FDRE (Setup_fdre_C_D)       -0.283    51.817    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[178]
  -------------------------------------------------------------------
                         required time                         51.817    
                         arrival time                         -37.062    
  -------------------------------------------------------------------
                         slack                                 14.754    

Slack (MET) :             14.875ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[434]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.713ns  (logic 12.389ns (36.748%)  route 21.324ns (63.252%))
  Logic Levels:           51  (CARRY4=33 LUT1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 52.732 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.464 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/O[3]
                         net (fo=5, routed)           1.636    32.100    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_1_fu_558_p2[51]
    SLICE_X79Y17         LUT4 (Prop_lut4_I2_O)        0.334    32.434 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_4/O
                         net (fo=1, routed)           0.433    32.868    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_4_n_926
    SLICE_X79Y17         LUT6 (Prop_lut6_I5_O)        0.326    33.194 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_3/O
                         net (fo=2, routed)           0.929    34.123    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[338]_i_3_n_926
    SLICE_X73Y16         LUT3 (Prop_lut3_I0_O)        0.150    34.273 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[114]_i_2/O
                         net (fo=2, routed)           0.712    34.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[2]_0
    SLICE_X72Y13         LUT6 (Prop_lut6_I0_O)        0.332    35.317 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[306]_i_2/O
                         net (fo=2, routed)           0.825    36.142    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[306]_0
    SLICE_X72Y11         LUT4 (Prop_lut4_I0_O)        0.152    36.294 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[434]_i_1/O
                         net (fo=2, routed)           0.645    36.939    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[434]_i_1_n_926
    SLICE_X68Y13         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[434]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.553    52.732    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X68Y13         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[434]/C
                         clock pessimism              0.115    52.847    
                         clock uncertainty           -0.751    52.097    
    SLICE_X68Y13         FDRE (Setup_fdre_C_D)       -0.283    51.814    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[434]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -36.939    
  -------------------------------------------------------------------
                         slack                                 14.875    

Slack (MET) :             14.954ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.636ns  (logic 12.193ns (36.250%)  route 21.443ns (63.750%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 52.735 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.581    32.578    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X77Y21         LUT4 (Prop_lut4_I2_O)        0.124    32.702 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[58]_i_1/O
                         net (fo=8, routed)           0.830    33.532    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2_1
    SLICE_X80Y16         LUT4 (Prop_lut4_I3_O)        0.150    33.682 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[346]_i_3/O
                         net (fo=5, routed)           0.750    34.432    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[346]_i_3_n_926
    SLICE_X79Y16         LUT5 (Prop_lut5_I3_O)        0.332    34.764 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[314]_i_2/O
                         net (fo=3, routed)           0.947    35.712    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[314]_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.150    35.862 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[506]_i_1/O
                         net (fo=4, routed)           1.000    36.861    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[506]_i_1_n_926
    SLICE_X63Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.555    52.735    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X63Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[250]/C
                         clock pessimism              0.115    52.849    
                         clock uncertainty           -0.751    52.099    
    SLICE_X63Y8          FDRE (Setup_fdre_C_D)       -0.283    51.816    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[250]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -36.861    
  -------------------------------------------------------------------
                         slack                                 14.954    

Slack (MET) :             15.115ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.462ns  (logic 12.193ns (36.439%)  route 21.269ns (63.561%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 52.722 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.581    32.578    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X77Y21         LUT4 (Prop_lut4_I2_O)        0.124    32.702 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[58]_i_1/O
                         net (fo=8, routed)           0.830    33.532    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2_1
    SLICE_X80Y16         LUT4 (Prop_lut4_I3_O)        0.150    33.682 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[346]_i_3/O
                         net (fo=5, routed)           0.750    34.432    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[346]_i_3_n_926
    SLICE_X79Y16         LUT5 (Prop_lut5_I3_O)        0.332    34.764 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[314]_i_2/O
                         net (fo=3, routed)           0.947    35.712    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[314]_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.150    35.862 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[506]_i_1/O
                         net (fo=4, routed)           0.825    36.687    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[506]_i_1_n_926
    SLICE_X57Y21         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.542    52.722    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X57Y21         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[506]/C
                         clock pessimism              0.115    52.836    
                         clock uncertainty           -0.751    52.086    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)       -0.283    51.803    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[506]
  -------------------------------------------------------------------
                         required time                         51.803    
                         arrival time                         -36.687    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.188ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[454]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.420ns  (logic 12.360ns (36.984%)  route 21.060ns (63.016%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 52.729 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.583    32.580    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X78Y21         LUT5 (Prop_lut5_I1_O)        0.119    32.699 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_1/O
                         net (fo=8, routed)           0.535    33.234    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/select_ln1086_fu_630_p3[53]
    SLICE_X78Y19         LUT6 (Prop_lut6_I5_O)        0.332    33.566 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[358]_i_2/O
                         net (fo=4, routed)           0.829    34.395    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[1]_rep_0
    SLICE_X72Y16         LUT3 (Prop_lut3_I1_O)        0.118    34.513 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[326]_i_2/O
                         net (fo=4, routed)           1.078    35.591    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[326]_0
    SLICE_X67Y13         LUT4 (Prop_lut4_I1_O)        0.354    35.945 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[454]_i_1/O
                         net (fo=2, routed)           0.700    36.645    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[454]_i_1_n_926
    SLICE_X61Y15         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[454]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.550    52.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X61Y15         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[454]/C
                         clock pessimism              0.115    52.844    
                         clock uncertainty           -0.751    52.094    
    SLICE_X61Y15         FDRE (Setup_fdre_C_D)       -0.260    51.834    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[454]
  -------------------------------------------------------------------
                         required time                         51.834    
                         arrival time                         -36.645    
  -------------------------------------------------------------------
                         slack                                 15.188    

Slack (MET) :             15.233ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.355ns  (logic 12.193ns (36.555%)  route 21.162ns (63.445%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 52.732 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.581    32.578    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X77Y21         LUT4 (Prop_lut4_I2_O)        0.124    32.702 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[58]_i_1/O
                         net (fo=8, routed)           0.830    33.532    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2_1
    SLICE_X80Y16         LUT4 (Prop_lut4_I3_O)        0.150    33.682 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[346]_i_3/O
                         net (fo=5, routed)           0.750    34.432    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[346]_i_3_n_926
    SLICE_X79Y16         LUT5 (Prop_lut5_I3_O)        0.332    34.764 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[314]_i_2/O
                         net (fo=3, routed)           0.947    35.712    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[314]_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.150    35.862 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[506]_i_1/O
                         net (fo=4, routed)           0.719    36.581    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[506]_i_1_n_926
    SLICE_X59Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.553    52.732    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X59Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[122]/C
                         clock pessimism              0.115    52.847    
                         clock uncertainty           -0.751    52.097    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)       -0.283    51.814    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[122]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                         -36.581    
  -------------------------------------------------------------------
                         slack                                 15.233    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.372ns  (logic 12.360ns (37.037%)  route 21.012ns (62.963%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 52.732 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.583    32.580    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X78Y21         LUT5 (Prop_lut5_I1_O)        0.119    32.699 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_1/O
                         net (fo=8, routed)           0.535    33.234    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/select_ln1086_fu_630_p3[53]
    SLICE_X78Y19         LUT6 (Prop_lut6_I5_O)        0.332    33.566 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[358]_i_2/O
                         net (fo=4, routed)           0.829    34.395    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[1]_rep_0
    SLICE_X72Y16         LUT3 (Prop_lut3_I1_O)        0.118    34.513 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[326]_i_2/O
                         net (fo=4, routed)           1.078    35.591    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[326]_0
    SLICE_X67Y13         LUT4 (Prop_lut4_I1_O)        0.354    35.945 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[454]_i_1/O
                         net (fo=2, routed)           0.653    36.598    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[454]_i_1_n_926
    SLICE_X61Y11         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.553    52.732    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X61Y11         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[198]/C
                         clock pessimism              0.115    52.847    
                         clock uncertainty           -0.751    52.097    
    SLICE_X61Y11         FDRE (Setup_fdre_C_D)       -0.263    51.834    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[198]
  -------------------------------------------------------------------
                         required time                         51.834    
                         arrival time                         -36.598    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.241ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.569ns  (logic 12.165ns (36.239%)  route 21.404ns (63.761%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 52.732 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.583    32.580    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.704 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[61]_i_1/O
                         net (fo=12, routed)          0.933    33.637    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2_2
    SLICE_X80Y20         LUT5 (Prop_lut5_I4_O)        0.153    33.790 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[364]_i_2/O
                         net (fo=6, routed)           0.582    34.372    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[0]_rep__1_10
    SLICE_X79Y19         LUT6 (Prop_lut6_I4_O)        0.327    34.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[348]_i_2/O
                         net (fo=6, routed)           0.930    35.629    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[0]_rep__1_9
    SLICE_X69Y16         LUT5 (Prop_lut5_I3_O)        0.124    35.753 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[508]_i_1/O
                         net (fo=4, routed)           1.041    36.794    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[508]_0
    SLICE_X59Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.553    52.732    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X59Y8          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[124]/C
                         clock pessimism              0.115    52.847    
                         clock uncertainty           -0.751    52.097    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)       -0.061    52.036    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[124]
  -------------------------------------------------------------------
                         required time                         52.036    
                         arrival time                         -36.794    
  -------------------------------------------------------------------
                         slack                                 15.241    

Slack (MET) :             15.256ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.541ns  (logic 12.372ns (36.886%)  route 21.169ns (63.114%))
  Logic Levels:           52  (CARRY4=34 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 52.725 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2_n_926
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.504 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          1.191    31.694    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138_reg[54]_0[0]
    SLICE_X81Y21         LUT6 (Prop_lut6_I2_O)        0.302    31.996 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/phi_ln277_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.583    32.580    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[57]_0
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.704 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[61]_i_1/O
                         net (fo=12, routed)          0.656    33.360    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2_2
    SLICE_X78Y20         LUT4 (Prop_lut4_I0_O)        0.119    33.479 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[357]_i_2/O
                         net (fo=4, routed)           0.960    34.438    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[0]_rep_2
    SLICE_X73Y21         LUT3 (Prop_lut3_I1_O)        0.360    34.798 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[325]_i_2/O
                         net (fo=4, routed)           1.018    35.817    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[325]_0
    SLICE_X66Y20         LUT6 (Prop_lut6_I5_O)        0.332    36.149 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[389]_i_1/O
                         net (fo=2, routed)           0.618    36.767    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[389]_i_1_n_926
    SLICE_X67Y20         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.546    52.725    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X67Y20         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[389]/C
                         clock pessimism              0.115    52.840    
                         clock uncertainty           -0.751    52.090    
    SLICE_X67Y20         FDRE (Setup_fdre_C_D)       -0.067    52.023    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[389]
  -------------------------------------------------------------------
                         required time                         52.023    
                         arrival time                         -36.767    
  -------------------------------------------------------------------
                         slack                                 15.256    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.335ns  (logic 12.171ns (36.511%)  route 21.164ns (63.489%))
  Logic Levels:           51  (CARRY4=33 LUT1=1 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 52.734 - 50.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.931     3.225    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.679 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_13/DOADO[0]
                         net (fo=21, routed)          5.324    11.003    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[26]
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.127 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80/O
                         net (fo=1, routed)           0.000    11.127    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_80_n_926
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.677 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_43_n_926
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.791 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.791    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_45_n_926
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.905 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_58_n_926
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_62_n_926
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_168_n_926
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.247    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_167_n_926
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_73_n_926
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.475 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.475    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_74_n_926
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.589 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175/CO[3]
                         net (fo=1, routed)           0.000    12.589    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_175_n_926
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161/CO[3]
                         net (fo=1, routed)           0.000    12.703    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_161_n_926
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107/CO[3]
                         net (fo=1, routed)           0.000    12.817    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_107_n_926
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.151 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_162/O[1]
                         net (fo=3, routed)           0.963    14.114    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/tmp_V_fu_312_p2[70]
    SLICE_X76Y42         LUT3 (Prop_lut3_I0_O)        0.332    14.446 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73/O
                         net (fo=8, routed)           1.000    15.446    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_73_n_926
    SLICE_X77Y40         LUT6 (Prop_lut6_I2_O)        0.327    15.773 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27/O
                         net (fo=3, routed)           0.802    16.575    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_27_n_926
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.699 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12/O
                         net (fo=6, routed)           0.612    17.311    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_12_n_926
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.435 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.818    18.253    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[62]_i_8_n_926
    SLICE_X78Y38         LUT3 (Prop_lut3_I0_O)        0.124    18.377 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.519    18.896    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/p_0_out[3]
    SLICE_X79Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.281 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_2_n_926
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.615 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[62]_i_2/O[1]
                         net (fo=142, routed)         1.367    20.982    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_1012
    SLICE_X79Y28         LUT6 (Prop_lut6_I0_O)        0.303    21.285 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[2]_i_68/O
                         net (fo=25, routed)          0.800    22.085    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302_0
    SLICE_X80Y25         LUT3 (Prop_lut3_I1_O)        0.124    22.209 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[2]_i_44_n_926
    SLICE_X80Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.607 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.607    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[2]_i_23_n_926
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.721    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_306_n_926
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307/CO[3]
                         net (fo=1, routed)           0.000    22.835    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_307_n_926
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_305_n_926
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_304_n_926
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_303_n_926
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.511 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[56]_i_302/O[1]
                         net (fo=1, routed)           0.663    24.174    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[30]
    SLICE_X79Y31         LUT4 (Prop_lut4_I1_O)        0.303    24.477 f  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220/O
                         net (fo=1, routed)           0.839    25.316    design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_220_n_926
    SLICE_X81Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  design_1_i/runge_kutta_45_0/inst/phi_ln277_fu_138[56]_i_128/O
                         net (fo=4, routed)           0.578    26.018    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_49_0
    SLICE_X79Y25         LUT3 (Prop_lut3_I1_O)        0.124    26.142 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48/O
                         net (fo=54, routed)          1.061    27.203    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[56]_i_48_n_926
    SLICE_X83Y25         LUT4 (Prop_lut4_I1_O)        0.152    27.355 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14/O
                         net (fo=1, routed)           0.789    28.144    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_14_n_926
    SLICE_X77Y23         LUT5 (Prop_lut5_I4_O)        0.326    28.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138[6]_i_6/O
                         net (fo=1, routed)           0.000    28.470    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_fu_546_p3[4]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.002 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.002    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[6]_i_2_n_926
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.116 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.125    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[10]_i_2_n_926
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.239 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.239    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[14]_i_2_n_926
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.353 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.353    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[18]_i_2_n_926
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.467 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.467    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[22]_i_2_n_926
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.581 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.581    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[26]_i_2_n_926
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.695 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[30]_i_2_n_926
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.809 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.809    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[34]_i_2_n_926
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.923 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.923    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[38]_i_2_n_926
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.037 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.037    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[42]_i_2_n_926
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.151 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.151    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[46]_i_2_n_926
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.485 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln277_fu_138_reg[50]_i_2/O[1]
                         net (fo=5, routed)           1.494    31.979    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/m_1_fu_558_p2[49]
    SLICE_X80Y17         LUT4 (Prop_lut4_I2_O)        0.331    32.310 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[336]_i_4/O
                         net (fo=1, routed)           0.441    32.751    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[336]_i_4_n_926
    SLICE_X80Y17         LUT6 (Prop_lut6_I5_O)        0.326    33.077 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[336]_i_3/O
                         net (fo=2, routed)           0.899    33.976    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[336]_i_3_n_926
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.124    34.100 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[112]_i_2/O
                         net (fo=2, routed)           0.606    34.706    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln161_reg_2779_reg[2]_3
    SLICE_X76Y14         LUT6 (Prop_lut6_I0_O)        0.124    34.830 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln277_1_reg_760[304]_i_2/O
                         net (fo=2, routed)           0.821    35.651    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[304]_0
    SLICE_X76Y12         LUT4 (Prop_lut4_I0_O)        0.150    35.801 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[432]_i_1/O
                         net (fo=2, routed)           0.760    36.561    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760[432]_i_1_n_926
    SLICE_X74Y13         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.554    52.734    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/ap_clk
    SLICE_X74Y13         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[432]/C
                         clock pessimism              0.115    52.848    
                         clock uncertainty           -0.751    52.098    
    SLICE_X74Y13         FDRE (Setup_fdre_C_D)       -0.269    51.829    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051/shl_ln277_1_reg_760_reg[432]
  -------------------------------------------------------------------
                         required time                         51.829    
                         arrival time                         -36.561    
  -------------------------------------------------------------------
                         slack                                 15.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.590     0.926    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y33         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.159    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X22Y33         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.856     1.222    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X22Y33         RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X22Y33         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.139    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=50, routed)          0.134     1.203    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X10Y35         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y35         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.181    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y35         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=50, routed)          0.134     1.203    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X10Y35         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y35         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.181    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y11  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y11  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y18  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y18  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y34  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       45.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.774ns (22.271%)  route 2.701ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.020     6.599    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y41         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.579    52.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230    52.988    
                         clock uncertainty           -0.751    52.237    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    51.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         51.832    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 45.233    

Slack (MET) :             45.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.774ns (22.271%)  route 2.701ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.020     6.599    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y41         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.579    52.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    52.988    
                         clock uncertainty           -0.751    52.237    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    51.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         51.832    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 45.233    

Slack (MET) :             45.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.774ns (22.271%)  route 2.701ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.020     6.599    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y41         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.579    52.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230    52.988    
                         clock uncertainty           -0.751    52.237    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    51.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         51.832    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 45.233    

Slack (MET) :             45.277ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.774ns (22.271%)  route 2.701ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.020     6.599    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.579    52.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230    52.988    
                         clock uncertainty           -0.751    52.237    
    SLICE_X12Y41         FDPE (Recov_fdpe_C_PRE)     -0.361    51.876    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         51.876    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 45.277    

Slack (MET) :             45.277ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.774ns (22.271%)  route 2.701ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.020     6.599    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.579    52.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230    52.988    
                         clock uncertainty           -0.751    52.237    
    SLICE_X12Y41         FDPE (Recov_fdpe_C_PRE)     -0.361    51.876    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         51.876    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 45.277    

Slack (MET) :             45.279ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.774ns (22.271%)  route 2.701ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          2.020     6.599    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y41         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.579    52.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y41         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230    52.988    
                         clock uncertainty           -0.751    52.237    
    SLICE_X13Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    51.878    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         51.878    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 45.279    

Slack (MET) :             45.542ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.774ns (24.451%)  route 2.392ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.710     6.290    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X13Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.578    52.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    52.987    
                         clock uncertainty           -0.751    52.236    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.831    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.831    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 45.542    

Slack (MET) :             45.542ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.774ns (24.451%)  route 2.392ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.710     6.290    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X13Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.578    52.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    52.987    
                         clock uncertainty           -0.751    52.236    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.831    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.831    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 45.542    

Slack (MET) :             45.542ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.774ns (24.451%)  route 2.392ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.710     6.290    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X13Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.578    52.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    52.987    
                         clock uncertainty           -0.751    52.236    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.831    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.831    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 45.542    

Slack (MET) :             45.542ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.774ns (24.451%)  route 2.392ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_fdpe_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.681     4.283    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.296     4.579 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.710     6.290    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X13Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.578    52.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    52.987    
                         clock uncertainty           -0.751    52.236    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.831    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         51.831    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 45.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.449%)  route 0.405ns (68.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.342     1.519    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.449%)  route 0.405ns (68.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.342     1.519    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.449%)  route 0.405ns (68.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.342     1.519    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X29Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.449%)  route 0.405ns (68.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.342     1.519    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X29Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.449%)  route 0.405ns (68.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.342     1.519    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y50         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y50         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.086    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.449%)  route 0.405ns (68.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.342     1.519    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y50         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y50         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.086    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.347     1.523    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.347     1.523    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.347     1.523    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.592     0.928    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.063     1.132    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.177 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.347     1.523    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y50         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.845     1.211    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y50         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.089    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.434    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 0.124ns (3.087%)  route 3.893ns (96.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.388     3.388    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X86Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.512 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.505     4.017    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X87Y56         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.546     2.725    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X87Y56         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.045ns (2.568%)  route 1.708ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.528     1.528    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X86Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.573 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.180     1.753    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X87Y56         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.853     1.219    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X87Y56         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.454ns  (logic 0.718ns (5.765%)  route 11.736ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.332    15.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y30         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.569     2.748    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y30         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.454ns  (logic 0.718ns (5.765%)  route 11.736ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.332    15.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y30         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.569     2.748    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y30         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 0.718ns (5.823%)  route 11.612ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.208    15.345    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y34          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.652     2.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 0.718ns (5.823%)  route 11.612ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.208    15.345    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y34          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.652     2.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 0.718ns (5.823%)  route 11.612ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.208    15.345    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y34          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.652     2.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 0.718ns (5.823%)  route 11.612ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.208    15.345    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y34          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.652     2.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 0.718ns (5.823%)  route 11.612ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.208    15.345    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y34          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.652     2.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 0.718ns (5.823%)  route 11.612ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)        10.404    13.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.299    14.137 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.208    15.345    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y34          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.652     2.832    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.328ns  (logic 0.744ns (6.035%)  route 11.584ns (93.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         8.741    12.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.325    12.500 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         2.843    15.343    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y48         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.573     2.752    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y48         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.328ns  (logic 0.744ns (6.035%)  route 11.584ns (93.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.721     3.015    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.419     3.434 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         8.741    12.175    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.325    12.500 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         2.843    15.343    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y48         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       1.573     2.752    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y48         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.824ns  (logic 0.228ns (4.727%)  route 4.596ns (95.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.707     5.742    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y44          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y44          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.824ns  (logic 0.228ns (4.727%)  route 4.596ns (95.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.707     5.742    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y44          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y44          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.920ns  (logic 0.228ns (4.634%)  route 4.692ns (95.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.804     5.839    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y43          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y43          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.920ns  (logic 0.228ns (4.634%)  route 4.692ns (95.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.804     5.839    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y43          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y43          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.926ns  (logic 0.228ns (4.628%)  route 4.698ns (95.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.810     5.845    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X19Y42         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.864     1.230    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y42         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.926ns  (logic 0.228ns (4.628%)  route 4.698ns (95.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.810     5.845    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X19Y42         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.864     1.230    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y42         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.094ns  (logic 0.228ns (4.475%)  route 4.866ns (95.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.978     6.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y39         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.862     1.228    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y39         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.094ns  (logic 0.228ns (4.475%)  route 4.866ns (95.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         3.888     4.935    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.100     5.035 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.978     6.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y39         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.862     1.228    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y39         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.162ns  (logic 0.227ns (4.397%)  route 4.935ns (95.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.610     5.657    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.099     5.756 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.325     6.081    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y40          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.864     1.230    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y40          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.162ns  (logic 0.227ns (4.397%)  route 4.935ns (95.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.583     0.919    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X84Y55         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.610     5.657    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.099     5.756 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.325     6.081    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y40          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20671, routed)       0.864     1.230    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y40          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





