// Seed: 3089237962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  wire id_2,
    input  wor  id_3
);
  logic id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output logic id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    input supply0 id_10,
    input tri1 id_11
);
  logic id_13 = id_9;
  always @(*) begin : LABEL_0
    id_3 = -1;
  end
  logic id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14
  );
endmodule
