
NUCLEOF446RE_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c50  080001c4  080001c4  000081c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000e14  08000e14  00008e14  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000e24  08000e24  00008e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000e28  08000e28  00008e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000e2c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000004  08000e30  00010004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000024  08000e30  00010024  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005664  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001174  00000000  00000000  00015698  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000350  00000000  00000000  00016810  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008d0  00000000  00000000  00016b60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000022b5  00000000  00000000  00017430  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000016d2  00000000  00000000  000196e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000082  00000000  00000000  0001adb7  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000690  00000000  00000000  0001ae3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00002027  00000000  00000000  0001b4cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000dfc 	.word	0x08000dfc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	08000dfc 	.word	0x08000dfc
 8000200:	20000008 	.word	0x20000008

08000204 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000204:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000206:	f000 fd63 	bl	8000cd0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800020a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 800020e:	f000 bd2e 	b.w	8000c6e <HAL_SYSTICK_IRQHandler>

08000212 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8000212:	4770      	bx	lr

08000214 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000214:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000216:	2007      	movs	r0, #7
 8000218:	f000 fcb6 	bl	8000b88 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800021c:	2100      	movs	r1, #0
 800021e:	460a      	mov	r2, r1
 8000220:	f06f 000b 	mvn.w	r0, #11
 8000224:	f000 fcc2 	bl	8000bac <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000228:	2100      	movs	r1, #0
 800022a:	460a      	mov	r2, r1
 800022c:	f06f 000a 	mvn.w	r0, #10
 8000230:	f000 fcbc 	bl	8000bac <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000234:	2100      	movs	r1, #0
 8000236:	460a      	mov	r2, r1
 8000238:	f06f 0009 	mvn.w	r0, #9
 800023c:	f000 fcb6 	bl	8000bac <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000240:	2100      	movs	r1, #0
 8000242:	460a      	mov	r2, r1
 8000244:	f06f 0003 	mvn.w	r0, #3
 8000248:	f000 fcb0 	bl	8000bac <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800024c:	2100      	movs	r1, #0
 800024e:	460a      	mov	r2, r1
 8000250:	f04f 30ff 	mov.w	r0, #4294967295
 8000254:	f000 fcaa 	bl	8000bac <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000258:	2100      	movs	r1, #0
 800025a:	2005      	movs	r0, #5
 800025c:	460a      	mov	r2, r1
 800025e:	f000 fca5 	bl	8000bac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000262:	2005      	movs	r0, #5

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000264:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000268:	f000 bcd2 	b.w	8000c10 <HAL_NVIC_EnableIRQ>

0800026c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800026c:	b530      	push	{r4, r5, lr}
 800026e:	b095      	sub	sp, #84	; 0x54

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000270:	2500      	movs	r5, #0
 8000272:	4b24      	ldr	r3, [pc, #144]	; (8000304 <SystemClock_Config+0x98>)
 8000274:	9500      	str	r5, [sp, #0]
 8000276:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000278:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800027c:	641a      	str	r2, [r3, #64]	; 0x40
 800027e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000284:	9300      	str	r3, [sp, #0]
 8000286:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000288:	4b1f      	ldr	r3, [pc, #124]	; (8000308 <SystemClock_Config+0x9c>)
 800028a:	9501      	str	r5, [sp, #4]
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000296:	601a      	str	r2, [r3, #0]
 8000298:	681b      	ldr	r3, [r3, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029a:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800029c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80002a0:	9301      	str	r3, [sp, #4]
 80002a2:	9b01      	ldr	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a4:	2301      	movs	r3, #1
 80002a6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80002a8:	2310      	movs	r3, #16
 80002aa:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 80002ac:	2308      	movs	r3, #8

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ae:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 80002b0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80002b2:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 84;
 80002b4:	2354      	movs	r3, #84	; 0x54
 80002b6:	9310      	str	r3, [sp, #64]	; 0x40

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b8:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ba:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 84;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002bc:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80002be:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80002c0:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80002c2:	f000 f8ad 	bl	8000420 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80002c8:	4621      	mov	r1, r4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  HAL_RCC_OscConfig(&RCC_OscInitStruct);

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80002cc:	a802      	add	r0, sp, #8

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002d2:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLR = 2;
  HAL_RCC_OscConfig(&RCC_OscInitStruct);

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d4:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d6:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d8:	9506      	str	r5, [sp, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80002da:	f000 fab5 	bl	8000848 <HAL_RCC_ClockConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80002de:	f000 fb55 	bl	800098c <HAL_RCC_GetHCLKFreq>
 80002e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80002ea:	f000 fc9d 	bl	8000c28 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80002ee:	2004      	movs	r0, #4
 80002f0:	f000 fcb0 	bl	8000c54 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80002f4:	f04f 30ff 	mov.w	r0, #4294967295
 80002f8:	4629      	mov	r1, r5
 80002fa:	462a      	mov	r2, r5
 80002fc:	f000 fc56 	bl	8000bac <HAL_NVIC_SetPriority>
}
 8000300:	b015      	add	sp, #84	; 0x54
 8000302:	bd30      	pop	{r4, r5, pc}
 8000304:	40023800 	.word	0x40023800
 8000308:	40007000 	.word	0x40007000

0800030c <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b08a      	sub	sp, #40	; 0x28
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000310:	2400      	movs	r4, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000312:	f000 fcc3 	bl	8000c9c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000316:	f7ff ffa9 	bl	800026c <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800031a:	4b3d      	ldr	r3, [pc, #244]	; (8000410 <main+0x104>)
 800031c:	9401      	str	r4, [sp, #4]
 800031e:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000320:	483c      	ldr	r0, [pc, #240]	; (8000414 <main+0x108>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000322:	f042 0204 	orr.w	r2, r2, #4
 8000326:	631a      	str	r2, [r3, #48]	; 0x30
 8000328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800032a:	f002 0204 	and.w	r2, r2, #4
 800032e:	9201      	str	r2, [sp, #4]
 8000330:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000332:	9402      	str	r4, [sp, #8]
 8000334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000336:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800033a:	631a      	str	r2, [r3, #48]	; 0x30
 800033c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800033e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000342:	9202      	str	r2, [sp, #8]
 8000344:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000346:	9403      	str	r4, [sp, #12]
 8000348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800034a:	f042 0201 	orr.w	r2, r2, #1
 800034e:	631a      	str	r2, [r3, #48]	; 0x30
 8000350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000352:	f002 0201 	and.w	r2, r2, #1
 8000356:	9203      	str	r2, [sp, #12]
 8000358:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800035a:	9404      	str	r4, [sp, #16]
 800035c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800035e:	f042 0202 	orr.w	r2, r2, #2
 8000362:	631a      	str	r2, [r3, #48]	; 0x30
 8000364:	6b1b      	ldr	r3, [r3, #48]	; 0x30

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000366:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000368:	f003 0302 	and.w	r3, r3, #2
 800036c:	9304      	str	r3, [sp, #16]
 800036e:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000370:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000374:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000376:	a905      	add	r1, sp, #20
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000378:	4b27      	ldr	r3, [pc, #156]	; (8000418 <main+0x10c>)
 800037a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800037c:	f000 fb20 	bl	80009c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000380:	230c      	movs	r3, #12
 8000382:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000384:	2302      	movs	r3, #2
 8000386:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000388:	2303      	movs	r3, #3
 800038a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800038c:	4823      	ldr	r0, [pc, #140]	; (800041c <main+0x110>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000390:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000392:	a905      	add	r1, sp, #20
  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000394:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000396:	2620      	movs	r6, #32
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000398:	f000 fb12 	bl	80009c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	2701      	movs	r7, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800039e:	481f      	ldr	r0, [pc, #124]	; (800041c <main+0x110>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003a0:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003a2:	a905      	add	r1, sp, #20

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80003a4:	f44f 7580 	mov.w	r5, #256	; 0x100
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a8:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003aa:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ac:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003ae:	f000 fb07 	bl	80009c0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003b2:	4818      	ldr	r0, [pc, #96]	; (8000414 <main+0x108>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80003b4:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003b6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b8:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ba:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003bc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003be:	f000 faff 	bl	80009c0 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003c2:	4816      	ldr	r0, [pc, #88]	; (800041c <main+0x110>)
 80003c4:	4631      	mov	r1, r6
 80003c6:	4622      	mov	r2, r4
 80003c8:	f000 fbda 	bl	8000b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80003cc:	4811      	ldr	r0, [pc, #68]	; (8000414 <main+0x108>)
 80003ce:	4629      	mov	r1, r5
 80003d0:	4622      	mov	r2, r4
 80003d2:	f000 fbd5 	bl	8000b80 <HAL_GPIO_WritePin>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003d6:	4811      	ldr	r0, [pc, #68]	; (800041c <main+0x110>)
 80003d8:	2120      	movs	r1, #32
 80003da:	2200      	movs	r2, #0
 80003dc:	f000 fbd0 	bl	8000b80 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80003e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003e4:	2200      	movs	r2, #0
 80003e6:	480b      	ldr	r0, [pc, #44]	; (8000414 <main+0x108>)
 80003e8:	f000 fbca 	bl	8000b80 <HAL_GPIO_WritePin>
	  HAL_Delay(3);
 80003ec:	2003      	movs	r0, #3
 80003ee:	f000 fc7d 	bl	8000cec <HAL_Delay>

	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80003f2:	480a      	ldr	r0, [pc, #40]	; (800041c <main+0x110>)
 80003f4:	2120      	movs	r1, #32
 80003f6:	2201      	movs	r2, #1
 80003f8:	f000 fbc2 	bl	8000b80 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80003fc:	4805      	ldr	r0, [pc, #20]	; (8000414 <main+0x108>)
 80003fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000402:	2201      	movs	r2, #1
 8000404:	f000 fbbc 	bl	8000b80 <HAL_GPIO_WritePin>
	  HAL_Delay(1);    // 500 ms
 8000408:	2001      	movs	r0, #1
 800040a:	f000 fc6f 	bl	8000cec <HAL_Delay>
 800040e:	e7e2      	b.n	80003d6 <main+0xca>
 8000410:	40023800 	.word	0x40023800
 8000414:	40020800 	.word	0x40020800
 8000418:	10120000 	.word	0x10120000
 800041c:	40020000 	.word	0x40020000

08000420 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000420:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000422:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000426:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000428:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800042a:	d403      	bmi.n	8000434 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800042c:	6823      	ldr	r3, [r4, #0]
 800042e:	079d      	lsls	r5, r3, #30
 8000430:	d44f      	bmi.n	80004d2 <HAL_RCC_OscConfig+0xb2>
 8000432:	e09a      	b.n	800056a <HAL_RCC_OscConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000434:	4b8b      	ldr	r3, [pc, #556]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000436:	689a      	ldr	r2, [r3, #8]
 8000438:	f002 020c 	and.w	r2, r2, #12
 800043c:	2a04      	cmp	r2, #4
 800043e:	d010      	beq.n	8000462 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000440:	689a      	ldr	r2, [r3, #8]
 8000442:	f002 020c 	and.w	r2, r2, #12
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000446:	2a08      	cmp	r2, #8
 8000448:	d102      	bne.n	8000450 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800044a:	685b      	ldr	r3, [r3, #4]
 800044c:	0258      	lsls	r0, r3, #9
 800044e:	d408      	bmi.n	8000462 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000450:	4b84      	ldr	r3, [pc, #528]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000452:	689a      	ldr	r2, [r3, #8]
 8000454:	f002 020c 	and.w	r2, r2, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000458:	2a0c      	cmp	r2, #12
 800045a:	d10b      	bne.n	8000474 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	0259      	lsls	r1, r3, #9
 8000460:	d508      	bpl.n	8000474 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000462:	4b80      	ldr	r3, [pc, #512]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	039a      	lsls	r2, r3, #14
 8000468:	d5e0      	bpl.n	800042c <HAL_RCC_OscConfig+0xc>
 800046a:	6863      	ldr	r3, [r4, #4]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d1dd      	bne.n	800042c <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8000470:	2001      	movs	r0, #1
 8000472:	e169      	b.n	8000748 <HAL_RCC_OscConfig+0x328>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8000474:	4d7c      	ldr	r5, [pc, #496]	; (8000668 <HAL_RCC_OscConfig+0x248>)
 8000476:	2300      	movs	r3, #0
 8000478:	702b      	strb	r3, [r5, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800047a:	f000 fc31 	bl	8000ce0 <HAL_GetTick>
 800047e:	4606      	mov	r6, r0
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000480:	4b78      	ldr	r3, [pc, #480]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	039b      	lsls	r3, r3, #14
 8000486:	d506      	bpl.n	8000496 <HAL_RCC_OscConfig+0x76>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000488:	f000 fc2a 	bl	8000ce0 <HAL_GetTick>
 800048c:	1b80      	subs	r0, r0, r6
 800048e:	2864      	cmp	r0, #100	; 0x64
 8000490:	d9f6      	bls.n	8000480 <HAL_RCC_OscConfig+0x60>
        {
          return HAL_TIMEOUT;
 8000492:	2003      	movs	r0, #3
 8000494:	e158      	b.n	8000748 <HAL_RCC_OscConfig+0x328>
        }       
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000496:	7923      	ldrb	r3, [r4, #4]
 8000498:	702b      	strb	r3, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800049a:	6863      	ldr	r3, [r4, #4]
 800049c:	b163      	cbz	r3, 80004b8 <HAL_RCC_OscConfig+0x98>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800049e:	f000 fc1f 	bl	8000ce0 <HAL_GetTick>
 80004a2:	4605      	mov	r5, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80004a4:	4b6f      	ldr	r3, [pc, #444]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	039f      	lsls	r7, r3, #14
 80004aa:	d4bf      	bmi.n	800042c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80004ac:	f000 fc18 	bl	8000ce0 <HAL_GetTick>
 80004b0:	1b40      	subs	r0, r0, r5
 80004b2:	2864      	cmp	r0, #100	; 0x64
 80004b4:	d9f6      	bls.n	80004a4 <HAL_RCC_OscConfig+0x84>
 80004b6:	e7ec      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80004b8:	f000 fc12 	bl	8000ce0 <HAL_GetTick>
 80004bc:	4605      	mov	r5, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80004be:	4b69      	ldr	r3, [pc, #420]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	039e      	lsls	r6, r3, #14
 80004c4:	d5b2      	bpl.n	800042c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80004c6:	f000 fc0b 	bl	8000ce0 <HAL_GetTick>
 80004ca:	1b40      	subs	r0, r0, r5
 80004cc:	2864      	cmp	r0, #100	; 0x64
 80004ce:	d9f6      	bls.n	80004be <HAL_RCC_OscConfig+0x9e>
 80004d0:	e7df      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80004d2:	4b64      	ldr	r3, [pc, #400]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80004d4:	689a      	ldr	r2, [r3, #8]
 80004d6:	f012 0f0c 	tst.w	r2, #12
 80004da:	d010      	beq.n	80004fe <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80004dc:	689a      	ldr	r2, [r3, #8]
 80004de:	f002 020c 	and.w	r2, r2, #12
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80004e2:	2a08      	cmp	r2, #8
 80004e4:	d102      	bne.n	80004ec <HAL_RCC_OscConfig+0xcc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	0258      	lsls	r0, r3, #9
 80004ea:	d508      	bpl.n	80004fe <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80004ec:	4b5d      	ldr	r3, [pc, #372]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80004ee:	689a      	ldr	r2, [r3, #8]
 80004f0:	f002 020c 	and.w	r2, r2, #12
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80004f4:	2a0c      	cmp	r2, #12
 80004f6:	d10a      	bne.n	800050e <HAL_RCC_OscConfig+0xee>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80004f8:	685b      	ldr	r3, [r3, #4]
 80004fa:	0259      	lsls	r1, r3, #9
 80004fc:	d407      	bmi.n	800050e <HAL_RCC_OscConfig+0xee>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80004fe:	4b59      	ldr	r3, [pc, #356]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	0792      	lsls	r2, r2, #30
 8000504:	d515      	bpl.n	8000532 <HAL_RCC_OscConfig+0x112>
 8000506:	68e2      	ldr	r2, [r4, #12]
 8000508:	2a01      	cmp	r2, #1
 800050a:	d1b1      	bne.n	8000470 <HAL_RCC_OscConfig+0x50>
 800050c:	e011      	b.n	8000532 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800050e:	68e2      	ldr	r2, [r4, #12]
 8000510:	4b56      	ldr	r3, [pc, #344]	; (800066c <HAL_RCC_OscConfig+0x24c>)
 8000512:	b1e2      	cbz	r2, 800054e <HAL_RCC_OscConfig+0x12e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000514:	2201      	movs	r2, #1
 8000516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000518:	f000 fbe2 	bl	8000ce0 <HAL_GetTick>
 800051c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800051e:	4b51      	ldr	r3, [pc, #324]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	0797      	lsls	r7, r2, #30
 8000524:	d405      	bmi.n	8000532 <HAL_RCC_OscConfig+0x112>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000526:	f000 fbdb 	bl	8000ce0 <HAL_GetTick>
 800052a:	1b40      	subs	r0, r0, r5
 800052c:	2802      	cmp	r0, #2
 800052e:	d9f6      	bls.n	800051e <HAL_RCC_OscConfig+0xfe>
 8000530:	e7af      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000532:	681a      	ldr	r2, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000534:	21f8      	movs	r1, #248	; 0xf8
 8000536:	fa91 f1a1 	rbit	r1, r1
 800053a:	6923      	ldr	r3, [r4, #16]
 800053c:	fab1 f181 	clz	r1, r1
 8000540:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000544:	408b      	lsls	r3, r1
 8000546:	4313      	orrs	r3, r2
 8000548:	4a46      	ldr	r2, [pc, #280]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	e00d      	b.n	800056a <HAL_RCC_OscConfig+0x14a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800054e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000550:	f000 fbc6 	bl	8000ce0 <HAL_GetTick>
 8000554:	4605      	mov	r5, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000556:	4b43      	ldr	r3, [pc, #268]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	079e      	lsls	r6, r3, #30
 800055c:	d505      	bpl.n	800056a <HAL_RCC_OscConfig+0x14a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800055e:	f000 fbbf 	bl	8000ce0 <HAL_GetTick>
 8000562:	1b40      	subs	r0, r0, r5
 8000564:	2802      	cmp	r0, #2
 8000566:	d9f6      	bls.n	8000556 <HAL_RCC_OscConfig+0x136>
 8000568:	e793      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800056a:	6823      	ldr	r3, [r4, #0]
 800056c:	071d      	lsls	r5, r3, #28
 800056e:	d403      	bmi.n	8000578 <HAL_RCC_OscConfig+0x158>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000570:	6823      	ldr	r3, [r4, #0]
 8000572:	0758      	lsls	r0, r3, #29
 8000574:	d54d      	bpl.n	8000612 <HAL_RCC_OscConfig+0x1f2>
 8000576:	e01f      	b.n	80005b8 <HAL_RCC_OscConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000578:	6962      	ldr	r2, [r4, #20]
 800057a:	4b3d      	ldr	r3, [pc, #244]	; (8000670 <HAL_RCC_OscConfig+0x250>)
 800057c:	b172      	cbz	r2, 800059c <HAL_RCC_OscConfig+0x17c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800057e:	2201      	movs	r2, #1
 8000580:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000582:	f000 fbad 	bl	8000ce0 <HAL_GetTick>
 8000586:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000588:	4b36      	ldr	r3, [pc, #216]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 800058a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800058c:	0799      	lsls	r1, r3, #30
 800058e:	d4ef      	bmi.n	8000570 <HAL_RCC_OscConfig+0x150>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000590:	f000 fba6 	bl	8000ce0 <HAL_GetTick>
 8000594:	1b40      	subs	r0, r0, r5
 8000596:	2802      	cmp	r0, #2
 8000598:	d9f6      	bls.n	8000588 <HAL_RCC_OscConfig+0x168>
 800059a:	e77a      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800059c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800059e:	f000 fb9f 	bl	8000ce0 <HAL_GetTick>
 80005a2:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80005a4:	4b2f      	ldr	r3, [pc, #188]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80005a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80005a8:	079a      	lsls	r2, r3, #30
 80005aa:	d5e1      	bpl.n	8000570 <HAL_RCC_OscConfig+0x150>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80005ac:	f000 fb98 	bl	8000ce0 <HAL_GetTick>
 80005b0:	1b40      	subs	r0, r0, r5
 80005b2:	2802      	cmp	r0, #2
 80005b4:	d9f6      	bls.n	80005a4 <HAL_RCC_OscConfig+0x184>
 80005b6:	e76c      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	4b29      	ldr	r3, [pc, #164]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80005be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005c0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005c4:	641a      	str	r2, [r3, #64]	; 0x40
 80005c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80005d0:	4b28      	ldr	r3, [pc, #160]	; (8000674 <HAL_RCC_OscConfig+0x254>)
 80005d2:	681a      	ldr	r2, [r3, #0]
 80005d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005d8:	601a      	str	r2, [r3, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80005da:	f000 fb81 	bl	8000ce0 <HAL_GetTick>
 80005de:	4605      	mov	r5, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80005e0:	4b24      	ldr	r3, [pc, #144]	; (8000674 <HAL_RCC_OscConfig+0x254>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	05db      	lsls	r3, r3, #23
 80005e6:	d517      	bpl.n	8000618 <HAL_RCC_OscConfig+0x1f8>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 80005e8:	4d23      	ldr	r5, [pc, #140]	; (8000678 <HAL_RCC_OscConfig+0x258>)
 80005ea:	2300      	movs	r3, #0
 80005ec:	702b      	strb	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80005ee:	f000 fb77 	bl	8000ce0 <HAL_GetTick>
 80005f2:	4606      	mov	r6, r0
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80005f4:	4b1b      	ldr	r3, [pc, #108]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 80005f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80005f8:	079f      	lsls	r7, r3, #30
 80005fa:	d413      	bmi.n	8000624 <HAL_RCC_OscConfig+0x204>
        return HAL_TIMEOUT;
      }    
    } 
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80005fc:	7a23      	ldrb	r3, [r4, #8]
 80005fe:	702b      	strb	r3, [r5, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000600:	68a3      	ldr	r3, [r4, #8]
 8000602:	b1fb      	cbz	r3, 8000644 <HAL_RCC_OscConfig+0x224>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000604:	f000 fb6c 	bl	8000ce0 <HAL_GetTick>
 8000608:	4605      	mov	r5, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800060a:	4b16      	ldr	r3, [pc, #88]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 800060c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800060e:	079e      	lsls	r6, r3, #30
 8000610:	d510      	bpl.n	8000634 <HAL_RCC_OscConfig+0x214>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000612:	69a3      	ldr	r3, [r4, #24]
 8000614:	bb93      	cbnz	r3, 800067c <HAL_RCC_OscConfig+0x25c>
 8000616:	e07c      	b.n	8000712 <HAL_RCC_OscConfig+0x2f2>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000618:	f000 fb62 	bl	8000ce0 <HAL_GetTick>
 800061c:	1b40      	subs	r0, r0, r5
 800061e:	2802      	cmp	r0, #2
 8000620:	d9de      	bls.n	80005e0 <HAL_RCC_OscConfig+0x1c0>
 8000622:	e736      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000624:	f000 fb5c 	bl	8000ce0 <HAL_GetTick>
 8000628:	f241 3388 	movw	r3, #5000	; 0x1388
 800062c:	1b80      	subs	r0, r0, r6
 800062e:	4298      	cmp	r0, r3
 8000630:	d9e0      	bls.n	80005f4 <HAL_RCC_OscConfig+0x1d4>
 8000632:	e72e      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000634:	f000 fb54 	bl	8000ce0 <HAL_GetTick>
 8000638:	f241 3388 	movw	r3, #5000	; 0x1388
 800063c:	1b40      	subs	r0, r0, r5
 800063e:	4298      	cmp	r0, r3
 8000640:	d9e3      	bls.n	800060a <HAL_RCC_OscConfig+0x1ea>
 8000642:	e726      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000644:	f000 fb4c 	bl	8000ce0 <HAL_GetTick>
 8000648:	4605      	mov	r5, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <HAL_RCC_OscConfig+0x244>)
 800064c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800064e:	0798      	lsls	r0, r3, #30
 8000650:	d5df      	bpl.n	8000612 <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000652:	f000 fb45 	bl	8000ce0 <HAL_GetTick>
 8000656:	f241 3388 	movw	r3, #5000	; 0x1388
 800065a:	1b40      	subs	r0, r0, r5
 800065c:	4298      	cmp	r0, r3
 800065e:	d9f4      	bls.n	800064a <HAL_RCC_OscConfig+0x22a>
 8000660:	e717      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800
 8000668:	40023802 	.word	0x40023802
 800066c:	42470000 	.word	0x42470000
 8000670:	42470e80 	.word	0x42470e80
 8000674:	40007000 	.word	0x40007000
 8000678:	40023870 	.word	0x40023870
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800067c:	4a34      	ldr	r2, [pc, #208]	; (8000750 <HAL_RCC_OscConfig+0x330>)
 800067e:	6892      	ldr	r2, [r2, #8]
 8000680:	f002 020c 	and.w	r2, r2, #12
 8000684:	2a08      	cmp	r2, #8
 8000686:	f43f aef3 	beq.w	8000470 <HAL_RCC_OscConfig+0x50>
 800068a:	4d32      	ldr	r5, [pc, #200]	; (8000754 <HAL_RCC_OscConfig+0x334>)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800068c:	2b02      	cmp	r3, #2
 800068e:	f04f 0300 	mov.w	r3, #0
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000692:	602b      	str	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000694:	d14b      	bne.n	800072e <HAL_RCC_OscConfig+0x30e>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000696:	f000 fb23 	bl	8000ce0 <HAL_GetTick>
 800069a:	4606      	mov	r6, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800069c:	4b2c      	ldr	r3, [pc, #176]	; (8000750 <HAL_RCC_OscConfig+0x330>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	0199      	lsls	r1, r3, #6
 80006a2:	d438      	bmi.n	8000716 <HAL_RCC_OscConfig+0x2f6>
 80006a4:	f647 78c0 	movw	r8, #32704	; 0x7fc0
 80006a8:	fa98 f8a8 	rbit	r8, r8
 80006ac:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80006b0:	fab8 f888 	clz	r8, r8
 80006b4:	fa9c fcac 	rbit	ip, ip
 80006b8:	f04f 6e70 	mov.w	lr, #251658240	; 0xf000000
 80006bc:	fabc fc8c 	clz	ip, ip
 80006c0:	fa9e feae 	rbit	lr, lr
 80006c4:	f04f 47e0 	mov.w	r7, #1879048192	; 0x70000000
 80006c8:	fabe fe8e 	clz	lr, lr
 80006cc:	fa97 f7a7 	rbit	r7, r7
 80006d0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006d2:	6a26      	ldr	r6, [r4, #32]
 80006d4:	69e0      	ldr	r0, [r4, #28]
 80006d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80006d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80006da:	0852      	lsrs	r2, r2, #1
 80006dc:	4330      	orrs	r0, r6
 80006de:	fa01 f108 	lsl.w	r1, r1, r8
 80006e2:	3a01      	subs	r2, #1
 80006e4:	fa02 f20c 	lsl.w	r2, r2, ip
 80006e8:	4301      	orrs	r1, r0
 80006ea:	4311      	orrs	r1, r2
 80006ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80006ee:	fa03 f30e 	lsl.w	r3, r3, lr
 80006f2:	fab7 f787 	clz	r7, r7
 80006f6:	430b      	orrs	r3, r1
 80006f8:	40ba      	lsls	r2, r7
 80006fa:	4313      	orrs	r3, r2
 80006fc:	4a14      	ldr	r2, [pc, #80]	; (8000750 <HAL_RCC_OscConfig+0x330>)
 80006fe:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000700:	2301      	movs	r3, #1
 8000702:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000704:	f000 faec 	bl	8000ce0 <HAL_GetTick>
 8000708:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <HAL_RCC_OscConfig+0x330>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	019a      	lsls	r2, r3, #6
 8000710:	d507      	bpl.n	8000722 <HAL_RCC_OscConfig+0x302>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000712:	2000      	movs	r0, #0
 8000714:	e018      	b.n	8000748 <HAL_RCC_OscConfig+0x328>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000716:	f000 fae3 	bl	8000ce0 <HAL_GetTick>
 800071a:	1b80      	subs	r0, r0, r6
 800071c:	2802      	cmp	r0, #2
 800071e:	d9bd      	bls.n	800069c <HAL_RCC_OscConfig+0x27c>
 8000720:	e6b7      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000722:	f000 fadd 	bl	8000ce0 <HAL_GetTick>
 8000726:	1b00      	subs	r0, r0, r4
 8000728:	2802      	cmp	r0, #2
 800072a:	d9ee      	bls.n	800070a <HAL_RCC_OscConfig+0x2ea>
 800072c:	e6b1      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800072e:	f000 fad7 	bl	8000ce0 <HAL_GetTick>
 8000732:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_RCC_OscConfig+0x330>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	019b      	lsls	r3, r3, #6
 800073a:	d5ea      	bpl.n	8000712 <HAL_RCC_OscConfig+0x2f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800073c:	f000 fad0 	bl	8000ce0 <HAL_GetTick>
 8000740:	1b00      	subs	r0, r0, r4
 8000742:	2802      	cmp	r0, #2
 8000744:	d9f6      	bls.n	8000734 <HAL_RCC_OscConfig+0x314>
 8000746:	e6a4      	b.n	8000492 <HAL_RCC_OscConfig+0x72>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000748:	b002      	add	sp, #8
 800074a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800
 8000754:	42470060 	.word	0x42470060

08000758 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000758:	4b38      	ldr	r3, [pc, #224]	; (800083c <HAL_RCC_GetSysClockFreq+0xe4>)
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	f002 020c 	and.w	r2, r2, #12
 8000760:	2a08      	cmp	r2, #8
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000762:	b510      	push	{r4, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000764:	d007      	beq.n	8000776 <HAL_RCC_GetSysClockFreq+0x1e>
 8000766:	2a0c      	cmp	r2, #12
 8000768:	d036      	beq.n	80007d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800076a:	4b35      	ldr	r3, [pc, #212]	; (8000840 <HAL_RCC_GetSysClockFreq+0xe8>)
 800076c:	4835      	ldr	r0, [pc, #212]	; (8000844 <HAL_RCC_GetSysClockFreq+0xec>)
 800076e:	2a04      	cmp	r2, #4
 8000770:	bf18      	it	ne
 8000772:	4618      	movne	r0, r3
 8000774:	bd10      	pop	{r4, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000776:	6859      	ldr	r1, [r3, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000778:	685a      	ldr	r2, [r3, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800077a:	685c      	ldr	r4, [r3, #4]
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800077c:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000780:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8000784:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000788:	d00c      	beq.n	80007a4 <HAL_RCC_GetSysClockFreq+0x4c>
 800078a:	fa92 f2a2 	rbit	r2, r2
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800078e:	fab2 f382 	clz	r3, r2
 8000792:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000796:	4022      	ands	r2, r4
 8000798:	40da      	lsrs	r2, r3
 800079a:	4b2a      	ldr	r3, [pc, #168]	; (8000844 <HAL_RCC_GetSysClockFreq+0xec>)
 800079c:	fbb3 f3f1 	udiv	r3, r3, r1
 80007a0:	4353      	muls	r3, r2
 80007a2:	e00b      	b.n	80007bc <HAL_RCC_GetSysClockFreq+0x64>
 80007a4:	fa92 f2a2 	rbit	r2, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80007a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80007ac:	4824      	ldr	r0, [pc, #144]	; (8000840 <HAL_RCC_GetSysClockFreq+0xe8>)
 80007ae:	fab2 f282 	clz	r2, r2
 80007b2:	4023      	ands	r3, r4
 80007b4:	40d3      	lsrs	r3, r2
 80007b6:	fbb0 f1f1 	udiv	r1, r0, r1
 80007ba:	434b      	muls	r3, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80007bc:	4a1f      	ldr	r2, [pc, #124]	; (800083c <HAL_RCC_GetSysClockFreq+0xe4>)
 80007be:	6850      	ldr	r0, [r2, #4]
 80007c0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80007c4:	fa92 f2a2 	rbit	r2, r2
 80007c8:	fab2 f282 	clz	r2, r2
 80007cc:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 80007d0:	40d0      	lsrs	r0, r2
 80007d2:	3001      	adds	r0, #1
 80007d4:	0040      	lsls	r0, r0, #1
 80007d6:	e02d      	b.n	8000834 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80007d8:	6859      	ldr	r1, [r3, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007da:	685a      	ldr	r2, [r3, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80007dc:	685c      	ldr	r4, [r3, #4]
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007de:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80007e2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80007e6:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80007ea:	d00c      	beq.n	8000806 <HAL_RCC_GetSysClockFreq+0xae>
 80007ec:	fa92 f2a2 	rbit	r2, r2
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80007f0:	fab2 f382 	clz	r3, r2
 80007f4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80007f8:	4022      	ands	r2, r4
 80007fa:	40da      	lsrs	r2, r3
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <HAL_RCC_GetSysClockFreq+0xec>)
 80007fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000802:	4353      	muls	r3, r2
 8000804:	e00b      	b.n	800081e <HAL_RCC_GetSysClockFreq+0xc6>
 8000806:	fa92 f2a2 	rbit	r2, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800080a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800080e:	480c      	ldr	r0, [pc, #48]	; (8000840 <HAL_RCC_GetSysClockFreq+0xe8>)
 8000810:	fab2 f282 	clz	r2, r2
 8000814:	4023      	ands	r3, r4
 8000816:	40d3      	lsrs	r3, r2
 8000818:	fbb0 f1f1 	udiv	r1, r0, r1
 800081c:	434b      	muls	r3, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 800081e:	4a07      	ldr	r2, [pc, #28]	; (800083c <HAL_RCC_GetSysClockFreq+0xe4>)
 8000820:	6850      	ldr	r0, [r2, #4]
 8000822:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8000826:	fa92 f2a2 	rbit	r2, r2
 800082a:	fab2 f282 	clz	r2, r2
 800082e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8000832:	40d0      	lsrs	r0, r2
      
      sysclockfreq = pllvco/pllr;
 8000834:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000838:	bd10      	pop	{r4, pc}
 800083a:	bf00      	nop
 800083c:	40023800 	.word	0x40023800
 8000840:	00f42400 	.word	0x00f42400
 8000844:	007a1200 	.word	0x007a1200

08000848 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000848:	4b4e      	ldr	r3, [pc, #312]	; (8000984 <HAL_RCC_ClockConfig+0x13c>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	f002 020f 	and.w	r2, r2, #15
 8000850:	4291      	cmp	r1, r2
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000852:	b570      	push	{r4, r5, r6, lr}
 8000854:	4604      	mov	r4, r0
 8000856:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000858:	d80a      	bhi.n	8000870 <HAL_RCC_ClockConfig+0x28>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800085a:	6823      	ldr	r3, [r4, #0]
 800085c:	0798      	lsls	r0, r3, #30
 800085e:	d510      	bpl.n	8000882 <HAL_RCC_ClockConfig+0x3a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000860:	4a49      	ldr	r2, [pc, #292]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 8000862:	68a1      	ldr	r1, [r4, #8]
 8000864:	6890      	ldr	r0, [r2, #8]
 8000866:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 800086a:	4301      	orrs	r1, r0
 800086c:	6091      	str	r1, [r2, #8]
 800086e:	e008      	b.n	8000882 <HAL_RCC_ClockConfig+0x3a>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000870:	b2ca      	uxtb	r2, r1
 8000872:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f003 030f 	and.w	r3, r3, #15
 800087a:	428b      	cmp	r3, r1
 800087c:	d0ed      	beq.n	800085a <HAL_RCC_ClockConfig+0x12>
    {
      return HAL_ERROR;
 800087e:	2001      	movs	r0, #1
 8000880:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000882:	07d9      	lsls	r1, r3, #31
 8000884:	d406      	bmi.n	8000894 <HAL_RCC_ClockConfig+0x4c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000886:	4b3f      	ldr	r3, [pc, #252]	; (8000984 <HAL_RCC_ClockConfig+0x13c>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	f002 020f 	and.w	r2, r2, #15
 800088e:	4295      	cmp	r5, r2
 8000890:	d357      	bcc.n	8000942 <HAL_RCC_ClockConfig+0xfa>
 8000892:	e05d      	b.n	8000950 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000894:	6863      	ldr	r3, [r4, #4]
 8000896:	4a3c      	ldr	r2, [pc, #240]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 8000898:	2b01      	cmp	r3, #1
 800089a:	d103      	bne.n	80008a4 <HAL_RCC_ClockConfig+0x5c>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800089c:	6812      	ldr	r2, [r2, #0]
 800089e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80008a2:	e008      	b.n	80008b6 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80008a4:	1e99      	subs	r1, r3, #2
 80008a6:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80008a8:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80008aa:	d802      	bhi.n	80008b2 <HAL_RCC_ClockConfig+0x6a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80008ac:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80008b0:	e001      	b.n	80008b6 <HAL_RCC_ClockConfig+0x6e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008b2:	f012 0f02 	tst.w	r2, #2
 80008b6:	d0e2      	beq.n	800087e <HAL_RCC_ClockConfig+0x36>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008b8:	4a33      	ldr	r2, [pc, #204]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 80008ba:	6891      	ldr	r1, [r2, #8]
 80008bc:	f021 0103 	bic.w	r1, r1, #3
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6093      	str	r3, [r2, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80008c4:	f000 fa0c 	bl	8000ce0 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008c8:	6863      	ldr	r3, [r4, #4]
 80008ca:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80008cc:	4606      	mov	r6, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008ce:	d10e      	bne.n	80008ee <HAL_RCC_ClockConfig+0xa6>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80008d0:	4b2d      	ldr	r3, [pc, #180]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	f003 030c 	and.w	r3, r3, #12
 80008d8:	2b04      	cmp	r3, #4
 80008da:	d0d4      	beq.n	8000886 <HAL_RCC_ClockConfig+0x3e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008dc:	f000 fa00 	bl	8000ce0 <HAL_GetTick>
 80008e0:	f241 3388 	movw	r3, #5000	; 0x1388
 80008e4:	1b80      	subs	r0, r0, r6
 80008e6:	4298      	cmp	r0, r3
 80008e8:	d9f2      	bls.n	80008d0 <HAL_RCC_ClockConfig+0x88>
        {
          return HAL_TIMEOUT;
 80008ea:	2003      	movs	r0, #3
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d10d      	bne.n	800090e <HAL_RCC_ClockConfig+0xc6>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008f2:	4b25      	ldr	r3, [pc, #148]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	f003 030c 	and.w	r3, r3, #12
 80008fa:	2b08      	cmp	r3, #8
 80008fc:	d0c3      	beq.n	8000886 <HAL_RCC_ClockConfig+0x3e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008fe:	f000 f9ef 	bl	8000ce0 <HAL_GetTick>
 8000902:	f241 3388 	movw	r3, #5000	; 0x1388
 8000906:	1b80      	subs	r0, r0, r6
 8000908:	4298      	cmp	r0, r3
 800090a:	d9f2      	bls.n	80008f2 <HAL_RCC_ClockConfig+0xaa>
 800090c:	e7ed      	b.n	80008ea <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800090e:	2b03      	cmp	r3, #3
 8000910:	d005      	beq.n	800091e <HAL_RCC_ClockConfig+0xd6>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000912:	4b1d      	ldr	r3, [pc, #116]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	f013 0f0c 	tst.w	r3, #12
 800091a:	d10a      	bne.n	8000932 <HAL_RCC_ClockConfig+0xea>
 800091c:	e7b3      	b.n	8000886 <HAL_RCC_ClockConfig+0x3e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800091e:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 8000920:	689b      	ldr	r3, [r3, #8]
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000922:	f000 f9dd 	bl	8000ce0 <HAL_GetTick>
 8000926:	f241 3388 	movw	r3, #5000	; 0x1388
 800092a:	1b80      	subs	r0, r0, r6
 800092c:	4298      	cmp	r0, r3
 800092e:	d9f6      	bls.n	800091e <HAL_RCC_ClockConfig+0xd6>
 8000930:	e7db      	b.n	80008ea <HAL_RCC_ClockConfig+0xa2>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000932:	f000 f9d5 	bl	8000ce0 <HAL_GetTick>
 8000936:	f241 3388 	movw	r3, #5000	; 0x1388
 800093a:	1b80      	subs	r0, r0, r6
 800093c:	4298      	cmp	r0, r3
 800093e:	d9e8      	bls.n	8000912 <HAL_RCC_ClockConfig+0xca>
 8000940:	e7d3      	b.n	80008ea <HAL_RCC_ClockConfig+0xa2>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000942:	b2ea      	uxtb	r2, r5
 8000944:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f003 030f 	and.w	r3, r3, #15
 800094c:	42ab      	cmp	r3, r5
 800094e:	d196      	bne.n	800087e <HAL_RCC_ClockConfig+0x36>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000950:	6823      	ldr	r3, [r4, #0]
 8000952:	075a      	lsls	r2, r3, #29
 8000954:	d506      	bpl.n	8000964 <HAL_RCC_ClockConfig+0x11c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000956:	4a0c      	ldr	r2, [pc, #48]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 8000958:	68e1      	ldr	r1, [r4, #12]
 800095a:	6890      	ldr	r0, [r2, #8]
 800095c:	f420 50e0 	bic.w	r0, r0, #7168	; 0x1c00
 8000960:	4301      	orrs	r1, r0
 8000962:	6091      	str	r1, [r2, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000964:	071b      	lsls	r3, r3, #28
 8000966:	d507      	bpl.n	8000978 <HAL_RCC_ClockConfig+0x130>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000968:	4b07      	ldr	r3, [pc, #28]	; (8000988 <HAL_RCC_ClockConfig+0x140>)
 800096a:	6921      	ldr	r1, [r4, #16]
 800096c:	689a      	ldr	r2, [r3, #8]
 800096e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000972:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000976:	609a      	str	r2, [r3, #8]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000978:	2000      	movs	r0, #0
 800097a:	f000 f97c 	bl	8000c76 <HAL_InitTick>
  
  return HAL_OK;
 800097e:	2000      	movs	r0, #0
}
 8000980:	bd70      	pop	{r4, r5, r6, pc}
 8000982:	bf00      	nop
 8000984:	40023c00 	.word	0x40023c00
 8000988:	40023800 	.word	0x40023800

0800098c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800098c:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800098e:	f7ff fee3 	bl	8000758 <HAL_RCC_GetSysClockFreq>
 8000992:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <HAL_RCC_GetHCLKFreq+0x28>)
 8000994:	22f0      	movs	r2, #240	; 0xf0
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	fa92 f2a2 	rbit	r2, r2
 800099c:	fab2 f282 	clz	r2, r2
 80009a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009a4:	40d3      	lsrs	r3, r2
 80009a6:	4a04      	ldr	r2, [pc, #16]	; (80009b8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80009a8:	5cd3      	ldrb	r3, [r2, r3]
 80009aa:	40d8      	lsrs	r0, r3
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <HAL_RCC_GetHCLKFreq+0x30>)
 80009ae:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 80009b0:	bd08      	pop	{r3, pc}
 80009b2:	bf00      	nop
 80009b4:	40023800 	.word	0x40023800
 80009b8:	08000e14 	.word	0x08000e14
 80009bc:	20000000 	.word	0x20000000

080009c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009c4:	680f      	ldr	r7, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009c6:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80009c8:	2201      	movs	r2, #1
 80009ca:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009cc:	ea02 0407 	and.w	r4, r2, r7

    if(iocurrent == ioposition)
 80009d0:	4294      	cmp	r4, r2
 80009d2:	f040 80c7 	bne.w	8000b64 <HAL_GPIO_Init+0x1a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009d6:	684a      	ldr	r2, [r1, #4]
 80009d8:	f022 0610 	bic.w	r6, r2, #16
 80009dc:	2e02      	cmp	r6, #2
 80009de:	d116      	bne.n	8000a0e <HAL_GPIO_Init+0x4e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80009e0:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80009e4:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80009e8:	f003 0807 	and.w	r8, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80009ec:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80009f0:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80009f4:	f04f 090f 	mov.w	r9, #15
 80009f8:	fa09 f908 	lsl.w	r9, r9, r8
 80009fc:	ea25 0909 	bic.w	r9, r5, r9
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000a00:	690d      	ldr	r5, [r1, #16]
 8000a02:	fa05 f808 	lsl.w	r8, r5, r8
 8000a06:	ea49 0508 	orr.w	r5, r9, r8
        GPIOx->AFR[position >> 3U] = temp;
 8000a0a:	f8cc 5020 	str.w	r5, [ip, #32]
 8000a0e:	005d      	lsls	r5, r3, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a10:	f04f 0c03 	mov.w	ip, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a14:	f8d0 9000 	ldr.w	r9, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a18:	fa0c fc05 	lsl.w	ip, ip, r5
 8000a1c:	ea6f 0c0c 	mvn.w	ip, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a20:	f002 0803 	and.w	r8, r2, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a24:	ea0c 0909 	and.w	r9, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a28:	fa08 f805 	lsl.w	r8, r8, r5
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a2c:	3e01      	subs	r6, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a2e:	ea49 0808 	orr.w	r8, r9, r8
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a32:	2e01      	cmp	r6, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8000a34:	f8c0 8000 	str.w	r8, [r0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a38:	d810      	bhi.n	8000a5c <HAL_GPIO_Init+0x9c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a3a:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a3c:	ea0c 0806 	and.w	r8, ip, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a40:	68ce      	ldr	r6, [r1, #12]
 8000a42:	40ae      	lsls	r6, r5
 8000a44:	ea48 0606 	orr.w	r6, r8, r6
        GPIOx->OSPEEDR = temp;
 8000a48:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a4a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a4c:	ea26 0804 	bic.w	r8, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000a50:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8000a54:	409e      	lsls	r6, r3
 8000a56:	ea48 0606 	orr.w	r6, r8, r6
        GPIOx->OTYPER = temp;
 8000a5a:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a5c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a5e:	ea0c 0c06 	and.w	ip, ip, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a62:	688e      	ldr	r6, [r1, #8]
 8000a64:	40ae      	lsls	r6, r5
 8000a66:	ea4c 0506 	orr.w	r5, ip, r6
      GPIOx->PUPDR = temp;
 8000a6a:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a6c:	00d5      	lsls	r5, r2, #3
 8000a6e:	d579      	bpl.n	8000b64 <HAL_GPIO_Init+0x1a4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a70:	4e40      	ldr	r6, [pc, #256]	; (8000b74 <HAL_GPIO_Init+0x1b4>)
 8000a72:	2500      	movs	r5, #0
 8000a74:	9501      	str	r5, [sp, #4]
 8000a76:	f8d6 c044 	ldr.w	ip, [r6, #68]	; 0x44
 8000a7a:	f44c 4c80 	orr.w	ip, ip, #16384	; 0x4000
 8000a7e:	f8c6 c044 	str.w	ip, [r6, #68]	; 0x44
 8000a82:	6c76      	ldr	r6, [r6, #68]	; 0x44
 8000a84:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000a88:	9601      	str	r6, [sp, #4]
 8000a8a:	9e01      	ldr	r6, [sp, #4]
 8000a8c:	f023 0603 	bic.w	r6, r3, #3
 8000a90:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000a94:	f506 369c 	add.w	r6, r6, #79872	; 0x13800

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000a98:	f003 0c03 	and.w	ip, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a9c:	f8d6 9008 	ldr.w	r9, [r6, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000aa0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000aa4:	f04f 080f 	mov.w	r8, #15
 8000aa8:	fa08 f80c 	lsl.w	r8, r8, ip
 8000aac:	ea29 0808 	bic.w	r8, r9, r8
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ab0:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8000b7c <HAL_GPIO_Init+0x1bc>
 8000ab4:	4548      	cmp	r0, r9
 8000ab6:	d025      	beq.n	8000b04 <HAL_GPIO_Init+0x144>
 8000ab8:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8000abc:	f505 3501 	add.w	r5, r5, #132096	; 0x20400
 8000ac0:	42a8      	cmp	r0, r5
 8000ac2:	d016      	beq.n	8000af2 <HAL_GPIO_Init+0x132>
 8000ac4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ac8:	42a8      	cmp	r0, r5
 8000aca:	d014      	beq.n	8000af6 <HAL_GPIO_Init+0x136>
 8000acc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ad0:	42a8      	cmp	r0, r5
 8000ad2:	d012      	beq.n	8000afa <HAL_GPIO_Init+0x13a>
 8000ad4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ad8:	42a8      	cmp	r0, r5
 8000ada:	d010      	beq.n	8000afe <HAL_GPIO_Init+0x13e>
 8000adc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ae0:	42a8      	cmp	r0, r5
 8000ae2:	d00e      	beq.n	8000b02 <HAL_GPIO_Init+0x142>
 8000ae4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ae8:	42a8      	cmp	r0, r5
 8000aea:	bf14      	ite	ne
 8000aec:	2508      	movne	r5, #8
 8000aee:	2506      	moveq	r5, #6
 8000af0:	e008      	b.n	8000b04 <HAL_GPIO_Init+0x144>
 8000af2:	2501      	movs	r5, #1
 8000af4:	e006      	b.n	8000b04 <HAL_GPIO_Init+0x144>
 8000af6:	2502      	movs	r5, #2
 8000af8:	e004      	b.n	8000b04 <HAL_GPIO_Init+0x144>
 8000afa:	2503      	movs	r5, #3
 8000afc:	e002      	b.n	8000b04 <HAL_GPIO_Init+0x144>
 8000afe:	2504      	movs	r5, #4
 8000b00:	e000      	b.n	8000b04 <HAL_GPIO_Init+0x144>
 8000b02:	2505      	movs	r5, #5
 8000b04:	fa05 f50c 	lsl.w	r5, r5, ip
 8000b08:	ea45 0508 	orr.w	r5, r5, r8
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b0c:	60b5      	str	r5, [r6, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b0e:	4e1a      	ldr	r6, [pc, #104]	; (8000b78 <HAL_GPIO_Init+0x1b8>)
 8000b10:	f8d6 c000 	ldr.w	ip, [r6]
        temp &= ~((uint32_t)iocurrent);
 8000b14:	43e5      	mvns	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b16:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        {
          temp |= iocurrent;
 8000b1a:	bf14      	ite	ne
 8000b1c:	ea44 0c0c 	orrne.w	ip, r4, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8000b20:	ea05 0c0c 	andeq.w	ip, r5, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8000b24:	f8c6 c000 	str.w	ip, [r6]

        temp = EXTI->EMR;
 8000b28:	6876      	ldr	r6, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b2a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        {
          temp |= iocurrent;
 8000b2e:	bf14      	ite	ne
 8000b30:	ea44 0c06 	orrne.w	ip, r4, r6
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8000b34:	ea05 0c06 	andeq.w	ip, r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8000b38:	4e0f      	ldr	r6, [pc, #60]	; (8000b78 <HAL_GPIO_Init+0x1b8>)
 8000b3a:	f8c6 c004 	str.w	ip, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b3e:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b42:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        {
          temp |= iocurrent;
 8000b46:	bf14      	ite	ne
 8000b48:	ea44 0c0c 	orrne.w	ip, r4, ip
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8000b4c:	ea05 0c0c 	andeq.w	ip, r5, ip
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8000b50:	f8c6 c008 	str.w	ip, [r6, #8]

        temp = EXTI->FTSR;
 8000b54:	68f6      	ldr	r6, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b56:	0292      	lsls	r2, r2, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8000b58:	4a07      	ldr	r2, [pc, #28]	; (8000b78 <HAL_GPIO_Init+0x1b8>)
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8000b5a:	bf54      	ite	pl
 8000b5c:	ea05 0406 	andpl.w	r4, r5, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8000b60:	4334      	orrmi	r4, r6
        }
        EXTI->FTSR = temp;
 8000b62:	60d4      	str	r4, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b64:	3301      	adds	r3, #1
 8000b66:	2b10      	cmp	r3, #16
 8000b68:	f47f af2e 	bne.w	80009c8 <HAL_GPIO_Init+0x8>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8000b6c:	b003      	add	sp, #12
 8000b6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000b72:	bf00      	nop
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40013c00 	.word	0x40013c00
 8000b7c:	40020000 	.word	0x40020000

08000b80 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b80:	b902      	cbnz	r2, 8000b84 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b82:	0409      	lsls	r1, r1, #16
 8000b84:	6181      	str	r1, [r0, #24]
 8000b86:	4770      	bx	lr

08000b88 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b88:	4a07      	ldr	r2, [pc, #28]	; (8000ba8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000b8a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b90:	041b      	lsls	r3, r3, #16
 8000b92:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b9c:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000ba0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000ba4:	60d3      	str	r3, [r2, #12]
 8000ba6:	4770      	bx	lr
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bac:	4b16      	ldr	r3, [pc, #88]	; (8000c08 <HAL_NVIC_SetPriority+0x5c>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bb4:	b570      	push	{r4, r5, r6, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb6:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb8:	f1c3 0407 	rsb	r4, r3, #7
 8000bbc:	2c04      	cmp	r4, #4
 8000bbe:	bf28      	it	cs
 8000bc0:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bc4:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc8:	bf8c      	ite	hi
 8000bca:	3b03      	subhi	r3, #3
 8000bcc:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bce:	fa05 f404 	lsl.w	r4, r5, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd2:	fa05 f603 	lsl.w	r6, r5, r3

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd6:	3c01      	subs	r4, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd8:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bda:	4021      	ands	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bdc:	4032      	ands	r2, r6

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bde:	fa01 f303 	lsl.w	r3, r1, r3
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000be2:	4313      	orrs	r3, r2
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000be4:	2800      	cmp	r0, #0
 8000be6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000bea:	da05      	bge.n	8000bf8 <HAL_NVIC_SetPriority+0x4c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	f000 000f 	and.w	r0, r0, #15
 8000bf2:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <HAL_NVIC_SetPriority+0x60>)
 8000bf4:	541a      	strb	r2, [r3, r0]
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000bfc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
 8000c06:	bd70      	pop	{r4, r5, r6, pc}
 8000c08:	e000ed00 	.word	0xe000ed00
 8000c0c:	e000ed14 	.word	0xe000ed14

08000c10 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c10:	0942      	lsrs	r2, r0, #5
 8000c12:	2301      	movs	r3, #1
 8000c14:	f000 001f 	and.w	r0, r0, #31
 8000c18:	fa03 f000 	lsl.w	r0, r3, r0
 8000c1c:	4b01      	ldr	r3, [pc, #4]	; (8000c24 <HAL_NVIC_EnableIRQ+0x14>)
 8000c1e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000c22:	4770      	bx	lr
 8000c24:	e000e100 	.word	0xe000e100

08000c28 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c28:	3801      	subs	r0, #1
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d20a      	bcs.n	8000c46 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c30:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c32:	4a07      	ldr	r2, [pc, #28]	; (8000c50 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c34:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c36:	21f0      	movs	r1, #240	; 0xf0
 8000c38:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c3c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c3e:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c40:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c46:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000e010 	.word	0xe000e010
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000c56:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000c58:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000c5a:	bf0c      	ite	eq
 8000c5c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000c60:	f022 0204 	bicne.w	r2, r2, #4
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	4770      	bx	lr
 8000c68:	e000e010 	.word	0xe000e010

08000c6c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000c6c:	4770      	bx	lr

08000c6e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000c6e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000c70:	f7ff fffc 	bl	8000c6c <HAL_SYSTICK_Callback>
 8000c74:	bd08      	pop	{r3, pc}

08000c76 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c76:	b510      	push	{r4, lr}
 8000c78:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000c7a:	f7ff fe87 	bl	800098c <HAL_RCC_GetHCLKFreq>
 8000c7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c82:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c86:	f7ff ffcf 	bl	8000c28 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8000c8e:	4621      	mov	r1, r4
 8000c90:	2200      	movs	r2, #0
 8000c92:	f7ff ff8b 	bl	8000bac <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000c96:	2000      	movs	r0, #0
 8000c98:	bd10      	pop	{r4, pc}
	...

08000c9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c9c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HAL_Init+0x30>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ca6:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000cae:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000cb6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f7ff ff65 	bl	8000b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f7ff ffd9 	bl	8000c76 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000cc4:	f7ff faa6 	bl	8000214 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000cc8:	2000      	movs	r0, #0
 8000cca:	bd08      	pop	{r3, pc}
 8000ccc:	40023c00 	.word	0x40023c00

08000cd0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000cd0:	4b02      	ldr	r3, [pc, #8]	; (8000cdc <HAL_IncTick+0xc>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	3201      	adds	r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000020 	.word	0x20000020

08000ce0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ce0:	4b01      	ldr	r3, [pc, #4]	; (8000ce8 <HAL_GetTick+0x8>)
 8000ce2:	6818      	ldr	r0, [r3, #0]
}
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20000020 	.word	0x20000020

08000cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000cec:	b513      	push	{r0, r1, r4, lr}
 8000cee:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8000cf0:	f7ff fff6 	bl	8000ce0 <HAL_GetTick>
 8000cf4:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000cf6:	f7ff fff3 	bl	8000ce0 <HAL_GetTick>
 8000cfa:	9b01      	ldr	r3, [sp, #4]
 8000cfc:	1b00      	subs	r0, r0, r4
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d3f9      	bcc.n	8000cf6 <HAL_Delay+0xa>
  {
  }
}
 8000d02:	b002      	add	sp, #8
 8000d04:	bd10      	pop	{r4, pc}
	...

08000d08 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d08:	4a0f      	ldr	r2, [pc, #60]	; (8000d48 <SystemInit+0x40>)
 8000d0a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000d0e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d12:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <SystemInit+0x44>)
 8000d18:	6819      	ldr	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d1a:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000d1c:	f041 0101 	orr.w	r1, r1, #1
 8000d20:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d22:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d24:	6819      	ldr	r1, [r3, #0]
 8000d26:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8000d2a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8000d2e:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000d30:	4907      	ldr	r1, [pc, #28]	; (8000d50 <SystemInit+0x48>)
 8000d32:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d34:	6819      	ldr	r1, [r3, #0]
 8000d36:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000d3a:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000d3c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d3e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d42:	6093      	str	r3, [r2, #8]
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed00 	.word	0xe000ed00
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	24003010 	.word	0x24003010

08000d54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d54:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8000d94 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d5a:	f000 b804 	b.w	8000d66 <LoopCopyDataInit>

08000d5e <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8000d60:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d62:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d64:	3104      	adds	r1, #4

08000d66 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d66:	480d      	ldr	r0, [pc, #52]	; (8000d9c <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8000d68:	4b0d      	ldr	r3, [pc, #52]	; (8000da0 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 8000d6a:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d6c:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d6e:	f4ff aff6 	bcc.w	8000d5e <CopyDataInit>
  ldr  r2, =_sbss
 8000d72:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8000d74:	f000 b803 	b.w	8000d7e <LoopFillZerobss>

08000d78 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d78:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d7a:	f842 3b04 	str.w	r3, [r2], #4

08000d7e <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8000d80:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d82:	f4ff aff9 	bcc.w	8000d78 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d86:	f7ff ffbf 	bl	8000d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d8a:	f000 f811 	bl	8000db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d8e:	f7ff fabd 	bl	800030c <main>
  bx  lr    
 8000d92:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d94:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000d98:	08000e2c 	.word	0x08000e2c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000da0:	20000004 	.word	0x20000004
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000da4:	20000004 	.word	0x20000004
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000da8:	20000024 	.word	0x20000024

08000dac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dac:	f7ff bffe 	b.w	8000dac <ADC_IRQHandler>

08000db0 <__libc_init_array>:
 8000db0:	b570      	push	{r4, r5, r6, lr}
 8000db2:	4b0e      	ldr	r3, [pc, #56]	; (8000dec <__libc_init_array+0x3c>)
 8000db4:	4d0e      	ldr	r5, [pc, #56]	; (8000df0 <__libc_init_array+0x40>)
 8000db6:	1aed      	subs	r5, r5, r3
 8000db8:	10ad      	asrs	r5, r5, #2
 8000dba:	2400      	movs	r4, #0
 8000dbc:	461e      	mov	r6, r3
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	d004      	beq.n	8000dcc <__libc_init_array+0x1c>
 8000dc2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000dc6:	4790      	blx	r2
 8000dc8:	3401      	adds	r4, #1
 8000dca:	e7f8      	b.n	8000dbe <__libc_init_array+0xe>
 8000dcc:	f000 f816 	bl	8000dfc <_init>
 8000dd0:	4d08      	ldr	r5, [pc, #32]	; (8000df4 <__libc_init_array+0x44>)
 8000dd2:	4b09      	ldr	r3, [pc, #36]	; (8000df8 <__libc_init_array+0x48>)
 8000dd4:	1aed      	subs	r5, r5, r3
 8000dd6:	10ad      	asrs	r5, r5, #2
 8000dd8:	2400      	movs	r4, #0
 8000dda:	461e      	mov	r6, r3
 8000ddc:	42ac      	cmp	r4, r5
 8000dde:	d004      	beq.n	8000dea <__libc_init_array+0x3a>
 8000de0:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000de4:	4790      	blx	r2
 8000de6:	3401      	adds	r4, #1
 8000de8:	e7f8      	b.n	8000ddc <__libc_init_array+0x2c>
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	08000e24 	.word	0x08000e24
 8000df0:	08000e24 	.word	0x08000e24
 8000df4:	08000e28 	.word	0x08000e28
 8000df8:	08000e24 	.word	0x08000e24

08000dfc <_init>:
 8000dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dfe:	bf00      	nop
 8000e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e02:	bc08      	pop	{r3}
 8000e04:	469e      	mov	lr, r3
 8000e06:	4770      	bx	lr

08000e08 <_fini>:
 8000e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e0a:	bf00      	nop
 8000e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e0e:	bc08      	pop	{r3}
 8000e10:	469e      	mov	lr, r3
 8000e12:	4770      	bx	lr
