$date
	Sun Oct 23 07:04:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1002707
b1 !
1"
#1002710
b1 &
b1 %
1$
#1002711
0"
#1002714
1#
#1002718
b0 &
0#
b0 %
0$
#2009824
b11100 !
1"
#2009826
b11100 &
b11100 %
1$
#2009827
0"
#2009830
b1110 &
b1110 %
#2009834
b111 &
b111 %
#2009838
b10110 &
b10110 %
#2009842
b1011 &
b1011 %
#2009846
b100010 &
b100010 %
#2009850
b10001 &
b10001 %
#2009854
b110100 &
b110100 %
#2009858
b11010 &
b11010 %
#2009862
b1101 &
b1101 %
#2009866
b101000 &
b101000 %
#2009870
b10100 &
b10100 %
#2009874
b1010 &
b1010 %
#2009878
b101 &
b101 %
#2009882
b10000 &
b10000 %
#2009886
b1000 &
b1000 %
#2009890
b100 &
b100 %
#2009894
b10 &
b10 %
#2009898
b1 &
b1 %
1#
#2009902
b0 &
0#
b0 %
0$
#3009065
b101 !
1"
#3009066
b101 &
b101 %
1$
#3009067
0"
#3009070
b10000 &
b10000 %
#3009074
b1000 &
b1000 %
#3009078
b100 &
b100 %
#3009082
b10 &
b10 %
#3009086
b1 &
1#
b1 %
#3009090
b0 &
b0 %
0#
0$
#4500012
