\doxysection{srsran\+::pusch\+\_\+processor\+\_\+validator\+\_\+impl Class Reference}
\hypertarget{classsrsran_1_1pusch__processor__validator__impl}{}\label{classsrsran_1_1pusch__processor__validator__impl}\index{srsran::pusch\_processor\_validator\_impl@{srsran::pusch\_processor\_validator\_impl}}


Implements a parameter validator for \doxylink{classsrsran_1_1pusch__processor__impl}{pusch\+\_\+processor\+\_\+impl}.  




{\ttfamily \#include $<$pusch\+\_\+processor\+\_\+impl.\+h$>$}



Inheritance diagram for srsran\+::pusch\+\_\+processor\+\_\+validator\+\_\+impl\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=231pt]{d4/dba/classsrsran_1_1pusch__processor__validator__impl__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for srsran\+::pusch\+\_\+processor\+\_\+validator\+\_\+impl\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=231pt]{dd/daf/classsrsran_1_1pusch__processor__validator__impl__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsrsran_1_1pusch__processor__validator__impl_a1b7ebde6ba5ea527699536b1b11817e3}{pusch\+\_\+processor\+\_\+validator\+\_\+impl}} (\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions}{channel\+\_\+estimate\+::channel\+\_\+estimate\+\_\+dimensions}} \&\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{ce\+\_\+dims\+\_\+}})
\begin{DoxyCompactList}\small\item\em Constructs PUSCH processor validator. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classbool}{bool}} \mbox{\hyperlink{classsrsran_1_1pusch__processor__validator__impl_a48963b2cdedfb74bd1ecd00059d8cc17}{is\+\_\+valid}} (\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t}{pusch\+\_\+processor\+::pdu\+\_\+t}} \&pdu) \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{override}}
\begin{DoxyCompactList}\small\item\em Validates PUSCH processor configuration parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1pusch__pdu__validator}{srsran\+::pusch\+\_\+pdu\+\_\+validator}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} {\bfseries \texorpdfstring{$\sim$}{\string~}pusch\+\_\+pdu\+\_\+validator} ()=\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{default}}
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Implements a parameter validator for \doxylink{classsrsran_1_1pusch__processor__impl}{pusch\+\_\+processor\+\_\+impl}. 

\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsrsran_1_1pusch__processor__validator__impl_a1b7ebde6ba5ea527699536b1b11817e3}\label{classsrsran_1_1pusch__processor__validator__impl_a1b7ebde6ba5ea527699536b1b11817e3} 
\index{srsran::pusch\_processor\_validator\_impl@{srsran::pusch\_processor\_validator\_impl}!pusch\_processor\_validator\_impl@{pusch\_processor\_validator\_impl}}
\index{pusch\_processor\_validator\_impl@{pusch\_processor\_validator\_impl}!srsran::pusch\_processor\_validator\_impl@{srsran::pusch\_processor\_validator\_impl}}
\doxysubsubsection{\texorpdfstring{pusch\_processor\_validator\_impl()}{pusch\_processor\_validator\_impl()}}
{\footnotesize\ttfamily srsran\+::pusch\+\_\+processor\+\_\+validator\+\_\+impl\+::pusch\+\_\+processor\+\_\+validator\+\_\+impl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions}{channel\+\_\+estimate\+::channel\+\_\+estimate\+\_\+dimensions}} \&}]{ce\+\_\+dims\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Constructs PUSCH processor validator. 

It requires channel estimate dimensions to limit the bandwidth, slot duration, number of receive ports and transmit layers.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ce\+\_\+dims\+\_\+} & Provides the channel estimates dimensions. \\
\hline
\end{DoxyParams}

\begin{DoxyCode}{0}
\DoxyCodeLine{00051\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :}
\DoxyCodeLine{00052\ \ \ \ \ ce\_dims(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{ce\_dims\_}})}
\DoxyCodeLine{00053\ \ \ \{}
\DoxyCodeLine{00054\ \ \ \ \ srsran\_assert(}
\DoxyCodeLine{00055\ \ \ \ \ \ \ \ \ (ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a24df3f37b165eafa20372fb1a6d92593}{nof\_prb}}\ >\ 0)\ \&\&\ (ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a24df3f37b165eafa20372fb1a6d92593}{nof\_prb}}\ <=\ MAX\_RB),\ \textcolor{stringliteral}{"{}Invalid\ number\ of\ PRB\ (i.e.\ \{\})."{}},\ ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a24df3f37b165eafa20372fb1a6d92593}{nof\_prb}});}
\DoxyCodeLine{00056\ \ \ \ \ srsran\_assert((ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a759f9917bb054394d9c63c6d200a5da0}{nof\_symbols}}\ >\ 0)\ \&\&\ (ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a759f9917bb054394d9c63c6d200a5da0}{nof\_symbols}}\ <=\ MAX\_NSYMB\_PER\_SLOT),}
\DoxyCodeLine{00057\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}Invalid\ number\ of\ OFDM\ symbols."{}});}
\DoxyCodeLine{00058\ \ \ \ \ srsran\_assert(ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_ac6d21f6cff9ce01f2e5371cad1874fcd}{nof\_rx\_ports}}\ >\ 0,\ \textcolor{stringliteral}{"{}The\ number\ of\ receive\ ports\ cannot\ be\ zero."{}});}
\DoxyCodeLine{00059\ \ \ \ \ srsran\_assert(ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_adf05f48ebdec3324019177430f92f5a7}{nof\_tx\_layers}}\ ==\ 1,\ \textcolor{stringliteral}{"{}Only\ one\ transmit\ layer\ is\ currently\ supported."{}});}
\DoxyCodeLine{00060\ \ \ \}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1pusch__processor__validator__impl_a48963b2cdedfb74bd1ecd00059d8cc17}\label{classsrsran_1_1pusch__processor__validator__impl_a48963b2cdedfb74bd1ecd00059d8cc17} 
\index{srsran::pusch\_processor\_validator\_impl@{srsran::pusch\_processor\_validator\_impl}!is\_valid@{is\_valid}}
\index{is\_valid@{is\_valid}!srsran::pusch\_processor\_validator\_impl@{srsran::pusch\_processor\_validator\_impl}}
\doxysubsubsection{\texorpdfstring{is\_valid()}{is\_valid()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classbool}{bool}} pusch\+\_\+processor\+\_\+validator\+\_\+impl\+::is\+\_\+valid (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t}{pusch\+\_\+processor\+::pdu\+\_\+t}} \&}]{pdu }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Validates PUSCH processor configuration parameters. 

\begin{DoxyReturn}{Returns}
True if the parameters contained in {\ttfamily pdu} are supported, false otherwise. 
\end{DoxyReturn}


Implements \mbox{\hyperlink{classsrsran_1_1pusch__pdu__validator_a14a78b621a39567544342f0daa8b5e52}{srsran\+::pusch\+\_\+pdu\+\_\+validator}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00104\ \{}
\DoxyCodeLine{00105\ \ \ \textcolor{keywordtype}{unsigned}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_symbols\_slot}}\ =\ \mbox{\hyperlink{namespacesrsran_aa1d2bd5d3008afda19c0949d241a73f7}{get\_nsymb\_per\_slot}}(pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_af401e2120f3f52955bca6276898d6a3a}{cp}});}
\DoxyCodeLine{00106\ }
\DoxyCodeLine{00107\ \ \ \textcolor{comment}{//\ The\ BWP\ size\ exceeds\ the\ grid\ size.}}
\DoxyCodeLine{00108\ \ \ \textcolor{keywordflow}{if}\ ((pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a1a74c1abf3da901caa852d7d0ac4b669}{bwp\_start\_rb}}\ +\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a1f1a3089e6d38d399439cc6a71d12d84}{bwp\_size\_rb}})\ >\ ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a24df3f37b165eafa20372fb1a6d92593}{nof\_prb}})\ \{}
\DoxyCodeLine{00109\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00110\ \ \ \}}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \ \ \textcolor{comment}{//\ The\ implementation\ only\ works\ with\ a\ single\ transmit\ layer.}}
\DoxyCodeLine{00113\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a272c53853217adbede1db7f309a47eea}{nof\_tx\_layers}}\ >\ ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_adf05f48ebdec3324019177430f92f5a7}{nof\_tx\_layers}})\ \{}
\DoxyCodeLine{00114\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00115\ \ \ \}}
\DoxyCodeLine{00116\ }
\DoxyCodeLine{00117\ \ \ \textcolor{comment}{//\ The\ number\ of\ receive\ ports\ cannot\ exceed\ the\ maximum\ dimensions.}}
\DoxyCodeLine{00118\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_ae4dc64d23fd9ad6371191f39e462e89f}{rx\_ports}}.size()\ >\ ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_ac6d21f6cff9ce01f2e5371cad1874fcd}{nof\_rx\_ports}})\ \{}
\DoxyCodeLine{00119\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00120\ \ \ \}}
\DoxyCodeLine{00121\ }
\DoxyCodeLine{00122\ \ \ \textcolor{comment}{//\ The\ frequency\ allocation\ is\ not\ compatible\ with\ the\ BWP\ parameters.}}
\DoxyCodeLine{00123\ \ \ \textcolor{keywordflow}{if}\ (!pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a236d431582b3c7dc66ecb8d23616d18b}{freq\_alloc}}.\mbox{\hyperlink{classsrsran_1_1rb__allocation_aff159e20220d4f65d552a24fbf6bf651}{is\_bwp\_valid}}(pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a1a74c1abf3da901caa852d7d0ac4b669}{bwp\_start\_rb}},\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a1f1a3089e6d38d399439cc6a71d12d84}{bwp\_size\_rb}}))\ \{}
\DoxyCodeLine{00124\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00125\ \ \ \}}
\DoxyCodeLine{00126\ }
\DoxyCodeLine{00127\ \ \ \textcolor{comment}{//\ Currently,\ none\ of\ the\ UCI\ field\ sizes\ can\ exceed\ 11\ bit.}}
\DoxyCodeLine{00128\ \ \ \textcolor{keyword}{static}\ \textcolor{keyword}{constexpr}\ \textcolor{keywordtype}{unsigned}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{max\_uci\_len}}\ =\ 11;}
\DoxyCodeLine{00129\ \ \ \textcolor{keywordflow}{if}\ ((pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}{uci}}.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description_a6925eb757d8cb4cbede1c22174fbd5d5}{nof\_harq\_ack}}\ >\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{max\_uci\_len}})\ ||\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}{uci}}.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description_a897934f406b61f863c27b0e3aa404092}{nof\_csi\_part1}}\ >\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{max\_uci\_len}}))\ \{}
\DoxyCodeLine{00130\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00131\ \ \ \}}
\DoxyCodeLine{00132\ }
\DoxyCodeLine{00133\ \ \ \textcolor{comment}{//\ CSI\ Part\ 2\ must\ not\ be\ present\ if\ CSI\ Part\ 1\ is\ not\ present.}}
\DoxyCodeLine{00134\ \ \ \textcolor{keywordflow}{if}\ ((pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}{uci}}.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description_a897934f406b61f863c27b0e3aa404092}{nof\_csi\_part1}}\ ==\ 0)\ \&\&\ !pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}{uci}}.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description_ae70f67ab6483996b97237d2bf970d0cf}{csi\_part2\_size}}.\mbox{\hyperlink{structsrsran_1_1uci__part2__size__description_a736ffdaea48a4a70301e067314b0ab8d}{entries}}.empty())\ \{}
\DoxyCodeLine{00135\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00136\ \ \ \}}
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ \ \ \textcolor{comment}{//\ CSI\ Part\ 2\ size\ parameters\ must\ be\ compatible\ with\ the\ CSI\ Part\ 1\ number\ of\ bits.}}
\DoxyCodeLine{00139\ \ \ \textcolor{keywordflow}{if}\ (!pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}{uci}}.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description_ae70f67ab6483996b97237d2bf970d0cf}{csi\_part2\_size}}.\mbox{\hyperlink{structsrsran_1_1uci__part2__size__description_ac1cfe2d5bb023f2845a239a30bb52af8}{is\_valid}}(pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}{uci}}.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description_a897934f406b61f863c27b0e3aa404092}{nof\_csi\_part1}}))\ \{}
\DoxyCodeLine{00140\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00141\ \ \ \}}
\DoxyCodeLine{00142\ }
\DoxyCodeLine{00143\ \ \ \textcolor{comment}{//\ The\ number\ of\ symbols\ carrying\ DM-\/RS\ must\ be\ greater\ than\ zero.}}
\DoxyCodeLine{00144\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a2cc98050597bc516571d1a35fa699719}{dmrs\_symbol\_mask}}.\mbox{\hyperlink{classsrsran_1_1bounded__bitset_a0409da263eb1ccdc8cb491aac2a43bda}{size}}()\ !=\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_symbols\_slot}})\ \{}
\DoxyCodeLine{00145\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00146\ \ \ \}}
\DoxyCodeLine{00147\ }
\DoxyCodeLine{00148\ \ \ \textcolor{comment}{//\ The\ number\ of\ symbols\ carrying\ DM-\/RS\ must\ be\ greater\ than\ zero.}}
\DoxyCodeLine{00149\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a2cc98050597bc516571d1a35fa699719}{dmrs\_symbol\_mask}}.\mbox{\hyperlink{classsrsran_1_1bounded__bitset_a246b404a01b6aff51efb8304262c938b}{none}}())\ \{}
\DoxyCodeLine{00150\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00151\ \ \ \}}
\DoxyCodeLine{00152\ }
\DoxyCodeLine{00153\ \ \ \textcolor{comment}{//\ The\ index\ of\ the\ first\ OFDM\ symbol\ carrying\ DM-\/RS\ shall\ be\ equal\ to\ or\ greater\ than\ the\ first\ symbol\ allocated\ to}}
\DoxyCodeLine{00154\ \ \ \textcolor{comment}{//\ transmission.}}
\DoxyCodeLine{00155\ \ \ \textcolor{keywordtype}{int}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{first\_dmrs\_symbol\_index}}\ =\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a2cc98050597bc516571d1a35fa699719}{dmrs\_symbol\_mask}}.\mbox{\hyperlink{classsrsran_1_1bounded__bitset_aa2de3a0528dbe3ab78a6c764bef1eb0f}{find\_lowest}}(\textcolor{keyword}{true});}
\DoxyCodeLine{00156\ \ \ \textcolor{keywordflow}{if}\ (\textcolor{keyword}{static\_cast<}\textcolor{keywordtype}{unsigned}\textcolor{keyword}{>}(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{first\_dmrs\_symbol\_index}})\ <\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_afef6d73c420312a20e483b5cc991221d}{start\_symbol\_index}})\ \{}
\DoxyCodeLine{00157\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00158\ \ \ \}}
\DoxyCodeLine{00159\ }
\DoxyCodeLine{00160\ \ \ \textcolor{comment}{//\ The\ index\ of\ the\ last\ OFDM\ symbol\ carrying\ DM-\/RS\ shall\ not\ be\ larger\ than\ the\ last\ symbol\ allocated\ to}}
\DoxyCodeLine{00161\ \ \ \textcolor{comment}{//\ transmission.}}
\DoxyCodeLine{00162\ \ \ \textcolor{keywordtype}{int}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{last\_dmrs\_symbol\_index}}\ =\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a2cc98050597bc516571d1a35fa699719}{dmrs\_symbol\_mask}}.\mbox{\hyperlink{classsrsran_1_1bounded__bitset_a4113d614afd53f3e204dce4ec89963b9}{find\_highest}}(\textcolor{keyword}{true});}
\DoxyCodeLine{00163\ \ \ \textcolor{keywordflow}{if}\ (\textcolor{keyword}{static\_cast<}\textcolor{keywordtype}{unsigned}\textcolor{keyword}{>}(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{last\_dmrs\_symbol\_index}})\ >=\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_afef6d73c420312a20e483b5cc991221d}{start\_symbol\_index}}\ +\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a0cb866eb0a851aa8cf696ff3688079f8}{nof\_symbols}}))\ \{}
\DoxyCodeLine{00164\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00165\ \ \ \}}
\DoxyCodeLine{00166\ }
\DoxyCodeLine{00167\ \ \ \textcolor{comment}{//\ None\ of\ the\ occupied\ symbols\ must\ exceed\ the\ slot\ size.}}
\DoxyCodeLine{00168\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{nof\_symbols\_slot}}\ <\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_afef6d73c420312a20e483b5cc991221d}{start\_symbol\_index}}\ +\ pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a0cb866eb0a851aa8cf696ff3688079f8}{nof\_symbols}}))\ \{}
\DoxyCodeLine{00169\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00170\ \ \ \}}
\DoxyCodeLine{00171\ }
\DoxyCodeLine{00172\ \ \ \textcolor{comment}{//\ Only\ DM-\/RS\ Type\ 1\ is\ supported.}}
\DoxyCodeLine{00173\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a454ac5192a8414cff363524cb2787480}{dmrs}}\ !=\ dmrs\_type::TYPE1)\ \{}
\DoxyCodeLine{00174\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00175\ \ \ \}}
\DoxyCodeLine{00176\ }
\DoxyCodeLine{00177\ \ \ \textcolor{comment}{//\ Only\ two\ CDM\ groups\ without\ data\ is\ supported.}}
\DoxyCodeLine{00178\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a4eb8e6f9a2baa516bcb65cb804ddb22d}{nof\_cdm\_groups\_without\_data}}\ !=\ 2)\ \{}
\DoxyCodeLine{00179\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00180\ \ \ \}}
\DoxyCodeLine{00181\ }
\DoxyCodeLine{00182\ \ \ \textcolor{comment}{//\ DC\ position\ is\ outside\ the\ channel\ estimate\ dimensions.}}
\DoxyCodeLine{00183\ \ \ \mbox{\hyperlink{classsrsran_1_1interval}{interval<unsigned>}}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{dc\_position\_range}}(0,\ ce\_dims.\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_a24df3f37b165eafa20372fb1a6d92593}{nof\_prb}}\ *\ NRE);}
\DoxyCodeLine{00184\ \ \ \textcolor{keywordflow}{if}\ (pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a076a68b25ab263b4ae141dd724b6ef08}{dc\_position}}.\mbox{\hyperlink{classsrsran_1_1optional_a2f160539a76c3f4dd0b50b339b81202e}{has\_value}}()\ \&\&\ !\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{dc\_position\_range}}.contains(pdu.\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a076a68b25ab263b4ae141dd724b6ef08}{dc\_position}}.value()))\ \{}
\DoxyCodeLine{00185\ \ \ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{false};}
\DoxyCodeLine{00186\ \ \ \}}
\DoxyCodeLine{00187\ }
\DoxyCodeLine{00188\ \ \ \textcolor{keywordflow}{return}\ \textcolor{keyword}{true};}
\DoxyCodeLine{00189\ \}}

\end{DoxyCode}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/channel\+\_\+processors/pusch/pusch\+\_\+processor\+\_\+impl.\+h\item 
lib/phy/upper/channel\+\_\+processors/pusch/pusch\+\_\+processor\+\_\+impl.\+cpp\end{DoxyCompactItemize}
