INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/ben.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-311] analyzing module sr1mux
INFO: [VRFC 10-311] analyzing module sr2mux
INFO: [VRFC 10-311] analyzing module drmux
INFO: [VRFC 10-311] analyzing module addr1mux
INFO: [VRFC 10-311] analyzing module addr2mux
INFO: [VRFC 10-311] analyzing module busmux
INFO: [VRFC 10-311] analyzing module mdrmux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/register_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab5.2/lab5.2.srcs/sim_1/new/testbench_week2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_week2
