// Seed: 1584084750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(""), .id_1(id_1), .id_2(id_4), .id_3(!1), .id_4(id_1 << 1'b0), .id_5(1)
  );
  wire id_7;
  assign id_3 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1
);
  assign id_3 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  id_5(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(1)
  );
  tri  id_6 = id_1 - 1'h0;
  wire id_7;
  wire id_8;
endmodule
