{"Source Block": ["hdl/library/axi_dmac/request_arb.v@209:219@HdlIdDef", "\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@207:217", "wire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\n"], ["hdl/library/axi_dmac/request_arb.v@214:224", "wire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@206:216", "wire req_src_valid;\nwire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@210:220", "wire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@205:215", "wire req_dest_empty;\nwire req_src_valid;\nwire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@211:221", "wire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@208:218", "wire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@213:223", "wire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\n"], ["hdl/library/axi_dmac/request_arb.v@236:246", "\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\n"]], "Diff Content": {"Delete": [[214, "wire [DMA_ADDR_WIDTH-1:0] dest_req_address;\n"]], "Add": [[214, "wire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\n"]]}}