;redcode
;assert 1
	SPL 0, 531
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	JMZ -1, @-224
	JMZ -1, @-224
	DJN -1, @-13
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	ADD #270, <1
	MOV -607, <-524
	DJN <121, 103
	SPL 12
	MOV -607, <-524
	MOV -1, <-224
	SUB -207, <-120
	MOV <920, @313
	SLT 20, @12
	SLT 20, @12
	ADD #-379, @1
	SUB @127, 106
	SLT 79, @-912
	SLT 79, @-912
	SUB @151, 109
	JMZ <121, 106
	DJN @-270, @-76
	JMZ <121, 106
	JMZ <-127, 106
	SUB 402, @9
	ADD #-379, @1
	ADD #270, <1
	SLT 20, @12
	ADD #-379, @1
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	ADD 210, 30
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @200
	MOV -1, <-20
