INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-311] analyzing module Ymatrix
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/Matrix/Matrix.srcs/sources_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
