#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf584e0 .scope module, "jkff1" "jkff1" 2 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "j"
    .port_info 2 /INPUT 1 "k"
    .port_info 3 /OUTPUT 1 "q"
o0x7fdb425af018 .functor BUFZ 1, C4<z>; HiZ drive
v0xf56930_0 .net "j", 0 0, o0x7fdb425af018;  0 drivers
o0x7fdb425af048 .functor BUFZ 1, C4<z>; HiZ drive
v0xf79fe0_0 .net "k", 0 0, o0x7fdb425af048;  0 drivers
v0xf7a0a0_0 .var "q", 0 0;
o0x7fdb425af0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf7a170_0 .net "trigger", 0 0, o0x7fdb425af0a8;  0 drivers
E_0xf2cee0 .event posedge, v0xf7a170_0;
S_0xf5e270 .scope module, "mux2" "mux2" 2 43;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
P_0xf5e0f0 .param/l "W" 0 2 43, +C4<00000000000000000000000000000001>;
o0x7fdb425af198 .functor BUFZ 1, C4<z>; HiZ drive
v0xf7a2e0_0 .net "in0", 0 0, o0x7fdb425af198;  0 drivers
o0x7fdb425af1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf7a3e0_0 .net "in1", 0 0, o0x7fdb425af1c8;  0 drivers
v0xf7a4c0_0 .net "out", 0 0, L_0xf81920;  1 drivers
o0x7fdb425af228 .functor BUFZ 1, C4<z>; HiZ drive
v0xf7a580_0 .net "sel", 0 0, o0x7fdb425af228;  0 drivers
L_0xf81920 .functor MUXZ 1, o0x7fdb425af198, o0x7fdb425af1c8, o0x7fdb425af228, C4<>;
S_0xf3f4b0 .scope module, "spiMemory" "spiMemory" 3 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0xf80570_0 .net "ADDR_WE", 0 0, v0xf7ce50_0;  1 drivers
v0xf80680_0 .net "DM_WE", 0 0, v0xf7d040_0;  1 drivers
v0xf80790_0 .net "MISO_BUFE", 0 0, v0xf7d110_0;  1 drivers
v0xf80880_0 .net "SR_WE", 0 0, v0xf7d3e0_0;  1 drivers
v0xf80970_0 .net "address", 7 0, v0xf7ac60_0;  1 drivers
o0x7fdb425af3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf80a60_0 .net "clk", 0 0, o0x7fdb425af3a8;  0 drivers
v0xf80b00_0 .net "conditioned_cs", 0 0, v0xf7b3c0_0;  1 drivers
v0xf80bf0_0 .net "conditioned_mosi", 0 0, v0xf7e9f0_0;  1 drivers
v0xf80ce0_0 .net "conditioned_sclk", 0 0, v0xf7f4a0_0;  1 drivers
o0x7fdb425af528 .functor BUFZ 1, C4<z>; HiZ drive
v0xf80e10_0 .net "cs_pin", 0 0, o0x7fdb425af528;  0 drivers
v0xf80eb0_0 .net "datamem_out", 7 0, v0xf7c170_0;  1 drivers
v0xf80f50_0 .net "dff_out", 0 0, v0xf7e250_0;  1 drivers
v0xf81040_0 .net "falling_cs", 0 0, v0xf7b520_0;  1 drivers
v0xf810e0_0 .net "falling_mosi", 0 0, v0xf7eb60_0;  1 drivers
v0xf81180_0 .net "falling_sclk", 0 0, v0xf7f610_0;  1 drivers
o0x7fdb425b0308 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xf81270_0 .net "leds", 3 0, o0x7fdb425b0308;  0 drivers
v0xf81310_0 .net "miso_pin", 0 0, L_0xf81b70;  1 drivers
o0x7fdb425afdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf814c0_0 .net "mosi_pin", 0 0, o0x7fdb425afdf8;  0 drivers
v0xf81560_0 .net "rising_cs", 0 0, v0xf7b6f0_0;  1 drivers
v0xf81600_0 .net "rising_mosi", 0 0, v0xf7ece0_0;  1 drivers
v0xf816a0_0 .net "rising_sclk", 0 0, v0xf7f7d0_0;  1 drivers
o0x7fdb425b0008 .functor BUFZ 1, C4<z>; HiZ drive
v0xf81740_0 .net "sclk_pin", 0 0, o0x7fdb425b0008;  0 drivers
v0xf817e0_0 .net "serial_out", 0 0, v0xf80350_0;  1 drivers
v0xf81880_0 .net "shiftreg_out", 7 0, v0xf7ffb0_0;  1 drivers
L_0xf81a50 .part v0xf7ac60_0, 0, 7;
L_0xf81c60 .part v0xf7ffb0_0, 0, 1;
S_0xf7a6f0 .scope module, "addrlatch" "dff" 3 60, 2 7 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0xf7a8e0 .param/l "W" 0 2 7, +C4<00000000000000000000000000001000>;
v0xf7aaa0_0 .net "d", 7 0, v0xf7ffb0_0;  alias, 1 drivers
v0xf7aba0_0 .net "enable", 0 0, v0xf7ce50_0;  alias, 1 drivers
v0xf7ac60_0 .var "q", 7 0;
v0xf7ad50_0 .net "trigger", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
E_0xf7aa20 .event posedge, v0xf7ad50_0;
S_0xf7aec0 .scope module, "cs_cond" "inputconditioner" 3 40, 4 8 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xf7b0b0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0xf7b0f0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0xf7b320_0 .net "clk", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
v0xf7b3c0_0 .var "conditioned", 0 0;
v0xf7b460_0 .var "counter", 2 0;
v0xf7b520_0 .var "negativeedge", 0 0;
v0xf7b5e0_0 .net "noisysignal", 0 0, o0x7fdb425af528;  alias, 0 drivers
v0xf7b6f0_0 .var "positiveedge", 0 0;
v0xf7b7b0_0 .var "synchronizer0", 0 0;
v0xf7b870_0 .var "synchronizer1", 0 0;
S_0xf7b9d0 .scope module, "datamem" "datamemory" 3 54, 5 8 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0xf7bba0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000000111>;
P_0xf7bbe0 .param/l "depth" 0 5 11, +C4<00000000000000000000000010000000>;
P_0xf7bc20 .param/l "width" 0 5 12, +C4<00000000000000000000000000001000>;
v0xf7bf10_0 .net "address", 6 0, L_0xf81a50;  1 drivers
v0xf7bfb0_0 .net "clk", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
v0xf7c0a0_0 .net "dataIn", 7 0, v0xf7ffb0_0;  alias, 1 drivers
v0xf7c170_0 .var "dataOut", 7 0;
v0xf7c210 .array "memory", 0 127, 7 0;
v0xf7c320_0 .net "writeEnable", 0 0, v0xf7d040_0;  alias, 1 drivers
S_0xf7c480 .scope module, "fsm" "finitestatemachine" 3 74, 6 8 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rising_sclk"
    .port_info 1 /INPUT 1 "conditioned_cs"
    .port_info 2 /INPUT 1 "shiftreg_out"
    .port_info 3 /OUTPUT 1 "miso_bufe"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
P_0xf7c650 .param/l "DONE" 0 6 23, +C4<00000000000000000000000000000110>;
P_0xf7c690 .param/l "GETTING_ADDRESS" 0 6 22, +C4<00000000000000000000000000000001>;
P_0xf7c6d0 .param/l "GOT_ADDRESS" 0 6 22, +C4<00000000000000000000000000000010>;
P_0xf7c710 .param/l "IDLE" 0 6 22, +C4<00000000000000000000000000000000>;
P_0xf7c750 .param/l "READING_DISPLAYING" 0 6 23, +C4<00000000000000000000000000000101>;
P_0xf7c790 .param/l "READING_RETRIEVING" 0 6 23, +C4<00000000000000000000000000000100>;
P_0xf7c7d0 .param/l "WRITING" 0 6 22, +C4<00000000000000000000000000000011>;
v0xf7cd70_0 .var "addr_counter", 0 0;
v0xf7ce50_0 .var "addr_we", 0 0;
v0xf7cf40_0 .net "conditioned_cs", 0 0, v0xf7b3c0_0;  alias, 1 drivers
v0xf7d040_0 .var "dm_we", 0 0;
v0xf7d110_0 .var "miso_bufe", 0 0;
v0xf7d200_0 .var "read_counter", 0 0;
v0xf7d2a0_0 .net "rising_sclk", 0 0, v0xf7f7d0_0;  alias, 1 drivers
v0xf7d340_0 .net "shiftreg_out", 0 0, L_0xf81c60;  1 drivers
v0xf7d3e0_0 .var "sr_we", 0 0;
v0xf7d510_0 .var "state", 3 0;
v0xf7d5f0_0 .var "write_counter", 0 0;
E_0xf7cc90 .event posedge, v0xf7d2a0_0;
E_0xf7cd10 .event edge, v0xf7d510_0;
S_0xf7d7d0 .scope module, "miso_buf" "tri_buf" 3 70, 2 54 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "b"
    .port_info 2 /INPUT 1 "enable"
o0x7fdb425afb28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xf7da10_0 name=_s0
v0xf7db10_0 .net "a", 0 0, v0xf7e250_0;  alias, 1 drivers
v0xf7dbd0_0 .net "b", 0 0, L_0xf81b70;  alias, 1 drivers
v0xf7dc70_0 .net "enable", 0 0, v0xf7d110_0;  alias, 1 drivers
L_0xf81b70 .functor MUXZ 1, o0x7fdb425afb28, v0xf7e250_0, v0xf7d110_0, C4<>;
S_0xf7dd70 .scope module, "miso_dff" "dff" 3 65, 2 7 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
P_0xf7df40 .param/l "W" 0 2 7, +C4<00000000000000000000000000000001>;
v0xf7e110_0 .net "d", 0 0, v0xf80350_0;  alias, 1 drivers
v0xf7e1b0_0 .net "enable", 0 0, v0xf7f610_0;  alias, 1 drivers
v0xf7e250_0 .var "q", 0 0;
v0xf7e350_0 .net "trigger", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
S_0xf7e480 .scope module, "mosi_cond" "inputconditioner" 3 28, 4 8 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xf7e650 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0xf7e690 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0xf7e8c0_0 .net "clk", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
v0xf7e9f0_0 .var "conditioned", 0 0;
v0xf7ea90_0 .var "counter", 2 0;
v0xf7eb60_0 .var "negativeedge", 0 0;
v0xf7ec20_0 .net "noisysignal", 0 0, o0x7fdb425afdf8;  alias, 0 drivers
v0xf7ece0_0 .var "positiveedge", 0 0;
v0xf7eda0_0 .var "synchronizer0", 0 0;
v0xf7ee60_0 .var "synchronizer1", 0 0;
S_0xf7efc0 .scope module, "sclk_cond" "inputconditioner" 3 34, 4 8 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xf7f190 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0xf7f1d0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0xf7f400_0 .net "clk", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
v0xf7f4a0_0 .var "conditioned", 0 0;
v0xf7f540_0 .var "counter", 2 0;
v0xf7f610_0 .var "negativeedge", 0 0;
v0xf7f6e0_0 .net "noisysignal", 0 0, o0x7fdb425b0008;  alias, 0 drivers
v0xf7f7d0_0 .var "positiveedge", 0 0;
v0xf7f870_0 .var "synchronizer0", 0 0;
v0xf7f910_0 .var "synchronizer1", 0 0;
S_0xf7faa0 .scope module, "shiftreg" "shiftregister" 3 46, 7 9 0, S_0xf3f4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0xf7d950 .param/l "width" 0 7 10, +C4<00000000000000000000000000001000>;
v0xf7fe00_0 .net "clk", 0 0, o0x7fdb425af3a8;  alias, 0 drivers
v0xf7fec0_0 .net "parallelDataIn", 7 0, v0xf7c170_0;  alias, 1 drivers
v0xf7ffb0_0 .var "parallelDataOut", 7 0;
v0xf800d0_0 .net "parallelLoad", 0 0, v0xf7d3e0_0;  alias, 1 drivers
v0xf80170_0 .net "peripheralClkEdge", 0 0, v0xf7f7d0_0;  alias, 1 drivers
v0xf802b0_0 .net "serialDataIn", 0 0, v0xf7e9f0_0;  alias, 1 drivers
v0xf80350_0 .var "serialDataOut", 0 0;
v0xf803f0_0 .var "shiftregistermem", 7 0;
    .scope S_0xf584e0;
T_0 ;
    %wait E_0xf2cee0;
    %load/vec4 v0xf56930_0;
    %load/vec4 v0xf79fe0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf7a0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xf79fe0_0;
    %load/vec4 v0xf56930_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7a0a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf79fe0_0;
    %load/vec4 v0xf56930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf7a0a0_0;
    %inv;
    %assign/vec4 v0xf7a0a0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xf7e480;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7e9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7eb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf7ea90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7eda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7ee60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0xf7e480;
T_2 ;
    %wait E_0xf7aa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7eb60_0, 0;
    %load/vec4 v0xf7e9f0_0;
    %load/vec4 v0xf7ee60_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf7ea90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xf7ea90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf7ea90_0, 0;
    %load/vec4 v0xf7ee60_0;
    %assign/vec4 v0xf7e9f0_0, 0;
    %load/vec4 v0xf7ee60_0;
    %assign/vec4 v0xf7ece0_0, 0;
    %load/vec4 v0xf7ee60_0;
    %nor/r;
    %assign/vec4 v0xf7eb60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xf7ea90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xf7ea90_0, 0;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0xf7ec20_0;
    %assign/vec4 v0xf7eda0_0, 0;
    %load/vec4 v0xf7eda0_0;
    %assign/vec4 v0xf7ee60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0xf7efc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf7f540_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f910_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xf7efc0;
T_4 ;
    %wait E_0xf7aa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7f7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7f610_0, 0;
    %load/vec4 v0xf7f4a0_0;
    %load/vec4 v0xf7f910_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf7f540_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xf7f540_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf7f540_0, 0;
    %load/vec4 v0xf7f910_0;
    %assign/vec4 v0xf7f4a0_0, 0;
    %load/vec4 v0xf7f910_0;
    %assign/vec4 v0xf7f7d0_0, 0;
    %load/vec4 v0xf7f910_0;
    %nor/r;
    %assign/vec4 v0xf7f610_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xf7f540_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xf7f540_0, 0;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0xf7f6e0_0;
    %assign/vec4 v0xf7f870_0, 0;
    %load/vec4 v0xf7f870_0;
    %assign/vec4 v0xf7f910_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf7aec0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7b520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf7b460_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7b870_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xf7aec0;
T_6 ;
    %wait E_0xf7aa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7b520_0, 0;
    %load/vec4 v0xf7b3c0_0;
    %load/vec4 v0xf7b870_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf7b460_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf7b460_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf7b460_0, 0;
    %load/vec4 v0xf7b870_0;
    %assign/vec4 v0xf7b3c0_0, 0;
    %load/vec4 v0xf7b870_0;
    %assign/vec4 v0xf7b6f0_0, 0;
    %load/vec4 v0xf7b870_0;
    %nor/r;
    %assign/vec4 v0xf7b520_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xf7b460_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xf7b460_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0xf7b5e0_0;
    %assign/vec4 v0xf7b7b0_0, 0;
    %load/vec4 v0xf7b7b0_0;
    %assign/vec4 v0xf7b870_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf7faa0;
T_7 ;
    %wait E_0xf7aa20;
    %load/vec4 v0xf800d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xf7fec0_0;
    %assign/vec4 v0xf803f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xf80170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xf7ffb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xf802b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xf803f0_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0xf803f0_0;
    %assign/vec4 v0xf7ffb0_0, 0;
    %load/vec4 v0xf803f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0xf80350_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0xf7b9d0;
T_8 ;
    %wait E_0xf7aa20;
    %load/vec4 v0xf7c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xf7c0a0_0;
    %load/vec4 v0xf7bf10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf7c210, 0, 4;
T_8.0 ;
    %load/vec4 v0xf7bf10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf7c210, 4;
    %assign/vec4 v0xf7c170_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xf7a6f0;
T_9 ;
    %wait E_0xf7aa20;
    %load/vec4 v0xf7aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xf7aaa0_0;
    %assign/vec4 v0xf7ac60_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xf7dd70;
T_10 ;
    %wait E_0xf7aa20;
    %load/vec4 v0xf7e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf7e110_0;
    %assign/vec4 v0xf7e250_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xf7c480;
T_11 ;
    %wait E_0xf7cd10;
    %load/vec4 v0xf7d510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7cd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d200_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf7d3e0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xf7c480;
T_12 ;
    %wait E_0xf7cc90;
    %load/vec4 v0xf7d510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0xf7cf40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
T_12.9 ;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0xf7cd70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7cd70_0, 0, 1;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %load/vec4 v0xf7cd70_0;
    %pushi/vec4 1, 0, 1;
    %add;
    %store/vec4 v0xf7cd70_0, 0, 1;
T_12.11 ;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0xf7d340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
T_12.13 ;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0xf7d5f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7d5f0_0, 0, 1;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %load/vec4 v0xf7d5f0_0;
    %pushi/vec4 1, 0, 1;
    %add;
    %store/vec4 v0xf7d5f0_0, 0, 1;
T_12.15 ;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0xf7d200_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7d200_0, 0, 1;
    %jmp T_12.17;
T_12.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %load/vec4 v0xf7d200_0;
    %pushi/vec4 1, 0, 1;
    %add;
    %store/vec4 v0xf7d200_0, 0, 1;
T_12.17 ;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xf7d510_0, 0, 4;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./basicbuildingblocks.v";
    "spimemory.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./finitestatemachine.v";
    "./shiftregister.v";
