

================================================================
== Vitis HLS Report for 'polar_clip'
================================================================
* Date:           Fri Jun 12 13:45:53 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        polar_clip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   19|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        5|        5|         1|          1|          1|     5|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     5|        -|        -|    -|
|Expression           |        -|     -|        0|     1106|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        2|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|      213|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     5|      213|     1222|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_32s_32_4_1_U2  |mac_muladd_16s_16s_32s_32_4_1  | i0 + i1 * i1 |
    |mul_mul_10ns_25s_25_4_1_U3        |mul_mul_10ns_25s_25_4_1        |    i0 * i1   |
    |mul_mul_16s_16s_16_4_1_U4         |mul_mul_16s_16s_16_4_1         |    i0 * i1   |
    |mul_mul_16s_16s_16_4_1_U5         |mul_mul_16s_16s_16_4_1         |    i0 * i1   |
    |mul_mul_16s_16s_32_4_1_U1         |mul_mul_16s_16s_32_4_1         |    i0 * i0   |
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |rotation_cos_lut_U  |rotation_cos_lut  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |rotation_sin_lut_U  |rotation_sin_lut  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                  |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |X_step_V_fu_280_p2         |     +    |   0|  0|   25|          18|          18|
    |add_ln695_fu_430_p2        |     +    |   0|  0|   11|           3|           1|
    |add_ln69_3_fu_364_p2       |     +    |   0|  0|   39|          32|          32|
    |add_ln69_4_fu_376_p2       |     +    |   0|  0|   39|          32|          32|
    |add_ln69_5_fu_400_p2       |     +    |   0|  0|   39|          32|          32|
    |add_ln69_fu_565_p2         |     +    |   0|  0|   23|          15|          16|
    |Y_step_V_1_fu_308_p2       |     -    |   0|  0|   25|          18|          18|
    |Y_step_V_fu_302_p2         |     -    |   0|  0|   25|          18|          18|
    |abs_I_V_fu_246_p2          |     -    |   0|  0|   24|           1|          17|
    |abs_Q_V_fu_263_p2          |     -    |   0|  0|   24|           1|          17|
    |sub_ln69_1_fu_469_p2       |     -    |   0|  0|   23|           1|          16|
    |sub_ln69_2_fu_382_p2       |     -    |   0|  0|   39|          32|          32|
    |sub_ln69_3_fu_394_p2       |     -    |   0|  0|   39|          32|          32|
    |sub_ln69_fu_451_p2         |     -    |   0|  0|   23|           1|          16|
    |sub_ln95_fu_534_p2         |     -    |   0|  0|   23|           1|          16|
    |and_ln106_fu_512_p2        |    and   |   0|  0|    2|           1|           1|
    |and_ln95_1_fu_494_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln95_fu_482_p2         |    and   |   0|  0|    2|           1|           1|
    |ashr_ln803_1_fu_388_p2     |   ashr   |   0|  0|  101|          32|          32|
    |ashr_ln803_fu_348_p2       |   ashr   |   0|  0|  101|          32|          32|
    |icmp_ln882_fu_326_p2       |   icmp   |   0|  0|    9|           3|           3|
    |icmp_ln890_fu_446_p2       |   icmp   |   0|  0|   20|          32|          28|
    |icmp_ln894_fu_290_p2       |   icmp   |   0|  0|   20|          17|          17|
    |shr_i_i553148_i_fu_370_p2  |   lshr   |   0|  0|  101|          32|          32|
    |cs_fixed_imag_V_fu_548_p3  |  select  |   0|  0|   16|           1|          16|
    |cs_fixed_real_V_fu_518_p3  |  select  |   0|  0|   16|           1|          16|
    |select_ln101_fu_475_p3     |  select  |   0|  0|   16|           1|          16|
    |select_ln46_fu_252_p3      |  select  |   0|  0|   17|           1|          17|
    |select_ln52_fu_269_p3      |  select  |   0|  0|   17|           1|          17|
    |select_ln63_fu_314_p3      |  select  |   0|  0|   18|           1|          18|
    |select_ln886_1_fu_414_p3   |  select  |   0|  0|   32|           1|          32|
    |select_ln886_2_fu_422_p3   |  select  |   0|  0|   32|           1|          32|
    |select_ln886_fu_406_p3     |  select  |   0|  0|   32|           1|          32|
    |select_ln890_1_fu_577_p3   |  select  |   0|  0|   16|           1|          16|
    |select_ln890_fu_571_p3     |  select  |   0|  0|   16|           1|          16|
    |select_ln90_fu_457_p3      |  select  |   0|  0|   16|           1|          16|
    |select_ln95_1_fu_499_p3    |  select  |   0|  0|   16|           1|          16|
    |select_ln95_2_fu_526_p3    |  select  |   0|  0|   16|           1|          16|
    |select_ln95_3_fu_540_p3    |  select  |   0|  0|   16|           1|          16|
    |select_ln95_fu_486_p3      |  select  |   0|  0|   16|           1|          16|
    |shl_ln73_fu_354_p2         |    shl   |   0|  0|   13|           1|           6|
    |xor_ln894_1_fu_296_p2      |    xor   |   0|  0|    2|           1|           2|
    |xor_ln894_fu_507_p2        |    xor   |   0|  0|    2|           1|           2|
    |xor_ln95_fu_464_p2         |    xor   |   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1106|         408|         780|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |X_step_V_1_reg_169        |   9|          2|   32|         64|
    |Y_step_V_2_reg_179        |   9|          2|   32|         64|
    |ap_NS_fsm                 |  62|         15|    1|         15|
    |i_V_reg_188               |   9|          2|    3|          6|
    |in_sample_TDATA_blk_n     |   9|          2|    1|          2|
    |out_sample_TDATA_blk_n    |   9|          2|    1|          2|
    |rotation_index_V_reg_157  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         27|  102|        217|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |X_step_V_1_reg_169        |  32|   0|   32|          0|
    |Y_step_V_2_reg_179        |  32|   0|   32|          0|
    |ap_CS_fsm                 |  14|   0|   14|          0|
    |cs_fixed_imag_V_reg_738   |  16|   0|   16|          0|
    |cs_fixed_real_V_reg_733   |  16|   0|   16|          0|
    |i_V_reg_188               |   3|   0|    3|          0|
    |icmp_ln890_reg_727        |   1|   0|    1|          0|
    |mag_sq_V_reg_667          |  32|   0|   32|          0|
    |ret_V_reg_642             |   1|   0|    1|          0|
    |rotation_index_V_reg_157  |  32|   0|   32|          0|
    |tmp_reg_649               |   1|   0|    1|          0|
    |value_imag_reg_630        |  16|   0|   16|          0|
    |value_real_reg_625        |  16|   0|   16|          0|
    |xor_ln894_1_reg_677       |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 213|   0|  213|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |      polar_clip     | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |      polar_clip     | return value |
|in_sample_TDATA    |  in |   32|     axis     |  in_sample_V_data_V |    pointer   |
|in_sample_TVALID   |  in |    1|     axis     |  in_sample_V_last_V |    pointer   |
|in_sample_TREADY   | out |    1|     axis     |  in_sample_V_last_V |    pointer   |
|in_sample_TLAST    |  in |    1|     axis     |  in_sample_V_last_V |    pointer   |
|in_sample_TKEEP    |  in |    4|     axis     |  in_sample_V_keep_V |    pointer   |
|in_sample_TSTRB    |  in |    4|     axis     |  in_sample_V_strb_V |    pointer   |
|out_sample_TDATA   | out |   32|     axis     | out_sample_V_data_V |    pointer   |
|out_sample_TVALID  | out |    1|     axis     | out_sample_V_last_V |    pointer   |
|out_sample_TREADY  |  in |    1|     axis     | out_sample_V_last_V |    pointer   |
|out_sample_TLAST   | out |    1|     axis     | out_sample_V_last_V |    pointer   |
|out_sample_TKEEP   | out |    4|     axis     | out_sample_V_keep_V |    pointer   |
|out_sample_TSTRB   | out |    4|     axis     | out_sample_V_strb_V |    pointer   |
+-------------------+-----+-----+--------------+---------------------+--------------+

