`timescale 1ns / 1ps

module PulseTracer_tb;
    reg clk, rst, noisy_in;
    wire clean_pulse;

    PulseTracer uut (
        .clk(clk),
        .rst(rst),
        .noisy_in(noisy_in),
        .clean_pulse(clean_pulse)
    );

    initial begin
        $dumpfile("pulse_tracer.vcd");
        $dumpvars(0, PulseTracer_tb);

        clk = 0; rst = 1; noisy_in = 0;
        #10 rst = 0;

        // Introduce noisy signal with glitches
        #10 noisy_in = 1;
        #5  noisy_in = 0;
        #5  noisy_in = 1;
        #10 noisy_in = 0;

        // Clean high transition
        #10 noisy_in = 1;
        #10 noisy_in = 0;

        // Another valid pulse
        #20 noisy_in = 1;
        #10 noisy_in = 0;

        #20 $finish;
    end

    always #5 clk = ~clk;
endmodule
