Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,856
design__inferred_latch__count,0
design__instance__count,1082
design__instance__area,26976.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,789
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.0005329540581442416
power__switching__total,0.000044408574467524886
power__leakage__total,1.1463028926073093E-7
power__total,0.0005774772143922746
clock__skew__worst_hold__corner:nom_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.0
timing__hold__ws__corner:nom_tt_025C_3v30,81.49378291741972
timing__setup__ws__corner:nom_tt_025C_3v30,82.6691272170183
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,800
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.0
timing__hold__ws__corner:nom_ss_125C_3v00,83.14056523010095
timing__setup__ws__corner:nom_ss_125C_3v00,49.94218868707131
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,751
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,6
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.0
timing__hold__ws__corner:nom_ff_n40C_3v60,80.76632924397474
timing__setup__ws__corner:nom_ff_n40C_3v60,96.65149310013024
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,811
design__max_fanout_violation__count,6
design__max_cap_violation__count,6
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,80.74995833887982
timing__setup__ws,48.51870154084527
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1082
design__instance__area__stdcell,26976.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.519115
design__instance__utilization__stdcell,0.519115
design__instance__count__class:tie_cell,18
design__instance__count__class:buffer,28
design__instance__count__class:inverter,44
design__instance__count__class:clock_gate_cell,6
design__instance__count__class:sequential_cell,48
design__instance__count__class:multi_input_combinational_cell,292
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,307
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23853.4
design__violations,0
design__instance__count__class:timing_repair_buffer,261
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,712
route__net__special,2
route__drc_errors__iter:1,267
route__wirelength__iter:1,31828
route__drc_errors__iter:2,18
route__wirelength__iter:2,31497
route__drc_errors__iter:3,17
route__wirelength__iter:3,31486
route__drc_errors__iter:4,2
route__wirelength__iter:4,31475
route__drc_errors__iter:5,0
route__wirelength__iter:5,31471
route__drc_errors,0
route__wirelength,31471
route__vias,4314
route__vias__singlecut,4314
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,2360.1
design__instance__count__class:fill_cell,1045
timing__unannotated_net__count__corner:nom_tt_025C_3v30,116
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,116
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,116
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,789
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,6
clock__skew__worst_hold__corner:min_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.0
timing__hold__ws__corner:min_tt_025C_3v30,81.46210692136368
timing__setup__ws__corner:min_tt_025C_3v30,83.3195296340183
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,116
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,799
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,6
clock__skew__worst_hold__corner:min_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.0
timing__hold__ws__corner:min_ss_125C_3v00,83.0283421072411
timing__setup__ws__corner:min_ss_125C_3v00,51.105283229558935
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,116
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,751
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,6
clock__skew__worst_hold__corner:min_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.0
timing__hold__ws__corner:min_ff_n40C_3v60,80.74995833887982
timing__setup__ws__corner:min_ff_n40C_3v60,97.05739775484032
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,116
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,789
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,6
clock__skew__worst_hold__corner:max_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.0
timing__hold__ws__corner:max_tt_025C_3v30,81.52659578188513
timing__setup__ws__corner:max_tt_025C_3v30,81.88210163892238
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,116
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,811
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,6
clock__skew__worst_hold__corner:max_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.0
timing__hold__ws__corner:max_ss_125C_3v00,83.23963620654989
timing__setup__ws__corner:max_ss_125C_3v00,48.51870154084527
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,116
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,755
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,6
clock__skew__worst_hold__corner:max_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.0
timing__hold__ws__corner:max_ff_n40C_3v60,80.7861533868631
timing__setup__ws__corner:max_ff_n40C_3v60,96.16041568527575
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,116
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,116
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00000965724
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000113848
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000259527
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000113848
design_powergrid__voltage__worst,0.0000113848
design_powergrid__voltage__worst__net:VPWR,3.29999
design_powergrid__drop__worst,0.0000113848
design_powergrid__drop__worst__net:VPWR,0.00000965724
design_powergrid__voltage__worst__net:VGND,0.0000113848
design_powergrid__drop__worst__net:VGND,0.0000113848
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00000262999999999999980687215121732958067468644003383815288543701171875
ir__drop__worst,0.000009660000000000000685185415350009208168557961471378803253173828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
