m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/18.1/NIOS_IIR/software/os/obj/default/runtime/sim/mentor
vSysFiltr_cpu
!s110 1655271852
!i10b 1
!s100 7S3m@`Q@D7<233FNmjbgT1
Ib:?a@MmKnWTNVQnOBPY^W2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/intelFPGA/18.1/DECODER/software/os/obj/default/runtime/sim/mentor
w1655183847
8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu.v
FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu.v
L0 9
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1655271852.000000
!s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu.v|-work|cpu|
!i113 1
Z3 o-work cpu
Z4 tCvgOpt 0
n@sys@filtr_cpu
vSysFiltr_cpu_cpu
Z5 !s110 1655271834
!i10b 1
!s100 M7M1c@f:J:1ei@T`zN=AG0
IRGO`6X6hSYMVZ2E8QX^[b1
R0
R1
Z6 w1655183866
Z7 8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu.v
Z8 FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu.v
L0 2834
R2
r1
!s85 0
31
Z9 !s108 1655271834.000000
Z10 !s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu.v|
Z11 !s90 -reportprogress|300|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu.v|-work|cpu|
!i113 1
R3
R4
n@sys@filtr_cpu_cpu
vSysFiltr_cpu_cpu_debug_slave_sysclk
Z12 !s110 1655271836
!i10b 1
!s100 Gneo_ldegfl2K=Q]80]Am2
I1iU0V]H72_b7JA;@ehSCC2
R0
R1
R6
8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_sysclk.v
FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_sysclk.v
Z13 L0 21
R2
r1
!s85 0
31
Z14 !s108 1655271836.000000
!s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_sysclk.v|-work|cpu|
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_debug_slave_sysclk
vSysFiltr_cpu_cpu_debug_slave_tck
R12
!i10b 1
!s100 EVKGOJimQ@jiWHQg`0azD1
IW@OhKbPc6e34fiJz3?nf>2
R0
R1
R6
8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_tck.v
FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_tck.v
R13
R2
r1
!s85 0
31
R14
!s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_tck.v|-work|cpu|
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_debug_slave_tck
vSysFiltr_cpu_cpu_debug_slave_wrapper
R12
!i10b 1
!s100 ^52TG^Ul7WGEnjm?R:l_e3
II=][zSM6d`]j<[RLOa5:[2
R0
R1
R6
8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_wrapper.v
FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_wrapper.v
R13
R2
r1
!s85 0
31
R14
!s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_debug_slave_wrapper.v|-work|cpu|
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_debug_slave_wrapper
vSysFiltr_cpu_cpu_nios2_avalon_reg
R5
!i10b 1
!s100 3OUj:c34^n0_TfENzIa:H0
ISaBl>jc59?VYBIHD0OCad3
R0
R1
R6
R7
R8
L0 2023
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_avalon_reg
vSysFiltr_cpu_cpu_nios2_oci
R5
!i10b 1
!s100 TVdjK^?gCaCcX7N6hDi:L2
IgZ[4MX7nDCbaaf5ZfEeE70
R0
R1
R6
R7
R8
L0 2362
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci
vSysFiltr_cpu_cpu_nios2_oci_break
R5
!i10b 1
!s100 M2FU55i[^0V`6?`PK^9981
IbcX95_PS?D=T2Z`e@Al<?2
R0
R1
R6
R7
R8
L0 295
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_break
vSysFiltr_cpu_cpu_nios2_oci_compute_input_tm_cnt
R5
!i10b 1
!s100 m1[@:^>]jd2bz;c]F2aG20
IU1MlfE`8_o=aTm@?[4<HC0
R0
R1
R6
R7
R8
L0 1265
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_compute_input_tm_cnt
vSysFiltr_cpu_cpu_nios2_oci_dbrk
R5
!i10b 1
!s100 a^X<0<=`:lIeQFO4?JVla0
IVZL1c7lgNVLKe25cUMjme3
R0
R1
R6
R7
R8
L0 795
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_dbrk
vSysFiltr_cpu_cpu_nios2_oci_debug
R5
!i10b 1
!s100 i]B]5JzAHEnLZZc[Q1_c>3
I55A>0>_c^2z32XUb:FQUb1
R0
R1
R6
R7
R8
L0 153
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_debug
vSysFiltr_cpu_cpu_nios2_oci_dtrace
R5
!i10b 1
!s100 >R8XBQM[oNn7gCefgLcAm1
IWaVNS<<H6S<o:UziLBdSD0
R0
R1
R6
R7
R8
L0 1183
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_dtrace
vSysFiltr_cpu_cpu_nios2_oci_fifo
R5
!i10b 1
!s100 EDRhIaGZDl=VLok=ooh>l0
Ij9FHPUaEzNe4c@nGZ2^Zo2
R0
R1
R6
R7
R8
L0 1427
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_fifo
vSysFiltr_cpu_cpu_nios2_oci_fifo_cnt_inc
R5
!i10b 1
!s100 D=6gcI0954YR_:27BAd2k1
IJz<8T4Q=SLHKJ_M<[@=^10
R0
R1
R6
R7
R8
L0 1380
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_fifo_cnt_inc
vSysFiltr_cpu_cpu_nios2_oci_fifo_wrptr_inc
R5
!i10b 1
!s100 V:EB[iNhWd_BTV2bFSdC33
Ie=JiI8h;I<G]8BY:g@a5=0
R0
R1
R6
R7
R8
L0 1337
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_fifo_wrptr_inc
vSysFiltr_cpu_cpu_nios2_oci_im
R5
!i10b 1
!s100 M4^55CSiJhH1U06RZ3a>f0
I;fShFMYHcUbJbQbo[RHgA1
R0
R1
R6
R7
R8
L0 1936
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_im
vSysFiltr_cpu_cpu_nios2_oci_itrace
R5
!i10b 1
!s100 :zFhjefm@GLWYRPIdk<Uc1
IhoDGQ[7nSd@N9Tm5mn2?k0
R0
R1
R6
R7
R8
L0 982
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_itrace
vSysFiltr_cpu_cpu_nios2_oci_pib
R5
!i10b 1
!s100 F54mkQ]aJZY>9H@h]HnTz0
IG]RfX_4mB=Yo8B>I@dNYh2
R0
R1
R6
R7
R8
L0 1913
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_pib
vSysFiltr_cpu_cpu_nios2_oci_td_mode
R5
!i10b 1
!s100 5B<7fcoRcgniMMkJASAj52
I8QQ4o:LEZf1A@Q25SR[QX2
R0
R1
R6
R7
R8
L0 1115
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_td_mode
vSysFiltr_cpu_cpu_nios2_oci_xbrk
R5
!i10b 1
!s100 ea>0>6l6ZH8E0o<H=Q=Eb0
IcJKPBKjVDEP?[?bB[=RKm3
R0
R1
R6
R7
R8
L0 588
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_oci_xbrk
vSysFiltr_cpu_cpu_nios2_ocimem
R5
!i10b 1
!s100 HbF@WQ09BXe?>JgjB[W]Y0
IPB;9C1VU>czCi@ImCbPYN2
R0
R1
R6
R7
R8
L0 2181
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_ocimem
vSysFiltr_cpu_cpu_nios2_performance_monitors
R5
!i10b 1
!s100 G_<?S?G@127K;gOg?7DG:0
IC`4Ta5VlC=]C@Bd9QzSC>3
R0
R1
R6
R7
R8
L0 2006
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_nios2_performance_monitors
vSysFiltr_cpu_cpu_ociram_sp_ram_module
R5
!i10b 1
!s100 jRgFNXZ>K4;gz;<?OkW5g0
IVObz4h5?Ia^I7[aCEhza_0
R0
R1
R6
R7
R8
L0 2116
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_ociram_sp_ram_module
vSysFiltr_cpu_cpu_register_bank_a_module
R5
!i10b 1
!s100 <22H:]M@`4MiOWT?C8iCf2
I]KJFG7]Kk^=MHTB4[m8cz3
R0
R1
R6
R7
R8
R13
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_register_bank_a_module
vSysFiltr_cpu_cpu_register_bank_b_module
R5
!i10b 1
!s100 f[VfX=a:]>V]>>:bLVlDH0
I1dJnH8jV:UQ^1]7c1>TI00
R0
R1
R6
R7
R8
L0 87
R2
r1
!s85 0
31
R9
R10
R11
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_register_bank_b_module
vSysFiltr_cpu_cpu_test_bench
!s110 1655271837
!i10b 1
!s100 LhjzJ^iPEdYgA8MGajk[T1
I>Ji3oz=YOUDd0[L9fYl^k3
R0
R1
R6
8D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_test_bench.v
FD:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_test_bench.v
R13
R2
r1
!s85 0
31
!s108 1655271837.000000
!s107 D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_test_bench.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/DECODER/SysFiltr/testbench/SysFiltr_tb/simulation/submodules/SysFiltr_cpu_cpu_test_bench.v|-work|cpu|
!i113 1
R3
R4
n@sys@filtr_cpu_cpu_test_bench
