m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clock/obj/default/runtime/sim/mentor
vsistema_mm_interconnect_0_router_001
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1604453190
!i10b 1
!s100 KhAS3W3`FZJkhP8E]D7<@3
IW`zHSjd]Co00`b8]Pm<4M1
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 sistema_mm_interconnect_0_router_001_sv_unit
S1
R0
Z5 w1604452888
Z6 8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_001.sv
Z7 FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_001.sv
L0 84
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1604453190.000000
Z10 !s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_001.sv|
Z11 !s90 -reportprogress|300|-sv|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_001.sv|-L|altera_common_sv_packages|-work|router_001|
!i113 1
Z12 o-sv -L altera_common_sv_packages -work router_001
Z13 tCvgOpt 0
vsistema_mm_interconnect_0_router_001_default_decode
R1
R2
!i10b 1
!s100 JJ4NFbUUN6]0F1zkC;@h]0
IC3en;=@YSXAGNz;::91`<0
R3
R4
S1
R0
R5
R6
R7
L0 45
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
