// Seed: 744584560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd5,
    parameter id_14 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    _id_14,
    id_15
);
  input wire id_15;
  inout wire _id_14;
  input wire id_13;
  input wire _id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_3,
      id_5,
      id_11,
      id_9,
      id_7,
      id_11,
      id_11,
      id_9,
      id_10,
      id_11,
      id_3,
      id_2,
      id_2,
      id_7,
      id_7,
      id_9,
      id_7,
      id_2,
      id_9,
      id_9,
      id_15,
      id_11
  );
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8[-1'b0-id_12] = -1'h0;
  wire id_16;
  logic [id_12  ?  1 'b0 : 1 'b0 : id_14] id_17;
  ;
  wire id_18;
  ;
endmodule
