// Seed: 2424975220
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output tri0 id_2,
    input wor id_3,
    output wire id_4,
    output wor id_5,
    output wand id_6
);
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7
);
  logic [7:0] id_9;
  assign id_9[1?1'b0 : 1] = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_6
  );
  wire id_10;
endmodule
