$tcl_library is set to: /cad/mentor/oneSpin360/2023.1/etc/tcl8.6
init.tcl executed.
source "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_defaults.tcl"
source -signed "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_startup.tcl.obf"
source "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl"
-I- FileParse - Analyzing source file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_packed_inst_intForLoopScheme.sv" .... [1]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_packed_inst_intForLoopScheme.sv:12: Analyzing module ( top ). [4]
-E- Parse - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_packed_inst_intForLoopScheme.sv:19: Syntax error near ( int ).
  for (int <-  [ Expected Token(s): `IDENTIFIER' or `GENVAR' ] [481]
-E- Parse - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_packed_inst_intForLoopScheme.sv:19: Syntax error near ( < ).
  for (int i = 0; i < <- [481]
-E- /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_packed_inst_intForLoopScheme.sv:20: The left-hand-side of continuous assignment is illegal. [363]
-E- Could not read HDL files.
-E- Can not source script '/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl'.
    while executing
"read_verilog -version sv2012 ${TEST_NAME}"
    (file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl" line 3)
-E- Error during execution of user commands.
