
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000299a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b2  00802000  0000299a  00002a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000b96  008020b2  008020b2  00002ae2  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002ae2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002b14  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000490  00000000  00000000  00002b58  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a23b  00000000  00000000  00002fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b8a  00000000  00000000  0000d223  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000089ea  00000000  00000000  0000edad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009b4  00000000  00000000  00017798  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f58b  00000000  00000000  0001814c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000020bd  00000000  00000000  000476d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003c0  00000000  00000000  00049798  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000b8df  00000000  00000000  00049b58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	2c c1       	rjmp	.+600    	; 0x25a <__ctors_end>
       2:	00 00       	nop
       4:	46 c1       	rjmp	.+652    	; 0x292 <__bad_interrupt>
       6:	00 00       	nop
       8:	44 c1       	rjmp	.+648    	; 0x292 <__bad_interrupt>
       a:	00 00       	nop
       c:	42 c1       	rjmp	.+644    	; 0x292 <__bad_interrupt>
       e:	00 00       	nop
      10:	40 c1       	rjmp	.+640    	; 0x292 <__bad_interrupt>
      12:	00 00       	nop
      14:	3e c1       	rjmp	.+636    	; 0x292 <__bad_interrupt>
      16:	00 00       	nop
      18:	3c c1       	rjmp	.+632    	; 0x292 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	3a c1       	rjmp	.+628    	; 0x292 <__bad_interrupt>
      1e:	00 00       	nop
      20:	38 c1       	rjmp	.+624    	; 0x292 <__bad_interrupt>
      22:	00 00       	nop
      24:	36 c1       	rjmp	.+620    	; 0x292 <__bad_interrupt>
      26:	00 00       	nop
      28:	34 c1       	rjmp	.+616    	; 0x292 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	32 c1       	rjmp	.+612    	; 0x292 <__bad_interrupt>
      2e:	00 00       	nop
      30:	30 c1       	rjmp	.+608    	; 0x292 <__bad_interrupt>
      32:	00 00       	nop
      34:	2e c1       	rjmp	.+604    	; 0x292 <__bad_interrupt>
      36:	00 00       	nop
      38:	2c c1       	rjmp	.+600    	; 0x292 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	2a c1       	rjmp	.+596    	; 0x292 <__bad_interrupt>
      3e:	00 00       	nop
      40:	28 c1       	rjmp	.+592    	; 0x292 <__bad_interrupt>
      42:	00 00       	nop
      44:	26 c1       	rjmp	.+588    	; 0x292 <__bad_interrupt>
      46:	00 00       	nop
      48:	24 c1       	rjmp	.+584    	; 0x292 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	22 c1       	rjmp	.+580    	; 0x292 <__bad_interrupt>
      4e:	00 00       	nop
      50:	20 c1       	rjmp	.+576    	; 0x292 <__bad_interrupt>
      52:	00 00       	nop
      54:	1e c1       	rjmp	.+572    	; 0x292 <__bad_interrupt>
      56:	00 00       	nop
      58:	1c c1       	rjmp	.+568    	; 0x292 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	1a c1       	rjmp	.+564    	; 0x292 <__bad_interrupt>
      5e:	00 00       	nop
      60:	18 c1       	rjmp	.+560    	; 0x292 <__bad_interrupt>
      62:	00 00       	nop
      64:	16 c1       	rjmp	.+556    	; 0x292 <__bad_interrupt>
      66:	00 00       	nop
      68:	14 c1       	rjmp	.+552    	; 0x292 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	12 c1       	rjmp	.+548    	; 0x292 <__bad_interrupt>
      6e:	00 00       	nop
      70:	10 c1       	rjmp	.+544    	; 0x292 <__bad_interrupt>
      72:	00 00       	nop
      74:	0e c1       	rjmp	.+540    	; 0x292 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c c1       	rjmp	.+536    	; 0x292 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	0a c1       	rjmp	.+532    	; 0x292 <__bad_interrupt>
      7e:	00 00       	nop
      80:	08 c1       	rjmp	.+528    	; 0x292 <__bad_interrupt>
      82:	00 00       	nop
      84:	06 c1       	rjmp	.+524    	; 0x292 <__bad_interrupt>
      86:	00 00       	nop
      88:	04 c1       	rjmp	.+520    	; 0x292 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	02 c1       	rjmp	.+516    	; 0x292 <__bad_interrupt>
      8e:	00 00       	nop
      90:	00 c1       	rjmp	.+512    	; 0x292 <__bad_interrupt>
      92:	00 00       	nop
      94:	fe c0       	rjmp	.+508    	; 0x292 <__bad_interrupt>
      96:	00 00       	nop
      98:	fc c0       	rjmp	.+504    	; 0x292 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fa c0       	rjmp	.+500    	; 0x292 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f8 c0       	rjmp	.+496    	; 0x292 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	f6 c0       	rjmp	.+492    	; 0x292 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	f4 c0       	rjmp	.+488    	; 0x292 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	f2 c0       	rjmp	.+484    	; 0x292 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f0 c0       	rjmp	.+480    	; 0x292 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ee c0       	rjmp	.+476    	; 0x292 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	ec c0       	rjmp	.+472    	; 0x292 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	ea c0       	rjmp	.+468    	; 0x292 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e8 c0       	rjmp	.+464    	; 0x292 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	e6 c0       	rjmp	.+460    	; 0x292 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	e4 c0       	rjmp	.+456    	; 0x292 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	e2 c0       	rjmp	.+452    	; 0x292 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e0 c0       	rjmp	.+448    	; 0x292 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	de c0       	rjmp	.+444    	; 0x292 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	dc c0       	rjmp	.+440    	; 0x292 <__bad_interrupt>
      da:	00 00       	nop
      dc:	da c0       	rjmp	.+436    	; 0x292 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d8 c0       	rjmp	.+432    	; 0x292 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d6 c0       	rjmp	.+428    	; 0x292 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	d4 c0       	rjmp	.+424    	; 0x292 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	d2 c0       	rjmp	.+420    	; 0x292 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	d0 c0       	rjmp	.+416    	; 0x292 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ce c0       	rjmp	.+412    	; 0x292 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	cc c0       	rjmp	.+408    	; 0x292 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ca c0       	rjmp	.+404    	; 0x292 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c8 c0       	rjmp	.+400    	; 0x292 <__bad_interrupt>
     102:	00 00       	nop
     104:	c6 c0       	rjmp	.+396    	; 0x292 <__bad_interrupt>
     106:	00 00       	nop
     108:	c4 c0       	rjmp	.+392    	; 0x292 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	c2 c0       	rjmp	.+388    	; 0x292 <__bad_interrupt>
     10e:	00 00       	nop
     110:	c0 c0       	rjmp	.+384    	; 0x292 <__bad_interrupt>
     112:	00 00       	nop
     114:	be c0       	rjmp	.+380    	; 0x292 <__bad_interrupt>
     116:	00 00       	nop
     118:	bc c0       	rjmp	.+376    	; 0x292 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	ba c0       	rjmp	.+372    	; 0x292 <__bad_interrupt>
     11e:	00 00       	nop
     120:	b8 c0       	rjmp	.+368    	; 0x292 <__bad_interrupt>
     122:	00 00       	nop
     124:	b6 c0       	rjmp	.+364    	; 0x292 <__bad_interrupt>
     126:	00 00       	nop
     128:	b4 c0       	rjmp	.+360    	; 0x292 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	b2 c0       	rjmp	.+356    	; 0x292 <__bad_interrupt>
     12e:	00 00       	nop
     130:	b0 c0       	rjmp	.+352    	; 0x292 <__bad_interrupt>
     132:	00 00       	nop
     134:	ae c0       	rjmp	.+348    	; 0x292 <__bad_interrupt>
     136:	00 00       	nop
     138:	ac c0       	rjmp	.+344    	; 0x292 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	aa c0       	rjmp	.+340    	; 0x292 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a8 c0       	rjmp	.+336    	; 0x292 <__bad_interrupt>
     142:	00 00       	nop
     144:	a6 c0       	rjmp	.+332    	; 0x292 <__bad_interrupt>
     146:	00 00       	nop
     148:	a4 c0       	rjmp	.+328    	; 0x292 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	41 c6       	rjmp	.+3202   	; 0xdd0 <__vector_83>
     14e:	00 00       	nop
     150:	a0 c0       	rjmp	.+320    	; 0x292 <__bad_interrupt>
     152:	00 00       	nop
     154:	9e c0       	rjmp	.+316    	; 0x292 <__bad_interrupt>
     156:	00 00       	nop
     158:	9c c0       	rjmp	.+312    	; 0x292 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	9a c0       	rjmp	.+308    	; 0x292 <__bad_interrupt>
     15e:	00 00       	nop
     160:	98 c0       	rjmp	.+304    	; 0x292 <__bad_interrupt>
     162:	00 00       	nop
     164:	96 c0       	rjmp	.+300    	; 0x292 <__bad_interrupt>
     166:	00 00       	nop
     168:	94 c0       	rjmp	.+296    	; 0x292 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	92 c0       	rjmp	.+292    	; 0x292 <__bad_interrupt>
     16e:	00 00       	nop
     170:	90 c0       	rjmp	.+288    	; 0x292 <__bad_interrupt>
     172:	00 00       	nop
     174:	8e c0       	rjmp	.+284    	; 0x292 <__bad_interrupt>
     176:	00 00       	nop
     178:	8c c0       	rjmp	.+280    	; 0x292 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	8a c0       	rjmp	.+276    	; 0x292 <__bad_interrupt>
     17e:	00 00       	nop
     180:	88 c0       	rjmp	.+272    	; 0x292 <__bad_interrupt>
     182:	00 00       	nop
     184:	86 c0       	rjmp	.+268    	; 0x292 <__bad_interrupt>
     186:	00 00       	nop
     188:	84 c0       	rjmp	.+264    	; 0x292 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	82 c0       	rjmp	.+260    	; 0x292 <__bad_interrupt>
     18e:	00 00       	nop
     190:	80 c0       	rjmp	.+256    	; 0x292 <__bad_interrupt>
     192:	00 00       	nop
     194:	7e c0       	rjmp	.+252    	; 0x292 <__bad_interrupt>
     196:	00 00       	nop
     198:	7c c0       	rjmp	.+248    	; 0x292 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	7a c0       	rjmp	.+244    	; 0x292 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	78 c0       	rjmp	.+240    	; 0x292 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	76 c0       	rjmp	.+236    	; 0x292 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	74 c0       	rjmp	.+232    	; 0x292 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	72 c0       	rjmp	.+228    	; 0x292 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	70 c0       	rjmp	.+224    	; 0x292 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	6e c0       	rjmp	.+220    	; 0x292 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	6c c0       	rjmp	.+216    	; 0x292 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	6a c0       	rjmp	.+212    	; 0x292 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	68 c0       	rjmp	.+208    	; 0x292 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	66 c0       	rjmp	.+204    	; 0x292 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	64 c0       	rjmp	.+200    	; 0x292 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	62 c0       	rjmp	.+196    	; 0x292 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	60 c0       	rjmp	.+192    	; 0x292 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	5e c0       	rjmp	.+188    	; 0x292 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	5c c0       	rjmp	.+184    	; 0x292 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	5a c0       	rjmp	.+180    	; 0x292 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	58 c0       	rjmp	.+176    	; 0x292 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	56 c0       	rjmp	.+172    	; 0x292 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	54 c0       	rjmp	.+168    	; 0x292 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	52 c0       	rjmp	.+164    	; 0x292 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	50 c0       	rjmp	.+160    	; 0x292 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 04 13 	jmp	0x2608	; 0x2608 <__vector_125>
     1f8:	0c 94 be 13 	jmp	0x277c	; 0x277c <__vector_126>
     1fc:	93 01       	movw	r18, r6
     1fe:	95 01       	movw	r18, r10
     200:	97 01       	movw	r18, r14
     202:	99 01       	movw	r18, r18
     204:	9b 01       	movw	r18, r22
     206:	a0 01       	movw	r20, r0
     208:	9d 01       	movw	r18, r26
     20a:	9f 01       	movw	r18, r30
     20c:	e7 09       	sbc	r30, r7
     20e:	e9 09       	sbc	r30, r9
     210:	25 0a       	sbc	r2, r21
     212:	65 0a       	sbc	r6, r21
     214:	6e 0a       	sbc	r6, r30
     216:	73 0a       	sbc	r7, r19
     218:	c5 0a       	sbc	r12, r21
     21a:	ca 0a       	sbc	r12, r26
     21c:	15 0a       	sbc	r1, r21
     21e:	17 0a       	sbc	r1, r23
     220:	19 0a       	sbc	r1, r25
     222:	1b 0a       	sbc	r1, r27
     224:	1d 0a       	sbc	r1, r29
     226:	1f 0a       	sbc	r1, r31
     228:	21 0a       	sbc	r2, r17
     22a:	23 0a       	sbc	r2, r19
     22c:	55 0a       	sbc	r5, r21
     22e:	57 0a       	sbc	r5, r23
     230:	59 0a       	sbc	r5, r25
     232:	5b 0a       	sbc	r5, r27
     234:	5d 0a       	sbc	r5, r29
     236:	5f 0a       	sbc	r5, r31
     238:	61 0a       	sbc	r6, r17
     23a:	63 0a       	sbc	r6, r19
     23c:	7f 0a       	sbc	r7, r31
     23e:	8a 0a       	sbc	r8, r26
     240:	94 0a       	sbc	r9, r20
     242:	a2 0a       	sbc	r10, r18
     244:	a4 0a       	sbc	r10, r20
     246:	a6 0a       	sbc	r10, r22
     248:	b0 0a       	sbc	r11, r16
     24a:	ba 0a       	sbc	r11, r26
     24c:	42 0e       	add	r4, r18
     24e:	45 0e       	add	r4, r21
     250:	48 0e       	add	r4, r24
     252:	4b 0e       	add	r4, r27
     254:	4e 0e       	add	r4, r30
     256:	51 0e       	add	r5, r17
     258:	54 0e       	add	r5, r20

0000025a <__ctors_end>:
     25a:	11 24       	eor	r1, r1
     25c:	1f be       	out	0x3f, r1	; 63
     25e:	cf ef       	ldi	r28, 0xFF	; 255
     260:	cd bf       	out	0x3d, r28	; 61
     262:	df e2       	ldi	r29, 0x2F	; 47
     264:	de bf       	out	0x3e, r29	; 62

00000266 <__do_copy_data>:
     266:	10 e2       	ldi	r17, 0x20	; 32
     268:	a0 e0       	ldi	r26, 0x00	; 0
     26a:	b0 e2       	ldi	r27, 0x20	; 32
     26c:	ea e9       	ldi	r30, 0x9A	; 154
     26e:	f9 e2       	ldi	r31, 0x29	; 41
     270:	02 c0       	rjmp	.+4      	; 0x276 <__do_copy_data+0x10>
     272:	05 90       	lpm	r0, Z+
     274:	0d 92       	st	X+, r0
     276:	a2 3b       	cpi	r26, 0xB2	; 178
     278:	b1 07       	cpc	r27, r17
     27a:	d9 f7       	brne	.-10     	; 0x272 <__do_copy_data+0xc>

0000027c <__do_clear_bss>:
     27c:	2c e2       	ldi	r18, 0x2C	; 44
     27e:	a2 eb       	ldi	r26, 0xB2	; 178
     280:	b0 e2       	ldi	r27, 0x20	; 32
     282:	01 c0       	rjmp	.+2      	; 0x286 <.do_clear_bss_start>

00000284 <.do_clear_bss_loop>:
     284:	1d 92       	st	X+, r1

00000286 <.do_clear_bss_start>:
     286:	a8 34       	cpi	r26, 0x48	; 72
     288:	b2 07       	cpc	r27, r18
     28a:	e1 f7       	brne	.-8      	; 0x284 <.do_clear_bss_loop>
     28c:	1c d0       	rcall	.+56     	; 0x2c6 <main>
     28e:	0c 94 cb 14 	jmp	0x2996	; 0x2996 <_exit>

00000292 <__bad_interrupt>:
     292:	b6 ce       	rjmp	.-660    	; 0x0 <__vectors>

00000294 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     294:	e0 e8       	ldi	r30, 0x80	; 128
     296:	f6 e0       	ldi	r31, 0x06	; 6
     298:	8f e0       	ldi	r24, 0x0F	; 15
     29a:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     29c:	85 e0       	ldi	r24, 0x05	; 5
     29e:	84 83       	std	Z+4, r24	; 0x04
     2a0:	08 95       	ret

000002a2 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     2a2:	08 95       	ret

000002a4 <iso_callback>:
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[!b1_state * PACKET_SIZE], PACKET_SIZE, iso_callback);
     2a4:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <b1_state>
     2a8:	88 23       	and	r24, r24
     2aa:	19 f0       	breq	.+6      	; 0x2b2 <iso_callback+0xe>
     2ac:	80 e0       	ldi	r24, 0x00	; 0
     2ae:	90 e0       	ldi	r25, 0x00	; 0
     2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <iso_callback+0x12>
     2b2:	8e ee       	ldi	r24, 0xEE	; 238
     2b4:	92 e0       	ldi	r25, 0x02	; 2
     2b6:	42 e5       	ldi	r20, 0x52	; 82
     2b8:	51 e0       	ldi	r21, 0x01	; 1
     2ba:	6e ee       	ldi	r22, 0xEE	; 238
     2bc:	72 e0       	ldi	r23, 0x02	; 2
     2be:	8a 59       	subi	r24, 0x9A	; 154
     2c0:	99 4d       	sbci	r25, 0xD9	; 217
     2c2:	0e c7       	rjmp	.+3612   	; 0x10e0 <udi_vendor_iso_in_run>
     2c4:	08 95       	ret

000002c6 <main>:
volatile char PSU_target = 0;

volatile unsigned char test_byte = 123;

int main(void){
	irq_initialize_vectors();
     2c6:	87 e0       	ldi	r24, 0x07	; 7
     2c8:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     2cc:	78 94       	sei
	sysclk_init();
     2ce:	1b d6       	rcall	.+3126   	; 0xf06 <sysclk_init>
	board_init();
     2d0:	e8 df       	rcall	.-48     	; 0x2a2 <board_init>
	udc_start();
     2d2:	fd d7       	rcall	.+4090   	; 0x12ce <udc_start>
	tiny_dac_setup();
     2d4:	b9 d0       	rcall	.+370    	; 0x448 <tiny_dac_setup>
	tiny_dma_setup();
     2d6:	dc d0       	rcall	.+440    	; 0x490 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     2d8:	60 e0       	ldi	r22, 0x00	; 0
     2da:	80 e0       	ldi	r24, 0x00	; 0
     2dc:	78 d0       	rcall	.+240    	; 0x3ce <tiny_adc_setup>
	tiny_adc_pid_setup();
     2de:	64 d0       	rcall	.+200    	; 0x3a8 <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     2e0:	8c e0       	ldi	r24, 0x0C	; 12
     2e2:	58 d0       	rcall	.+176    	; 0x394 <tiny_adc_ch1setup>
	tiny_timer_setup();
     2e4:	3a d5       	rcall	.+2676   	; 0xd5a <tiny_timer_setup>
	tiny_uart_setup();
     2e6:	eb d5       	rcall	.+3030   	; 0xebe <tiny_uart_setup>
	tiny_spi_setup();
     2e8:	02 d6       	rcall	.+3076   	; 0xeee <tiny_spi_setup>
	tiny_dig_setup();
     2ea:	d4 df       	rcall	.-88     	; 0x294 <tiny_dig_setup>
	...
	asm("nop");
	asm("nop");
	asm("nop");
	//test_byte = ADCA.CH1.RESH;
	//DO NOTHING!
	}
     308:	f1 cf       	rjmp	.-30     	; 0x2ec <main+0x26>

0000030a <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     30a:	08 95       	ret

0000030c <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     30c:	08 95       	ret

0000030e <main_sof_action>:
	return;
}

void main_sof_action(void)
{
	switch(global_mode){
     30e:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
     312:	8e 2f       	mov	r24, r30
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	88 30       	cpi	r24, 0x08	; 8
     318:	91 05       	cpc	r25, r1
     31a:	90 f4       	brcc	.+36     	; 0x340 <main_sof_action+0x32>
     31c:	fc 01       	movw	r30, r24
     31e:	e2 50       	subi	r30, 0x02	; 2
     320:	ff 4f       	sbci	r31, 0xFF	; 255
     322:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__tablejump2__>
		case 0:
			tiny_dma_loop_mode_0();
     326:	17 d1       	rcall	.+558    	; 0x556 <tiny_dma_loop_mode_0>
			break;
     328:	0b c0       	rjmp	.+22     	; 0x340 <main_sof_action+0x32>
		case 1:
			tiny_dma_loop_mode_1();
     32a:	93 d1       	rcall	.+806    	; 0x652 <tiny_dma_loop_mode_1>
			break;
     32c:	09 c0       	rjmp	.+18     	; 0x340 <main_sof_action+0x32>
		case 2:
			tiny_dma_loop_mode_2();
     32e:	32 d2       	rcall	.+1124   	; 0x794 <tiny_dma_loop_mode_2>
			break;
     330:	07 c0       	rjmp	.+14     	; 0x340 <main_sof_action+0x32>
		case 3:
			tiny_dma_loop_mode_3();
     332:	ee d2       	rcall	.+1500   	; 0x910 <tiny_dma_loop_mode_3>
			break;
     334:	05 c0       	rjmp	.+10     	; 0x340 <main_sof_action+0x32>
		case 4:
			tiny_dma_loop_mode_4();
     336:	82 d3       	rcall	.+1796   	; 0xa3c <tiny_dma_loop_mode_4>
			break;
     338:	03 c0       	rjmp	.+6      	; 0x340 <main_sof_action+0x32>
		case 6:
			tiny_dma_loop_mode_6();
     33a:	6a d4       	rcall	.+2260   	; 0xc10 <tiny_dma_loop_mode_6>
			break;
     33c:	01 c0       	rjmp	.+2      	; 0x340 <main_sof_action+0x32>
		case 7:
			tiny_dma_loop_mode_7();
     33e:	df d4       	rcall	.+2494   	; 0xcfe <tiny_dma_loop_mode_7>
		break;
		default:
			break;
	}
		b1_state = !b1_state;
     340:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b1_state>
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	91 11       	cpse	r25, r1
     348:	80 e0       	ldi	r24, 0x00	; 0
     34a:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b1_state>
     34e:	08 95       	ret

00000350 <main_vendor_enable>:
	return;
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
     350:	81 e0       	ldi	r24, 0x01	; 1
     352:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <main_b_vendor_enable>
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
     356:	42 e5       	ldi	r20, 0x52	; 82
     358:	51 e0       	ldi	r21, 0x01	; 1
     35a:	6e ee       	ldi	r22, 0xEE	; 238
     35c:	72 e0       	ldi	r23, 0x02	; 2
     35e:	86 e6       	ldi	r24, 0x66	; 102
     360:	96 e2       	ldi	r25, 0x26	; 38
     362:	be d6       	rcall	.+3452   	; 0x10e0 <udi_vendor_iso_in_run>
	return true;
}
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	08 95       	ret

00000368 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     368:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <main_b_vendor_enable>
     36c:	08 95       	ret

0000036e <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     36e:	81 e0       	ldi	r24, 0x01	; 1
     370:	08 95       	ret

00000372 <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	08 95       	ret

00000376 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     376:	e0 e0       	ldi	r30, 0x00	; 0
     378:	f2 e0       	ldi	r31, 0x02	; 2
     37a:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     37c:	98 2f       	mov	r25, r24
     37e:	9c 71       	andi	r25, 0x1C	; 28
     380:	93 68       	ori	r25, 0x83	; 131
     382:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     384:	88 1f       	adc	r24, r24
     386:	88 27       	eor	r24, r24
     388:	88 1f       	adc	r24, r24
     38a:	88 0f       	add	r24, r24
     38c:	81 a3       	std	Z+33, r24	; 0x21
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     38e:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     390:	16 a2       	std	Z+38, r1	; 0x26
     392:	08 95       	ret

00000394 <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     394:	e0 e0       	ldi	r30, 0x00	; 0
     396:	f2 e0       	ldi	r31, 0x02	; 2
     398:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     39a:	83 68       	ori	r24, 0x83	; 131
     39c:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     39e:	80 e1       	ldi	r24, 0x10	; 16
     3a0:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     3a2:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     3a4:	16 aa       	std	Z+54, r1	; 0x36
     3a6:	08 95       	ret

000003a8 <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     3a8:	e0 e0       	ldi	r30, 0x00	; 0
     3aa:	f2 e0       	ldi	r31, 0x02	; 2
     3ac:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     3ae:	83 e8       	ldi	r24, 0x83	; 131
     3b0:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     3b2:	8f e2       	ldi	r24, 0x2F	; 47
     3b4:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     3b6:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     3b8:	16 a6       	std	Z+46, r1	; 0x2e
     3ba:	08 95       	ret

000003bc <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     3bc:	aa ec       	ldi	r26, 0xCA	; 202
     3be:	b1 e0       	ldi	r27, 0x01	; 1
     3c0:	92 e0       	ldi	r25, 0x02	; 2
     3c2:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     3c4:	e8 2f       	mov	r30, r24
     3c6:	f0 e0       	ldi	r31, 0x00	; 0
     3c8:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     3ca:	1c 92       	st	X, r1

	return( result );
     3cc:	08 95       	ret

000003ce <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     3d2:	e0 e7       	ldi	r30, 0x70	; 112
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	91 81       	ldd	r25, Z+1	; 0x01
     3d8:	9d 7f       	andi	r25, 0xFD	; 253
     3da:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     3dc:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     3e0:	62 30       	cpi	r22, 0x02	; 2
     3e2:	31 f1       	breq	.+76     	; 0x430 <__FUSE_REGION_LENGTH__+0x30>
     3e4:	e0 e0       	ldi	r30, 0x00	; 0
     3e6:	f2 e0       	ldi	r31, 0x02	; 2
     3e8:	9c e1       	ldi	r25, 0x1C	; 28
     3ea:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     3ec:	90 e4       	ldi	r25, 0x40	; 64
     3ee:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     3f0:	81 11       	cpse	r24, r1
     3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <tiny_adc_setup+0x2a>
     3f4:	80 e4       	ldi	r24, 0x40	; 64
     3f6:	01 c0       	rjmp	.+2      	; 0x3fa <tiny_adc_setup+0x2c>
     3f8:	80 ec       	ldi	r24, 0xC0	; 192
     3fa:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     3fe:	61 30       	cpi	r22, 0x01	; 1
     400:	11 f0       	breq	.+4      	; 0x406 <__FUSE_REGION_LENGTH__+0x6>
     402:	83 e0       	ldi	r24, 0x03	; 3
     404:	01 c0       	rjmp	.+2      	; 0x408 <__FUSE_REGION_LENGTH__+0x8>
     406:	82 e0       	ldi	r24, 0x02	; 2
     408:	c0 e0       	ldi	r28, 0x00	; 0
     40a:	d2 e0       	ldi	r29, 0x02	; 2
     40c:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     40e:	80 e2       	ldi	r24, 0x20	; 32
     410:	d5 df       	rcall	.-86     	; 0x3bc <ReadCalibrationByte>
     412:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     414:	81 e2       	ldi	r24, 0x21	; 33
     416:	d2 df       	rcall	.-92     	; 0x3bc <ReadCalibrationByte>
     418:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     41a:	18 8e       	std	Y+24, r1	; 0x18
     41c:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     41e:	81 e0       	ldi	r24, 0x01	; 1
     420:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     422:	c2 df       	rcall	.-124    	; 0x3a8 <tiny_adc_pid_setup>
     424:	0e c0       	rjmp	.+28     	; 0x442 <__FUSE_REGION_LENGTH__+0x42>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     426:	80 ec       	ldi	r24, 0xC0	; 192
     428:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     42c:	83 e0       	ldi	r24, 0x03	; 3
     42e:	ec cf       	rjmp	.-40     	; 0x408 <__FUSE_REGION_LENGTH__+0x8>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     430:	e0 e0       	ldi	r30, 0x00	; 0
     432:	f2 e0       	ldi	r31, 0x02	; 2
     434:	9e e1       	ldi	r25, 0x1E	; 30
     436:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     438:	90 e4       	ldi	r25, 0x40	; 64
     43a:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     43c:	81 11       	cpse	r24, r1
     43e:	f3 cf       	rjmp	.-26     	; 0x426 <__FUSE_REGION_LENGTH__+0x26>
     440:	d9 cf       	rjmp	.-78     	; 0x3f4 <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	08 95       	ret

00000448 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     448:	cf 93       	push	r28
     44a:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     44c:	e0 e7       	ldi	r30, 0x70	; 112
     44e:	f0 e0       	ldi	r31, 0x00	; 0
     450:	82 81       	ldd	r24, Z+2	; 0x02
     452:	8b 7f       	andi	r24, 0xFB	; 251
     454:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     456:	c0 e2       	ldi	r28, 0x20	; 32
     458:	d3 e0       	ldi	r29, 0x03	; 3
     45a:	8d e0       	ldi	r24, 0x0D	; 13
     45c:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     45e:	80 e4       	ldi	r24, 0x40	; 64
     460:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     462:	89 e0       	ldi	r24, 0x09	; 9
     464:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     466:	83 e3       	ldi	r24, 0x33	; 51
     468:	a9 df       	rcall	.-174    	; 0x3bc <ReadCalibrationByte>
     46a:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     46c:	82 e3       	ldi	r24, 0x32	; 50
     46e:	a6 df       	rcall	.-180    	; 0x3bc <ReadCalibrationByte>
     470:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     472:	87 e3       	ldi	r24, 0x37	; 55
     474:	a3 df       	rcall	.-186    	; 0x3bc <ReadCalibrationByte>
     476:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     478:	86 e3       	ldi	r24, 0x36	; 54
     47a:	a0 df       	rcall	.-192    	; 0x3bc <ReadCalibrationByte>
     47c:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     47e:	e0 e2       	ldi	r30, 0x20	; 32
     480:	f6 e0       	ldi	r31, 0x06	; 6
     482:	80 81       	ld	r24, Z
     484:	83 60       	ori	r24, 0x03	; 3
     486:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     488:	14 82       	std	Z+4, r1	; 0x04
	
	

     48a:	df 91       	pop	r29
     48c:	cf 91       	pop	r28
     48e:	08 95       	ret

00000490 <tiny_dma_setup>:
#include "globals.h"


void tiny_dma_setup(void){
	//Turn on DMA
	PR.PRGEN &=0b111111110; //Turn on DMA clk
     490:	e0 e7       	ldi	r30, 0x70	; 112
     492:	f0 e0       	ldi	r31, 0x00	; 0
     494:	80 81       	ld	r24, Z
     496:	8e 7f       	andi	r24, 0xFE	; 254
     498:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm | DMA_PRIMODE_RR0123_gc;
     49a:	80 e8       	ldi	r24, 0x80	; 128
     49c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     4a0:	08 95       	ret

000004a2 <tiny_dma_flush>:
}
void tiny_dma_flush(void){
	DMA.CH0.CTRLA = 0x00;
     4a2:	e0 e0       	ldi	r30, 0x00	; 0
     4a4:	f1 e0       	ldi	r31, 0x01	; 1
     4a6:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     4a8:	80 e4       	ldi	r24, 0x40	; 64
     4aa:	80 8b       	std	Z+16, r24	; 0x10

	DMA.CH1.CTRLA = 0x00;
     4ac:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     4ae:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH2.CTRLA = 0x00;
     4b0:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     4b2:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.CTRLA = 0x00;
     4b4:	e0 e4       	ldi	r30, 0x40	; 64
     4b6:	f1 e0       	ldi	r31, 0x01	; 1
     4b8:	10 82       	st	Z, r1
	DMA.CH3.CTRLA = DMA_CH_RESET_bm;
     4ba:	80 83       	st	Z, r24
	
	b1_state = 0;
     4bc:	10 92 b4 20 	sts	0x20B4, r1	; 0x8020b4 <b1_state>
	b2_state = 0;
     4c0:	10 92 b3 20 	sts	0x20B3, r1	; 0x8020b3 <b2_state>
     4c4:	08 95       	ret

000004c6 <tiny_dma_set_mode_0>:
}
void tiny_dma_set_mode_0(void){
	
	global_mode = 0;
     4c6:	10 92 00 20 	sts	0x2000, r1	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     4ca:	eb df       	rcall	.-42     	; 0x4a2 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     4cc:	e0 e0       	ldi	r30, 0x00	; 0
     4ce:	f1 e0       	ldi	r31, 0x01	; 1
     4d0:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     4d2:	34 e2       	ldi	r19, 0x24	; 36
     4d4:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     4d6:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     4d8:	29 e5       	ldi	r18, 0x59	; 89
     4da:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     4dc:	82 e0       	ldi	r24, 0x02	; 2
     4de:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     4e0:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <auxDacBufLen>
     4e4:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     4e8:	84 ab       	std	Z+52, r24	; 0x34
     4ea:	95 ab       	std	Z+53, r25	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     4ec:	86 e6       	ldi	r24, 0x66	; 102
     4ee:	94 e2       	ldi	r25, 0x24	; 36
     4f0:	80 af       	std	Z+56, r24	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     4f2:	91 af       	std	Z+57, r25	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     4f4:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     4f6:	8b e3       	ldi	r24, 0x3B	; 59
     4f8:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     4fa:	83 e0       	ldi	r24, 0x03	; 3
     4fc:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     500:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     504:	90 a9       	ldd	r25, Z+48	; 0x30
     506:	90 68       	ori	r25, 0x80	; 128
     508:	90 ab       	std	Z+48, r25	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     50a:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     50e:	e0 e4       	ldi	r30, 0x40	; 64
     510:	f1 e0       	ldi	r31, 0x01	; 1
     512:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     514:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     518:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     51c:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     520:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
     524:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
     528:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     52c:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     530:	26 e5       	ldi	r18, 0x56	; 86
     532:	32 e2       	ldi	r19, 0x22	; 34
     534:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     538:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     53c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     540:	99 e3       	ldi	r25, 0x39	; 57
     542:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     546:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     54a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     54e:	80 81       	ld	r24, Z
     550:	80 68       	ori	r24, 0x80	; 128
     552:	80 83       	st	Z, r24
     554:	08 95       	ret

00000556 <tiny_dma_loop_mode_0>:
}

void tiny_dma_loop_mode_0(void){
	DMA.CH0.CTRLA = 0x00;
     556:	e0 e0       	ldi	r30, 0x00	; 0
     558:	f1 e0       	ldi	r31, 0x01	; 1
     55a:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     55c:	80 e4       	ldi	r24, 0x40	; 64
     55e:	80 8b       	std	Z+16, r24	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     560:	84 e0       	ldi	r24, 0x04	; 4
     562:	80 8b       	std	Z+16, r24	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     564:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     566:	81 e9       	ldi	r24, 0x91	; 145
     568:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     56a:	80 e1       	ldi	r24, 0x10	; 16
     56c:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     56e:	87 e7       	ldi	r24, 0x77	; 119
     570:	91 e0       	ldi	r25, 0x01	; 1
     572:	84 8b       	std	Z+20, r24	; 0x14
     574:	95 8b       	std	Z+21, r25	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     576:	84 e2       	ldi	r24, 0x24	; 36
     578:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     57a:	82 e0       	ldi	r24, 0x02	; 2
     57c:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     57e:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     580:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     584:	2e ee       	ldi	r18, 0xEE	; 238
     586:	32 e0       	ldi	r19, 0x02	; 2
     588:	42 9f       	mul	r20, r18
     58a:	c0 01       	movw	r24, r0
     58c:	43 9f       	mul	r20, r19
     58e:	90 0d       	add	r25, r0
     590:	11 24       	eor	r1, r1
     592:	8a 59       	subi	r24, 0x9A	; 154
     594:	99 4d       	sbci	r25, 0xD9	; 217
     596:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     598:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     59c:	42 9f       	mul	r20, r18
     59e:	c0 01       	movw	r24, r0
     5a0:	43 9f       	mul	r20, r19
     5a2:	90 0d       	add	r25, r0
     5a4:	11 24       	eor	r1, r1
     5a6:	8a 59       	subi	r24, 0x9A	; 154
     5a8:	99 4d       	sbci	r25, 0xD9	; 217
     5aa:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     5ac:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     5ae:	80 89       	ldd	r24, Z+16	; 0x10
     5b0:	80 68       	ori	r24, 0x80	; 128
     5b2:	80 8b       	std	Z+16, r24	; 0x10
     5b4:	08 95       	ret

000005b6 <tiny_dma_set_mode_1>:
}

void tiny_dma_set_mode_1(void){
	
	global_mode = 1;
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     5bc:	72 df       	rcall	.-284    	; 0x4a2 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH2.CTRLA = 0x00;
     5be:	e0 e0       	ldi	r30, 0x00	; 0
     5c0:	f1 e0       	ldi	r31, 0x01	; 1
     5c2:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     5c4:	80 e4       	ldi	r24, 0x40	; 64
     5c6:	80 ab       	std	Z+48, r24	; 0x30
		
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     5c8:	84 e0       	ldi	r24, 0x04	; 4
     5ca:	80 ab       	std	Z+48, r24	; 0x30
	DMA.CH2.CTRLB = 0x00;  //No int
     5cc:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     5ce:	12 aa       	std	Z+50, r1	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     5d0:	8b e4       	ldi	r24, 0x4B	; 75
     5d2:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = 0;
     5d4:	14 aa       	std	Z+52, r1	; 0x34
     5d6:	15 aa       	std	Z+53, r1	; 0x35
	DMA.CH2.REPCNT = 0;
     5d8:	16 aa       	std	Z+54, r1	; 0x36
		
	DMA.CH2.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     5da:	81 e0       	ldi	r24, 0x01	; 1
     5dc:	90 e2       	ldi	r25, 0x20	; 32
     5de:	80 af       	std	Z+56, r24	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     5e0:	91 af       	std	Z+57, r25	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     5e2:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     5e4:	80 ea       	ldi	r24, 0xA0	; 160
     5e6:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     5e8:	88 e0       	ldi	r24, 0x08	; 8
     5ea:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     5ee:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     5f2:	80 a9       	ldd	r24, Z+48	; 0x30
     5f4:	80 6a       	ori	r24, 0xA0	; 160
     5f6:	80 ab       	std	Z+48, r24	; 0x30
		
	USARTC0.DATA = 0x55;
     5f8:	85 e5       	ldi	r24, 0x55	; 85
     5fa:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     5fe:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     602:	e0 e4       	ldi	r30, 0x40	; 64
     604:	f1 e0       	ldi	r31, 0x01	; 1
     606:	84 e2       	ldi	r24, 0x24	; 36
     608:	80 83       	st	Z, r24
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     60a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     60e:	89 e5       	ldi	r24, 0x59	; 89
     610:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     614:	82 e0       	ldi	r24, 0x02	; 2
     616:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     61a:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <auxDacBufLen>
     61e:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     622:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     626:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     62a:	86 e6       	ldi	r24, 0x66	; 102
     62c:	94 e2       	ldi	r25, 0x24	; 36
     62e:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     632:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     636:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     63a:	8b e3       	ldi	r24, 0x3B	; 59
     63c:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     640:	83 e0       	ldi	r24, 0x03	; 3
     642:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     646:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     64a:	80 81       	ld	r24, Z
     64c:	80 68       	ori	r24, 0x80	; 128
     64e:	80 83       	st	Z, r24
     650:	08 95       	ret

00000652 <tiny_dma_loop_mode_1>:
	
}

void tiny_dma_loop_mode_1(void){
	DMA.CH0.CTRLA = 0x00;
     652:	e0 e0       	ldi	r30, 0x00	; 0
     654:	f1 e0       	ldi	r31, 0x01	; 1
     656:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     658:	a0 e4       	ldi	r26, 0x40	; 64
     65a:	a0 8b       	std	Z+16, r26	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     65c:	74 e0       	ldi	r23, 0x04	; 4
     65e:	70 8b       	std	Z+16, r23	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     660:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     662:	61 e9       	ldi	r22, 0x91	; 145
     664:	62 8b       	std	Z+18, r22	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     666:	80 e1       	ldi	r24, 0x10	; 16
     668:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     66a:	47 e7       	ldi	r20, 0x77	; 119
     66c:	51 e0       	ldi	r21, 0x01	; 1
     66e:	44 8b       	std	Z+20, r20	; 0x14
     670:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     672:	84 e2       	ldi	r24, 0x24	; 36
     674:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     676:	82 e0       	ldi	r24, 0x02	; 2
     678:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     67a:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     67c:	b0 91 b4 20 	lds	r27, 0x20B4	; 0x8020b4 <b1_state>
     680:	8e ee       	ldi	r24, 0xEE	; 238
     682:	92 e0       	ldi	r25, 0x02	; 2
     684:	b8 9f       	mul	r27, r24
     686:	90 01       	movw	r18, r0
     688:	b9 9f       	mul	r27, r25
     68a:	30 0d       	add	r19, r0
     68c:	11 24       	eor	r1, r1
     68e:	2a 59       	subi	r18, 0x9A	; 154
     690:	39 4d       	sbci	r19, 0xD9	; 217
     692:	24 8f       	std	Z+28, r18	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     694:	b0 91 b4 20 	lds	r27, 0x20B4	; 0x8020b4 <b1_state>
     698:	b8 9f       	mul	r27, r24
     69a:	90 01       	movw	r18, r0
     69c:	b9 9f       	mul	r27, r25
     69e:	30 0d       	add	r19, r0
     6a0:	11 24       	eor	r1, r1
     6a2:	2a 59       	subi	r18, 0x9A	; 154
     6a4:	39 4d       	sbci	r19, 0xD9	; 217
     6a6:	35 8f       	std	Z+29, r19	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     6a8:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     6aa:	20 89       	ldd	r18, Z+16	; 0x10
     6ac:	20 68       	ori	r18, 0x80	; 128
     6ae:	20 8b       	std	Z+16, r18	; 0x10
	
	DMA.CH1.CTRLA = 0x00;
     6b0:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     6b2:	a0 a3       	std	Z+32, r26	; 0x20
		
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     6b4:	70 a3       	std	Z+32, r23	; 0x20
	DMA.CH1.CTRLB = 0x00; //No interrupt
     6b6:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     6b8:	62 a3       	std	Z+34, r22	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     6ba:	2b e4       	ldi	r18, 0x4B	; 75
     6bc:	23 a3       	std	Z+35, r18	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     6be:	44 a3       	std	Z+36, r20	; 0x24
     6c0:	55 a3       	std	Z+37, r21	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     6c2:	20 ea       	ldi	r18, 0xA0	; 160
     6c4:	20 a7       	std	Z+40, r18	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     6c6:	28 e0       	ldi	r18, 0x08	; 8
     6c8:	21 a7       	std	Z+41, r18	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     6ca:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     6cc:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     6d0:	48 9f       	mul	r20, r24
     6d2:	90 01       	movw	r18, r0
     6d4:	49 9f       	mul	r20, r25
     6d6:	30 0d       	add	r19, r0
     6d8:	11 24       	eor	r1, r1
     6da:	23 52       	subi	r18, 0x23	; 35
     6dc:	38 4d       	sbci	r19, 0xD8	; 216
     6de:	24 a7       	std	Z+44, r18	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     6e0:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     6e4:	48 9f       	mul	r20, r24
     6e6:	90 01       	movw	r18, r0
     6e8:	49 9f       	mul	r20, r25
     6ea:	30 0d       	add	r19, r0
     6ec:	11 24       	eor	r1, r1
     6ee:	c9 01       	movw	r24, r18
     6f0:	83 52       	subi	r24, 0x23	; 35
     6f2:	98 4d       	sbci	r25, 0xD8	; 216
     6f4:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     6f6:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     6f8:	80 a1       	ldd	r24, Z+32	; 0x20
     6fa:	80 68       	ori	r24, 0x80	; 128
     6fc:	80 a3       	std	Z+32, r24	; 0x20
     6fe:	08 95       	ret

00000700 <tiny_dma_set_mode_2>:
}

void tiny_dma_set_mode_2(void){
     700:	cf 93       	push	r28
	
	global_mode = 2;
     702:	c2 e0       	ldi	r28, 0x02	; 2
     704:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     708:	cc de       	rcall	.-616    	; 0x4a2 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     70a:	e0 e0       	ldi	r30, 0x00	; 0
     70c:	f1 e0       	ldi	r31, 0x01	; 1
     70e:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     710:	34 e2       	ldi	r19, 0x24	; 36
     712:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     714:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     716:	29 e5       	ldi	r18, 0x59	; 89
     718:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     71a:	83 e0       	ldi	r24, 0x03	; 3
     71c:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     71e:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     722:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     726:	44 ab       	std	Z+52, r20	; 0x34
     728:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     72a:	46 e5       	ldi	r20, 0x56	; 86
     72c:	52 e2       	ldi	r21, 0x22	; 34
     72e:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     730:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     732:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     734:	99 e3       	ldi	r25, 0x39	; 57
     736:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     738:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     73c:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     740:	90 a9       	ldd	r25, Z+48	; 0x30
     742:	90 68       	ori	r25, 0x80	; 128
     744:	90 ab       	std	Z+48, r25	; 0x30

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     746:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     74a:	e0 e4       	ldi	r30, 0x40	; 64
     74c:	f1 e0       	ldi	r31, 0x01	; 1
     74e:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     750:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     754:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     758:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     75c:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     760:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     764:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     768:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     76c:	26 e6       	ldi	r18, 0x66	; 102
     76e:	34 e2       	ldi	r19, 0x24	; 36
     770:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     774:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     778:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     77c:	9b e3       	ldi	r25, 0x3B	; 59
     77e:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     782:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     786:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     78a:	80 81       	ld	r24, Z
     78c:	80 68       	ori	r24, 0x80	; 128
     78e:	80 83       	st	Z, r24
	
}
     790:	cf 91       	pop	r28
     792:	08 95       	ret

00000794 <tiny_dma_loop_mode_2>:

void tiny_dma_loop_mode_2(void){
     794:	cf 93       	push	r28
	DMA.CH0.CTRLA = 0x00;
     796:	e0 e0       	ldi	r30, 0x00	; 0
     798:	f1 e0       	ldi	r31, 0x01	; 1
     79a:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     79c:	b0 e4       	ldi	r27, 0x40	; 64
     79e:	b0 8b       	std	Z+16, r27	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     7a0:	a4 e0       	ldi	r26, 0x04	; 4
     7a2:	a0 8b       	std	Z+16, r26	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     7a4:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     7a6:	51 e9       	ldi	r21, 0x91	; 145
     7a8:	52 8b       	std	Z+18, r21	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     7aa:	80 e1       	ldi	r24, 0x10	; 16
     7ac:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     7ae:	67 e7       	ldi	r22, 0x77	; 119
     7b0:	71 e0       	ldi	r23, 0x01	; 1
     7b2:	64 8b       	std	Z+20, r22	; 0x14
     7b4:	75 8b       	std	Z+21, r23	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     7b6:	84 e2       	ldi	r24, 0x24	; 36
     7b8:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     7ba:	42 e0       	ldi	r20, 0x02	; 2
     7bc:	41 8f       	std	Z+25, r20	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     7be:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     7c0:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     7c4:	8e ee       	ldi	r24, 0xEE	; 238
     7c6:	92 e0       	ldi	r25, 0x02	; 2
     7c8:	c8 9f       	mul	r28, r24
     7ca:	90 01       	movw	r18, r0
     7cc:	c9 9f       	mul	r28, r25
     7ce:	30 0d       	add	r19, r0
     7d0:	11 24       	eor	r1, r1
     7d2:	2a 59       	subi	r18, 0x9A	; 154
     7d4:	39 4d       	sbci	r19, 0xD9	; 217
     7d6:	24 8f       	std	Z+28, r18	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     7d8:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     7dc:	c8 9f       	mul	r28, r24
     7de:	90 01       	movw	r18, r0
     7e0:	c9 9f       	mul	r28, r25
     7e2:	30 0d       	add	r19, r0
     7e4:	11 24       	eor	r1, r1
     7e6:	2a 59       	subi	r18, 0x9A	; 154
     7e8:	39 4d       	sbci	r19, 0xD9	; 217
     7ea:	35 8f       	std	Z+29, r19	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     7ec:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     7ee:	20 89       	ldd	r18, Z+16	; 0x10
     7f0:	20 68       	ori	r18, 0x80	; 128
     7f2:	20 8b       	std	Z+16, r18	; 0x10
	
	DMA.CH1.CTRLA = 0x00;
     7f4:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     7f6:	b0 a3       	std	Z+32, r27	; 0x20
		
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     7f8:	a0 a3       	std	Z+32, r26	; 0x20
	DMA.CH1.CTRLB = 0x00; //No interrupt!
     7fa:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     7fc:	52 a3       	std	Z+34, r21	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH2_gc;	//Triggered from ADCA channel 0
     7fe:	22 e1       	ldi	r18, 0x12	; 18
     800:	23 a3       	std	Z+35, r18	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     802:	64 a3       	std	Z+36, r22	; 0x24
     804:	75 a3       	std	Z+37, r23	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &ADCA.CH2.RESL) >> 0) & 0xFF; //Source address is ADC
     806:	24 e3       	ldi	r18, 0x34	; 52
     808:	20 a7       	std	Z+40, r18	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &ADCA.CH2.RESL) >> 8) & 0xFF;
     80a:	41 a7       	std	Z+41, r20	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     80c:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     80e:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     812:	48 9f       	mul	r20, r24
     814:	90 01       	movw	r18, r0
     816:	49 9f       	mul	r20, r25
     818:	30 0d       	add	r19, r0
     81a:	11 24       	eor	r1, r1
     81c:	23 52       	subi	r18, 0x23	; 35
     81e:	38 4d       	sbci	r19, 0xD8	; 216
     820:	24 a7       	std	Z+44, r18	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     822:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     826:	48 9f       	mul	r20, r24
     828:	90 01       	movw	r18, r0
     82a:	49 9f       	mul	r20, r25
     82c:	30 0d       	add	r19, r0
     82e:	11 24       	eor	r1, r1
     830:	c9 01       	movw	r24, r18
     832:	83 52       	subi	r24, 0x23	; 35
     834:	98 4d       	sbci	r25, 0xD8	; 216
     836:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     838:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     83a:	80 a1       	ldd	r24, Z+32	; 0x20
     83c:	80 68       	ori	r24, 0x80	; 128
     83e:	80 a3       	std	Z+32, r24	; 0x20
}
     840:	cf 91       	pop	r28
     842:	08 95       	ret

00000844 <tiny_dma_set_mode_3>:



void tiny_dma_set_mode_3(void){
     844:	cf 93       	push	r28
	
	global_mode = 3;
     846:	c3 e0       	ldi	r28, 0x03	; 3
     848:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
		
	tiny_dma_flush();	
     84c:	2a de       	rcall	.-940    	; 0x4a2 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     84e:	e0 e0       	ldi	r30, 0x00	; 0
     850:	f1 e0       	ldi	r31, 0x01	; 1
     852:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     854:	80 e4       	ldi	r24, 0x40	; 64
     856:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     858:	84 e0       	ldi	r24, 0x04	; 4
     85a:	80 a3       	std	Z+32, r24	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     85c:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     85e:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     860:	8b e4       	ldi	r24, 0x4B	; 75
     862:	83 a3       	std	Z+35, r24	; 0x23
	DMA.CH1.TRFCNT = 0;
     864:	14 a2       	std	Z+36, r1	; 0x24
     866:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     868:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     86a:	81 e0       	ldi	r24, 0x01	; 1
     86c:	90 e2       	ldi	r25, 0x20	; 32
     86e:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     870:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     872:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     874:	80 ea       	ldi	r24, 0xA0	; 160
     876:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     878:	88 e0       	ldi	r24, 0x08	; 8
     87a:	85 a7       	std	Z+45, r24	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     87c:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     87e:	80 a1       	ldd	r24, Z+32	; 0x20
     880:	80 6a       	ori	r24, 0xA0	; 160
     882:	80 a3       	std	Z+32, r24	; 0x20
	
	USARTC0.DATA = 0x55;
     884:	85 e5       	ldi	r24, 0x55	; 85
     886:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     88a:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     88c:	24 e2       	ldi	r18, 0x24	; 36
     88e:	20 ab       	std	Z+48, r18	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     890:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     892:	99 e5       	ldi	r25, 0x59	; 89
     894:	92 ab       	std	Z+50, r25	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     896:	82 e0       	ldi	r24, 0x02	; 2
     898:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     89a:	40 91 02 20 	lds	r20, 0x2002	; 0x802002 <auxDacBufLen>
     89e:	50 91 03 20 	lds	r21, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     8a2:	44 ab       	std	Z+52, r20	; 0x34
     8a4:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     8a6:	46 e6       	ldi	r20, 0x66	; 102
     8a8:	54 e2       	ldi	r21, 0x24	; 36
     8aa:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     8ac:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     8ae:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     8b0:	8b e3       	ldi	r24, 0x3B	; 59
     8b2:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     8b4:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     8b8:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     8bc:	80 a9       	ldd	r24, Z+48	; 0x30
     8be:	80 68       	ori	r24, 0x80	; 128
     8c0:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     8c2:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     8c6:	e0 e4       	ldi	r30, 0x40	; 64
     8c8:	f1 e0       	ldi	r31, 0x01	; 1
     8ca:	20 83       	st	Z, r18
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     8cc:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     8d0:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     8d4:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     8d8:	80 91 04 20 	lds	r24, 0x2004	; 0x802004 <dacBuf_len>
     8dc:	90 91 05 20 	lds	r25, 0x2005	; 0x802005 <dacBuf_len+0x1>
     8e0:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     8e4:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     8e8:	86 e5       	ldi	r24, 0x56	; 86
     8ea:	92 e2       	ldi	r25, 0x22	; 34
     8ec:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     8f0:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     8f4:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     8f8:	89 e3       	ldi	r24, 0x39	; 57
     8fa:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     8fe:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     902:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     906:	80 81       	ld	r24, Z
     908:	80 68       	ori	r24, 0x80	; 128
     90a:	80 83       	st	Z, r24

}
     90c:	cf 91       	pop	r28
     90e:	08 95       	ret

00000910 <tiny_dma_loop_mode_3>:

void tiny_dma_loop_mode_3(void){
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     910:	e0 e0       	ldi	r30, 0x00	; 0
     912:	f1 e0       	ldi	r31, 0x01	; 1
     914:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     916:	80 e4       	ldi	r24, 0x40	; 64
     918:	80 8b       	std	Z+16, r24	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     91a:	84 e0       	ldi	r24, 0x04	; 4
     91c:	80 8b       	std	Z+16, r24	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt
     91e:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     920:	81 e9       	ldi	r24, 0x91	; 145
     922:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     924:	8b e4       	ldi	r24, 0x4B	; 75
     926:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     928:	87 e7       	ldi	r24, 0x77	; 119
     92a:	91 e0       	ldi	r25, 0x01	; 1
     92c:	84 8b       	std	Z+20, r24	; 0x14
     92e:	95 8b       	std	Z+21, r25	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     930:	80 ea       	ldi	r24, 0xA0	; 160
     932:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     934:	88 e0       	ldi	r24, 0x08	; 8
     936:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     938:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     93a:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     93e:	2e ee       	ldi	r18, 0xEE	; 238
     940:	32 e0       	ldi	r19, 0x02	; 2
     942:	42 9f       	mul	r20, r18
     944:	c0 01       	movw	r24, r0
     946:	43 9f       	mul	r20, r19
     948:	90 0d       	add	r25, r0
     94a:	11 24       	eor	r1, r1
     94c:	8a 59       	subi	r24, 0x9A	; 154
     94e:	99 4d       	sbci	r25, 0xD9	; 217
     950:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 8) & 0xFF;
     952:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     956:	42 9f       	mul	r20, r18
     958:	c0 01       	movw	r24, r0
     95a:	43 9f       	mul	r20, r19
     95c:	90 0d       	add	r25, r0
     95e:	11 24       	eor	r1, r1
     960:	8a 59       	subi	r24, 0x9A	; 154
     962:	99 4d       	sbci	r25, 0xD9	; 217
     964:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     966:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     968:	80 89       	ldd	r24, Z+16	; 0x10
     96a:	80 68       	ori	r24, 0x80	; 128
     96c:	80 8b       	std	Z+16, r24	; 0x10
     96e:	08 95       	ret

00000970 <tiny_dma_set_mode_4>:
}

void tiny_dma_set_mode_4(void){
     970:	cf 93       	push	r28
	
	global_mode = 4;
     972:	c4 e0       	ldi	r28, 0x04	; 4
     974:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     978:	94 dd       	rcall	.-1240   	; 0x4a2 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     97a:	e0 e0       	ldi	r30, 0x00	; 0
     97c:	f1 e0       	ldi	r31, 0x01	; 1
     97e:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     980:	80 e4       	ldi	r24, 0x40	; 64
     982:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     984:	c0 a3       	std	Z+32, r28	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     986:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     988:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     98a:	8b e4       	ldi	r24, 0x4B	; 75
     98c:	83 a3       	std	Z+35, r24	; 0x23
	DMA.CH1.TRFCNT = 0;
     98e:	14 a2       	std	Z+36, r1	; 0x24
     990:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     992:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     994:	81 e0       	ldi	r24, 0x01	; 1
     996:	90 e2       	ldi	r25, 0x20	; 32
     998:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     99a:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     99c:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     99e:	80 ea       	ldi	r24, 0xA0	; 160
     9a0:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     9a2:	88 e0       	ldi	r24, 0x08	; 8
     9a4:	85 a7       	std	Z+45, r24	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     9a6:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     9a8:	80 a1       	ldd	r24, Z+32	; 0x20
     9aa:	80 6a       	ori	r24, 0xA0	; 160
     9ac:	80 a3       	std	Z+32, r24	; 0x20
	
	USARTC0.DATA = 0x55;
     9ae:	85 e5       	ldi	r24, 0x55	; 85
     9b0:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     9b4:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     9b6:	34 e2       	ldi	r19, 0x24	; 36
     9b8:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     9ba:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     9bc:	29 e5       	ldi	r18, 0x59	; 89
     9be:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     9c0:	83 e0       	ldi	r24, 0x03	; 3
     9c2:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     9c4:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     9c8:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     9cc:	44 ab       	std	Z+52, r20	; 0x34
     9ce:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     9d0:	46 e5       	ldi	r20, 0x56	; 86
     9d2:	52 e2       	ldi	r21, 0x22	; 34
     9d4:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     9d6:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     9d8:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     9da:	99 e3       	ldi	r25, 0x39	; 57
     9dc:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     9de:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     9e2:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     9e6:	90 a9       	ldd	r25, Z+48	; 0x30
     9e8:	90 68       	ori	r25, 0x80	; 128
     9ea:	90 ab       	std	Z+48, r25	; 0x30

			
	DMA.CH3.REPCNT = 0; //Repeat forever!
     9ec:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     9f0:	e0 e4       	ldi	r30, 0x40	; 64
     9f2:	f1 e0       	ldi	r31, 0x01	; 1
     9f4:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     9f6:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     9fa:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     9fe:	92 e0       	ldi	r25, 0x02	; 2
     a00:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     a04:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     a08:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     a0c:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     a10:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     a14:	26 e6       	ldi	r18, 0x66	; 102
     a16:	34 e2       	ldi	r19, 0x24	; 36
     a18:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     a1c:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     a20:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     a24:	9b e3       	ldi	r25, 0x3B	; 59
     a26:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     a2a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     a2e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a32:	80 81       	ld	r24, Z
     a34:	80 68       	ori	r24, 0x80	; 128
     a36:	80 83       	st	Z, r24
}
     a38:	cf 91       	pop	r28
     a3a:	08 95       	ret

00000a3c <tiny_dma_loop_mode_4>:

void tiny_dma_loop_mode_4(void){
     a3c:	cf 93       	push	r28
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     a3e:	e0 e0       	ldi	r30, 0x00	; 0
     a40:	f1 e0       	ldi	r31, 0x01	; 1
     a42:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     a44:	b0 e4       	ldi	r27, 0x40	; 64
     a46:	b0 8b       	std	Z+16, r27	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     a48:	a4 e0       	ldi	r26, 0x04	; 4
     a4a:	a0 8b       	std	Z+16, r26	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt
     a4c:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     a4e:	51 e9       	ldi	r21, 0x91	; 145
     a50:	52 8b       	std	Z+18, r21	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     a52:	8b e4       	ldi	r24, 0x4B	; 75
     a54:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     a56:	67 e7       	ldi	r22, 0x77	; 119
     a58:	71 e0       	ldi	r23, 0x01	; 1
     a5a:	64 8b       	std	Z+20, r22	; 0x14
     a5c:	75 8b       	std	Z+21, r23	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     a5e:	80 ea       	ldi	r24, 0xA0	; 160
     a60:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     a62:	48 e0       	ldi	r20, 0x08	; 8
     a64:	41 8f       	std	Z+25, r20	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     a66:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     a68:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     a6c:	8e ee       	ldi	r24, 0xEE	; 238
     a6e:	92 e0       	ldi	r25, 0x02	; 2
     a70:	c8 9f       	mul	r28, r24
     a72:	90 01       	movw	r18, r0
     a74:	c9 9f       	mul	r28, r25
     a76:	30 0d       	add	r19, r0
     a78:	11 24       	eor	r1, r1
     a7a:	2a 59       	subi	r18, 0x9A	; 154
     a7c:	39 4d       	sbci	r19, 0xD9	; 217
     a7e:	24 8f       	std	Z+28, r18	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 8) & 0xFF;
     a80:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     a84:	c8 9f       	mul	r28, r24
     a86:	90 01       	movw	r18, r0
     a88:	c9 9f       	mul	r28, r25
     a8a:	30 0d       	add	r19, r0
     a8c:	11 24       	eor	r1, r1
     a8e:	2a 59       	subi	r18, 0x9A	; 154
     a90:	39 4d       	sbci	r19, 0xD9	; 217
     a92:	35 8f       	std	Z+29, r19	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     a94:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a96:	20 89       	ldd	r18, Z+16	; 0x10
     a98:	20 68       	ori	r18, 0x80	; 128
     a9a:	20 8b       	std	Z+16, r18	; 0x10
	
	DMA.CH2.CTRLA = 0x00;
     a9c:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     a9e:	b0 ab       	std	Z+48, r27	; 0x30
		
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     aa0:	a0 ab       	std	Z+48, r26	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     aa2:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     aa4:	52 ab       	std	Z+50, r21	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_SPIC_gc;
     aa6:	2a e4       	ldi	r18, 0x4A	; 74
     aa8:	23 ab       	std	Z+51, r18	; 0x33
	DMA.CH2.TRFCNT = HALFPACKET_SIZE;
     aaa:	64 ab       	std	Z+52, r22	; 0x34
     aac:	75 ab       	std	Z+53, r23	; 0x35
		
	DMA.CH2.SRCADDR0 = (( (uint16_t) &SPIC.DATA) >> 0) & 0xFF; //Source address is ADC
     aae:	23 ec       	ldi	r18, 0xC3	; 195
     ab0:	20 af       	std	Z+56, r18	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &SPIC.DATA) >> 8) & 0xFF;
     ab2:	41 af       	std	Z+57, r20	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     ab4:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     ab6:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     aba:	48 9f       	mul	r20, r24
     abc:	90 01       	movw	r18, r0
     abe:	49 9f       	mul	r20, r25
     ac0:	30 0d       	add	r19, r0
     ac2:	11 24       	eor	r1, r1
     ac4:	23 52       	subi	r18, 0x23	; 35
     ac6:	38 4d       	sbci	r19, 0xD8	; 216
     ac8:	24 af       	std	Z+60, r18	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     aca:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     ace:	48 9f       	mul	r20, r24
     ad0:	90 01       	movw	r18, r0
     ad2:	49 9f       	mul	r20, r25
     ad4:	30 0d       	add	r19, r0
     ad6:	11 24       	eor	r1, r1
     ad8:	c9 01       	movw	r24, r18
     ada:	83 52       	subi	r24, 0x23	; 35
     adc:	98 4d       	sbci	r25, 0xD8	; 216
     ade:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     ae2:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     ae6:	80 a9       	ldd	r24, Z+48	; 0x30
     ae8:	80 68       	ori	r24, 0x80	; 128
     aea:	80 ab       	std	Z+48, r24	; 0x30
}
     aec:	cf 91       	pop	r28
     aee:	08 95       	ret

00000af0 <tiny_dma_set_mode_5>:
	
	
void tiny_dma_set_mode_5(void){
	global_mode = 5;
     af0:	85 e0       	ldi	r24, 0x05	; 5
     af2:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
	tiny_dma_flush();
     af6:	d5 dc       	rcall	.-1622   	; 0x4a2 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     af8:	e0 e0       	ldi	r30, 0x00	; 0
     afa:	f1 e0       	ldi	r31, 0x01	; 1
     afc:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     afe:	44 e2       	ldi	r20, 0x24	; 36
     b00:	40 ab       	std	Z+48, r20	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     b02:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b04:	39 e5       	ldi	r19, 0x59	; 89
     b06:	32 ab       	std	Z+50, r19	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b08:	83 e0       	ldi	r24, 0x03	; 3
     b0a:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     b0c:	60 91 04 20 	lds	r22, 0x2004	; 0x802004 <dacBuf_len>
     b10:	70 91 05 20 	lds	r23, 0x2005	; 0x802005 <dacBuf_len+0x1>
     b14:	64 ab       	std	Z+52, r22	; 0x34
     b16:	75 ab       	std	Z+53, r23	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     b18:	66 e5       	ldi	r22, 0x56	; 86
     b1a:	72 e2       	ldi	r23, 0x22	; 34
     b1c:	60 af       	std	Z+56, r22	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     b1e:	71 af       	std	Z+57, r23	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     b20:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     b22:	29 e3       	ldi	r18, 0x39	; 57
     b24:	24 af       	std	Z+60, r18	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     b26:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     b2a:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b2e:	90 a9       	ldd	r25, Z+48	; 0x30
     b30:	90 68       	ori	r25, 0x80	; 128
     b32:	90 ab       	std	Z+48, r25	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     b34:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b38:	e0 e4       	ldi	r30, 0x40	; 64
     b3a:	f1 e0       	ldi	r31, 0x01	; 1
     b3c:	40 83       	st	Z, r20
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     b3e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b42:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b46:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     b4a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     b4e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     b52:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     b56:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF; //Source address is dacbuf
     b5a:	46 e6       	ldi	r20, 0x66	; 102
     b5c:	56 e2       	ldi	r21, 0x26	; 38
     b5e:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     b62:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     b66:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     b6a:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     b6e:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     b72:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b76:	80 81       	ld	r24, Z
     b78:	80 68       	ori	r24, 0x80	; 128
     b7a:	80 83       	st	Z, r24
     b7c:	08 95       	ret

00000b7e <tiny_dma_set_mode_6>:
}

void tiny_dma_set_mode_6(void){
	
	global_mode = 6;
     b7e:	86 e0       	ldi	r24, 0x06	; 6
     b80:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     b84:	8e dc       	rcall	.-1764   	; 0x4a2 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     b86:	e0 e0       	ldi	r30, 0x00	; 0
     b88:	f1 e0       	ldi	r31, 0x01	; 1
     b8a:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b8c:	34 e2       	ldi	r19, 0x24	; 36
     b8e:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     b90:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b92:	29 e5       	ldi	r18, 0x59	; 89
     b94:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b96:	83 e0       	ldi	r24, 0x03	; 3
     b98:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     b9a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     b9e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     ba2:	44 ab       	std	Z+52, r20	; 0x34
     ba4:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     ba6:	46 e5       	ldi	r20, 0x56	; 86
     ba8:	52 e2       	ldi	r21, 0x22	; 34
     baa:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     bac:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     bae:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     bb0:	99 e3       	ldi	r25, 0x39	; 57
     bb2:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     bb4:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     bb8:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     bbc:	90 a9       	ldd	r25, Z+48	; 0x30
     bbe:	90 68       	ori	r25, 0x80	; 128
     bc0:	90 ab       	std	Z+48, r25	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     bc2:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     bc6:	e0 e4       	ldi	r30, 0x40	; 64
     bc8:	f1 e0       	ldi	r31, 0x01	; 1
     bca:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     bcc:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     bd0:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     bd4:	92 e0       	ldi	r25, 0x02	; 2
     bd6:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     bda:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     bde:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     be2:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     be6:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     bea:	26 e6       	ldi	r18, 0x66	; 102
     bec:	34 e2       	ldi	r19, 0x24	; 36
     bee:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     bf2:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     bf6:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     bfa:	9b e3       	ldi	r25, 0x3B	; 59
     bfc:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     c00:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     c04:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     c08:	80 81       	ld	r24, Z
     c0a:	80 68       	ori	r24, 0x80	; 128
     c0c:	80 83       	st	Z, r24
     c0e:	08 95       	ret

00000c10 <tiny_dma_loop_mode_6>:
	
}

void tiny_dma_loop_mode_6(void){
	DMA.CH0.CTRLA = 0x00;
     c10:	e0 e0       	ldi	r30, 0x00	; 0
     c12:	f1 e0       	ldi	r31, 0x01	; 1
     c14:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     c16:	80 e4       	ldi	r24, 0x40	; 64
     c18:	80 8b       	std	Z+16, r24	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     c1a:	84 e0       	ldi	r24, 0x04	; 4
     c1c:	80 8b       	std	Z+16, r24	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     c1e:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     c20:	81 e9       	ldi	r24, 0x91	; 145
     c22:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     c24:	80 e1       	ldi	r24, 0x10	; 16
     c26:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = PACKET_SIZE;
     c28:	2e ee       	ldi	r18, 0xEE	; 238
     c2a:	32 e0       	ldi	r19, 0x02	; 2
     c2c:	24 8b       	std	Z+20, r18	; 0x14
     c2e:	35 8b       	std	Z+21, r19	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     c30:	84 e2       	ldi	r24, 0x24	; 36
     c32:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     c34:	82 e0       	ldi	r24, 0x02	; 2
     c36:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     c38:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     c3a:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     c3e:	42 9f       	mul	r20, r18
     c40:	c0 01       	movw	r24, r0
     c42:	43 9f       	mul	r20, r19
     c44:	90 0d       	add	r25, r0
     c46:	11 24       	eor	r1, r1
     c48:	8a 59       	subi	r24, 0x9A	; 154
     c4a:	99 4d       	sbci	r25, 0xD9	; 217
     c4c:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     c4e:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     c52:	42 9f       	mul	r20, r18
     c54:	c0 01       	movw	r24, r0
     c56:	43 9f       	mul	r20, r19
     c58:	90 0d       	add	r25, r0
     c5a:	11 24       	eor	r1, r1
     c5c:	8a 59       	subi	r24, 0x9A	; 154
     c5e:	99 4d       	sbci	r25, 0xD9	; 217
     c60:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     c62:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     c64:	80 89       	ldd	r24, Z+16	; 0x10
     c66:	80 68       	ori	r24, 0x80	; 128
     c68:	80 8b       	std	Z+16, r24	; 0x10
     c6a:	08 95       	ret

00000c6c <tiny_dma_set_mode_7>:
}

void tiny_dma_set_mode_7(void){
		
		global_mode = 7;
     c6c:	87 e0       	ldi	r24, 0x07	; 7
     c6e:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
		tiny_dma_flush();
     c72:	17 dc       	rcall	.-2002   	; 0x4a2 <tiny_dma_flush>
		
		DMA.CH2.REPCNT = 0; //Repeat forever!
     c74:	e0 e0       	ldi	r30, 0x00	; 0
     c76:	f1 e0       	ldi	r31, 0x01	; 1
     c78:	16 aa       	std	Z+54, r1	; 0x36
		DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     c7a:	34 e2       	ldi	r19, 0x24	; 36
     c7c:	30 ab       	std	Z+48, r19	; 0x30
		DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     c7e:	11 aa       	std	Z+49, r1	; 0x31
		DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     c80:	29 e5       	ldi	r18, 0x59	; 89
     c82:	22 ab       	std	Z+50, r18	; 0x32
		DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     c84:	83 e0       	ldi	r24, 0x03	; 3
     c86:	83 ab       	std	Z+51, r24	; 0x33
		DMA.CH2.TRFCNT = dacBuf_len;
     c88:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     c8c:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     c90:	44 ab       	std	Z+52, r20	; 0x34
     c92:	55 ab       	std	Z+53, r21	; 0x35

		DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     c94:	46 e5       	ldi	r20, 0x56	; 86
     c96:	52 e2       	ldi	r21, 0x22	; 34
     c98:	40 af       	std	Z+56, r20	; 0x38
		DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     c9a:	51 af       	std	Z+57, r21	; 0x39
		DMA.CH2.SRCADDR2 = 0x00;
     c9c:	12 ae       	std	Z+58, r1	; 0x3a
			
		DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     c9e:	99 e3       	ldi	r25, 0x39	; 57
     ca0:	94 af       	std	Z+60, r25	; 0x3c
		DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     ca2:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
		DMA.CH2.DESTADDR2 = 0x00;
     ca6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
			
		//Must enable last for REPCNT won't work!
		DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     caa:	90 a9       	ldd	r25, Z+48	; 0x30
     cac:	90 68       	ori	r25, 0x80	; 128
     cae:	90 ab       	std	Z+48, r25	; 0x30
		
		DMA.CH3.REPCNT = 0; //Repeat forever!
     cb0:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
		DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     cb4:	e0 e4       	ldi	r30, 0x40	; 64
     cb6:	f1 e0       	ldi	r31, 0x01	; 1
     cb8:	30 83       	st	Z, r19
		DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     cba:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
		DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     cbe:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
		DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     cc2:	92 e0       	ldi	r25, 0x02	; 2
     cc4:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
		DMA.CH3.TRFCNT = auxDacBufLen;
     cc8:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     ccc:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     cd0:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     cd4:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

		DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     cd8:	26 e6       	ldi	r18, 0x66	; 102
     cda:	34 e2       	ldi	r19, 0x24	; 36
     cdc:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
		DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     ce0:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
		DMA.CH3.SRCADDR2 = 0x00;
     ce4:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
		DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     ce8:	9b e3       	ldi	r25, 0x3B	; 59
     cea:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
		DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     cee:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
		DMA.CH3.DESTADDR2 = 0x00;
     cf2:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
		//Must enable last for REPCNT won't work!
		DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     cf6:	80 81       	ld	r24, Z
     cf8:	80 68       	ori	r24, 0x80	; 128
     cfa:	80 83       	st	Z, r24
     cfc:	08 95       	ret

00000cfe <tiny_dma_loop_mode_7>:
}

void tiny_dma_loop_mode_7(void){
	
		DMA.CH0.CTRLA = 0x00;
     cfe:	e0 e0       	ldi	r30, 0x00	; 0
     d00:	f1 e0       	ldi	r31, 0x01	; 1
     d02:	10 8a       	std	Z+16, r1	; 0x10
		DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     d04:	80 e4       	ldi	r24, 0x40	; 64
     d06:	80 8b       	std	Z+16, r24	; 0x10
		
		DMA.CH0.CTRLA = DMA_CH_BURSTLEN_2BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     d08:	85 e0       	ldi	r24, 0x05	; 5
     d0a:	80 8b       	std	Z+16, r24	; 0x10
		DMA.CH0.CTRLB = 0x00; //No interrupt!
     d0c:	11 8a       	std	Z+17, r1	; 0x11
		DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     d0e:	81 e9       	ldi	r24, 0x91	; 145
     d10:	82 8b       	std	Z+18, r24	; 0x12
		DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     d12:	80 e1       	ldi	r24, 0x10	; 16
     d14:	83 8b       	std	Z+19, r24	; 0x13
		DMA.CH0.TRFCNT = PACKET_SIZE;
     d16:	2e ee       	ldi	r18, 0xEE	; 238
     d18:	32 e0       	ldi	r19, 0x02	; 2
     d1a:	24 8b       	std	Z+20, r18	; 0x14
     d1c:	35 8b       	std	Z+21, r19	; 0x15
		
		DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     d1e:	84 e2       	ldi	r24, 0x24	; 36
     d20:	80 8f       	std	Z+24, r24	; 0x18
		DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     d22:	82 e0       	ldi	r24, 0x02	; 2
     d24:	81 8f       	std	Z+25, r24	; 0x19
		DMA.CH0.SRCADDR2 = 0x00;
     d26:	12 8e       	std	Z+26, r1	; 0x1a
		
		DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     d28:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     d2c:	42 9f       	mul	r20, r18
     d2e:	c0 01       	movw	r24, r0
     d30:	43 9f       	mul	r20, r19
     d32:	90 0d       	add	r25, r0
     d34:	11 24       	eor	r1, r1
     d36:	8a 59       	subi	r24, 0x9A	; 154
     d38:	99 4d       	sbci	r25, 0xD9	; 217
     d3a:	84 8f       	std	Z+28, r24	; 0x1c
		DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     d3c:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     d40:	42 9f       	mul	r20, r18
     d42:	c0 01       	movw	r24, r0
     d44:	43 9f       	mul	r20, r19
     d46:	90 0d       	add	r25, r0
     d48:	11 24       	eor	r1, r1
     d4a:	8a 59       	subi	r24, 0x9A	; 154
     d4c:	99 4d       	sbci	r25, 0xD9	; 217
     d4e:	95 8f       	std	Z+29, r25	; 0x1d
		DMA.CH0.DESTADDR2 = 0x00;
     d50:	16 8e       	std	Z+30, r1	; 0x1e
		
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     d52:	80 89       	ldd	r24, Z+16	; 0x10
     d54:	80 68       	ori	r24, 0x80	; 128
     d56:	80 8b       	std	Z+16, r24	; 0x10
     d58:	08 95       	ret

00000d5a <tiny_timer_setup>:
#define PSU_PER 3000
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
     d5a:	e0 e7       	ldi	r30, 0x70	; 112
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	83 81       	ldd	r24, Z+3	; 0x03
     d60:	8c 7f       	andi	r24, 0xFC	; 252
     d62:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
     d64:	84 81       	ldd	r24, Z+4	; 0x04
     d66:	8c 7f       	andi	r24, 0xFC	; 252
     d68:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
     d6a:	80 81       	ld	r24, Z
     d6c:	8d 7f       	andi	r24, 0xFD	; 253
     d6e:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
     d70:	e0 e8       	ldi	r30, 0x80	; 128
     d72:	f1 e0       	ldi	r31, 0x01	; 1
     d74:	80 ec       	ldi	r24, 0xC0	; 192
     d76:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
     d78:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
     d7a:	88 ec       	ldi	r24, 0xC8	; 200
     d7c:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
     d7e:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
     d80:	e0 e0       	ldi	r30, 0x00	; 0
     d82:	f8 e0       	ldi	r31, 0x08	; 8
     d84:	34 e0       	ldi	r19, 0x04	; 4
     d86:	30 83       	st	Z, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
     d88:	23 e0       	ldi	r18, 0x03	; 3
     d8a:	21 83       	std	Z+1, r18	; 0x01
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
     d8c:	14 82       	std	Z+4, r1	; 0x04
		TC_DAC.PER = 469;
     d8e:	85 ed       	ldi	r24, 0xD5	; 213
     d90:	91 e0       	ldi	r25, 0x01	; 1
     d92:	86 a3       	std	Z+38, r24	; 0x26
     d94:	97 a3       	std	Z+39, r25	; 0x27
		TC_DAC.INTCTRLA = 0x00;
     d96:	16 82       	std	Z+6, r1	; 0x06
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
     d98:	e0 e4       	ldi	r30, 0x40	; 64
     d9a:	f8 e0       	ldi	r31, 0x08	; 8
     d9c:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
     d9e:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
     da0:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
     da2:	86 a3       	std	Z+38, r24	; 0x26
     da4:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
     da6:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
     da8:	e0 e6       	ldi	r30, 0x60	; 96
     daa:	f6 e0       	ldi	r31, 0x06	; 6
     dac:	80 81       	ld	r24, Z
     dae:	80 61       	ori	r24, 0x10	; 16
     db0:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
     db2:	e0 e4       	ldi	r30, 0x40	; 64
     db4:	f9 e0       	ldi	r31, 0x09	; 9
     db6:	83 e1       	ldi	r24, 0x13	; 19
     db8:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
     dba:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_LO_gc;
     dbc:	81 e0       	ldi	r24, 0x01	; 1
     dbe:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
     dc0:	28 eb       	ldi	r18, 0xB8	; 184
     dc2:	3b e0       	ldi	r19, 0x0B	; 11
     dc4:	26 a3       	std	Z+38, r18	; 0x26
     dc6:	37 a3       	std	Z+39, r19	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
     dc8:	10 a6       	std	Z+40, r1	; 0x28
     dca:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
     dcc:	80 83       	st	Z, r24
     dce:	08 95       	ret

00000dd0 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
     dd0:	1f 92       	push	r1
     dd2:	0f 92       	push	r0
     dd4:	0f b6       	in	r0, 0x3f	; 63
     dd6:	0f 92       	push	r0
     dd8:	11 24       	eor	r1, r1
     dda:	2f 93       	push	r18
     ddc:	3f 93       	push	r19
     dde:	4f 93       	push	r20
     de0:	5f 93       	push	r21
     de2:	8f 93       	push	r24
     de4:	9f 93       	push	r25
     de6:	ef 93       	push	r30
     de8:	ff 93       	push	r31
     dea:	cf 93       	push	r28
     dec:	df 93       	push	r29
     dee:	1f 92       	push	r1
     df0:	cd b7       	in	r28, 0x3d	; 61
     df2:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	if (global_mode == 7){
     df4:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     df8:	87 30       	cpi	r24, 0x07	; 7
     dfa:	31 f4       	brne	.+12     	; 0xe08 <__vector_83+0x38>
		nothing = ADCA.CH1.RESL;
     dfc:	e0 e0       	ldi	r30, 0x00	; 0
     dfe:	f2 e0       	ldi	r31, 0x02	; 2
     e00:	84 a5       	ldd	r24, Z+44	; 0x2c
     e02:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
     e04:	95 a5       	ldd	r25, Z+45	; 0x2d
     e06:	02 c0       	rjmp	.+4      	; 0xe0c <__vector_83+0x3c>
	}
	else{
		tempvar = ADCA.CH1.RESL;
     e08:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
     e0c:	80 91 b2 20 	lds	r24, 0x20B2	; 0x8020b2 <__data_end>
     e10:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
     e12:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     e16:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     e1a:	91 e0       	ldi	r25, 0x01	; 1
     e1c:	82 30       	cpi	r24, 0x02	; 2
     e1e:	0c f4       	brge	.+2      	; 0xe22 <__vector_83+0x52>
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	99 23       	and	r25, r25
     e24:	c9 f0       	breq	.+50     	; 0xe58 <__vector_83+0x88>
     e26:	91 e0       	ldi	r25, 0x01	; 1
     e28:	22 3b       	cpi	r18, 0xB2	; 178
     e2a:	3b 40       	sbci	r19, 0x0B	; 11
     e2c:	08 f0       	brcs	.+2      	; 0xe30 <__vector_83+0x60>
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	99 23       	and	r25, r25
     e32:	91 f0       	breq	.+36     	; 0xe58 <__vector_83+0x88>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
     e34:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     e38:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     e3c:	89 30       	cpi	r24, 0x09	; 9
     e3e:	1c f4       	brge	.+6      	; 0xe46 <__vector_83+0x76>
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	02 c0       	rjmp	.+4      	; 0xe4a <__vector_83+0x7a>
     e46:	86 e0       	ldi	r24, 0x06	; 6
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	82 0f       	add	r24, r18
     e4c:	93 1f       	adc	r25, r19
     e4e:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
     e52:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
     e56:	23 c0       	rjmp	.+70     	; 0xe9e <__vector_83+0xce>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
     e58:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     e5c:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     e60:	91 e0       	ldi	r25, 0x01	; 1
     e62:	8f 3f       	cpi	r24, 0xFF	; 255
     e64:	0c f0       	brlt	.+2      	; 0xe68 <__vector_83+0x98>
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	99 23       	and	r25, r25
     e6a:	c9 f0       	breq	.+50     	; 0xe9e <__vector_83+0xce>
     e6c:	91 e0       	ldi	r25, 0x01	; 1
     e6e:	27 30       	cpi	r18, 0x07	; 7
     e70:	31 05       	cpc	r19, r1
     e72:	08 f4       	brcc	.+2      	; 0xe76 <__vector_83+0xa6>
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	99 23       	and	r25, r25
     e78:	91 f0       	breq	.+36     	; 0xe9e <__vector_83+0xce>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
     e7a:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     e7e:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     e82:	88 3f       	cpi	r24, 0xF8	; 248
     e84:	1c f0       	brlt	.+6      	; 0xe8c <__vector_83+0xbc>
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	02 c0       	rjmp	.+4      	; 0xe90 <__vector_83+0xc0>
     e8c:	86 e0       	ldi	r24, 0x06	; 6
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	a9 01       	movw	r20, r18
     e92:	48 1b       	sub	r20, r24
     e94:	59 0b       	sbc	r21, r25
     e96:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
     e9a:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
     e9e:	0f 90       	pop	r0
     ea0:	df 91       	pop	r29
     ea2:	cf 91       	pop	r28
     ea4:	ff 91       	pop	r31
     ea6:	ef 91       	pop	r30
     ea8:	9f 91       	pop	r25
     eaa:	8f 91       	pop	r24
     eac:	5f 91       	pop	r21
     eae:	4f 91       	pop	r20
     eb0:	3f 91       	pop	r19
     eb2:	2f 91       	pop	r18
     eb4:	0f 90       	pop	r0
     eb6:	0f be       	out	0x3f, r0	; 63
     eb8:	0f 90       	pop	r0
     eba:	1f 90       	pop	r1
     ebc:	18 95       	reti

00000ebe <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
     ebe:	e0 e7       	ldi	r30, 0x70	; 112
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	83 81       	ldd	r24, Z+3	; 0x03
     ec4:	8f 7e       	andi	r24, 0xEF	; 239
     ec6:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
     ec8:	e0 e4       	ldi	r30, 0x40	; 64
     eca:	f6 e0       	ldi	r31, 0x06	; 6
     ecc:	80 81       	ld	r24, Z
     ece:	8a 6a       	ori	r24, 0xAA	; 170
     ed0:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
     ed2:	8f ef       	ldi	r24, 0xFF	; 255
     ed4:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
     ed6:	88 e5       	ldi	r24, 0x58	; 88
     ed8:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	#ifndef VERO
		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
     eda:	e0 ea       	ldi	r30, 0xA0	; 160
     edc:	f8 e0       	ldi	r31, 0x08	; 8
     ede:	84 ec       	ldi	r24, 0xC4	; 196
     ee0:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
     ee2:	83 e0       	ldi	r24, 0x03	; 3
     ee4:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
     ee6:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
     ee8:	88 e1       	ldi	r24, 0x18	; 24
     eea:	84 83       	std	Z+4, r24	; 0x04
     eec:	08 95       	ret

00000eee <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
     eee:	e0 e7       	ldi	r30, 0x70	; 112
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	83 81       	ldd	r24, Z+3	; 0x03
     ef4:	87 7f       	andi	r24, 0xF7	; 247
     ef6:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
     ef8:	80 e4       	ldi	r24, 0x40	; 64
     efa:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
	#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;  //Pin5 if not swapped
     efe:	88 e5       	ldi	r24, 0x58	; 88
     f00:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
     f04:	08 95       	ret

00000f06 <sysclk_init>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f06:	0f 93       	push	r16
     f08:	1f 93       	push	r17
     f0a:	cf 93       	push	r28
     f0c:	df 93       	push	r29
     f0e:	00 d0       	rcall	.+0      	; 0xf10 <sysclk_init+0xa>
     f10:	00 d0       	rcall	.+0      	; 0xf12 <sysclk_init+0xc>
     f12:	cd b7       	in	r28, 0x3d	; 61
     f14:	de b7       	in	r29, 0x3e	; 62
     f16:	8f ef       	ldi	r24, 0xFF	; 255
     f18:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     f1c:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     f20:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     f24:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     f28:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     f2c:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     f30:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
     f34:	64 e0       	ldi	r22, 0x04	; 4
     f36:	81 e4       	ldi	r24, 0x41	; 65
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	a6 d5       	rcall	.+2892   	; 0x1a88 <ccp_write_io>
     f3c:	6c e1       	ldi	r22, 0x1C	; 28
     f3e:	70 e0       	ldi	r23, 0x00	; 0
     f40:	82 e0       	ldi	r24, 0x02	; 2
     f42:	a8 d5       	rcall	.+2896   	; 0x1a94 <nvm_read_byte>
     f44:	8a 83       	std	Y+2, r24	; 0x02
     f46:	6d e1       	ldi	r22, 0x1D	; 29
     f48:	70 e0       	ldi	r23, 0x00	; 0
     f4a:	82 e0       	ldi	r24, 0x02	; 2
     f4c:	a3 d5       	rcall	.+2886   	; 0x1a94 <nvm_read_byte>
     f4e:	89 83       	std	Y+1, r24	; 0x01
     f50:	89 81       	ldd	r24, Y+1	; 0x01
     f52:	9a 81       	ldd	r25, Y+2	; 0x02
     f54:	01 96       	adiw	r24, 0x01	; 1
     f56:	21 f4       	brne	.+8      	; 0xf60 <sysclk_init+0x5a>
     f58:	80 e4       	ldi	r24, 0x40	; 64
     f5a:	93 e2       	ldi	r25, 0x23	; 35
     f5c:	89 83       	std	Y+1, r24	; 0x01
     f5e:	9a 83       	std	Y+2, r25	; 0x02
     f60:	89 81       	ldd	r24, Y+1	; 0x01
     f62:	9a 81       	ldd	r25, Y+2	; 0x02
     f64:	8b 83       	std	Y+3, r24	; 0x03
     f66:	9c 83       	std	Y+4, r25	; 0x04
     f68:	e0 e6       	ldi	r30, 0x60	; 96
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	82 83       	std	Z+2, r24	; 0x02
     f6e:	8c 81       	ldd	r24, Y+4	; 0x04
     f70:	83 83       	std	Z+3, r24	; 0x03
     f72:	9f b7       	in	r25, 0x3f	; 63
     f74:	f8 94       	cli
     f76:	e0 e5       	ldi	r30, 0x50	; 80
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	82 60       	ori	r24, 0x02	; 2
     f7e:	80 83       	st	Z, r24
     f80:	9f bf       	out	0x3f, r25	; 63
     f82:	81 81       	ldd	r24, Z+1	; 0x01
     f84:	81 ff       	sbrs	r24, 1
     f86:	fd cf       	rjmp	.-6      	; 0xf82 <sysclk_init+0x7c>
     f88:	9f b7       	in	r25, 0x3f	; 63
     f8a:	f8 94       	cli
     f8c:	00 e5       	ldi	r16, 0x50	; 80
     f8e:	10 e0       	ldi	r17, 0x00	; 0
     f90:	d8 01       	movw	r26, r16
     f92:	16 96       	adiw	r26, 0x06	; 6
     f94:	8c 91       	ld	r24, X
     f96:	16 97       	sbiw	r26, 0x06	; 6
     f98:	89 7f       	andi	r24, 0xF9	; 249
     f9a:	16 96       	adiw	r26, 0x06	; 6
     f9c:	8c 93       	st	X, r24
     f9e:	16 97       	sbiw	r26, 0x06	; 6
     fa0:	e0 e6       	ldi	r30, 0x60	; 96
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 e8       	ldi	r24, 0x80	; 128
     fa6:	85 83       	std	Z+5, r24	; 0x05
     fa8:	8b eb       	ldi	r24, 0xBB	; 187
     faa:	86 83       	std	Z+6, r24	; 0x06
     fac:	16 96       	adiw	r26, 0x06	; 6
     fae:	8c 91       	ld	r24, X
     fb0:	16 97       	sbiw	r26, 0x06	; 6
     fb2:	84 60       	ori	r24, 0x04	; 4
     fb4:	16 96       	adiw	r26, 0x06	; 6
     fb6:	8c 93       	st	X, r24
     fb8:	80 81       	ld	r24, Z
     fba:	81 60       	ori	r24, 0x01	; 1
     fbc:	80 83       	st	Z, r24
     fbe:	9f bf       	out	0x3f, r25	; 63
     fc0:	61 e0       	ldi	r22, 0x01	; 1
     fc2:	80 e4       	ldi	r24, 0x40	; 64
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	60 d5       	rcall	.+2752   	; 0x1a88 <ccp_write_io>
     fc8:	9f b7       	in	r25, 0x3f	; 63
     fca:	f8 94       	cli
     fcc:	f8 01       	movw	r30, r16
     fce:	80 81       	ld	r24, Z
     fd0:	8e 7f       	andi	r24, 0xFE	; 254
     fd2:	80 83       	st	Z, r24
     fd4:	9f bf       	out	0x3f, r25	; 63
     fd6:	24 96       	adiw	r28, 0x04	; 4
     fd8:	cd bf       	out	0x3d, r28	; 61
     fda:	de bf       	out	0x3e, r29	; 62
     fdc:	df 91       	pop	r29
     fde:	cf 91       	pop	r28
     fe0:	1f 91       	pop	r17
     fe2:	0f 91       	pop	r16
     fe4:	08 95       	ret

00000fe6 <sysclk_enable_module>:
     fe6:	9f b7       	in	r25, 0x3f	; 63
     fe8:	f8 94       	cli
     fea:	e8 2f       	mov	r30, r24
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	e0 59       	subi	r30, 0x90	; 144
     ff0:	ff 4f       	sbci	r31, 0xFF	; 255
     ff2:	60 95       	com	r22
     ff4:	80 81       	ld	r24, Z
     ff6:	68 23       	and	r22, r24
     ff8:	60 83       	st	Z, r22
     ffa:	9f bf       	out	0x3f, r25	; 63
     ffc:	08 95       	ret

00000ffe <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
     ffe:	86 30       	cpi	r24, 0x06	; 6
    1000:	11 f0       	breq	.+4      	; 0x1006 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    1002:	60 e0       	ldi	r22, 0x00	; 0
    1004:	01 c0       	rjmp	.+2      	; 0x1008 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1006:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1008:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    100c:	81 fd       	sbrc	r24, 1
    100e:	26 c0       	rjmp	.+76     	; 0x105c <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1010:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1012:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1014:	e0 e5       	ldi	r30, 0x50	; 80
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	82 60       	ori	r24, 0x02	; 2
    101c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    101e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1020:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1022:	81 ff       	sbrs	r24, 1
    1024:	fd cf       	rjmp	.-6      	; 0x1020 <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1026:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1028:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    102a:	a0 e5       	ldi	r26, 0x50	; 80
    102c:	b0 e0       	ldi	r27, 0x00	; 0
    102e:	16 96       	adiw	r26, 0x06	; 6
    1030:	8c 91       	ld	r24, X
    1032:	16 97       	sbiw	r26, 0x06	; 6
    1034:	89 7f       	andi	r24, 0xF9	; 249
    1036:	16 96       	adiw	r26, 0x06	; 6
    1038:	8c 93       	st	X, r24
    103a:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    103c:	e0 e6       	ldi	r30, 0x60	; 96
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	80 e8       	ldi	r24, 0x80	; 128
    1042:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    1044:	8b eb       	ldi	r24, 0xBB	; 187
    1046:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    1048:	16 96       	adiw	r26, 0x06	; 6
    104a:	8c 91       	ld	r24, X
    104c:	16 97       	sbiw	r26, 0x06	; 6
    104e:	84 60       	ori	r24, 0x04	; 4
    1050:	16 96       	adiw	r26, 0x06	; 6
    1052:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    1054:	80 81       	ld	r24, Z
    1056:	81 60       	ori	r24, 0x01	; 1
    1058:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    105a:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    105c:	63 60       	ori	r22, 0x03	; 3
    105e:	84 e4       	ldi	r24, 0x44	; 68
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	12 d5       	rcall	.+2596   	; 0x1a88 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    1064:	60 e4       	ldi	r22, 0x40	; 64
    1066:	80 e0       	ldi	r24, 0x00	; 0
    1068:	be cf       	rjmp	.-132    	; 0xfe6 <sysclk_enable_module>
    106a:	08 95       	ret

0000106c <udi_vendor_getsetting>:
	return udd_ep_run(UDI_VENDOR_EP_BULK_OUT,
			false,
			buf,
			buf_size,
			callback);
}
    106c:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <udi_vendor_alternate_setting>
    1070:	08 95       	ret

00001072 <udi_vendor_enable>:
    1072:	28 d1       	rcall	.+592    	; 0x12c4 <udc_get_interface_desc>
    1074:	fc 01       	movw	r30, r24
    1076:	83 81       	ldd	r24, Z+3	; 0x03
    1078:	80 93 b6 20 	sts	0x20B6, r24	; 0x8020b6 <udi_vendor_alternate_setting>
    107c:	81 11       	cpse	r24, r1
    107e:	02 c0       	rjmp	.+4      	; 0x1084 <udi_vendor_enable+0x12>
    1080:	67 c9       	rjmp	.-3378   	; 0x350 <main_vendor_enable>
    1082:	08 95       	ret
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	08 95       	ret

00001088 <udi_vendor_disable>:
    1088:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <udi_vendor_alternate_setting>
    108c:	81 30       	cpi	r24, 0x01	; 1
    108e:	09 f4       	brne	.+2      	; 0x1092 <udi_vendor_disable+0xa>
    1090:	6b c9       	rjmp	.-3370   	; 0x368 <main_vendor_disable>
    1092:	08 95       	ret

00001094 <udi_vendor_setup>:
    1094:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <udd_g_ctrlreq>
    1098:	88 23       	and	r24, r24
    109a:	4c f4       	brge	.+18     	; 0x10ae <udi_vendor_setup+0x1a>
    109c:	80 76       	andi	r24, 0x60	; 96
    109e:	80 34       	cpi	r24, 0x40	; 64
    10a0:	a9 f4       	brne	.+42     	; 0x10cc <udi_vendor_setup+0x38>
    10a2:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    10a6:	81 11       	cpse	r24, r1
    10a8:	13 c0       	rjmp	.+38     	; 0x10d0 <udi_vendor_setup+0x3c>
    10aa:	63 c9       	rjmp	.-3386   	; 0x372 <main_setup_in_received>
    10ac:	08 95       	ret
    10ae:	80 76       	andi	r24, 0x60	; 96
    10b0:	80 34       	cpi	r24, 0x40	; 64
    10b2:	81 f4       	brne	.+32     	; 0x10d4 <udi_vendor_setup+0x40>
    10b4:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    10b8:	81 11       	cpse	r24, r1
    10ba:	0e c0       	rjmp	.+28     	; 0x10d8 <udi_vendor_setup+0x44>
    10bc:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    10c0:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    10c4:	89 2b       	or	r24, r25
    10c6:	51 f0       	breq	.+20     	; 0x10dc <udi_vendor_setup+0x48>
    10c8:	52 c9       	rjmp	.-3420   	; 0x36e <main_setup_out_received>
    10ca:	08 95       	ret
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	08 95       	ret
    10d0:	80 e0       	ldi	r24, 0x00	; 0
    10d2:	08 95       	ret
    10d4:	80 e0       	ldi	r24, 0x00	; 0
    10d6:	08 95       	ret
    10d8:	80 e0       	ldi	r24, 0x00	; 0
    10da:	08 95       	ret
    10dc:	80 e0       	ldi	r24, 0x00	; 0
    10de:	08 95       	ret

000010e0 <udi_vendor_iso_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_iso_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
    10e0:	0f 93       	push	r16
    10e2:	1f 93       	push	r17
    10e4:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN,
    10e6:	8a 01       	movw	r16, r20
    10e8:	ac 01       	movw	r20, r24
    10ea:	60 e0       	ldi	r22, 0x00	; 0
    10ec:	83 e8       	ldi	r24, 0x83	; 131
    10ee:	0e 94 b8 11 	call	0x2370	; 0x2370 <udd_ep_run>
			false,
			buf,
			buf_size,
			callback);
}
    10f2:	1f 91       	pop	r17
    10f4:	0f 91       	pop	r16
    10f6:	08 95       	ret

000010f8 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    10f8:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    10fc:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1100:	01 90       	ld	r0, Z+
    1102:	f0 81       	ld	r31, Z
    1104:	e0 2d       	mov	r30, r0
    1106:	22 81       	ldd	r18, Z+2	; 0x02
    1108:	33 81       	ldd	r19, Z+3	; 0x03
    110a:	2e 0f       	add	r18, r30
    110c:	3f 1f       	adc	r19, r31
    110e:	fc 01       	movw	r30, r24
    1110:	40 81       	ld	r20, Z
    1112:	e4 0f       	add	r30, r20
    1114:	f1 1d       	adc	r31, r1
    1116:	e2 17       	cp	r30, r18
    1118:	f3 07       	cpc	r31, r19
    111a:	b8 f4       	brcc	.+46     	; 0x114a <udc_next_desc_in_iface+0x52>
    111c:	81 81       	ldd	r24, Z+1	; 0x01
    111e:	84 30       	cpi	r24, 0x04	; 4
    1120:	b9 f0       	breq	.+46     	; 0x1150 <udc_next_desc_in_iface+0x58>
    1122:	86 13       	cpse	r24, r22
    1124:	09 c0       	rjmp	.+18     	; 0x1138 <udc_next_desc_in_iface+0x40>
    1126:	05 c0       	rjmp	.+10     	; 0x1132 <udc_next_desc_in_iface+0x3a>
    1128:	81 81       	ldd	r24, Z+1	; 0x01
    112a:	84 30       	cpi	r24, 0x04	; 4
    112c:	a1 f0       	breq	.+40     	; 0x1156 <udc_next_desc_in_iface+0x5e>
    112e:	86 13       	cpse	r24, r22
    1130:	03 c0       	rjmp	.+6      	; 0x1138 <udc_next_desc_in_iface+0x40>
    1132:	8e 2f       	mov	r24, r30
    1134:	9f 2f       	mov	r25, r31
    1136:	08 95       	ret
    1138:	80 81       	ld	r24, Z
    113a:	e8 0f       	add	r30, r24
    113c:	f1 1d       	adc	r31, r1
    113e:	e2 17       	cp	r30, r18
    1140:	f3 07       	cpc	r31, r19
    1142:	90 f3       	brcs	.-28     	; 0x1128 <udc_next_desc_in_iface+0x30>
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	08 95       	ret
    114a:	80 e0       	ldi	r24, 0x00	; 0
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	08 95       	ret
    1150:	80 e0       	ldi	r24, 0x00	; 0
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	08 95       	ret
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	08 95       	ret

0000115c <udc_valid_address>:
    115c:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    1160:	8f 77       	andi	r24, 0x7F	; 127
    1162:	0c 94 e6 10 	jmp	0x21cc	; 0x21cc <udd_set_address>
    1166:	08 95       	ret

00001168 <udc_update_iface_desc>:
    1168:	90 91 be 20 	lds	r25, 0x20BE	; 0x8020be <udc_num_configuration>
    116c:	99 23       	and	r25, r25
    116e:	81 f1       	breq	.+96     	; 0x11d0 <udc_update_iface_desc+0x68>
    1170:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1174:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1178:	01 90       	ld	r0, Z+
    117a:	f0 81       	ld	r31, Z
    117c:	e0 2d       	mov	r30, r0
    117e:	94 81       	ldd	r25, Z+4	; 0x04
    1180:	89 17       	cp	r24, r25
    1182:	40 f5       	brcc	.+80     	; 0x11d4 <udc_update_iface_desc+0x6c>
    1184:	e0 93 b9 20 	sts	0x20B9, r30	; 0x8020b9 <udc_ptr_iface>
    1188:	f0 93 ba 20 	sts	0x20BA, r31	; 0x8020ba <udc_ptr_iface+0x1>
    118c:	22 81       	ldd	r18, Z+2	; 0x02
    118e:	33 81       	ldd	r19, Z+3	; 0x03
    1190:	2e 0f       	add	r18, r30
    1192:	3f 1f       	adc	r19, r31
    1194:	e2 17       	cp	r30, r18
    1196:	f3 07       	cpc	r31, r19
    1198:	f8 f4       	brcc	.+62     	; 0x11d8 <udc_update_iface_desc+0x70>
    119a:	91 81       	ldd	r25, Z+1	; 0x01
    119c:	94 30       	cpi	r25, 0x04	; 4
    119e:	61 f4       	brne	.+24     	; 0x11b8 <udc_update_iface_desc+0x50>
    11a0:	92 81       	ldd	r25, Z+2	; 0x02
    11a2:	98 13       	cpse	r25, r24
    11a4:	09 c0       	rjmp	.+18     	; 0x11b8 <udc_update_iface_desc+0x50>
    11a6:	93 81       	ldd	r25, Z+3	; 0x03
    11a8:	96 13       	cpse	r25, r22
    11aa:	06 c0       	rjmp	.+12     	; 0x11b8 <udc_update_iface_desc+0x50>
    11ac:	e0 93 b9 20 	sts	0x20B9, r30	; 0x8020b9 <udc_ptr_iface>
    11b0:	f0 93 ba 20 	sts	0x20BA, r31	; 0x8020ba <udc_ptr_iface+0x1>
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	08 95       	ret
    11b8:	90 81       	ld	r25, Z
    11ba:	e9 0f       	add	r30, r25
    11bc:	f1 1d       	adc	r31, r1
    11be:	e2 17       	cp	r30, r18
    11c0:	f3 07       	cpc	r31, r19
    11c2:	58 f3       	brcs	.-42     	; 0x119a <udc_update_iface_desc+0x32>
    11c4:	e0 93 b9 20 	sts	0x20B9, r30	; 0x8020b9 <udc_ptr_iface>
    11c8:	f0 93 ba 20 	sts	0x20BA, r31	; 0x8020ba <udc_ptr_iface+0x1>
    11cc:	80 e0       	ldi	r24, 0x00	; 0
    11ce:	08 95       	ret
    11d0:	80 e0       	ldi	r24, 0x00	; 0
    11d2:	08 95       	ret
    11d4:	80 e0       	ldi	r24, 0x00	; 0
    11d6:	08 95       	ret
    11d8:	80 e0       	ldi	r24, 0x00	; 0
    11da:	08 95       	ret

000011dc <udc_iface_disable>:
    11dc:	ef 92       	push	r14
    11de:	ff 92       	push	r15
    11e0:	1f 93       	push	r17
    11e2:	cf 93       	push	r28
    11e4:	df 93       	push	r29
    11e6:	c8 2f       	mov	r28, r24
    11e8:	60 e0       	ldi	r22, 0x00	; 0
    11ea:	be df       	rcall	.-132    	; 0x1168 <udc_update_iface_desc>
    11ec:	18 2f       	mov	r17, r24
    11ee:	88 23       	and	r24, r24
    11f0:	81 f1       	breq	.+96     	; 0x1252 <udc_iface_disable+0x76>
    11f2:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    11f6:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    11fa:	ec 2f       	mov	r30, r28
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	ee 0f       	add	r30, r30
    1200:	ff 1f       	adc	r31, r31
    1202:	12 96       	adiw	r26, 0x02	; 2
    1204:	8d 91       	ld	r24, X+
    1206:	9c 91       	ld	r25, X
    1208:	13 97       	sbiw	r26, 0x03	; 3
    120a:	e8 0f       	add	r30, r24
    120c:	f9 1f       	adc	r31, r25
    120e:	e0 80       	ld	r14, Z
    1210:	f1 80       	ldd	r15, Z+1	; 0x01
    1212:	d7 01       	movw	r26, r14
    1214:	16 96       	adiw	r26, 0x06	; 6
    1216:	ed 91       	ld	r30, X+
    1218:	fc 91       	ld	r31, X
    121a:	17 97       	sbiw	r26, 0x07	; 7
    121c:	09 95       	icall
    121e:	68 2f       	mov	r22, r24
    1220:	8c 2f       	mov	r24, r28
    1222:	a2 df       	rcall	.-188    	; 0x1168 <udc_update_iface_desc>
    1224:	18 2f       	mov	r17, r24
    1226:	88 23       	and	r24, r24
    1228:	a1 f0       	breq	.+40     	; 0x1252 <udc_iface_disable+0x76>
    122a:	c0 91 b9 20 	lds	r28, 0x20B9	; 0x8020b9 <udc_ptr_iface>
    122e:	d0 91 ba 20 	lds	r29, 0x20BA	; 0x8020ba <udc_ptr_iface+0x1>
    1232:	65 e0       	ldi	r22, 0x05	; 5
    1234:	ce 01       	movw	r24, r28
    1236:	60 df       	rcall	.-320    	; 0x10f8 <udc_next_desc_in_iface>
    1238:	ec 01       	movw	r28, r24
    123a:	89 2b       	or	r24, r25
    123c:	21 f0       	breq	.+8      	; 0x1246 <udc_iface_disable+0x6a>
    123e:	8a 81       	ldd	r24, Y+2	; 0x02
    1240:	0e 94 bb 12 	call	0x2576	; 0x2576 <udd_ep_free>
    1244:	f6 cf       	rjmp	.-20     	; 0x1232 <udc_iface_disable+0x56>
    1246:	d7 01       	movw	r26, r14
    1248:	12 96       	adiw	r26, 0x02	; 2
    124a:	ed 91       	ld	r30, X+
    124c:	fc 91       	ld	r31, X
    124e:	13 97       	sbiw	r26, 0x03	; 3
    1250:	09 95       	icall
    1252:	81 2f       	mov	r24, r17
    1254:	df 91       	pop	r29
    1256:	cf 91       	pop	r28
    1258:	1f 91       	pop	r17
    125a:	ff 90       	pop	r15
    125c:	ef 90       	pop	r14
    125e:	08 95       	ret

00001260 <udc_iface_enable>:
    1260:	1f 93       	push	r17
    1262:	cf 93       	push	r28
    1264:	df 93       	push	r29
    1266:	18 2f       	mov	r17, r24
    1268:	7f df       	rcall	.-258    	; 0x1168 <udc_update_iface_desc>
    126a:	88 23       	and	r24, r24
    126c:	39 f1       	breq	.+78     	; 0x12bc <udc_iface_enable+0x5c>
    126e:	c0 91 b9 20 	lds	r28, 0x20B9	; 0x8020b9 <udc_ptr_iface>
    1272:	d0 91 ba 20 	lds	r29, 0x20BA	; 0x8020ba <udc_ptr_iface+0x1>
    1276:	65 e0       	ldi	r22, 0x05	; 5
    1278:	ce 01       	movw	r24, r28
    127a:	3e df       	rcall	.-388    	; 0x10f8 <udc_next_desc_in_iface>
    127c:	ec 01       	movw	r28, r24
    127e:	89 2b       	or	r24, r25
    1280:	41 f0       	breq	.+16     	; 0x1292 <udc_iface_enable+0x32>
    1282:	4c 81       	ldd	r20, Y+4	; 0x04
    1284:	5d 81       	ldd	r21, Y+5	; 0x05
    1286:	6b 81       	ldd	r22, Y+3	; 0x03
    1288:	8a 81       	ldd	r24, Y+2	; 0x02
    128a:	ad d7       	rcall	.+3930   	; 0x21e6 <udd_ep_alloc>
    128c:	81 11       	cpse	r24, r1
    128e:	f3 cf       	rjmp	.-26     	; 0x1276 <udc_iface_enable+0x16>
    1290:	15 c0       	rjmp	.+42     	; 0x12bc <udc_iface_enable+0x5c>
    1292:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1296:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    129a:	e1 2f       	mov	r30, r17
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	ee 0f       	add	r30, r30
    12a0:	ff 1f       	adc	r31, r31
    12a2:	12 96       	adiw	r26, 0x02	; 2
    12a4:	8d 91       	ld	r24, X+
    12a6:	9c 91       	ld	r25, X
    12a8:	13 97       	sbiw	r26, 0x03	; 3
    12aa:	e8 0f       	add	r30, r24
    12ac:	f9 1f       	adc	r31, r25
    12ae:	01 90       	ld	r0, Z+
    12b0:	f0 81       	ld	r31, Z
    12b2:	e0 2d       	mov	r30, r0
    12b4:	01 90       	ld	r0, Z+
    12b6:	f0 81       	ld	r31, Z
    12b8:	e0 2d       	mov	r30, r0
    12ba:	09 95       	icall
    12bc:	df 91       	pop	r29
    12be:	cf 91       	pop	r28
    12c0:	1f 91       	pop	r17
    12c2:	08 95       	ret

000012c4 <udc_get_interface_desc>:
    12c4:	80 91 b9 20 	lds	r24, 0x20B9	; 0x8020b9 <udc_ptr_iface>
    12c8:	90 91 ba 20 	lds	r25, 0x20BA	; 0x8020ba <udc_ptr_iface+0x1>
    12cc:	08 95       	ret

000012ce <udc_start>:
    12ce:	f9 c6       	rjmp	.+3570   	; 0x20c2 <udd_enable>
    12d0:	08 95       	ret

000012d2 <udc_reset>:
    12d2:	cf 93       	push	r28
    12d4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    12d8:	88 23       	and	r24, r24
    12da:	c1 f0       	breq	.+48     	; 0x130c <udc_reset+0x3a>
    12dc:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    12e0:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    12e4:	01 90       	ld	r0, Z+
    12e6:	f0 81       	ld	r31, Z
    12e8:	e0 2d       	mov	r30, r0
    12ea:	84 81       	ldd	r24, Z+4	; 0x04
    12ec:	88 23       	and	r24, r24
    12ee:	71 f0       	breq	.+28     	; 0x130c <udc_reset+0x3a>
    12f0:	c0 e0       	ldi	r28, 0x00	; 0
    12f2:	8c 2f       	mov	r24, r28
    12f4:	73 df       	rcall	.-282    	; 0x11dc <udc_iface_disable>
    12f6:	cf 5f       	subi	r28, 0xFF	; 255
    12f8:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    12fc:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1300:	01 90       	ld	r0, Z+
    1302:	f0 81       	ld	r31, Z
    1304:	e0 2d       	mov	r30, r0
    1306:	84 81       	ldd	r24, Z+4	; 0x04
    1308:	c8 17       	cp	r28, r24
    130a:	98 f3       	brcs	.-26     	; 0x12f2 <udc_reset+0x20>
    130c:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <udc_num_configuration>
    1310:	10 92 c2 20 	sts	0x20C2, r1	; 0x8020c2 <udc_device_status>
    1314:	10 92 c3 20 	sts	0x20C3, r1	; 0x8020c3 <udc_device_status+0x1>
    1318:	cf 91       	pop	r28
    131a:	08 95       	ret

0000131c <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    131c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    131e:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1322:	88 23       	and	r24, r24
    1324:	49 f1       	breq	.+82     	; 0x1378 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1326:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    132a:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    132e:	ed 91       	ld	r30, X+
    1330:	fc 91       	ld	r31, X
    1332:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1334:	84 81       	ldd	r24, Z+4	; 0x04
    1336:	88 23       	and	r24, r24
    1338:	f9 f0       	breq	.+62     	; 0x1378 <udc_sof_notify+0x5c>
    133a:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    133c:	ec 2f       	mov	r30, r28
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	ee 0f       	add	r30, r30
    1342:	ff 1f       	adc	r31, r31
    1344:	12 96       	adiw	r26, 0x02	; 2
    1346:	8d 91       	ld	r24, X+
    1348:	9c 91       	ld	r25, X
    134a:	13 97       	sbiw	r26, 0x03	; 3
    134c:	e8 0f       	add	r30, r24
    134e:	f9 1f       	adc	r31, r25
    1350:	01 90       	ld	r0, Z+
    1352:	f0 81       	ld	r31, Z
    1354:	e0 2d       	mov	r30, r0
    1356:	00 84       	ldd	r0, Z+8	; 0x08
    1358:	f1 85       	ldd	r31, Z+9	; 0x09
    135a:	e0 2d       	mov	r30, r0
    135c:	30 97       	sbiw	r30, 0x00	; 0
    135e:	09 f0       	breq	.+2      	; 0x1362 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1360:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1362:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1364:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1368:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    136c:	ed 91       	ld	r30, X+
    136e:	fc 91       	ld	r31, X
    1370:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1372:	84 81       	ldd	r24, Z+4	; 0x04
    1374:	c8 17       	cp	r28, r24
    1376:	10 f3       	brcs	.-60     	; 0x133c <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1378:	cf 91       	pop	r28
    137a:	08 95       	ret

0000137c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    137c:	0f 93       	push	r16
    137e:	1f 93       	push	r17
    1380:	cf 93       	push	r28
    1382:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1384:	e6 e5       	ldi	r30, 0x56	; 86
    1386:	f4 e2       	ldi	r31, 0x24	; 36
    1388:	12 86       	std	Z+10, r1	; 0x0a
    138a:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    138c:	14 86       	std	Z+12, r1	; 0x0c
    138e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1390:	16 86       	std	Z+14, r1	; 0x0e
    1392:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1394:	80 81       	ld	r24, Z
    1396:	88 23       	and	r24, r24
    1398:	3c f4       	brge	.+14     	; 0x13a8 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    139a:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    139e:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    13a2:	23 2b       	or	r18, r19
    13a4:	09 f4       	brne	.+2      	; 0x13a8 <udc_process_setup+0x2c>
    13a6:	64 c3       	rjmp	.+1736   	; 0x1a70 <udc_process_setup+0x6f4>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    13a8:	80 76       	andi	r24, 0x60	; 96
    13aa:	80 34       	cpi	r24, 0x40	; 64
    13ac:	09 f0       	breq	.+2      	; 0x13b0 <udc_process_setup+0x34>
    13ae:	02 c1       	rjmp	.+516    	; 0x15b4 <udc_process_setup+0x238>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    13b0:	e0 91 57 24 	lds	r30, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    13b4:	8e 2f       	mov	r24, r30
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	fc 01       	movw	r30, r24
    13ba:	e0 5a       	subi	r30, 0xA0	; 160
    13bc:	f1 09       	sbc	r31, r1
    13be:	e8 30       	cpi	r30, 0x08	; 8
    13c0:	f1 05       	cpc	r31, r1
    13c2:	08 f0       	brcs	.+2      	; 0x13c6 <udc_process_setup+0x4a>
    13c4:	ee c0       	rjmp	.+476    	; 0x15a2 <udc_process_setup+0x226>
    13c6:	ea 5f       	subi	r30, 0xFA	; 250
    13c8:	fe 4f       	sbci	r31, 0xFE	; 254
    13ca:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			asm("nop");
    13ce:	00 00       	nop
    13d0:	53 c3       	rjmp	.+1702   	; 0x1a78 <udc_process_setup+0x6fc>
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    13d2:	e0 e0       	ldi	r30, 0x00	; 0
    13d4:	f8 e0       	ldi	r31, 0x08	; 8
    13d6:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    13d8:	c6 e5       	ldi	r28, 0x56	; 86
    13da:	d4 e2       	ldi	r29, 0x24	; 36
    13dc:	8a 81       	ldd	r24, Y+2	; 0x02
    13de:	9b 81       	ldd	r25, Y+3	; 0x03
    13e0:	86 ab       	std	Z+54, r24	; 0x36
    13e2:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    13e4:	8c 81       	ldd	r24, Y+4	; 0x04
    13e6:	8f 70       	andi	r24, 0x0F	; 15
    13e8:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    13ea:	6e 81       	ldd	r22, Y+6	; 0x06
    13ec:	7f 81       	ldd	r23, Y+7	; 0x07
    13ee:	86 e5       	ldi	r24, 0x56	; 86
    13f0:	92 e2       	ldi	r25, 0x22	; 34
    13f2:	f2 d6       	rcall	.+3556   	; 0x21d8 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    13f4:	8e 81       	ldd	r24, Y+6	; 0x06
    13f6:	9f 81       	ldd	r25, Y+7	; 0x07
    13f8:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
    13fc:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
    1400:	82 17       	cp	r24, r18
    1402:	93 07       	cpc	r25, r19
    1404:	09 f4       	brne	.+2      	; 0x1408 <udc_process_setup+0x8c>
    1406:	38 c3       	rjmp	.+1648   	; 0x1a78 <udc_process_setup+0x6fc>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    1408:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <dacBuf_len>
    140c:	90 93 05 20 	sts	0x2005, r25	; 0x802005 <dacBuf_len+0x1>
				switch(global_mode){
    1410:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    1414:	8e 2f       	mov	r24, r30
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	88 30       	cpi	r24, 0x08	; 8
    141a:	91 05       	cpc	r25, r1
    141c:	08 f0       	brcs	.+2      	; 0x1420 <udc_process_setup+0xa4>
    141e:	c3 c0       	rjmp	.+390    	; 0x15a6 <udc_process_setup+0x22a>
    1420:	fc 01       	movw	r30, r24
    1422:	e2 5f       	subi	r30, 0xF2	; 242
    1424:	fe 4f       	sbci	r31, 0xFE	; 254
    1426:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    142a:	4d d8       	rcall	.-3942   	; 0x4c6 <tiny_dma_set_mode_0>
    142c:	25 c3       	rjmp	.+1610   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 1:
					tiny_dma_set_mode_1();
    142e:	c3 d8       	rcall	.-3706   	; 0x5b6 <tiny_dma_set_mode_1>
    1430:	23 c3       	rjmp	.+1606   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 2:
					tiny_dma_set_mode_2();
    1432:	66 d9       	rcall	.-3380   	; 0x700 <tiny_dma_set_mode_2>
    1434:	21 c3       	rjmp	.+1602   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1436:	06 da       	rcall	.-3060   	; 0x844 <tiny_dma_set_mode_3>
    1438:	1f c3       	rjmp	.+1598   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 4:
					tiny_dma_set_mode_4();
    143a:	9a da       	rcall	.-2764   	; 0x970 <tiny_dma_set_mode_4>
    143c:	1d c3       	rjmp	.+1594   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 5:
					tiny_dma_set_mode_5();
    143e:	58 db       	rcall	.-2384   	; 0xaf0 <tiny_dma_set_mode_5>
    1440:	1b c3       	rjmp	.+1590   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 6:
					tiny_dma_set_mode_6();
    1442:	9d db       	rcall	.-2246   	; 0xb7e <tiny_dma_set_mode_6>
    1444:	19 c3       	rjmp	.+1586   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1446:	12 dc       	rcall	.-2012   	; 0xc6c <tiny_dma_set_mode_7>
    1448:	17 c3       	rjmp	.+1582   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    144a:	e0 e4       	ldi	r30, 0x40	; 64
    144c:	f8 e0       	ldi	r31, 0x08	; 8
    144e:	10 82       	st	Z, r1
			auxDacBufLen = udd_g_ctrlreq.req.wLength;
    1450:	c6 e5       	ldi	r28, 0x56	; 86
    1452:	d4 e2       	ldi	r29, 0x24	; 36
    1454:	6e 81       	ldd	r22, Y+6	; 0x06
    1456:	7f 81       	ldd	r23, Y+7	; 0x07
    1458:	60 93 02 20 	sts	0x2002, r22	; 0x802002 <auxDacBufLen>
    145c:	70 93 03 20 	sts	0x2003, r23	; 0x802003 <auxDacBufLen+0x1>
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1460:	8a 81       	ldd	r24, Y+2	; 0x02
    1462:	9b 81       	ldd	r25, Y+3	; 0x03
    1464:	86 ab       	std	Z+54, r24	; 0x36
    1466:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1468:	8c 81       	ldd	r24, Y+4	; 0x04
    146a:	8f 70       	andi	r24, 0x0F	; 15
    146c:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    146e:	86 e6       	ldi	r24, 0x66	; 102
    1470:	94 e2       	ldi	r25, 0x24	; 36
    1472:	b2 d6       	rcall	.+3428   	; 0x21d8 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1474:	8e 81       	ldd	r24, Y+6	; 0x06
    1476:	9f 81       	ldd	r25, Y+7	; 0x07
    1478:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
    147c:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
    1480:	82 17       	cp	r24, r18
    1482:	93 07       	cpc	r25, r19
    1484:	09 f4       	brne	.+2      	; 0x1488 <udc_process_setup+0x10c>
    1486:	f8 c2       	rjmp	.+1520   	; 0x1a78 <udc_process_setup+0x6fc>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    1488:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <dacBuf_len>
    148c:	90 93 05 20 	sts	0x2005, r25	; 0x802005 <dacBuf_len+0x1>
				switch(global_mode){
    1490:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    1494:	8e 2f       	mov	r24, r30
    1496:	90 e0       	ldi	r25, 0x00	; 0
    1498:	88 30       	cpi	r24, 0x08	; 8
    149a:	91 05       	cpc	r25, r1
    149c:	08 f0       	brcs	.+2      	; 0x14a0 <udc_process_setup+0x124>
    149e:	85 c0       	rjmp	.+266    	; 0x15aa <udc_process_setup+0x22e>
    14a0:	fc 01       	movw	r30, r24
    14a2:	ea 5e       	subi	r30, 0xEA	; 234
    14a4:	fe 4f       	sbci	r31, 0xFE	; 254
    14a6:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    14aa:	0d d8       	rcall	.-4070   	; 0x4c6 <tiny_dma_set_mode_0>
    14ac:	e5 c2       	rjmp	.+1482   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 1:
					tiny_dma_set_mode_1();
    14ae:	83 d8       	rcall	.-3834   	; 0x5b6 <tiny_dma_set_mode_1>
    14b0:	e3 c2       	rjmp	.+1478   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 2:
					tiny_dma_set_mode_2();
    14b2:	26 d9       	rcall	.-3508   	; 0x700 <tiny_dma_set_mode_2>
    14b4:	e1 c2       	rjmp	.+1474   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 3:
					tiny_dma_set_mode_3();
    14b6:	c6 d9       	rcall	.-3188   	; 0x844 <tiny_dma_set_mode_3>
    14b8:	df c2       	rjmp	.+1470   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 4:
					tiny_dma_set_mode_4();
    14ba:	5a da       	rcall	.-2892   	; 0x970 <tiny_dma_set_mode_4>
    14bc:	dd c2       	rjmp	.+1466   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 5:
					tiny_dma_set_mode_5();
    14be:	18 db       	rcall	.-2512   	; 0xaf0 <tiny_dma_set_mode_5>
    14c0:	db c2       	rjmp	.+1462   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 6:
					tiny_dma_set_mode_6();
    14c2:	5d db       	rcall	.-2374   	; 0xb7e <tiny_dma_set_mode_6>
    14c4:	d9 c2       	rjmp	.+1458   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
					case 7:
					tiny_dma_set_mode_7();
    14c6:	d2 db       	rcall	.-2140   	; 0xc6c <tiny_dma_set_mode_7>
    14c8:	d7 c2       	rjmp	.+1454   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    14ca:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    14ce:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    14d2:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    14d6:	80 93 b2 20 	sts	0x20B2, r24	; 0x8020b2 <__data_end>
    14da:	ce c2       	rjmp	.+1436   	; 0x1a78 <udc_process_setup+0x6fc>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    14dc:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    14e0:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    14e4:	c9 c2       	rjmp	.+1426   	; 0x1a78 <udc_process_setup+0x6fc>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    14e6:	e0 91 58 24 	lds	r30, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    14ea:	f0 91 59 24 	lds	r31, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>
    14ee:	e8 30       	cpi	r30, 0x08	; 8
    14f0:	f1 05       	cpc	r31, r1
    14f2:	08 f0       	brcs	.+2      	; 0x14f6 <udc_process_setup+0x17a>
    14f4:	5c c0       	rjmp	.+184    	; 0x15ae <udc_process_setup+0x232>
    14f6:	e2 5e       	subi	r30, 0xE2	; 226
    14f8:	fe 4f       	sbci	r31, 0xFE	; 254
    14fa:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    14fe:	60 e0       	ldi	r22, 0x00	; 0
    1500:	80 e0       	ldi	r24, 0x00	; 0
    1502:	0e 94 e7 01 	call	0x3ce	; 0x3ce <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1506:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    150a:	0e 94 bb 01 	call	0x376	; 0x376 <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    150e:	0e 94 63 02 	call	0x4c6	; 0x4c6 <tiny_dma_set_mode_0>
    1512:	b2 c2       	rjmp	.+1380   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    1514:	60 e0       	ldi	r22, 0x00	; 0
    1516:	80 e0       	ldi	r24, 0x00	; 0
    1518:	0e 94 e7 01 	call	0x3ce	; 0x3ce <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    151c:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    1520:	0e 94 bb 01 	call	0x376	; 0x376 <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    1524:	48 d8       	rcall	.-3952   	; 0x5b6 <tiny_dma_set_mode_1>
    1526:	a8 c2       	rjmp	.+1360   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    1528:	61 e0       	ldi	r22, 0x01	; 1
    152a:	81 e0       	ldi	r24, 0x01	; 1
    152c:	0e 94 e7 01 	call	0x3ce	; 0x3ce <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1530:	c6 e5       	ldi	r28, 0x56	; 86
    1532:	d4 e2       	ldi	r29, 0x24	; 36
    1534:	8c 81       	ldd	r24, Y+4	; 0x04
    1536:	0e 94 bb 01 	call	0x376	; 0x376 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    153a:	8d 81       	ldd	r24, Y+5	; 0x05
    153c:	0e 94 ca 01 	call	0x394	; 0x394 <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    1540:	df d8       	rcall	.-3650   	; 0x700 <tiny_dma_set_mode_2>
    1542:	9a c2       	rjmp	.+1332   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    1544:	7f d9       	rcall	.-3330   	; 0x844 <tiny_dma_set_mode_3>
    1546:	98 c2       	rjmp	.+1328   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    1548:	13 da       	rcall	.-3034   	; 0x970 <tiny_dma_set_mode_4>
    154a:	96 c2       	rjmp	.+1324   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    154c:	60 e0       	ldi	r22, 0x00	; 0
    154e:	80 e0       	ldi	r24, 0x00	; 0
    1550:	0e 94 e7 01 	call	0x3ce	; 0x3ce <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1554:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    1558:	0e 94 bb 01 	call	0x376	; 0x376 <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    155c:	c9 da       	rcall	.-2670   	; 0xaf0 <tiny_dma_set_mode_5>
    155e:	8c c2       	rjmp	.+1304   	; 0x1a78 <udc_process_setup+0x6fc>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1560:	61 e0       	ldi	r22, 0x01	; 1
    1562:	80 e0       	ldi	r24, 0x00	; 0
    1564:	0e 94 e7 01 	call	0x3ce	; 0x3ce <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1568:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    156c:	0e 94 bb 01 	call	0x376	; 0x376 <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    1570:	06 db       	rcall	.-2548   	; 0xb7e <tiny_dma_set_mode_6>
    1572:	82 c2       	rjmp	.+1284   	; 0x1a78 <udc_process_setup+0x6fc>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1574:	62 e0       	ldi	r22, 0x02	; 2
    1576:	80 e0       	ldi	r24, 0x00	; 0
    1578:	0e 94 e7 01 	call	0x3ce	; 0x3ce <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    157c:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    1580:	80 68       	ori	r24, 0x80	; 128
    1582:	0e 94 bb 01 	call	0x376	; 0x376 <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1586:	72 db       	rcall	.-2332   	; 0xc6c <tiny_dma_set_mode_7>
    1588:	77 c2       	rjmp	.+1262   	; 0x1a78 <udc_process_setup+0x6fc>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    158a:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    158e:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1592:	72 c2       	rjmp	.+1252   	; 0x1a78 <udc_process_setup+0x6fc>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1594:	e9 e7       	ldi	r30, 0x79	; 121
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	91 e0       	ldi	r25, 0x01	; 1
    159a:	88 ed       	ldi	r24, 0xD8	; 216
    159c:	f8 94       	cli
    159e:	84 bf       	out	0x34, r24	; 52
    15a0:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    15a2:	80 e0       	ldi	r24, 0x00	; 0
    15a4:	05 c0       	rjmp	.+10     	; 0x15b0 <udc_process_setup+0x234>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    15a6:	81 e0       	ldi	r24, 0x01	; 1
    15a8:	03 c0       	rjmp	.+6      	; 0x15b0 <udc_process_setup+0x234>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    15aa:	81 e0       	ldi	r24, 0x01	; 1
    15ac:	01 c0       	rjmp	.+2      	; 0x15b0 <udc_process_setup+0x234>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    15ae:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    15b0:	81 11       	cpse	r24, r1
    15b2:	65 c2       	rjmp	.+1226   	; 0x1a7e <udc_process_setup+0x702>
			return true;
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    15b4:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <udd_g_ctrlreq>
    15b8:	98 2f       	mov	r25, r24
    15ba:	90 76       	andi	r25, 0x60	; 96
    15bc:	09 f0       	breq	.+2      	; 0x15c0 <udc_process_setup+0x244>
    15be:	e1 c1       	rjmp	.+962    	; 0x1982 <udc_process_setup+0x606>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    15c0:	88 23       	and	r24, r24
    15c2:	0c f0       	brlt	.+2      	; 0x15c6 <udc_process_setup+0x24a>
    15c4:	05 c1       	rjmp	.+522    	; 0x17d0 <udc_process_setup+0x454>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    15c6:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    15ca:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    15ce:	21 15       	cp	r18, r1
    15d0:	31 05       	cpc	r19, r1
    15d2:	09 f4       	brne	.+2      	; 0x15d6 <udc_process_setup+0x25a>
    15d4:	d6 c1       	rjmp	.+940    	; 0x1982 <udc_process_setup+0x606>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    15d6:	8f 71       	andi	r24, 0x1F	; 31
    15d8:	09 f0       	breq	.+2      	; 0x15dc <udc_process_setup+0x260>
    15da:	a3 c0       	rjmp	.+326    	; 0x1722 <udc_process_setup+0x3a6>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    15dc:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    15e0:	96 30       	cpi	r25, 0x06	; 6
    15e2:	79 f0       	breq	.+30     	; 0x1602 <udc_process_setup+0x286>
    15e4:	98 30       	cpi	r25, 0x08	; 8
    15e6:	09 f4       	brne	.+2      	; 0x15ea <udc_process_setup+0x26e>
    15e8:	92 c0       	rjmp	.+292    	; 0x170e <udc_process_setup+0x392>
    15ea:	91 11       	cpse	r25, r1
    15ec:	9a c0       	rjmp	.+308    	; 0x1722 <udc_process_setup+0x3a6>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    15ee:	22 30       	cpi	r18, 0x02	; 2
    15f0:	31 05       	cpc	r19, r1
    15f2:	09 f0       	breq	.+2      	; 0x15f6 <udc_process_setup+0x27a>
    15f4:	c6 c1       	rjmp	.+908    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    15f6:	62 e0       	ldi	r22, 0x02	; 2
    15f8:	70 e0       	ldi	r23, 0x00	; 0
    15fa:	82 ec       	ldi	r24, 0xC2	; 194
    15fc:	90 e2       	ldi	r25, 0x20	; 32
    15fe:	ec d5       	rcall	.+3032   	; 0x21d8 <udd_set_setup_payload>
    1600:	3d c2       	rjmp	.+1146   	; 0x1a7c <udc_process_setup+0x700>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1602:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    1606:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    160a:	29 2f       	mov	r18, r25
    160c:	33 27       	eor	r19, r19
    160e:	22 30       	cpi	r18, 0x02	; 2
    1610:	31 05       	cpc	r19, r1
    1612:	a9 f0       	breq	.+42     	; 0x163e <udc_process_setup+0x2c2>
    1614:	24 f4       	brge	.+8      	; 0x161e <udc_process_setup+0x2a2>
    1616:	21 30       	cpi	r18, 0x01	; 1
    1618:	31 05       	cpc	r19, r1
    161a:	41 f0       	breq	.+16     	; 0x162c <udc_process_setup+0x2b0>
    161c:	a9 c1       	rjmp	.+850    	; 0x1970 <udc_process_setup+0x5f4>
    161e:	23 30       	cpi	r18, 0x03	; 3
    1620:	31 05       	cpc	r19, r1
    1622:	d9 f1       	breq	.+118    	; 0x169a <udc_process_setup+0x31e>
    1624:	2f 30       	cpi	r18, 0x0F	; 15
    1626:	31 05       	cpc	r19, r1
    1628:	51 f1       	breq	.+84     	; 0x167e <udc_process_setup+0x302>
    162a:	a2 c1       	rjmp	.+836    	; 0x1970 <udc_process_setup+0x5f4>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    162c:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <udc_config>
    1630:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1634:	dc 01       	movw	r26, r24
    1636:	6c 91       	ld	r22, X
    1638:	70 e0       	ldi	r23, 0x00	; 0
    163a:	ce d5       	rcall	.+2972   	; 0x21d8 <udd_set_setup_payload>
    163c:	59 c0       	rjmp	.+178    	; 0x16f0 <udc_process_setup+0x374>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    163e:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    1642:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
    1646:	21 89       	ldd	r18, Z+17	; 0x11
    1648:	82 17       	cp	r24, r18
    164a:	08 f0       	brcs	.+2      	; 0x164e <udc_process_setup+0x2d2>
    164c:	9a c1       	rjmp	.+820    	; 0x1982 <udc_process_setup+0x606>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    164e:	99 27       	eor	r25, r25
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	88 0f       	add	r24, r24
    1656:	99 1f       	adc	r25, r25
    1658:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    165c:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    1660:	e8 0f       	add	r30, r24
    1662:	f9 1f       	adc	r31, r25
    1664:	80 81       	ld	r24, Z
    1666:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1668:	fc 01       	movw	r30, r24
    166a:	62 81       	ldd	r22, Z+2	; 0x02
    166c:	73 81       	ldd	r23, Z+3	; 0x03
    166e:	b4 d5       	rcall	.+2920   	; 0x21d8 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1670:	e0 91 5e 24 	lds	r30, 0x245E	; 0x80245e <udd_g_ctrlreq+0x8>
    1674:	f0 91 5f 24 	lds	r31, 0x245F	; 0x80245f <udd_g_ctrlreq+0x9>
    1678:	82 e0       	ldi	r24, 0x02	; 2
    167a:	81 83       	std	Z+1, r24	; 0x01
    167c:	39 c0       	rjmp	.+114    	; 0x16f0 <udc_process_setup+0x374>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    167e:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <udc_config+0x4>
    1682:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <udc_config+0x5>
    1686:	00 97       	sbiw	r24, 0x00	; 0
    1688:	09 f4       	brne	.+2      	; 0x168c <udc_process_setup+0x310>
    168a:	7b c1       	rjmp	.+758    	; 0x1982 <udc_process_setup+0x606>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    168c:	dc 01       	movw	r26, r24
    168e:	12 96       	adiw	r26, 0x02	; 2
    1690:	6d 91       	ld	r22, X+
    1692:	7c 91       	ld	r23, X
    1694:	13 97       	sbiw	r26, 0x03	; 3
    1696:	a0 d5       	rcall	.+2880   	; 0x21d8 <udd_set_setup_payload>
    1698:	2b c0       	rjmp	.+86     	; 0x16f0 <udc_process_setup+0x374>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    169a:	99 27       	eor	r25, r25
    169c:	81 30       	cpi	r24, 0x01	; 1
    169e:	91 05       	cpc	r25, r1
    16a0:	71 f0       	breq	.+28     	; 0x16be <udc_process_setup+0x342>
    16a2:	38 f0       	brcs	.+14     	; 0x16b2 <udc_process_setup+0x336>
    16a4:	02 97       	sbiw	r24, 0x02	; 2
    16a6:	09 f0       	breq	.+2      	; 0x16aa <udc_process_setup+0x32e>
    16a8:	6c c1       	rjmp	.+728    	; 0x1982 <udc_process_setup+0x606>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    16aa:	8a e8       	ldi	r24, 0x8A	; 138
    16ac:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    16ae:	28 e1       	ldi	r18, 0x18	; 24
    16b0:	09 c0       	rjmp	.+18     	; 0x16c4 <udc_process_setup+0x348>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    16b2:	64 e0       	ldi	r22, 0x04	; 4
    16b4:	70 e0       	ldi	r23, 0x00	; 0
    16b6:	8e ea       	ldi	r24, 0xAE	; 174
    16b8:	90 e2       	ldi	r25, 0x20	; 32
    16ba:	8e d5       	rcall	.+2844   	; 0x21d8 <udd_set_setup_payload>
    16bc:	19 c0       	rjmp	.+50     	; 0x16f0 <udc_process_setup+0x374>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    16be:	83 ea       	ldi	r24, 0xA3	; 163
    16c0:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    16c2:	29 e0       	ldi	r18, 0x09	; 9
    16c4:	38 2f       	mov	r19, r24
    16c6:	aa e5       	ldi	r26, 0x5A	; 90
    16c8:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    16ca:	e8 2f       	mov	r30, r24
    16cc:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    16ce:	81 91       	ld	r24, Z+
    16d0:	90 e0       	ldi	r25, 0x00	; 0
    16d2:	8d 93       	st	X+, r24
    16d4:	9d 93       	st	X+, r25
    16d6:	8e 2f       	mov	r24, r30
    16d8:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    16da:	82 17       	cp	r24, r18
    16dc:	c0 f3       	brcs	.-16     	; 0x16ce <udc_process_setup+0x352>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    16de:	62 2f       	mov	r22, r18
    16e0:	66 0f       	add	r22, r22
    16e2:	6e 5f       	subi	r22, 0xFE	; 254
    16e4:	60 93 58 20 	sts	0x2058, r22	; 0x802058 <udc_string_desc>
		udd_set_setup_payload(
    16e8:	70 e0       	ldi	r23, 0x00	; 0
    16ea:	88 e5       	ldi	r24, 0x58	; 88
    16ec:	90 e2       	ldi	r25, 0x20	; 32
    16ee:	74 d5       	rcall	.+2792   	; 0x21d8 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    16f0:	e6 e5       	ldi	r30, 0x56	; 86
    16f2:	f4 e2       	ldi	r31, 0x24	; 36
    16f4:	86 81       	ldd	r24, Z+6	; 0x06
    16f6:	97 81       	ldd	r25, Z+7	; 0x07
    16f8:	22 85       	ldd	r18, Z+10	; 0x0a
    16fa:	33 85       	ldd	r19, Z+11	; 0x0b
    16fc:	82 17       	cp	r24, r18
    16fe:	93 07       	cpc	r25, r19
    1700:	08 f0       	brcs	.+2      	; 0x1704 <udc_process_setup+0x388>
    1702:	bc c1       	rjmp	.+888    	; 0x1a7c <udc_process_setup+0x700>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1704:	80 93 60 24 	sts	0x2460, r24	; 0x802460 <udd_g_ctrlreq+0xa>
    1708:	90 93 61 24 	sts	0x2461, r25	; 0x802461 <udd_g_ctrlreq+0xb>
    170c:	b7 c1       	rjmp	.+878    	; 0x1a7c <udc_process_setup+0x700>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    170e:	21 30       	cpi	r18, 0x01	; 1
    1710:	31 05       	cpc	r19, r1
    1712:	09 f0       	breq	.+2      	; 0x1716 <udc_process_setup+0x39a>
    1714:	36 c1       	rjmp	.+620    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1716:	61 e0       	ldi	r22, 0x01	; 1
    1718:	70 e0       	ldi	r23, 0x00	; 0
    171a:	8e eb       	ldi	r24, 0xBE	; 190
    171c:	90 e2       	ldi	r25, 0x20	; 32
    171e:	5c d5       	rcall	.+2744   	; 0x21d8 <udd_set_setup_payload>
    1720:	ad c1       	rjmp	.+858    	; 0x1a7c <udc_process_setup+0x700>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1722:	81 30       	cpi	r24, 0x01	; 1
    1724:	e1 f5       	brne	.+120    	; 0x179e <udc_process_setup+0x422>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1726:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    172a:	9a 30       	cpi	r25, 0x0A	; 10
    172c:	c1 f5       	brne	.+112    	; 0x179e <udc_process_setup+0x422>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    172e:	21 30       	cpi	r18, 0x01	; 1
    1730:	31 05       	cpc	r19, r1
    1732:	09 f0       	breq	.+2      	; 0x1736 <udc_process_setup+0x3ba>
    1734:	26 c1       	rjmp	.+588    	; 0x1982 <udc_process_setup+0x606>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1736:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    173a:	88 23       	and	r24, r24
    173c:	09 f4       	brne	.+2      	; 0x1740 <udc_process_setup+0x3c4>
    173e:	21 c1       	rjmp	.+578    	; 0x1982 <udc_process_setup+0x606>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1740:	c0 91 5a 24 	lds	r28, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    1744:	d0 91 5b 24 	lds	r29, 0x245B	; 0x80245b <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1748:	00 91 bb 20 	lds	r16, 0x20BB	; 0x8020bb <udc_ptr_conf>
    174c:	10 91 bc 20 	lds	r17, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1750:	d8 01       	movw	r26, r16
    1752:	ed 91       	ld	r30, X+
    1754:	fc 91       	ld	r31, X
    1756:	84 81       	ldd	r24, Z+4	; 0x04
    1758:	c8 17       	cp	r28, r24
    175a:	08 f0       	brcs	.+2      	; 0x175e <udc_process_setup+0x3e2>
    175c:	12 c1       	rjmp	.+548    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    175e:	60 e0       	ldi	r22, 0x00	; 0
    1760:	8c 2f       	mov	r24, r28
    1762:	02 dd       	rcall	.-1532   	; 0x1168 <udc_update_iface_desc>
    1764:	88 23       	and	r24, r24
    1766:	09 f4       	brne	.+2      	; 0x176a <udc_process_setup+0x3ee>
    1768:	0c c1       	rjmp	.+536    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    176a:	ce 01       	movw	r24, r28
    176c:	99 27       	eor	r25, r25
    176e:	88 0f       	add	r24, r24
    1770:	99 1f       	adc	r25, r25
    1772:	d8 01       	movw	r26, r16
    1774:	12 96       	adiw	r26, 0x02	; 2
    1776:	ed 91       	ld	r30, X+
    1778:	fc 91       	ld	r31, X
    177a:	13 97       	sbiw	r26, 0x03	; 3
    177c:	e8 0f       	add	r30, r24
    177e:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1780:	01 90       	ld	r0, Z+
    1782:	f0 81       	ld	r31, Z
    1784:	e0 2d       	mov	r30, r0
    1786:	86 81       	ldd	r24, Z+6	; 0x06
    1788:	97 81       	ldd	r25, Z+7	; 0x07
    178a:	fc 01       	movw	r30, r24
    178c:	09 95       	icall
    178e:	80 93 c0 20 	sts	0x20C0, r24	; 0x8020c0 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1792:	61 e0       	ldi	r22, 0x01	; 1
    1794:	70 e0       	ldi	r23, 0x00	; 0
    1796:	80 ec       	ldi	r24, 0xC0	; 192
    1798:	90 e2       	ldi	r25, 0x20	; 32
    179a:	1e d5       	rcall	.+2620   	; 0x21d8 <udd_set_setup_payload>
    179c:	6f c1       	rjmp	.+734    	; 0x1a7c <udc_process_setup+0x700>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    179e:	82 30       	cpi	r24, 0x02	; 2
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <udc_process_setup+0x428>
    17a2:	ef c0       	rjmp	.+478    	; 0x1982 <udc_process_setup+0x606>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    17a4:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    17a8:	81 11       	cpse	r24, r1
    17aa:	e4 c0       	rjmp	.+456    	; 0x1974 <udc_process_setup+0x5f8>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    17ac:	22 30       	cpi	r18, 0x02	; 2
    17ae:	31 05       	cpc	r19, r1
    17b0:	09 f0       	breq	.+2      	; 0x17b4 <udc_process_setup+0x438>
    17b2:	e7 c0       	rjmp	.+462    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    17b4:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    17b8:	8b d5       	rcall	.+2838   	; 0x22d0 <udd_ep_is_halted>
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <udc_ep_status.5513>
    17c0:	90 93 b8 20 	sts	0x20B8, r25	; 0x8020b8 <udc_ep_status.5513+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    17c4:	62 e0       	ldi	r22, 0x02	; 2
    17c6:	70 e0       	ldi	r23, 0x00	; 0
    17c8:	87 eb       	ldi	r24, 0xB7	; 183
    17ca:	90 e2       	ldi	r25, 0x20	; 32
    17cc:	05 d5       	rcall	.+2570   	; 0x21d8 <udd_set_setup_payload>
    17ce:	56 c1       	rjmp	.+684    	; 0x1a7c <udc_process_setup+0x700>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    17d0:	8f 71       	andi	r24, 0x1F	; 31
    17d2:	09 f0       	breq	.+2      	; 0x17d6 <udc_process_setup+0x45a>
    17d4:	83 c0       	rjmp	.+262    	; 0x18dc <udc_process_setup+0x560>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    17d6:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    17da:	93 30       	cpi	r25, 0x03	; 3
    17dc:	09 f4       	brne	.+2      	; 0x17e0 <udc_process_setup+0x464>
    17de:	cc c0       	rjmp	.+408    	; 0x1978 <udc_process_setup+0x5fc>
    17e0:	18 f4       	brcc	.+6      	; 0x17e8 <udc_process_setup+0x46c>
    17e2:	91 30       	cpi	r25, 0x01	; 1
    17e4:	a1 f0       	breq	.+40     	; 0x180e <udc_process_setup+0x492>
    17e6:	7a c0       	rjmp	.+244    	; 0x18dc <udc_process_setup+0x560>
    17e8:	95 30       	cpi	r25, 0x05	; 5
    17ea:	19 f0       	breq	.+6      	; 0x17f2 <udc_process_setup+0x476>
    17ec:	99 30       	cpi	r25, 0x09	; 9
    17ee:	39 f1       	breq	.+78     	; 0x183e <udc_process_setup+0x4c2>
    17f0:	75 c0       	rjmp	.+234    	; 0x18dc <udc_process_setup+0x560>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    17f2:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    17f6:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    17fa:	89 2b       	or	r24, r25
    17fc:	09 f0       	breq	.+2      	; 0x1800 <udc_process_setup+0x484>
    17fe:	c1 c0       	rjmp	.+386    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1800:	8e ea       	ldi	r24, 0xAE	; 174
    1802:	98 e0       	ldi	r25, 0x08	; 8
    1804:	80 93 62 24 	sts	0x2462, r24	; 0x802462 <udd_g_ctrlreq+0xc>
    1808:	90 93 63 24 	sts	0x2463, r25	; 0x802463 <udd_g_ctrlreq+0xd>
    180c:	37 c1       	rjmp	.+622    	; 0x1a7c <udc_process_setup+0x700>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    180e:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    1812:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    1816:	89 2b       	or	r24, r25
    1818:	09 f0       	breq	.+2      	; 0x181c <udc_process_setup+0x4a0>
    181a:	b3 c0       	rjmp	.+358    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    181c:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    1820:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>
    1824:	01 97       	sbiw	r24, 0x01	; 1
    1826:	09 f0       	breq	.+2      	; 0x182a <udc_process_setup+0x4ae>
    1828:	ac c0       	rjmp	.+344    	; 0x1982 <udc_process_setup+0x606>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    182a:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_device_status>
    182e:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_device_status+0x1>
    1832:	8d 7f       	andi	r24, 0xFD	; 253
    1834:	80 93 c2 20 	sts	0x20C2, r24	; 0x8020c2 <udc_device_status>
    1838:	90 93 c3 20 	sts	0x20C3, r25	; 0x8020c3 <udc_device_status+0x1>
    183c:	1f c1       	rjmp	.+574    	; 0x1a7c <udc_process_setup+0x700>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    183e:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    1842:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    1846:	89 2b       	or	r24, r25
    1848:	09 f0       	breq	.+2      	; 0x184c <udc_process_setup+0x4d0>
    184a:	9b c0       	rjmp	.+310    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    184c:	c2 d4       	rcall	.+2436   	; 0x21d2 <udd_getaddress>
    184e:	88 23       	and	r24, r24
    1850:	09 f4       	brne	.+2      	; 0x1854 <udc_process_setup+0x4d8>
    1852:	97 c0       	rjmp	.+302    	; 0x1982 <udc_process_setup+0x606>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1854:	20 91 58 24 	lds	r18, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    1858:	30 91 59 24 	lds	r19, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>
    185c:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    185e:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    1862:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1866:	81 89       	ldd	r24, Z+17	; 0x11
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	82 17       	cp	r24, r18
    186c:	93 07       	cpc	r25, r19
    186e:	08 f4       	brcc	.+2      	; 0x1872 <udc_process_setup+0x4f6>
    1870:	88 c0       	rjmp	.+272    	; 0x1982 <udc_process_setup+0x606>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1872:	2f dd       	rcall	.-1442   	; 0x12d2 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1874:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    1878:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>
    187c:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1880:	88 23       	and	r24, r24
    1882:	09 f4       	brne	.+2      	; 0x1886 <udc_process_setup+0x50a>
    1884:	fb c0       	rjmp	.+502    	; 0x1a7c <udc_process_setup+0x700>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1886:	99 27       	eor	r25, r25
    1888:	81 50       	subi	r24, 0x01	; 1
    188a:	90 4c       	sbci	r25, 0xC0	; 192
    188c:	88 0f       	add	r24, r24
    188e:	99 1f       	adc	r25, r25
    1890:	88 0f       	add	r24, r24
    1892:	99 1f       	adc	r25, r25
    1894:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    1898:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    189c:	e8 0f       	add	r30, r24
    189e:	f9 1f       	adc	r31, r25
    18a0:	e0 93 bb 20 	sts	0x20BB, r30	; 0x8020bb <udc_ptr_conf>
    18a4:	f0 93 bc 20 	sts	0x20BC, r31	; 0x8020bc <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    18a8:	01 90       	ld	r0, Z+
    18aa:	f0 81       	ld	r31, Z
    18ac:	e0 2d       	mov	r30, r0
    18ae:	84 81       	ldd	r24, Z+4	; 0x04
    18b0:	88 23       	and	r24, r24
    18b2:	09 f4       	brne	.+2      	; 0x18b6 <udc_process_setup+0x53a>
    18b4:	e3 c0       	rjmp	.+454    	; 0x1a7c <udc_process_setup+0x700>
    18b6:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    18b8:	60 e0       	ldi	r22, 0x00	; 0
    18ba:	8c 2f       	mov	r24, r28
    18bc:	d1 dc       	rcall	.-1630   	; 0x1260 <udc_iface_enable>
    18be:	88 23       	and	r24, r24
    18c0:	09 f4       	brne	.+2      	; 0x18c4 <udc_process_setup+0x548>
    18c2:	5f c0       	rjmp	.+190    	; 0x1982 <udc_process_setup+0x606>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    18c4:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    18c6:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    18ca:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    18ce:	01 90       	ld	r0, Z+
    18d0:	f0 81       	ld	r31, Z
    18d2:	e0 2d       	mov	r30, r0
    18d4:	84 81       	ldd	r24, Z+4	; 0x04
    18d6:	c8 17       	cp	r28, r24
    18d8:	78 f3       	brcs	.-34     	; 0x18b8 <udc_process_setup+0x53c>
    18da:	d0 c0       	rjmp	.+416    	; 0x1a7c <udc_process_setup+0x700>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    18dc:	81 30       	cpi	r24, 0x01	; 1
    18de:	e1 f4       	brne	.+56     	; 0x1918 <udc_process_setup+0x59c>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    18e0:	90 91 57 24 	lds	r25, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    18e4:	9b 30       	cpi	r25, 0x0B	; 11
    18e6:	c1 f4       	brne	.+48     	; 0x1918 <udc_process_setup+0x59c>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    18e8:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    18ec:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    18f0:	89 2b       	or	r24, r25
    18f2:	09 f0       	breq	.+2      	; 0x18f6 <udc_process_setup+0x57a>
    18f4:	46 c0       	rjmp	.+140    	; 0x1982 <udc_process_setup+0x606>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    18f6:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    18fa:	88 23       	and	r24, r24
    18fc:	09 f4       	brne	.+2      	; 0x1900 <udc_process_setup+0x584>
    18fe:	41 c0       	rjmp	.+130    	; 0x1982 <udc_process_setup+0x606>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1900:	e6 e5       	ldi	r30, 0x56	; 86
    1902:	f4 e2       	ldi	r31, 0x24	; 36
    1904:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1906:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1908:	8c 2f       	mov	r24, r28
    190a:	68 dc       	rcall	.-1840   	; 0x11dc <udc_iface_disable>
    190c:	88 23       	and	r24, r24
    190e:	c9 f1       	breq	.+114    	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1910:	6d 2f       	mov	r22, r29
    1912:	8c 2f       	mov	r24, r28
    1914:	a5 dc       	rcall	.-1718   	; 0x1260 <udc_iface_enable>
    1916:	33 c0       	rjmp	.+102    	; 0x197e <udc_process_setup+0x602>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1918:	82 30       	cpi	r24, 0x02	; 2
    191a:	99 f5       	brne	.+102    	; 0x1982 <udc_process_setup+0x606>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    191c:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_g_ctrlreq+0x1>
    1920:	81 30       	cpi	r24, 0x01	; 1
    1922:	19 f0       	breq	.+6      	; 0x192a <udc_process_setup+0x5ae>
    1924:	83 30       	cpi	r24, 0x03	; 3
    1926:	89 f0       	breq	.+34     	; 0x194a <udc_process_setup+0x5ce>
    1928:	29 c0       	rjmp	.+82     	; 0x197c <udc_process_setup+0x600>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    192a:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    192e:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    1932:	89 2b       	or	r24, r25
    1934:	31 f5       	brne	.+76     	; 0x1982 <udc_process_setup+0x606>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1936:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    193a:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>
    193e:	89 2b       	or	r24, r25
    1940:	01 f5       	brne	.+64     	; 0x1982 <udc_process_setup+0x606>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1942:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    1946:	df d4       	rcall	.+2494   	; 0x2306 <udd_ep_clear_halt>
    1948:	1a c0       	rjmp	.+52     	; 0x197e <udc_process_setup+0x602>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    194a:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    194e:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    1952:	89 2b       	or	r24, r25
    1954:	b1 f4       	brne	.+44     	; 0x1982 <udc_process_setup+0x606>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1956:	80 91 58 24 	lds	r24, 0x2458	; 0x802458 <udd_g_ctrlreq+0x2>
    195a:	90 91 59 24 	lds	r25, 0x2459	; 0x802459 <udd_g_ctrlreq+0x3>
    195e:	89 2b       	or	r24, r25
    1960:	81 f4       	brne	.+32     	; 0x1982 <udc_process_setup+0x606>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1962:	c6 e5       	ldi	r28, 0x56	; 86
    1964:	d4 e2       	ldi	r29, 0x24	; 36
    1966:	8c 81       	ldd	r24, Y+4	; 0x04
    1968:	bd d5       	rcall	.+2938   	; 0x24e4 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    196a:	8c 81       	ldd	r24, Y+4	; 0x04
    196c:	20 d6       	rcall	.+3136   	; 0x25ae <udd_ep_set_halt>
    196e:	07 c0       	rjmp	.+14     	; 0x197e <udc_process_setup+0x602>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1970:	80 e0       	ldi	r24, 0x00	; 0
    1972:	05 c0       	rjmp	.+10     	; 0x197e <udc_process_setup+0x602>
				break;
			}
		}
#endif
	}
	return false;
    1974:	80 e0       	ldi	r24, 0x00	; 0
    1976:	03 c0       	rjmp	.+6      	; 0x197e <udc_process_setup+0x602>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1978:	80 e0       	ldi	r24, 0x00	; 0
    197a:	01 c0       	rjmp	.+2      	; 0x197e <udc_process_setup+0x602>
				break;
			}
		}
#endif
	}
	return false;
    197c:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    197e:	81 11       	cpse	r24, r1
    1980:	7e c0       	rjmp	.+252    	; 0x1a7e <udc_process_setup+0x702>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1982:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <udd_g_ctrlreq>
    1986:	8f 71       	andi	r24, 0x1F	; 31
    1988:	81 30       	cpi	r24, 0x01	; 1
    198a:	71 f5       	brne	.+92     	; 0x19e8 <udc_process_setup+0x66c>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    198c:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1990:	88 23       	and	r24, r24
    1992:	51 f1       	breq	.+84     	; 0x19e8 <udc_process_setup+0x66c>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1994:	00 91 5a 24 	lds	r16, 0x245A	; 0x80245a <udd_g_ctrlreq+0x4>
    1998:	10 91 5b 24 	lds	r17, 0x245B	; 0x80245b <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    199c:	c0 91 bb 20 	lds	r28, 0x20BB	; 0x8020bb <udc_ptr_conf>
    19a0:	d0 91 bc 20 	lds	r29, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    19a4:	e8 81       	ld	r30, Y
    19a6:	f9 81       	ldd	r31, Y+1	; 0x01
    19a8:	84 81       	ldd	r24, Z+4	; 0x04
    19aa:	08 17       	cp	r16, r24
    19ac:	e8 f4       	brcc	.+58     	; 0x19e8 <udc_process_setup+0x66c>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    19ae:	60 e0       	ldi	r22, 0x00	; 0
    19b0:	80 2f       	mov	r24, r16
    19b2:	da db       	rcall	.-2124   	; 0x1168 <udc_update_iface_desc>
    19b4:	88 23       	and	r24, r24
    19b6:	c1 f0       	breq	.+48     	; 0x19e8 <udc_process_setup+0x66c>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    19b8:	f8 01       	movw	r30, r16
    19ba:	ff 27       	eor	r31, r31
    19bc:	cf 01       	movw	r24, r30
    19be:	88 0f       	add	r24, r24
    19c0:	99 1f       	adc	r25, r25
    19c2:	ea 81       	ldd	r30, Y+2	; 0x02
    19c4:	fb 81       	ldd	r31, Y+3	; 0x03
    19c6:	e8 0f       	add	r30, r24
    19c8:	f9 1f       	adc	r31, r25
    19ca:	c0 81       	ld	r28, Z
    19cc:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    19ce:	ee 81       	ldd	r30, Y+6	; 0x06
    19d0:	ff 81       	ldd	r31, Y+7	; 0x07
    19d2:	09 95       	icall
    19d4:	68 2f       	mov	r22, r24
    19d6:	80 2f       	mov	r24, r16
    19d8:	c7 db       	rcall	.-2162   	; 0x1168 <udc_update_iface_desc>
    19da:	88 23       	and	r24, r24
    19dc:	29 f0       	breq	.+10     	; 0x19e8 <udc_process_setup+0x66c>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    19de:	ec 81       	ldd	r30, Y+4	; 0x04
    19e0:	fd 81       	ldd	r31, Y+5	; 0x05
    19e2:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    19e4:	81 11       	cpse	r24, r1
    19e6:	4b c0       	rjmp	.+150    	; 0x1a7e <udc_process_setup+0x702>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    19e8:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <udd_g_ctrlreq>
    19ec:	8f 71       	andi	r24, 0x1F	; 31
    19ee:	82 30       	cpi	r24, 0x02	; 2
    19f0:	09 f0       	breq	.+2      	; 0x19f4 <udc_process_setup+0x678>
    19f2:	40 c0       	rjmp	.+128    	; 0x1a74 <udc_process_setup+0x6f8>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    19f4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    19f8:	88 23       	and	r24, r24
    19fa:	b1 f1       	breq	.+108    	; 0x1a68 <udc_process_setup+0x6ec>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    19fc:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1a00:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1a04:	ed 91       	ld	r30, X+
    1a06:	fc 91       	ld	r31, X
    1a08:	11 97       	sbiw	r26, 0x01	; 1
    1a0a:	84 81       	ldd	r24, Z+4	; 0x04
    1a0c:	88 23       	and	r24, r24
    1a0e:	71 f1       	breq	.+92     	; 0x1a6c <udc_process_setup+0x6f0>
    1a10:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1a12:	ec 2f       	mov	r30, r28
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	ee 0f       	add	r30, r30
    1a18:	ff 1f       	adc	r31, r31
    1a1a:	12 96       	adiw	r26, 0x02	; 2
    1a1c:	8d 91       	ld	r24, X+
    1a1e:	9c 91       	ld	r25, X
    1a20:	13 97       	sbiw	r26, 0x03	; 3
    1a22:	e8 0f       	add	r30, r24
    1a24:	f9 1f       	adc	r31, r25
    1a26:	00 81       	ld	r16, Z
    1a28:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1a2a:	d8 01       	movw	r26, r16
    1a2c:	16 96       	adiw	r26, 0x06	; 6
    1a2e:	ed 91       	ld	r30, X+
    1a30:	fc 91       	ld	r31, X
    1a32:	17 97       	sbiw	r26, 0x07	; 7
    1a34:	09 95       	icall
    1a36:	68 2f       	mov	r22, r24
    1a38:	8c 2f       	mov	r24, r28
    1a3a:	96 db       	rcall	.-2260   	; 0x1168 <udc_update_iface_desc>
    1a3c:	88 23       	and	r24, r24
    1a3e:	f9 f0       	breq	.+62     	; 0x1a7e <udc_process_setup+0x702>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1a40:	d8 01       	movw	r26, r16
    1a42:	14 96       	adiw	r26, 0x04	; 4
    1a44:	ed 91       	ld	r30, X+
    1a46:	fc 91       	ld	r31, X
    1a48:	15 97       	sbiw	r26, 0x05	; 5
    1a4a:	09 95       	icall
    1a4c:	81 11       	cpse	r24, r1
    1a4e:	17 c0       	rjmp	.+46     	; 0x1a7e <udc_process_setup+0x702>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1a50:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1a52:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1a56:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1a5a:	ed 91       	ld	r30, X+
    1a5c:	fc 91       	ld	r31, X
    1a5e:	11 97       	sbiw	r26, 0x01	; 1
    1a60:	94 81       	ldd	r25, Z+4	; 0x04
    1a62:	c9 17       	cp	r28, r25
    1a64:	b0 f2       	brcs	.-84     	; 0x1a12 <udc_process_setup+0x696>
    1a66:	0b c0       	rjmp	.+22     	; 0x1a7e <udc_process_setup+0x702>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1a68:	80 e0       	ldi	r24, 0x00	; 0
    1a6a:	09 c0       	rjmp	.+18     	; 0x1a7e <udc_process_setup+0x702>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1a6c:	80 e0       	ldi	r24, 0x00	; 0
    1a6e:	07 c0       	rjmp	.+14     	; 0x1a7e <udc_process_setup+0x702>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1a70:	80 e0       	ldi	r24, 0x00	; 0
    1a72:	05 c0       	rjmp	.+10     	; 0x1a7e <udc_process_setup+0x702>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1a74:	80 e0       	ldi	r24, 0x00	; 0
    1a76:	03 c0       	rjmp	.+6      	; 0x1a7e <udc_process_setup+0x702>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1a78:	81 e0       	ldi	r24, 0x01	; 1
    1a7a:	01 c0       	rjmp	.+2      	; 0x1a7e <udc_process_setup+0x702>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1a7c:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1a7e:	df 91       	pop	r29
    1a80:	cf 91       	pop	r28
    1a82:	1f 91       	pop	r17
    1a84:	0f 91       	pop	r16
    1a86:	08 95       	ret

00001a88 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1a88:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1a8a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1a8c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1a8e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1a90:	60 83       	st	Z, r22
	ret                             // Return to caller
    1a92:	08 95       	ret

00001a94 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1a94:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1a98:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1a9a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1a9c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1aa0:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1aa2:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1aa6:	08 95       	ret

00001aa8 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1aa8:	81 11       	cpse	r24, r1
    1aaa:	22 c0       	rjmp	.+68     	; 0x1af0 <udd_sleep_mode+0x48>
    1aac:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1ab0:	99 23       	and	r25, r25
    1ab2:	d9 f0       	breq	.+54     	; 0x1aea <udd_sleep_mode+0x42>
    1ab4:	90 91 43 2c 	lds	r25, 0x2C43	; 0x802c43 <sleepmgr_locks+0x1>
    1ab8:	91 11       	cpse	r25, r1
    1aba:	01 c0       	rjmp	.+2      	; 0x1abe <udd_sleep_mode+0x16>
    1abc:	ff cf       	rjmp	.-2      	; 0x1abc <udd_sleep_mode+0x14>
    1abe:	2f b7       	in	r18, 0x3f	; 63
    1ac0:	f8 94       	cli
    1ac2:	e2 e4       	ldi	r30, 0x42	; 66
    1ac4:	fc e2       	ldi	r31, 0x2C	; 44
    1ac6:	91 81       	ldd	r25, Z+1	; 0x01
    1ac8:	91 50       	subi	r25, 0x01	; 1
    1aca:	91 83       	std	Z+1, r25	; 0x01
    1acc:	2f bf       	out	0x3f, r18	; 63
    1ace:	0d c0       	rjmp	.+26     	; 0x1aea <udd_sleep_mode+0x42>
    1ad0:	90 91 43 2c 	lds	r25, 0x2C43	; 0x802c43 <sleepmgr_locks+0x1>
    1ad4:	9f 3f       	cpi	r25, 0xFF	; 255
    1ad6:	09 f4       	brne	.+2      	; 0x1ada <udd_sleep_mode+0x32>
    1ad8:	ff cf       	rjmp	.-2      	; 0x1ad8 <udd_sleep_mode+0x30>
    1ada:	2f b7       	in	r18, 0x3f	; 63
    1adc:	f8 94       	cli
    1ade:	e2 e4       	ldi	r30, 0x42	; 66
    1ae0:	fc e2       	ldi	r31, 0x2C	; 44
    1ae2:	91 81       	ldd	r25, Z+1	; 0x01
    1ae4:	9f 5f       	subi	r25, 0xFF	; 255
    1ae6:	91 83       	std	Z+1, r25	; 0x01
    1ae8:	2f bf       	out	0x3f, r18	; 63
    1aea:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_b_idle>
    1aee:	08 95       	ret
    1af0:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1af4:	99 23       	and	r25, r25
    1af6:	61 f3       	breq	.-40     	; 0x1ad0 <udd_sleep_mode+0x28>
    1af8:	f8 cf       	rjmp	.-16     	; 0x1aea <udd_sleep_mode+0x42>

00001afa <udd_ctrl_init>:
    1afa:	0f 93       	push	r16
    1afc:	e8 ec       	ldi	r30, 0xC8	; 200
    1afe:	f4 e0       	ldi	r31, 0x04	; 4
    1b00:	80 81       	ld	r24, Z
    1b02:	8f 7d       	andi	r24, 0xDF	; 223
    1b04:	80 83       	st	Z, r24
    1b06:	80 81       	ld	r24, Z
    1b08:	8f 7d       	andi	r24, 0xDF	; 223
    1b0a:	80 83       	st	Z, r24
    1b0c:	e8 e1       	ldi	r30, 0x18	; 24
    1b0e:	f2 e2       	ldi	r31, 0x22	; 34
    1b10:	02 e0       	ldi	r16, 0x02	; 2
    1b12:	05 93       	las	Z, r16
    1b14:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1b18:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1b1c:	00 e2       	ldi	r16, 0x20	; 32
    1b1e:	06 93       	lac	Z, r16
    1b20:	00 e4       	ldi	r16, 0x40	; 64
    1b22:	06 93       	lac	Z, r16
    1b24:	e0 e1       	ldi	r30, 0x10	; 16
    1b26:	f2 e2       	ldi	r31, 0x22	; 34
    1b28:	00 e2       	ldi	r16, 0x20	; 32
    1b2a:	06 93       	lac	Z, r16
    1b2c:	00 e4       	ldi	r16, 0x40	; 64
    1b2e:	06 93       	lac	Z, r16
    1b30:	e6 e5       	ldi	r30, 0x56	; 86
    1b32:	f4 e2       	ldi	r31, 0x24	; 36
    1b34:	14 86       	std	Z+12, r1	; 0x0c
    1b36:	15 86       	std	Z+13, r1	; 0x0d
    1b38:	16 86       	std	Z+14, r1	; 0x0e
    1b3a:	17 86       	std	Z+15, r1	; 0x0f
    1b3c:	12 86       	std	Z+10, r1	; 0x0a
    1b3e:	13 86       	std	Z+11, r1	; 0x0b
    1b40:	10 92 ff 21 	sts	0x21FF, r1	; 0x8021ff <udd_ep_control_state>
    1b44:	0f 91       	pop	r16
    1b46:	08 95       	ret

00001b48 <udd_ctrl_stall_data>:
    1b48:	0f 93       	push	r16
    1b4a:	85 e0       	ldi	r24, 0x05	; 5
    1b4c:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1b50:	e9 e1       	ldi	r30, 0x19	; 25
    1b52:	f2 e2       	ldi	r31, 0x22	; 34
    1b54:	04 e0       	ldi	r16, 0x04	; 4
    1b56:	05 93       	las	Z, r16
    1b58:	e1 e1       	ldi	r30, 0x11	; 17
    1b5a:	f2 e2       	ldi	r31, 0x22	; 34
    1b5c:	04 e0       	ldi	r16, 0x04	; 4
    1b5e:	05 93       	las	Z, r16
    1b60:	0f 91       	pop	r16
    1b62:	08 95       	ret

00001b64 <udd_ctrl_send_zlp_in>:
    1b64:	0f 93       	push	r16
    1b66:	83 e0       	ldi	r24, 0x03	; 3
    1b68:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1b6c:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1b70:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1b74:	e8 e1       	ldi	r30, 0x18	; 24
    1b76:	f2 e2       	ldi	r31, 0x22	; 34
    1b78:	02 e0       	ldi	r16, 0x02	; 2
    1b7a:	06 93       	lac	Z, r16
    1b7c:	0f 91       	pop	r16
    1b7e:	08 95       	ret

00001b80 <udd_ctrl_endofrequest>:
    1b80:	e0 91 62 24 	lds	r30, 0x2462	; 0x802462 <udd_g_ctrlreq+0xc>
    1b84:	f0 91 63 24 	lds	r31, 0x2463	; 0x802463 <udd_g_ctrlreq+0xd>
    1b88:	30 97       	sbiw	r30, 0x00	; 0
    1b8a:	09 f0       	breq	.+2      	; 0x1b8e <udd_ctrl_endofrequest+0xe>
    1b8c:	09 95       	icall
    1b8e:	08 95       	ret

00001b90 <udd_ctrl_in_sent>:
    1b90:	0f 93       	push	r16
    1b92:	cf 93       	push	r28
    1b94:	df 93       	push	r29
    1b96:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1b9a:	83 30       	cpi	r24, 0x03	; 3
    1b9c:	19 f4       	brne	.+6      	; 0x1ba4 <udd_ctrl_in_sent+0x14>
    1b9e:	f0 df       	rcall	.-32     	; 0x1b80 <udd_ctrl_endofrequest>
    1ba0:	ac df       	rcall	.-168    	; 0x1afa <udd_ctrl_init>
    1ba2:	5e c0       	rjmp	.+188    	; 0x1c60 <udd_ctrl_in_sent+0xd0>
    1ba4:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1ba8:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1bac:	c0 91 60 24 	lds	r28, 0x2460	; 0x802460 <udd_g_ctrlreq+0xa>
    1bb0:	d0 91 61 24 	lds	r29, 0x2461	; 0x802461 <udd_g_ctrlreq+0xb>
    1bb4:	c8 1b       	sub	r28, r24
    1bb6:	d9 0b       	sbc	r29, r25
    1bb8:	71 f5       	brne	.+92     	; 0x1c16 <udd_ctrl_in_sent+0x86>
    1bba:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1bbe:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1bc2:	82 0f       	add	r24, r18
    1bc4:	93 1f       	adc	r25, r19
    1bc6:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1bca:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1bce:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    1bd2:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    1bd6:	82 17       	cp	r24, r18
    1bd8:	93 07       	cpc	r25, r19
    1bda:	21 f0       	breq	.+8      	; 0x1be4 <udd_ctrl_in_sent+0x54>
    1bdc:	80 91 c4 20 	lds	r24, 0x20C4	; 0x8020c4 <b_shortpacket.5264>
    1be0:	88 23       	and	r24, r24
    1be2:	41 f0       	breq	.+16     	; 0x1bf4 <udd_ctrl_in_sent+0x64>
    1be4:	84 e0       	ldi	r24, 0x04	; 4
    1be6:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1bea:	e0 e1       	ldi	r30, 0x10	; 16
    1bec:	f2 e2       	ldi	r31, 0x22	; 34
    1bee:	02 e0       	ldi	r16, 0x02	; 2
    1bf0:	06 93       	lac	Z, r16
    1bf2:	36 c0       	rjmp	.+108    	; 0x1c60 <udd_ctrl_in_sent+0xd0>
    1bf4:	e0 91 64 24 	lds	r30, 0x2464	; 0x802464 <udd_g_ctrlreq+0xe>
    1bf8:	f0 91 65 24 	lds	r31, 0x2465	; 0x802465 <udd_g_ctrlreq+0xf>
    1bfc:	30 97       	sbiw	r30, 0x00	; 0
    1bfe:	99 f0       	breq	.+38     	; 0x1c26 <udd_ctrl_in_sent+0x96>
    1c00:	09 95       	icall
    1c02:	88 23       	and	r24, r24
    1c04:	81 f0       	breq	.+32     	; 0x1c26 <udd_ctrl_in_sent+0x96>
    1c06:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1c0a:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1c0e:	c0 91 60 24 	lds	r28, 0x2460	; 0x802460 <udd_g_ctrlreq+0xa>
    1c12:	d0 91 61 24 	lds	r29, 0x2461	; 0x802461 <udd_g_ctrlreq+0xb>
    1c16:	c0 34       	cpi	r28, 0x40	; 64
    1c18:	d1 05       	cpc	r29, r1
    1c1a:	28 f0       	brcs	.+10     	; 0x1c26 <udd_ctrl_in_sent+0x96>
    1c1c:	10 92 c4 20 	sts	0x20C4, r1	; 0x8020c4 <b_shortpacket.5264>
    1c20:	c0 e4       	ldi	r28, 0x40	; 64
    1c22:	d0 e0       	ldi	r29, 0x00	; 0
    1c24:	03 c0       	rjmp	.+6      	; 0x1c2c <udd_ctrl_in_sent+0x9c>
    1c26:	81 e0       	ldi	r24, 0x01	; 1
    1c28:	80 93 c4 20 	sts	0x20C4, r24	; 0x8020c4 <b_shortpacket.5264>
    1c2c:	e0 e0       	ldi	r30, 0x00	; 0
    1c2e:	f2 e2       	ldi	r31, 0x22	; 34
    1c30:	c2 8f       	std	Z+26, r28	; 0x1a
    1c32:	d3 8f       	std	Z+27, r29	; 0x1b
    1c34:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1c38:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1c3c:	20 91 5e 24 	lds	r18, 0x245E	; 0x80245e <udd_g_ctrlreq+0x8>
    1c40:	30 91 5f 24 	lds	r19, 0x245F	; 0x80245f <udd_g_ctrlreq+0x9>
    1c44:	28 0f       	add	r18, r24
    1c46:	39 1f       	adc	r19, r25
    1c48:	24 8f       	std	Z+28, r18	; 0x1c
    1c4a:	35 8f       	std	Z+29, r19	; 0x1d
    1c4c:	c8 0f       	add	r28, r24
    1c4e:	d9 1f       	adc	r29, r25
    1c50:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1c54:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1c58:	e8 e1       	ldi	r30, 0x18	; 24
    1c5a:	f2 e2       	ldi	r31, 0x22	; 34
    1c5c:	02 e0       	ldi	r16, 0x02	; 2
    1c5e:	06 93       	lac	Z, r16
    1c60:	df 91       	pop	r29
    1c62:	cf 91       	pop	r28
    1c64:	0f 91       	pop	r16
    1c66:	08 95       	ret

00001c68 <udd_ep_get_size>:
    1c68:	fc 01       	movw	r30, r24
    1c6a:	81 81       	ldd	r24, Z+1	; 0x01
    1c6c:	e8 2f       	mov	r30, r24
    1c6e:	e7 70       	andi	r30, 0x07	; 7
    1c70:	8e 2f       	mov	r24, r30
    1c72:	90 e0       	ldi	r25, 0x00	; 0
    1c74:	fc 01       	movw	r30, r24
    1c76:	31 97       	sbiw	r30, 0x01	; 1
    1c78:	e7 30       	cpi	r30, 0x07	; 7
    1c7a:	f1 05       	cpc	r31, r1
    1c7c:	c0 f4       	brcc	.+48     	; 0x1cae <udd_ep_get_size+0x46>
    1c7e:	ea 5d       	subi	r30, 0xDA	; 218
    1c80:	fe 4f       	sbci	r31, 0xFE	; 254
    1c82:	7a c6       	rjmp	.+3316   	; 0x2978 <__tablejump2__>
    1c84:	80 e1       	ldi	r24, 0x10	; 16
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	08 95       	ret
    1c8a:	80 e2       	ldi	r24, 0x20	; 32
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	08 95       	ret
    1c90:	80 e4       	ldi	r24, 0x40	; 64
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	08 95       	ret
    1c96:	80 e8       	ldi	r24, 0x80	; 128
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	08 95       	ret
    1c9c:	80 e0       	ldi	r24, 0x00	; 0
    1c9e:	91 e0       	ldi	r25, 0x01	; 1
    1ca0:	08 95       	ret
    1ca2:	80 e0       	ldi	r24, 0x00	; 0
    1ca4:	92 e0       	ldi	r25, 0x02	; 2
    1ca6:	08 95       	ret
    1ca8:	8f ef       	ldi	r24, 0xFF	; 255
    1caa:	93 e0       	ldi	r25, 0x03	; 3
    1cac:	08 95       	ret
    1cae:	88 e0       	ldi	r24, 0x08	; 8
    1cb0:	90 e0       	ldi	r25, 0x00	; 0
    1cb2:	08 95       	ret

00001cb4 <udd_ep_get_job>:
    1cb4:	28 2f       	mov	r18, r24
    1cb6:	2f 70       	andi	r18, 0x0F	; 15
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	22 0f       	add	r18, r18
    1cbc:	33 1f       	adc	r19, r19
    1cbe:	08 2e       	mov	r0, r24
    1cc0:	00 0c       	add	r0, r0
    1cc2:	99 0b       	sbc	r25, r25
    1cc4:	88 27       	eor	r24, r24
    1cc6:	99 0f       	add	r25, r25
    1cc8:	88 1f       	adc	r24, r24
    1cca:	99 27       	eor	r25, r25
    1ccc:	82 0f       	add	r24, r18
    1cce:	93 1f       	adc	r25, r19
    1cd0:	02 97       	sbiw	r24, 0x02	; 2
    1cd2:	9c 01       	movw	r18, r24
    1cd4:	22 0f       	add	r18, r18
    1cd6:	33 1f       	adc	r19, r19
    1cd8:	22 0f       	add	r18, r18
    1cda:	33 1f       	adc	r19, r19
    1cdc:	22 0f       	add	r18, r18
    1cde:	33 1f       	adc	r19, r19
    1ce0:	82 0f       	add	r24, r18
    1ce2:	93 1f       	adc	r25, r19
    1ce4:	8b 57       	subi	r24, 0x7B	; 123
    1ce6:	9e 4d       	sbci	r25, 0xDE	; 222
    1ce8:	08 95       	ret

00001cea <udd_ctrl_interrupt_tc_setup>:
    1cea:	0f 93       	push	r16
    1cec:	cf 93       	push	r28
    1cee:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1cf2:	80 ff       	sbrs	r24, 0
    1cf4:	62 c0       	rjmp	.+196    	; 0x1dba <udd_ctrl_interrupt_tc_setup+0xd0>
    1cf6:	81 e0       	ldi	r24, 0x01	; 1
    1cf8:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1cfc:	e0 e1       	ldi	r30, 0x10	; 16
    1cfe:	f2 e2       	ldi	r31, 0x22	; 34
    1d00:	00 e8       	ldi	r16, 0x80	; 128
    1d02:	06 93       	lac	Z, r16
    1d04:	e8 e1       	ldi	r30, 0x18	; 24
    1d06:	f2 e2       	ldi	r31, 0x22	; 34
    1d08:	00 e8       	ldi	r16, 0x80	; 128
    1d0a:	06 93       	lac	Z, r16
    1d0c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    1d10:	e0 e1       	ldi	r30, 0x10	; 16
    1d12:	f2 e2       	ldi	r31, 0x22	; 34
    1d14:	00 e1       	ldi	r16, 0x10	; 16
    1d16:	06 93       	lac	Z, r16
    1d18:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1d1c:	88 23       	and	r24, r24
    1d1e:	29 f0       	breq	.+10     	; 0x1d2a <udd_ctrl_interrupt_tc_setup+0x40>
    1d20:	83 50       	subi	r24, 0x03	; 3
    1d22:	82 30       	cpi	r24, 0x02	; 2
    1d24:	08 f4       	brcc	.+2      	; 0x1d28 <udd_ctrl_interrupt_tc_setup+0x3e>
    1d26:	2c df       	rcall	.-424    	; 0x1b80 <udd_ctrl_endofrequest>
    1d28:	e8 de       	rcall	.-560    	; 0x1afa <udd_ctrl_init>
    1d2a:	80 91 12 22 	lds	r24, 0x2212	; 0x802212 <udd_sram+0x12>
    1d2e:	90 91 13 22 	lds	r25, 0x2213	; 0x802213 <udd_sram+0x13>
    1d32:	08 97       	sbiw	r24, 0x08	; 8
    1d34:	09 f0       	breq	.+2      	; 0x1d38 <udd_ctrl_interrupt_tc_setup+0x4e>
    1d36:	43 c0       	rjmp	.+134    	; 0x1dbe <udd_ctrl_interrupt_tc_setup+0xd4>
    1d38:	88 e0       	ldi	r24, 0x08	; 8
    1d3a:	eb eb       	ldi	r30, 0xBB	; 187
    1d3c:	f1 e2       	ldi	r31, 0x21	; 33
    1d3e:	a6 e5       	ldi	r26, 0x56	; 86
    1d40:	b4 e2       	ldi	r27, 0x24	; 36
    1d42:	01 90       	ld	r0, Z+
    1d44:	0d 92       	st	X+, r0
    1d46:	8a 95       	dec	r24
    1d48:	e1 f7       	brne	.-8      	; 0x1d42 <udd_ctrl_interrupt_tc_setup+0x58>
    1d4a:	e8 ec       	ldi	r30, 0xC8	; 200
    1d4c:	f4 e0       	ldi	r31, 0x04	; 4
    1d4e:	80 81       	ld	r24, Z
    1d50:	80 62       	ori	r24, 0x20	; 32
    1d52:	80 83       	st	Z, r24
    1d54:	80 81       	ld	r24, Z
    1d56:	80 62       	ori	r24, 0x20	; 32
    1d58:	80 83       	st	Z, r24
    1d5a:	10 db       	rcall	.-2528   	; 0x137c <udc_process_setup>
    1d5c:	c8 2f       	mov	r28, r24
    1d5e:	81 11       	cpse	r24, r1
    1d60:	03 c0       	rjmp	.+6      	; 0x1d68 <udd_ctrl_interrupt_tc_setup+0x7e>
    1d62:	f2 de       	rcall	.-540    	; 0x1b48 <udd_ctrl_stall_data>
    1d64:	c1 e0       	ldi	r28, 0x01	; 1
    1d66:	2c c0       	rjmp	.+88     	; 0x1dc0 <udd_ctrl_interrupt_tc_setup+0xd6>
    1d68:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <udd_g_ctrlreq>
    1d6c:	88 23       	and	r24, r24
    1d6e:	6c f4       	brge	.+26     	; 0x1d8a <udd_ctrl_interrupt_tc_setup+0xa0>
    1d70:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1d74:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1d78:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1d7c:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1d80:	82 e0       	ldi	r24, 0x02	; 2
    1d82:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1d86:	04 df       	rcall	.-504    	; 0x1b90 <udd_ctrl_in_sent>
    1d88:	1b c0       	rjmp	.+54     	; 0x1dc0 <udd_ctrl_interrupt_tc_setup+0xd6>
    1d8a:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    1d8e:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    1d92:	89 2b       	or	r24, r25
    1d94:	11 f4       	brne	.+4      	; 0x1d9a <udd_ctrl_interrupt_tc_setup+0xb0>
    1d96:	e6 de       	rcall	.-564    	; 0x1b64 <udd_ctrl_send_zlp_in>
    1d98:	13 c0       	rjmp	.+38     	; 0x1dc0 <udd_ctrl_interrupt_tc_setup+0xd6>
    1d9a:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1d9e:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1da2:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1da6:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1daa:	81 e0       	ldi	r24, 0x01	; 1
    1dac:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1db0:	e0 e1       	ldi	r30, 0x10	; 16
    1db2:	f2 e2       	ldi	r31, 0x22	; 34
    1db4:	02 e0       	ldi	r16, 0x02	; 2
    1db6:	06 93       	lac	Z, r16
    1db8:	03 c0       	rjmp	.+6      	; 0x1dc0 <udd_ctrl_interrupt_tc_setup+0xd6>
    1dba:	c0 e0       	ldi	r28, 0x00	; 0
    1dbc:	01 c0       	rjmp	.+2      	; 0x1dc0 <udd_ctrl_interrupt_tc_setup+0xd6>
    1dbe:	c1 e0       	ldi	r28, 0x01	; 1
    1dc0:	8c 2f       	mov	r24, r28
    1dc2:	cf 91       	pop	r28
    1dc4:	0f 91       	pop	r16
    1dc6:	08 95       	ret

00001dc8 <udd_ep_trans_complet>:
    1dc8:	8f 92       	push	r8
    1dca:	9f 92       	push	r9
    1dcc:	af 92       	push	r10
    1dce:	bf 92       	push	r11
    1dd0:	df 92       	push	r13
    1dd2:	ef 92       	push	r14
    1dd4:	ff 92       	push	r15
    1dd6:	0f 93       	push	r16
    1dd8:	1f 93       	push	r17
    1dda:	cf 93       	push	r28
    1ddc:	df 93       	push	r29
    1dde:	d8 2e       	mov	r13, r24
    1de0:	69 df       	rcall	.-302    	; 0x1cb4 <udd_ep_get_job>
    1de2:	8c 01       	movw	r16, r24
    1de4:	bd 2c       	mov	r11, r13
    1de6:	bb 1c       	adc	r11, r11
    1de8:	bb 24       	eor	r11, r11
    1dea:	bb 1c       	adc	r11, r11
    1dec:	cd 2d       	mov	r28, r13
    1dee:	cf 70       	andi	r28, 0x0F	; 15
    1df0:	d0 e0       	ldi	r29, 0x00	; 0
    1df2:	cc 0f       	add	r28, r28
    1df4:	dd 1f       	adc	r29, r29
    1df6:	cb 0d       	add	r28, r11
    1df8:	d1 1d       	adc	r29, r1
    1dfa:	ce 01       	movw	r24, r28
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	88 0f       	add	r24, r24
    1e02:	99 1f       	adc	r25, r25
    1e04:	88 0f       	add	r24, r24
    1e06:	99 1f       	adc	r25, r25
    1e08:	9c 01       	movw	r18, r24
    1e0a:	20 5f       	subi	r18, 0xF0	; 240
    1e0c:	3d 4d       	sbci	r19, 0xDD	; 221
    1e0e:	79 01       	movw	r14, r18
    1e10:	c9 01       	movw	r24, r18
    1e12:	2a df       	rcall	.-428    	; 0x1c68 <udd_ep_get_size>
    1e14:	4c 01       	movw	r8, r24
    1e16:	bb 20       	and	r11, r11
    1e18:	09 f4       	brne	.+2      	; 0x1e1c <udd_ep_trans_complet+0x54>
    1e1a:	70 c0       	rjmp	.+224    	; 0x1efc <udd_ep_trans_complet+0x134>
    1e1c:	fe 01       	movw	r30, r28
    1e1e:	ee 0f       	add	r30, r30
    1e20:	ff 1f       	adc	r31, r31
    1e22:	ee 0f       	add	r30, r30
    1e24:	ff 1f       	adc	r31, r31
    1e26:	ee 0f       	add	r30, r30
    1e28:	ff 1f       	adc	r31, r31
    1e2a:	e0 50       	subi	r30, 0x00	; 0
    1e2c:	fe 4d       	sbci	r31, 0xDE	; 222
    1e2e:	26 89       	ldd	r18, Z+22	; 0x16
    1e30:	37 89       	ldd	r19, Z+23	; 0x17
    1e32:	d8 01       	movw	r26, r16
    1e34:	15 96       	adiw	r26, 0x05	; 5
    1e36:	8d 91       	ld	r24, X+
    1e38:	9c 91       	ld	r25, X
    1e3a:	16 97       	sbiw	r26, 0x06	; 6
    1e3c:	82 0f       	add	r24, r18
    1e3e:	93 1f       	adc	r25, r19
    1e40:	15 96       	adiw	r26, 0x05	; 5
    1e42:	8d 93       	st	X+, r24
    1e44:	9c 93       	st	X, r25
    1e46:	16 97       	sbiw	r26, 0x06	; 6
    1e48:	13 96       	adiw	r26, 0x03	; 3
    1e4a:	2d 91       	ld	r18, X+
    1e4c:	3c 91       	ld	r19, X
    1e4e:	14 97       	sbiw	r26, 0x04	; 4
    1e50:	82 17       	cp	r24, r18
    1e52:	93 07       	cpc	r25, r19
    1e54:	09 f4       	brne	.+2      	; 0x1e58 <udd_ep_trans_complet+0x90>
    1e56:	3c c0       	rjmp	.+120    	; 0x1ed0 <udd_ep_trans_complet+0x108>
    1e58:	28 1b       	sub	r18, r24
    1e5a:	39 0b       	sbc	r19, r25
    1e5c:	21 15       	cp	r18, r1
    1e5e:	b4 e0       	ldi	r27, 0x04	; 4
    1e60:	3b 07       	cpc	r19, r27
    1e62:	38 f0       	brcs	.+14     	; 0x1e72 <udd_ep_trans_complet+0xaa>
    1e64:	2f ef       	ldi	r18, 0xFF	; 255
    1e66:	33 e0       	ldi	r19, 0x03	; 3
    1e68:	c9 01       	movw	r24, r18
    1e6a:	b4 01       	movw	r22, r8
    1e6c:	71 d5       	rcall	.+2786   	; 0x2950 <__udivmodhi4>
    1e6e:	28 1b       	sub	r18, r24
    1e70:	39 0b       	sbc	r19, r25
    1e72:	f8 01       	movw	r30, r16
    1e74:	80 81       	ld	r24, Z
    1e76:	81 ff       	sbrs	r24, 1
    1e78:	09 c0       	rjmp	.+18     	; 0x1e8c <udd_ep_trans_complet+0xc4>
    1e7a:	c9 01       	movw	r24, r18
    1e7c:	b4 01       	movw	r22, r8
    1e7e:	68 d5       	rcall	.+2768   	; 0x2950 <__udivmodhi4>
    1e80:	41 e0       	ldi	r20, 0x01	; 1
    1e82:	89 2b       	or	r24, r25
    1e84:	09 f0       	breq	.+2      	; 0x1e88 <udd_ep_trans_complet+0xc0>
    1e86:	40 e0       	ldi	r20, 0x00	; 0
    1e88:	84 2f       	mov	r24, r20
    1e8a:	01 c0       	rjmp	.+2      	; 0x1e8e <udd_ep_trans_complet+0xc6>
    1e8c:	80 e0       	ldi	r24, 0x00	; 0
    1e8e:	d8 01       	movw	r26, r16
    1e90:	9c 91       	ld	r25, X
    1e92:	80 fb       	bst	r24, 0
    1e94:	91 f9       	bld	r25, 1
    1e96:	9c 93       	st	X, r25
    1e98:	cc 0f       	add	r28, r28
    1e9a:	dd 1f       	adc	r29, r29
    1e9c:	cc 0f       	add	r28, r28
    1e9e:	dd 1f       	adc	r29, r29
    1ea0:	cc 0f       	add	r28, r28
    1ea2:	dd 1f       	adc	r29, r29
    1ea4:	c0 50       	subi	r28, 0x00	; 0
    1ea6:	de 4d       	sbci	r29, 0xDE	; 222
    1ea8:	1e 8a       	std	Y+22, r1	; 0x16
    1eaa:	1f 8a       	std	Y+23, r1	; 0x17
    1eac:	2a 8b       	std	Y+18, r18	; 0x12
    1eae:	3b 8b       	std	Y+19, r19	; 0x13
    1eb0:	11 96       	adiw	r26, 0x01	; 1
    1eb2:	2d 91       	ld	r18, X+
    1eb4:	3c 91       	ld	r19, X
    1eb6:	12 97       	sbiw	r26, 0x02	; 2
    1eb8:	15 96       	adiw	r26, 0x05	; 5
    1eba:	8d 91       	ld	r24, X+
    1ebc:	9c 91       	ld	r25, X
    1ebe:	16 97       	sbiw	r26, 0x06	; 6
    1ec0:	82 0f       	add	r24, r18
    1ec2:	93 1f       	adc	r25, r19
    1ec4:	8c 8b       	std	Y+20, r24	; 0x14
    1ec6:	9d 8b       	std	Y+21, r25	; 0x15
    1ec8:	f7 01       	movw	r30, r14
    1eca:	02 e0       	ldi	r16, 0x02	; 2
    1ecc:	06 93       	lac	Z, r16
    1ece:	ca c0       	rjmp	.+404    	; 0x2064 <udd_ep_trans_complet+0x29c>
    1ed0:	d8 01       	movw	r26, r16
    1ed2:	8c 91       	ld	r24, X
    1ed4:	81 ff       	sbrs	r24, 1
    1ed6:	b3 c0       	rjmp	.+358    	; 0x203e <udd_ep_trans_complet+0x276>
    1ed8:	8d 7f       	andi	r24, 0xFD	; 253
    1eda:	8c 93       	st	X, r24
    1edc:	cc 0f       	add	r28, r28
    1ede:	dd 1f       	adc	r29, r29
    1ee0:	cc 0f       	add	r28, r28
    1ee2:	dd 1f       	adc	r29, r29
    1ee4:	cc 0f       	add	r28, r28
    1ee6:	dd 1f       	adc	r29, r29
    1ee8:	c0 50       	subi	r28, 0x00	; 0
    1eea:	de 4d       	sbci	r29, 0xDE	; 222
    1eec:	1e 8a       	std	Y+22, r1	; 0x16
    1eee:	1f 8a       	std	Y+23, r1	; 0x17
    1ef0:	1a 8a       	std	Y+18, r1	; 0x12
    1ef2:	1b 8a       	std	Y+19, r1	; 0x13
    1ef4:	f7 01       	movw	r30, r14
    1ef6:	02 e0       	ldi	r16, 0x02	; 2
    1ef8:	06 93       	lac	Z, r16
    1efa:	b4 c0       	rjmp	.+360    	; 0x2064 <udd_ep_trans_complet+0x29c>
    1efc:	fe 01       	movw	r30, r28
    1efe:	ee 0f       	add	r30, r30
    1f00:	ff 1f       	adc	r31, r31
    1f02:	ee 0f       	add	r30, r30
    1f04:	ff 1f       	adc	r31, r31
    1f06:	ee 0f       	add	r30, r30
    1f08:	ff 1f       	adc	r31, r31
    1f0a:	e0 50       	subi	r30, 0x00	; 0
    1f0c:	fe 4d       	sbci	r31, 0xDE	; 222
    1f0e:	a2 88       	ldd	r10, Z+18	; 0x12
    1f10:	b3 88       	ldd	r11, Z+19	; 0x13
    1f12:	d8 01       	movw	r26, r16
    1f14:	8c 91       	ld	r24, X
    1f16:	82 ff       	sbrs	r24, 2
    1f18:	19 c0       	rjmp	.+50     	; 0x1f4c <udd_ep_trans_complet+0x184>
    1f1a:	11 96       	adiw	r26, 0x01	; 1
    1f1c:	ed 91       	ld	r30, X+
    1f1e:	fc 91       	ld	r31, X
    1f20:	12 97       	sbiw	r26, 0x02	; 2
    1f22:	15 96       	adiw	r26, 0x05	; 5
    1f24:	2d 91       	ld	r18, X+
    1f26:	3c 91       	ld	r19, X
    1f28:	16 97       	sbiw	r26, 0x06	; 6
    1f2a:	13 96       	adiw	r26, 0x03	; 3
    1f2c:	8d 91       	ld	r24, X+
    1f2e:	9c 91       	ld	r25, X
    1f30:	14 97       	sbiw	r26, 0x04	; 4
    1f32:	b4 01       	movw	r22, r8
    1f34:	0d d5       	rcall	.+2586   	; 0x2950 <__udivmodhi4>
    1f36:	b0 e4       	ldi	r27, 0x40	; 64
    1f38:	db 9e       	mul	r13, r27
    1f3a:	b0 01       	movw	r22, r0
    1f3c:	11 24       	eor	r1, r1
    1f3e:	6b 57       	subi	r22, 0x7B	; 123
    1f40:	7f 4d       	sbci	r23, 0xDF	; 223
    1f42:	ac 01       	movw	r20, r24
    1f44:	cf 01       	movw	r24, r30
    1f46:	82 0f       	add	r24, r18
    1f48:	93 1f       	adc	r25, r19
    1f4a:	1c d5       	rcall	.+2616   	; 0x2984 <memcpy>
    1f4c:	f8 01       	movw	r30, r16
    1f4e:	25 81       	ldd	r18, Z+5	; 0x05
    1f50:	36 81       	ldd	r19, Z+6	; 0x06
    1f52:	2a 0d       	add	r18, r10
    1f54:	3b 1d       	adc	r19, r11
    1f56:	25 83       	std	Z+5, r18	; 0x05
    1f58:	36 83       	std	Z+6, r19	; 0x06
    1f5a:	83 81       	ldd	r24, Z+3	; 0x03
    1f5c:	94 81       	ldd	r25, Z+4	; 0x04
    1f5e:	82 17       	cp	r24, r18
    1f60:	93 07       	cpc	r25, r19
    1f62:	68 f4       	brcc	.+26     	; 0x1f7e <udd_ep_trans_complet+0x1b6>
    1f64:	85 83       	std	Z+5, r24	; 0x05
    1f66:	96 83       	std	Z+6, r25	; 0x06
    1f68:	cc 0f       	add	r28, r28
    1f6a:	dd 1f       	adc	r29, r29
    1f6c:	cc 0f       	add	r28, r28
    1f6e:	dd 1f       	adc	r29, r29
    1f70:	cc 0f       	add	r28, r28
    1f72:	dd 1f       	adc	r29, r29
    1f74:	c0 50       	subi	r28, 0x00	; 0
    1f76:	de 4d       	sbci	r29, 0xDE	; 222
    1f78:	8e 89       	ldd	r24, Y+22	; 0x16
    1f7a:	9f 89       	ldd	r25, Y+23	; 0x17
    1f7c:	60 c0       	rjmp	.+192    	; 0x203e <udd_ep_trans_complet+0x276>
    1f7e:	fe 01       	movw	r30, r28
    1f80:	ee 0f       	add	r30, r30
    1f82:	ff 1f       	adc	r31, r31
    1f84:	ee 0f       	add	r30, r30
    1f86:	ff 1f       	adc	r31, r31
    1f88:	ee 0f       	add	r30, r30
    1f8a:	ff 1f       	adc	r31, r31
    1f8c:	e0 50       	subi	r30, 0x00	; 0
    1f8e:	fe 4d       	sbci	r31, 0xDE	; 222
    1f90:	46 89       	ldd	r20, Z+22	; 0x16
    1f92:	57 89       	ldd	r21, Z+23	; 0x17
    1f94:	4a 15       	cp	r20, r10
    1f96:	5b 05       	cpc	r21, r11
    1f98:	09 f0       	breq	.+2      	; 0x1f9c <udd_ep_trans_complet+0x1d4>
    1f9a:	51 c0       	rjmp	.+162    	; 0x203e <udd_ep_trans_complet+0x276>
    1f9c:	28 17       	cp	r18, r24
    1f9e:	39 07       	cpc	r19, r25
    1fa0:	09 f4       	brne	.+2      	; 0x1fa4 <udd_ep_trans_complet+0x1dc>
    1fa2:	4d c0       	rjmp	.+154    	; 0x203e <udd_ep_trans_complet+0x276>
    1fa4:	ac 01       	movw	r20, r24
    1fa6:	42 1b       	sub	r20, r18
    1fa8:	53 0b       	sbc	r21, r19
    1faa:	9a 01       	movw	r18, r20
    1fac:	21 15       	cp	r18, r1
    1fae:	54 e0       	ldi	r21, 0x04	; 4
    1fb0:	35 07       	cpc	r19, r21
    1fb2:	50 f0       	brcs	.+20     	; 0x1fc8 <udd_ep_trans_complet+0x200>
    1fb4:	2f ef       	ldi	r18, 0xFF	; 255
    1fb6:	33 e0       	ldi	r19, 0x03	; 3
    1fb8:	c9 01       	movw	r24, r18
    1fba:	b4 01       	movw	r22, r8
    1fbc:	c9 d4       	rcall	.+2450   	; 0x2950 <__udivmodhi4>
    1fbe:	d9 01       	movw	r26, r18
    1fc0:	a8 1b       	sub	r26, r24
    1fc2:	b9 0b       	sbc	r27, r25
    1fc4:	cd 01       	movw	r24, r26
    1fc6:	07 c0       	rjmp	.+14     	; 0x1fd6 <udd_ep_trans_complet+0x20e>
    1fc8:	c9 01       	movw	r24, r18
    1fca:	b4 01       	movw	r22, r8
    1fcc:	c1 d4       	rcall	.+2434   	; 0x2950 <__udivmodhi4>
    1fce:	f9 01       	movw	r30, r18
    1fd0:	e8 1b       	sub	r30, r24
    1fd2:	f9 0b       	sbc	r31, r25
    1fd4:	cf 01       	movw	r24, r30
    1fd6:	fe 01       	movw	r30, r28
    1fd8:	ee 0f       	add	r30, r30
    1fda:	ff 1f       	adc	r31, r31
    1fdc:	ee 0f       	add	r30, r30
    1fde:	ff 1f       	adc	r31, r31
    1fe0:	ee 0f       	add	r30, r30
    1fe2:	ff 1f       	adc	r31, r31
    1fe4:	e0 50       	subi	r30, 0x00	; 0
    1fe6:	fe 4d       	sbci	r31, 0xDE	; 222
    1fe8:	12 8a       	std	Z+18, r1	; 0x12
    1fea:	13 8a       	std	Z+19, r1	; 0x13
    1fec:	88 15       	cp	r24, r8
    1fee:	99 05       	cpc	r25, r9
    1ff0:	78 f4       	brcc	.+30     	; 0x2010 <udd_ep_trans_complet+0x248>
    1ff2:	d8 01       	movw	r26, r16
    1ff4:	8c 91       	ld	r24, X
    1ff6:	84 60       	ori	r24, 0x04	; 4
    1ff8:	8c 93       	st	X, r24
    1ffa:	b0 e4       	ldi	r27, 0x40	; 64
    1ffc:	db 9e       	mul	r13, r27
    1ffe:	c0 01       	movw	r24, r0
    2000:	11 24       	eor	r1, r1
    2002:	8b 57       	subi	r24, 0x7B	; 123
    2004:	9f 4d       	sbci	r25, 0xDF	; 223
    2006:	84 8b       	std	Z+20, r24	; 0x14
    2008:	95 8b       	std	Z+21, r25	; 0x15
    200a:	86 8a       	std	Z+22, r8	; 0x16
    200c:	97 8a       	std	Z+23, r9	; 0x17
    200e:	13 c0       	rjmp	.+38     	; 0x2036 <udd_ep_trans_complet+0x26e>
    2010:	f8 01       	movw	r30, r16
    2012:	41 81       	ldd	r20, Z+1	; 0x01
    2014:	52 81       	ldd	r21, Z+2	; 0x02
    2016:	25 81       	ldd	r18, Z+5	; 0x05
    2018:	36 81       	ldd	r19, Z+6	; 0x06
    201a:	24 0f       	add	r18, r20
    201c:	35 1f       	adc	r19, r21
    201e:	cc 0f       	add	r28, r28
    2020:	dd 1f       	adc	r29, r29
    2022:	cc 0f       	add	r28, r28
    2024:	dd 1f       	adc	r29, r29
    2026:	cc 0f       	add	r28, r28
    2028:	dd 1f       	adc	r29, r29
    202a:	c0 50       	subi	r28, 0x00	; 0
    202c:	de 4d       	sbci	r29, 0xDE	; 222
    202e:	2c 8b       	std	Y+20, r18	; 0x14
    2030:	3d 8b       	std	Y+21, r19	; 0x15
    2032:	8e 8b       	std	Y+22, r24	; 0x16
    2034:	9f 8b       	std	Y+23, r25	; 0x17
    2036:	f7 01       	movw	r30, r14
    2038:	02 e0       	ldi	r16, 0x02	; 2
    203a:	06 93       	lac	Z, r16
    203c:	13 c0       	rjmp	.+38     	; 0x2064 <udd_ep_trans_complet+0x29c>
    203e:	d8 01       	movw	r26, r16
    2040:	8c 91       	ld	r24, X
    2042:	80 ff       	sbrs	r24, 0
    2044:	0f c0       	rjmp	.+30     	; 0x2064 <udd_ep_trans_complet+0x29c>
    2046:	8e 7f       	andi	r24, 0xFE	; 254
    2048:	8c 93       	st	X, r24
    204a:	17 96       	adiw	r26, 0x07	; 7
    204c:	ed 91       	ld	r30, X+
    204e:	fc 91       	ld	r31, X
    2050:	18 97       	sbiw	r26, 0x08	; 8
    2052:	30 97       	sbiw	r30, 0x00	; 0
    2054:	39 f0       	breq	.+14     	; 0x2064 <udd_ep_trans_complet+0x29c>
    2056:	15 96       	adiw	r26, 0x05	; 5
    2058:	6d 91       	ld	r22, X+
    205a:	7c 91       	ld	r23, X
    205c:	16 97       	sbiw	r26, 0x06	; 6
    205e:	4d 2d       	mov	r20, r13
    2060:	80 e0       	ldi	r24, 0x00	; 0
    2062:	09 95       	icall
    2064:	df 91       	pop	r29
    2066:	cf 91       	pop	r28
    2068:	1f 91       	pop	r17
    206a:	0f 91       	pop	r16
    206c:	ff 90       	pop	r15
    206e:	ef 90       	pop	r14
    2070:	df 90       	pop	r13
    2072:	bf 90       	pop	r11
    2074:	af 90       	pop	r10
    2076:	9f 90       	pop	r9
    2078:	8f 90       	pop	r8
    207a:	08 95       	ret

0000207c <udd_attach>:
    207c:	cf 93       	push	r28
    207e:	cf b7       	in	r28, 0x3f	; 63
    2080:	f8 94       	cli
    2082:	81 e0       	ldi	r24, 0x01	; 1
    2084:	11 dd       	rcall	.-1502   	; 0x1aa8 <udd_sleep_mode>
    2086:	ea ec       	ldi	r30, 0xCA	; 202
    2088:	f4 e0       	ldi	r31, 0x04	; 4
    208a:	80 e4       	ldi	r24, 0x40	; 64
    208c:	80 83       	st	Z, r24
    208e:	80 e2       	ldi	r24, 0x20	; 32
    2090:	80 83       	st	Z, r24
    2092:	e1 ec       	ldi	r30, 0xC1	; 193
    2094:	f4 e0       	ldi	r31, 0x04	; 4
    2096:	80 81       	ld	r24, Z
    2098:	81 60       	ori	r24, 0x01	; 1
    209a:	80 83       	st	Z, r24
    209c:	a9 ec       	ldi	r26, 0xC9	; 201
    209e:	b4 e0       	ldi	r27, 0x04	; 4
    20a0:	8c 91       	ld	r24, X
    20a2:	82 60       	ori	r24, 0x02	; 2
    20a4:	8c 93       	st	X, r24
    20a6:	e8 ec       	ldi	r30, 0xC8	; 200
    20a8:	f4 e0       	ldi	r31, 0x04	; 4
    20aa:	80 81       	ld	r24, Z
    20ac:	80 64       	ori	r24, 0x40	; 64
    20ae:	80 83       	st	Z, r24
    20b0:	8c 91       	ld	r24, X
    20b2:	81 60       	ori	r24, 0x01	; 1
    20b4:	8c 93       	st	X, r24
    20b6:	80 81       	ld	r24, Z
    20b8:	80 68       	ori	r24, 0x80	; 128
    20ba:	80 83       	st	Z, r24
    20bc:	cf bf       	out	0x3f, r28	; 63
    20be:	cf 91       	pop	r28
    20c0:	08 95       	ret

000020c2 <udd_enable>:
    20c2:	cf 93       	push	r28
    20c4:	df 93       	push	r29
    20c6:	c0 e6       	ldi	r28, 0x60	; 96
    20c8:	d0 e0       	ldi	r29, 0x00	; 0
    20ca:	18 82       	st	Y, r1
    20cc:	80 e3       	ldi	r24, 0x30	; 48
    20ce:	0e 94 ff 07 	call	0xffe	; 0xffe <sysclk_enable_usb>
    20d2:	e0 ec       	ldi	r30, 0xC0	; 192
    20d4:	f4 e0       	ldi	r31, 0x04	; 4
    20d6:	80 81       	ld	r24, Z
    20d8:	80 64       	ori	r24, 0x40	; 64
    20da:	80 83       	st	Z, r24
    20dc:	81 e0       	ldi	r24, 0x01	; 1
    20de:	88 83       	st	Y, r24
    20e0:	cf b7       	in	r28, 0x3f	; 63
    20e2:	f8 94       	cli
    20e4:	80 e0       	ldi	r24, 0x00	; 0
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	fc 01       	movw	r30, r24
    20ea:	ee 0f       	add	r30, r30
    20ec:	ff 1f       	adc	r31, r31
    20ee:	ee 0f       	add	r30, r30
    20f0:	ff 1f       	adc	r31, r31
    20f2:	ee 0f       	add	r30, r30
    20f4:	ff 1f       	adc	r31, r31
    20f6:	e0 50       	subi	r30, 0x00	; 0
    20f8:	fe 4d       	sbci	r31, 0xDE	; 222
    20fa:	11 8a       	std	Z+17, r1	; 0x11
    20fc:	01 96       	adiw	r24, 0x01	; 1
    20fe:	88 30       	cpi	r24, 0x08	; 8
    2100:	91 05       	cpc	r25, r1
    2102:	91 f7       	brne	.-28     	; 0x20e8 <udd_enable+0x26>
    2104:	e5 e8       	ldi	r30, 0x85	; 133
    2106:	f1 e2       	ldi	r31, 0x21	; 33
    2108:	80 81       	ld	r24, Z
    210a:	8e 7f       	andi	r24, 0xFE	; 254
    210c:	80 83       	st	Z, r24
    210e:	ee e8       	ldi	r30, 0x8E	; 142
    2110:	f1 e2       	ldi	r31, 0x21	; 33
    2112:	80 81       	ld	r24, Z
    2114:	8e 7f       	andi	r24, 0xFE	; 254
    2116:	80 83       	st	Z, r24
    2118:	e7 e9       	ldi	r30, 0x97	; 151
    211a:	f1 e2       	ldi	r31, 0x21	; 33
    211c:	80 81       	ld	r24, Z
    211e:	8e 7f       	andi	r24, 0xFE	; 254
    2120:	80 83       	st	Z, r24
    2122:	e0 ea       	ldi	r30, 0xA0	; 160
    2124:	f1 e2       	ldi	r31, 0x21	; 33
    2126:	80 81       	ld	r24, Z
    2128:	8e 7f       	andi	r24, 0xFE	; 254
    212a:	80 83       	st	Z, r24
    212c:	e9 ea       	ldi	r30, 0xA9	; 169
    212e:	f1 e2       	ldi	r31, 0x21	; 33
    2130:	80 81       	ld	r24, Z
    2132:	8e 7f       	andi	r24, 0xFE	; 254
    2134:	80 83       	st	Z, r24
    2136:	e2 eb       	ldi	r30, 0xB2	; 178
    2138:	f1 e2       	ldi	r31, 0x21	; 33
    213a:	80 81       	ld	r24, Z
    213c:	8e 7f       	andi	r24, 0xFE	; 254
    213e:	80 83       	st	Z, r24
    2140:	6a e1       	ldi	r22, 0x1A	; 26
    2142:	70 e0       	ldi	r23, 0x00	; 0
    2144:	82 e0       	ldi	r24, 0x02	; 2
    2146:	a6 dc       	rcall	.-1716   	; 0x1a94 <nvm_read_byte>
    2148:	8f 3f       	cpi	r24, 0xFF	; 255
    214a:	19 f0       	breq	.+6      	; 0x2152 <udd_enable+0x90>
    214c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2150:	03 c0       	rjmp	.+6      	; 0x2158 <udd_enable+0x96>
    2152:	8f e1       	ldi	r24, 0x1F	; 31
    2154:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2158:	6b e1       	ldi	r22, 0x1B	; 27
    215a:	70 e0       	ldi	r23, 0x00	; 0
    215c:	82 e0       	ldi	r24, 0x02	; 2
    215e:	9a dc       	rcall	.-1740   	; 0x1a94 <nvm_read_byte>
    2160:	8f 3f       	cpi	r24, 0xFF	; 255
    2162:	19 f0       	breq	.+6      	; 0x216a <udd_enable+0xa8>
    2164:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2168:	03 c0       	rjmp	.+6      	; 0x2170 <udd_enable+0xae>
    216a:	8f e1       	ldi	r24, 0x1F	; 31
    216c:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2170:	e0 ec       	ldi	r30, 0xC0	; 192
    2172:	f4 e0       	ldi	r31, 0x04	; 4
    2174:	80 81       	ld	r24, Z
    2176:	83 60       	ori	r24, 0x03	; 3
    2178:	80 83       	st	Z, r24
    217a:	80 81       	ld	r24, Z
    217c:	80 68       	ori	r24, 0x80	; 128
    217e:	80 83       	st	Z, r24
    2180:	80 81       	ld	r24, Z
    2182:	80 61       	ori	r24, 0x10	; 16
    2184:	80 83       	st	Z, r24
    2186:	80 e1       	ldi	r24, 0x10	; 16
    2188:	92 e2       	ldi	r25, 0x22	; 34
    218a:	86 83       	std	Z+6, r24	; 0x06
    218c:	97 83       	std	Z+7, r25	; 0x07
    218e:	80 81       	ld	r24, Z
    2190:	80 62       	ori	r24, 0x20	; 32
    2192:	80 83       	st	Z, r24
    2194:	8f ef       	ldi	r24, 0xFF	; 255
    2196:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    219a:	e8 ec       	ldi	r30, 0xC8	; 200
    219c:	f4 e0       	ldi	r31, 0x04	; 4
    219e:	80 81       	ld	r24, Z
    21a0:	82 60       	ori	r24, 0x02	; 2
    21a2:	80 83       	st	Z, r24
    21a4:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_b_idle>
    21a8:	80 91 47 2c 	lds	r24, 0x2C47	; 0x802c47 <sleepmgr_locks+0x5>
    21ac:	8f 3f       	cpi	r24, 0xFF	; 255
    21ae:	09 f4       	brne	.+2      	; 0x21b2 <udd_enable+0xf0>
    21b0:	ff cf       	rjmp	.-2      	; 0x21b0 <udd_enable+0xee>
    21b2:	9f b7       	in	r25, 0x3f	; 63
    21b4:	f8 94       	cli
    21b6:	e2 e4       	ldi	r30, 0x42	; 66
    21b8:	fc e2       	ldi	r31, 0x2C	; 44
    21ba:	85 81       	ldd	r24, Z+5	; 0x05
    21bc:	8f 5f       	subi	r24, 0xFF	; 255
    21be:	85 83       	std	Z+5, r24	; 0x05
    21c0:	9f bf       	out	0x3f, r25	; 63
    21c2:	5c df       	rcall	.-328    	; 0x207c <udd_attach>
    21c4:	cf bf       	out	0x3f, r28	; 63
    21c6:	df 91       	pop	r29
    21c8:	cf 91       	pop	r28
    21ca:	08 95       	ret

000021cc <udd_set_address>:
    21cc:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    21d0:	08 95       	ret

000021d2 <udd_getaddress>:
    21d2:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    21d6:	08 95       	ret

000021d8 <udd_set_setup_payload>:
    21d8:	e6 e5       	ldi	r30, 0x56	; 86
    21da:	f4 e2       	ldi	r31, 0x24	; 36
    21dc:	80 87       	std	Z+8, r24	; 0x08
    21de:	91 87       	std	Z+9, r25	; 0x09
    21e0:	62 87       	std	Z+10, r22	; 0x0a
    21e2:	73 87       	std	Z+11, r23	; 0x0b
    21e4:	08 95       	ret

000021e6 <udd_ep_alloc>:
    21e6:	28 2f       	mov	r18, r24
    21e8:	2f 70       	andi	r18, 0x0F	; 15
    21ea:	30 e0       	ldi	r19, 0x00	; 0
    21ec:	22 0f       	add	r18, r18
    21ee:	33 1f       	adc	r19, r19
    21f0:	08 2e       	mov	r0, r24
    21f2:	00 0c       	add	r0, r0
    21f4:	99 0b       	sbc	r25, r25
    21f6:	88 27       	eor	r24, r24
    21f8:	99 0f       	add	r25, r25
    21fa:	88 1f       	adc	r24, r24
    21fc:	99 27       	eor	r25, r25
    21fe:	82 0f       	add	r24, r18
    2200:	93 1f       	adc	r25, r19
    2202:	fc 01       	movw	r30, r24
    2204:	ee 0f       	add	r30, r30
    2206:	ff 1f       	adc	r31, r31
    2208:	ee 0f       	add	r30, r30
    220a:	ff 1f       	adc	r31, r31
    220c:	ee 0f       	add	r30, r30
    220e:	ff 1f       	adc	r31, r31
    2210:	e0 50       	subi	r30, 0x00	; 0
    2212:	fe 4d       	sbci	r31, 0xDE	; 222
    2214:	21 89       	ldd	r18, Z+17	; 0x11
    2216:	20 7c       	andi	r18, 0xC0	; 192
    2218:	09 f0       	breq	.+2      	; 0x221c <udd_ep_alloc+0x36>
    221a:	58 c0       	rjmp	.+176    	; 0x22cc <udd_ep_alloc+0xe6>
    221c:	63 70       	andi	r22, 0x03	; 3
    221e:	61 30       	cpi	r22, 0x01	; 1
    2220:	11 f0       	breq	.+4      	; 0x2226 <udd_ep_alloc+0x40>
    2222:	18 f4       	brcc	.+6      	; 0x222a <udd_ep_alloc+0x44>
    2224:	04 c0       	rjmp	.+8      	; 0x222e <udd_ep_alloc+0x48>
    2226:	20 ec       	ldi	r18, 0xC0	; 192
    2228:	03 c0       	rjmp	.+6      	; 0x2230 <udd_ep_alloc+0x4a>
    222a:	20 e8       	ldi	r18, 0x80	; 128
    222c:	01 c0       	rjmp	.+2      	; 0x2230 <udd_ep_alloc+0x4a>
    222e:	20 e4       	ldi	r18, 0x40	; 64
    2230:	40 38       	cpi	r20, 0x80	; 128
    2232:	51 05       	cpc	r21, r1
    2234:	e9 f0       	breq	.+58     	; 0x2270 <udd_ep_alloc+0x8a>
    2236:	50 f4       	brcc	.+20     	; 0x224c <udd_ep_alloc+0x66>
    2238:	40 32       	cpi	r20, 0x20	; 32
    223a:	51 05       	cpc	r21, r1
    223c:	a9 f0       	breq	.+42     	; 0x2268 <udd_ep_alloc+0x82>
    223e:	40 34       	cpi	r20, 0x40	; 64
    2240:	51 05       	cpc	r21, r1
    2242:	a1 f0       	breq	.+40     	; 0x226c <udd_ep_alloc+0x86>
    2244:	40 31       	cpi	r20, 0x10	; 16
    2246:	51 05       	cpc	r21, r1
    2248:	d9 f4       	brne	.+54     	; 0x2280 <udd_ep_alloc+0x9a>
    224a:	0c c0       	rjmp	.+24     	; 0x2264 <udd_ep_alloc+0x7e>
    224c:	41 15       	cp	r20, r1
    224e:	32 e0       	ldi	r19, 0x02	; 2
    2250:	53 07       	cpc	r21, r19
    2252:	91 f0       	breq	.+36     	; 0x2278 <udd_ep_alloc+0x92>
    2254:	4f 3f       	cpi	r20, 0xFF	; 255
    2256:	33 e0       	ldi	r19, 0x03	; 3
    2258:	53 07       	cpc	r21, r19
    225a:	81 f0       	breq	.+32     	; 0x227c <udd_ep_alloc+0x96>
    225c:	41 15       	cp	r20, r1
    225e:	51 40       	sbci	r21, 0x01	; 1
    2260:	79 f4       	brne	.+30     	; 0x2280 <udd_ep_alloc+0x9a>
    2262:	08 c0       	rjmp	.+16     	; 0x2274 <udd_ep_alloc+0x8e>
    2264:	41 e0       	ldi	r20, 0x01	; 1
    2266:	0d c0       	rjmp	.+26     	; 0x2282 <udd_ep_alloc+0x9c>
    2268:	42 e0       	ldi	r20, 0x02	; 2
    226a:	0b c0       	rjmp	.+22     	; 0x2282 <udd_ep_alloc+0x9c>
    226c:	43 e0       	ldi	r20, 0x03	; 3
    226e:	09 c0       	rjmp	.+18     	; 0x2282 <udd_ep_alloc+0x9c>
    2270:	44 e0       	ldi	r20, 0x04	; 4
    2272:	07 c0       	rjmp	.+14     	; 0x2282 <udd_ep_alloc+0x9c>
    2274:	45 e0       	ldi	r20, 0x05	; 5
    2276:	05 c0       	rjmp	.+10     	; 0x2282 <udd_ep_alloc+0x9c>
    2278:	46 e0       	ldi	r20, 0x06	; 6
    227a:	03 c0       	rjmp	.+6      	; 0x2282 <udd_ep_alloc+0x9c>
    227c:	47 e0       	ldi	r20, 0x07	; 7
    227e:	01 c0       	rjmp	.+2      	; 0x2282 <udd_ep_alloc+0x9c>
    2280:	40 e0       	ldi	r20, 0x00	; 0
    2282:	fc 01       	movw	r30, r24
    2284:	ee 0f       	add	r30, r30
    2286:	ff 1f       	adc	r31, r31
    2288:	ee 0f       	add	r30, r30
    228a:	ff 1f       	adc	r31, r31
    228c:	ee 0f       	add	r30, r30
    228e:	ff 1f       	adc	r31, r31
    2290:	e0 50       	subi	r30, 0x00	; 0
    2292:	fe 4d       	sbci	r31, 0xDE	; 222
    2294:	11 8a       	std	Z+17, r1	; 0x11
    2296:	dc 01       	movw	r26, r24
    2298:	aa 0f       	add	r26, r26
    229a:	bb 1f       	adc	r27, r27
    229c:	aa 0f       	add	r26, r26
    229e:	bb 1f       	adc	r27, r27
    22a0:	aa 0f       	add	r26, r26
    22a2:	bb 1f       	adc	r27, r27
    22a4:	a0 5f       	subi	r26, 0xF0	; 240
    22a6:	bd 4d       	sbci	r27, 0xDD	; 221
    22a8:	36 e0       	ldi	r19, 0x06	; 6
    22aa:	3c 93       	st	X, r19
    22ac:	24 2b       	or	r18, r20
    22ae:	21 8b       	std	Z+17, r18	; 0x11
    22b0:	88 0f       	add	r24, r24
    22b2:	99 1f       	adc	r25, r25
    22b4:	88 0f       	add	r24, r24
    22b6:	99 1f       	adc	r25, r25
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	fc 01       	movw	r30, r24
    22be:	e0 50       	subi	r30, 0x00	; 0
    22c0:	fe 4d       	sbci	r31, 0xDE	; 222
    22c2:	81 89       	ldd	r24, Z+17	; 0x11
    22c4:	80 62       	ori	r24, 0x20	; 32
    22c6:	81 8b       	std	Z+17, r24	; 0x11
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	08 95       	ret
    22cc:	80 e0       	ldi	r24, 0x00	; 0
    22ce:	08 95       	ret

000022d0 <udd_ep_is_halted>:
    22d0:	e8 2f       	mov	r30, r24
    22d2:	ef 70       	andi	r30, 0x0F	; 15
    22d4:	f0 e0       	ldi	r31, 0x00	; 0
    22d6:	ee 0f       	add	r30, r30
    22d8:	ff 1f       	adc	r31, r31
    22da:	08 2e       	mov	r0, r24
    22dc:	00 0c       	add	r0, r0
    22de:	99 0b       	sbc	r25, r25
    22e0:	88 27       	eor	r24, r24
    22e2:	99 0f       	add	r25, r25
    22e4:	88 1f       	adc	r24, r24
    22e6:	99 27       	eor	r25, r25
    22e8:	e8 0f       	add	r30, r24
    22ea:	f9 1f       	adc	r31, r25
    22ec:	ee 0f       	add	r30, r30
    22ee:	ff 1f       	adc	r31, r31
    22f0:	ee 0f       	add	r30, r30
    22f2:	ff 1f       	adc	r31, r31
    22f4:	ee 0f       	add	r30, r30
    22f6:	ff 1f       	adc	r31, r31
    22f8:	e0 50       	subi	r30, 0x00	; 0
    22fa:	fe 4d       	sbci	r31, 0xDE	; 222
    22fc:	81 89       	ldd	r24, Z+17	; 0x11
    22fe:	82 fb       	bst	r24, 2
    2300:	88 27       	eor	r24, r24
    2302:	80 f9       	bld	r24, 0
    2304:	08 95       	ret

00002306 <udd_ep_clear_halt>:
    2306:	28 2f       	mov	r18, r24
    2308:	2f 70       	andi	r18, 0x0F	; 15
    230a:	30 e0       	ldi	r19, 0x00	; 0
    230c:	a9 01       	movw	r20, r18
    230e:	44 0f       	add	r20, r20
    2310:	55 1f       	adc	r21, r21
    2312:	28 2f       	mov	r18, r24
    2314:	08 2e       	mov	r0, r24
    2316:	00 0c       	add	r0, r0
    2318:	33 0b       	sbc	r19, r19
    231a:	22 27       	eor	r18, r18
    231c:	33 0f       	add	r19, r19
    231e:	22 1f       	adc	r18, r18
    2320:	33 27       	eor	r19, r19
    2322:	24 0f       	add	r18, r20
    2324:	35 1f       	adc	r19, r21
    2326:	f9 01       	movw	r30, r18
    2328:	ee 0f       	add	r30, r30
    232a:	ff 1f       	adc	r31, r31
    232c:	ee 0f       	add	r30, r30
    232e:	ff 1f       	adc	r31, r31
    2330:	ee 0f       	add	r30, r30
    2332:	ff 1f       	adc	r31, r31
    2334:	e0 50       	subi	r30, 0x00	; 0
    2336:	fe 4d       	sbci	r31, 0xDE	; 222
    2338:	91 89       	ldd	r25, Z+17	; 0x11
    233a:	92 ff       	sbrs	r25, 2
    233c:	17 c0       	rjmp	.+46     	; 0x236c <udd_ep_clear_halt+0x66>
    233e:	22 0f       	add	r18, r18
    2340:	33 1f       	adc	r19, r19
    2342:	22 0f       	add	r18, r18
    2344:	33 1f       	adc	r19, r19
    2346:	22 0f       	add	r18, r18
    2348:	33 1f       	adc	r19, r19
    234a:	f9 01       	movw	r30, r18
    234c:	e0 50       	subi	r30, 0x00	; 0
    234e:	fe 4d       	sbci	r31, 0xDE	; 222
    2350:	91 89       	ldd	r25, Z+17	; 0x11
    2352:	9b 7f       	andi	r25, 0xFB	; 251
    2354:	91 8b       	std	Z+17, r25	; 0x11
    2356:	ae dc       	rcall	.-1700   	; 0x1cb4 <udd_ep_get_job>
    2358:	fc 01       	movw	r30, r24
    235a:	80 81       	ld	r24, Z
    235c:	80 ff       	sbrs	r24, 0
    235e:	06 c0       	rjmp	.+12     	; 0x236c <udd_ep_clear_halt+0x66>
    2360:	8e 7f       	andi	r24, 0xFE	; 254
    2362:	80 83       	st	Z, r24
    2364:	07 80       	ldd	r0, Z+7	; 0x07
    2366:	f0 85       	ldd	r31, Z+8	; 0x08
    2368:	e0 2d       	mov	r30, r0
    236a:	09 95       	icall
    236c:	81 e0       	ldi	r24, 0x01	; 1
    236e:	08 95       	ret

00002370 <udd_ep_run>:
    2370:	7f 92       	push	r7
    2372:	8f 92       	push	r8
    2374:	9f 92       	push	r9
    2376:	af 92       	push	r10
    2378:	bf 92       	push	r11
    237a:	cf 92       	push	r12
    237c:	df 92       	push	r13
    237e:	ef 92       	push	r14
    2380:	ff 92       	push	r15
    2382:	0f 93       	push	r16
    2384:	1f 93       	push	r17
    2386:	cf 93       	push	r28
    2388:	df 93       	push	r29
    238a:	98 2e       	mov	r9, r24
    238c:	86 2e       	mov	r8, r22
    238e:	6a 01       	movw	r12, r20
    2390:	79 01       	movw	r14, r18
    2392:	90 dc       	rcall	.-1760   	; 0x1cb4 <udd_ep_get_job>
    2394:	5c 01       	movw	r10, r24
    2396:	79 2c       	mov	r7, r9
    2398:	77 1c       	adc	r7, r7
    239a:	77 24       	eor	r7, r7
    239c:	77 1c       	adc	r7, r7
    239e:	c9 2d       	mov	r28, r9
    23a0:	cf 70       	andi	r28, 0x0F	; 15
    23a2:	d0 e0       	ldi	r29, 0x00	; 0
    23a4:	cc 0f       	add	r28, r28
    23a6:	dd 1f       	adc	r29, r29
    23a8:	c7 0d       	add	r28, r7
    23aa:	d1 1d       	adc	r29, r1
    23ac:	fe 01       	movw	r30, r28
    23ae:	ee 0f       	add	r30, r30
    23b0:	ff 1f       	adc	r31, r31
    23b2:	ee 0f       	add	r30, r30
    23b4:	ff 1f       	adc	r31, r31
    23b6:	ee 0f       	add	r30, r30
    23b8:	ff 1f       	adc	r31, r31
    23ba:	e0 50       	subi	r30, 0x00	; 0
    23bc:	fe 4d       	sbci	r31, 0xDE	; 222
    23be:	81 89       	ldd	r24, Z+17	; 0x11
    23c0:	80 7c       	andi	r24, 0xC0	; 192
    23c2:	09 f4       	brne	.+2      	; 0x23c6 <udd_ep_run+0x56>
    23c4:	7d c0       	rjmp	.+250    	; 0x24c0 <udd_ep_run+0x150>
    23c6:	fe 01       	movw	r30, r28
    23c8:	ee 0f       	add	r30, r30
    23ca:	ff 1f       	adc	r31, r31
    23cc:	ee 0f       	add	r30, r30
    23ce:	ff 1f       	adc	r31, r31
    23d0:	ee 0f       	add	r30, r30
    23d2:	ff 1f       	adc	r31, r31
    23d4:	e0 50       	subi	r30, 0x00	; 0
    23d6:	fe 4d       	sbci	r31, 0xDE	; 222
    23d8:	81 89       	ldd	r24, Z+17	; 0x11
    23da:	80 7c       	andi	r24, 0xC0	; 192
    23dc:	80 3c       	cpi	r24, 0xC0	; 192
    23de:	61 f0       	breq	.+24     	; 0x23f8 <udd_ep_run+0x88>
    23e0:	fe 01       	movw	r30, r28
    23e2:	ee 0f       	add	r30, r30
    23e4:	ff 1f       	adc	r31, r31
    23e6:	ee 0f       	add	r30, r30
    23e8:	ff 1f       	adc	r31, r31
    23ea:	ee 0f       	add	r30, r30
    23ec:	ff 1f       	adc	r31, r31
    23ee:	e0 50       	subi	r30, 0x00	; 0
    23f0:	fe 4d       	sbci	r31, 0xDE	; 222
    23f2:	81 89       	ldd	r24, Z+17	; 0x11
    23f4:	82 fd       	sbrc	r24, 2
    23f6:	66 c0       	rjmp	.+204    	; 0x24c4 <udd_ep_run+0x154>
    23f8:	8f b7       	in	r24, 0x3f	; 63
    23fa:	f8 94       	cli
    23fc:	f5 01       	movw	r30, r10
    23fe:	90 81       	ld	r25, Z
    2400:	90 ff       	sbrs	r25, 0
    2402:	03 c0       	rjmp	.+6      	; 0x240a <udd_ep_run+0x9a>
    2404:	8f bf       	out	0x3f, r24	; 63
    2406:	71 2c       	mov	r7, r1
    2408:	5e c0       	rjmp	.+188    	; 0x24c6 <udd_ep_run+0x156>
    240a:	f5 01       	movw	r30, r10
    240c:	90 81       	ld	r25, Z
    240e:	91 60       	ori	r25, 0x01	; 1
    2410:	90 83       	st	Z, r25
    2412:	8f bf       	out	0x3f, r24	; 63
    2414:	c1 82       	std	Z+1, r12	; 0x01
    2416:	d2 82       	std	Z+2, r13	; 0x02
    2418:	e3 82       	std	Z+3, r14	; 0x03
    241a:	f4 82       	std	Z+4, r15	; 0x04
    241c:	15 82       	std	Z+5, r1	; 0x05
    241e:	16 82       	std	Z+6, r1	; 0x06
    2420:	07 83       	std	Z+7, r16	; 0x07
    2422:	10 87       	std	Z+8, r17	; 0x08
    2424:	81 10       	cpse	r8, r1
    2426:	06 c0       	rjmp	.+12     	; 0x2434 <udd_ep_run+0xc4>
    2428:	91 e0       	ldi	r25, 0x01	; 1
    242a:	e1 14       	cp	r14, r1
    242c:	f1 04       	cpc	r15, r1
    242e:	19 f0       	breq	.+6      	; 0x2436 <udd_ep_run+0xc6>
    2430:	90 e0       	ldi	r25, 0x00	; 0
    2432:	01 c0       	rjmp	.+2      	; 0x2436 <udd_ep_run+0xc6>
    2434:	91 e0       	ldi	r25, 0x01	; 1
    2436:	f5 01       	movw	r30, r10
    2438:	80 81       	ld	r24, Z
    243a:	90 fb       	bst	r25, 0
    243c:	81 f9       	bld	r24, 1
    243e:	8b 7f       	andi	r24, 0xFB	; 251
    2440:	80 83       	st	Z, r24
    2442:	77 20       	and	r7, r7
    2444:	59 f0       	breq	.+22     	; 0x245c <udd_ep_run+0xec>
    2446:	cc 0f       	add	r28, r28
    2448:	dd 1f       	adc	r29, r29
    244a:	cc 0f       	add	r28, r28
    244c:	dd 1f       	adc	r29, r29
    244e:	cc 0f       	add	r28, r28
    2450:	dd 1f       	adc	r29, r29
    2452:	c0 50       	subi	r28, 0x00	; 0
    2454:	de 4d       	sbci	r29, 0xDE	; 222
    2456:	1e 8a       	std	Y+22, r1	; 0x16
    2458:	1f 8a       	std	Y+23, r1	; 0x17
    245a:	2d c0       	rjmp	.+90     	; 0x24b6 <udd_ep_run+0x146>
    245c:	fe 01       	movw	r30, r28
    245e:	ee 0f       	add	r30, r30
    2460:	ff 1f       	adc	r31, r31
    2462:	ee 0f       	add	r30, r30
    2464:	ff 1f       	adc	r31, r31
    2466:	ee 0f       	add	r30, r30
    2468:	ff 1f       	adc	r31, r31
    246a:	e0 50       	subi	r30, 0x00	; 0
    246c:	fe 4d       	sbci	r31, 0xDE	; 222
    246e:	81 89       	ldd	r24, Z+17	; 0x11
    2470:	80 7c       	andi	r24, 0xC0	; 192
    2472:	80 3c       	cpi	r24, 0xC0	; 192
    2474:	a1 f4       	brne	.+40     	; 0x249e <udd_ep_run+0x12e>
    2476:	ce 01       	movw	r24, r28
    2478:	88 0f       	add	r24, r24
    247a:	99 1f       	adc	r25, r25
    247c:	88 0f       	add	r24, r24
    247e:	99 1f       	adc	r25, r25
    2480:	88 0f       	add	r24, r24
    2482:	99 1f       	adc	r25, r25
    2484:	80 5f       	subi	r24, 0xF0	; 240
    2486:	9d 4d       	sbci	r25, 0xDD	; 221
    2488:	ef db       	rcall	.-2082   	; 0x1c68 <udd_ep_get_size>
    248a:	bc 01       	movw	r22, r24
    248c:	c7 01       	movw	r24, r14
    248e:	60 d2       	rcall	.+1216   	; 0x2950 <__udivmodhi4>
    2490:	89 2b       	or	r24, r25
    2492:	29 f0       	breq	.+10     	; 0x249e <udd_ep_run+0x12e>
    2494:	f5 01       	movw	r30, r10
    2496:	80 81       	ld	r24, Z
    2498:	8e 7f       	andi	r24, 0xFE	; 254
    249a:	80 83       	st	Z, r24
    249c:	14 c0       	rjmp	.+40     	; 0x24c6 <udd_ep_run+0x156>
    249e:	cc 0f       	add	r28, r28
    24a0:	dd 1f       	adc	r29, r29
    24a2:	cc 0f       	add	r28, r28
    24a4:	dd 1f       	adc	r29, r29
    24a6:	cc 0f       	add	r28, r28
    24a8:	dd 1f       	adc	r29, r29
    24aa:	c0 50       	subi	r28, 0x00	; 0
    24ac:	de 4d       	sbci	r29, 0xDE	; 222
    24ae:	1a 8a       	std	Y+18, r1	; 0x12
    24b0:	1b 8a       	std	Y+19, r1	; 0x13
    24b2:	1e 8a       	std	Y+22, r1	; 0x16
    24b4:	1f 8a       	std	Y+23, r1	; 0x17
    24b6:	89 2d       	mov	r24, r9
    24b8:	87 dc       	rcall	.-1778   	; 0x1dc8 <udd_ep_trans_complet>
    24ba:	77 24       	eor	r7, r7
    24bc:	73 94       	inc	r7
    24be:	03 c0       	rjmp	.+6      	; 0x24c6 <udd_ep_run+0x156>
    24c0:	71 2c       	mov	r7, r1
    24c2:	01 c0       	rjmp	.+2      	; 0x24c6 <udd_ep_run+0x156>
    24c4:	71 2c       	mov	r7, r1
    24c6:	87 2d       	mov	r24, r7
    24c8:	df 91       	pop	r29
    24ca:	cf 91       	pop	r28
    24cc:	1f 91       	pop	r17
    24ce:	0f 91       	pop	r16
    24d0:	ff 90       	pop	r15
    24d2:	ef 90       	pop	r14
    24d4:	df 90       	pop	r13
    24d6:	cf 90       	pop	r12
    24d8:	bf 90       	pop	r11
    24da:	af 90       	pop	r10
    24dc:	9f 90       	pop	r9
    24de:	8f 90       	pop	r8
    24e0:	7f 90       	pop	r7
    24e2:	08 95       	ret

000024e4 <udd_ep_abort>:
    24e4:	ff 92       	push	r15
    24e6:	0f 93       	push	r16
    24e8:	1f 93       	push	r17
    24ea:	cf 93       	push	r28
    24ec:	df 93       	push	r29
    24ee:	18 2f       	mov	r17, r24
    24f0:	f8 2e       	mov	r15, r24
    24f2:	ff 1c       	adc	r15, r15
    24f4:	ff 24       	eor	r15, r15
    24f6:	ff 1c       	adc	r15, r15
    24f8:	c8 2f       	mov	r28, r24
    24fa:	cf 70       	andi	r28, 0x0F	; 15
    24fc:	d0 e0       	ldi	r29, 0x00	; 0
    24fe:	cc 0f       	add	r28, r28
    2500:	dd 1f       	adc	r29, r29
    2502:	cf 0d       	add	r28, r15
    2504:	d1 1d       	adc	r29, r1
    2506:	d6 db       	rcall	.-2132   	; 0x1cb4 <udd_ep_get_job>
    2508:	dc 01       	movw	r26, r24
    250a:	fe 01       	movw	r30, r28
    250c:	ee 0f       	add	r30, r30
    250e:	ff 1f       	adc	r31, r31
    2510:	ee 0f       	add	r30, r30
    2512:	ff 1f       	adc	r31, r31
    2514:	ee 0f       	add	r30, r30
    2516:	ff 1f       	adc	r31, r31
    2518:	e0 5f       	subi	r30, 0xF0	; 240
    251a:	fd 4d       	sbci	r31, 0xDD	; 221
    251c:	02 e0       	ldi	r16, 0x02	; 2
    251e:	05 93       	las	Z, r16
    2520:	8c 91       	ld	r24, X
    2522:	80 ff       	sbrs	r24, 0
    2524:	22 c0       	rjmp	.+68     	; 0x256a <udd_ep_abort+0x86>
    2526:	8e 7f       	andi	r24, 0xFE	; 254
    2528:	8c 93       	st	X, r24
    252a:	17 96       	adiw	r26, 0x07	; 7
    252c:	ed 91       	ld	r30, X+
    252e:	fc 91       	ld	r31, X
    2530:	18 97       	sbiw	r26, 0x08	; 8
    2532:	30 97       	sbiw	r30, 0x00	; 0
    2534:	d1 f0       	breq	.+52     	; 0x256a <udd_ep_abort+0x86>
    2536:	ff 20       	and	r15, r15
    2538:	59 f0       	breq	.+22     	; 0x2550 <udd_ep_abort+0x6c>
    253a:	cc 0f       	add	r28, r28
    253c:	dd 1f       	adc	r29, r29
    253e:	cc 0f       	add	r28, r28
    2540:	dd 1f       	adc	r29, r29
    2542:	cc 0f       	add	r28, r28
    2544:	dd 1f       	adc	r29, r29
    2546:	c0 50       	subi	r28, 0x00	; 0
    2548:	de 4d       	sbci	r29, 0xDE	; 222
    254a:	6e 89       	ldd	r22, Y+22	; 0x16
    254c:	7f 89       	ldd	r23, Y+23	; 0x17
    254e:	0a c0       	rjmp	.+20     	; 0x2564 <udd_ep_abort+0x80>
    2550:	cc 0f       	add	r28, r28
    2552:	dd 1f       	adc	r29, r29
    2554:	cc 0f       	add	r28, r28
    2556:	dd 1f       	adc	r29, r29
    2558:	cc 0f       	add	r28, r28
    255a:	dd 1f       	adc	r29, r29
    255c:	c0 50       	subi	r28, 0x00	; 0
    255e:	de 4d       	sbci	r29, 0xDE	; 222
    2560:	6a 89       	ldd	r22, Y+18	; 0x12
    2562:	7b 89       	ldd	r23, Y+19	; 0x13
    2564:	41 2f       	mov	r20, r17
    2566:	81 e0       	ldi	r24, 0x01	; 1
    2568:	09 95       	icall
    256a:	df 91       	pop	r29
    256c:	cf 91       	pop	r28
    256e:	1f 91       	pop	r17
    2570:	0f 91       	pop	r16
    2572:	ff 90       	pop	r15
    2574:	08 95       	ret

00002576 <udd_ep_free>:
    2576:	cf 93       	push	r28
    2578:	c8 2f       	mov	r28, r24
    257a:	b4 df       	rcall	.-152    	; 0x24e4 <udd_ep_abort>
    257c:	ec 2f       	mov	r30, r28
    257e:	ef 70       	andi	r30, 0x0F	; 15
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	ee 0f       	add	r30, r30
    2584:	ff 1f       	adc	r31, r31
    2586:	8c 2f       	mov	r24, r28
    2588:	cc 0f       	add	r28, r28
    258a:	99 0b       	sbc	r25, r25
    258c:	88 27       	eor	r24, r24
    258e:	99 0f       	add	r25, r25
    2590:	88 1f       	adc	r24, r24
    2592:	99 27       	eor	r25, r25
    2594:	e8 0f       	add	r30, r24
    2596:	f9 1f       	adc	r31, r25
    2598:	ee 0f       	add	r30, r30
    259a:	ff 1f       	adc	r31, r31
    259c:	ee 0f       	add	r30, r30
    259e:	ff 1f       	adc	r31, r31
    25a0:	ee 0f       	add	r30, r30
    25a2:	ff 1f       	adc	r31, r31
    25a4:	e0 50       	subi	r30, 0x00	; 0
    25a6:	fe 4d       	sbci	r31, 0xDE	; 222
    25a8:	11 8a       	std	Z+17, r1	; 0x11
    25aa:	cf 91       	pop	r28
    25ac:	08 95       	ret

000025ae <udd_ep_set_halt>:
    25ae:	0f 93       	push	r16
    25b0:	e8 2f       	mov	r30, r24
    25b2:	ef 70       	andi	r30, 0x0F	; 15
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	ee 0f       	add	r30, r30
    25b8:	ff 1f       	adc	r31, r31
    25ba:	28 2f       	mov	r18, r24
    25bc:	08 2e       	mov	r0, r24
    25be:	00 0c       	add	r0, r0
    25c0:	33 0b       	sbc	r19, r19
    25c2:	22 27       	eor	r18, r18
    25c4:	33 0f       	add	r19, r19
    25c6:	22 1f       	adc	r18, r18
    25c8:	33 27       	eor	r19, r19
    25ca:	e2 0f       	add	r30, r18
    25cc:	f3 1f       	adc	r31, r19
    25ce:	df 01       	movw	r26, r30
    25d0:	aa 0f       	add	r26, r26
    25d2:	bb 1f       	adc	r27, r27
    25d4:	aa 0f       	add	r26, r26
    25d6:	bb 1f       	adc	r27, r27
    25d8:	aa 0f       	add	r26, r26
    25da:	bb 1f       	adc	r27, r27
    25dc:	a0 50       	subi	r26, 0x00	; 0
    25de:	be 4d       	sbci	r27, 0xDE	; 222
    25e0:	51 96       	adiw	r26, 0x11	; 17
    25e2:	9c 91       	ld	r25, X
    25e4:	51 97       	sbiw	r26, 0x11	; 17
    25e6:	94 60       	ori	r25, 0x04	; 4
    25e8:	51 96       	adiw	r26, 0x11	; 17
    25ea:	9c 93       	st	X, r25
    25ec:	ee 0f       	add	r30, r30
    25ee:	ff 1f       	adc	r31, r31
    25f0:	ee 0f       	add	r30, r30
    25f2:	ff 1f       	adc	r31, r31
    25f4:	ee 0f       	add	r30, r30
    25f6:	ff 1f       	adc	r31, r31
    25f8:	e0 5f       	subi	r30, 0xF0	; 240
    25fa:	fd 4d       	sbci	r31, 0xDD	; 221
    25fc:	01 e0       	ldi	r16, 0x01	; 1
    25fe:	06 93       	lac	Z, r16
    2600:	71 df       	rcall	.-286    	; 0x24e4 <udd_ep_abort>
    2602:	81 e0       	ldi	r24, 0x01	; 1
    2604:	0f 91       	pop	r16
    2606:	08 95       	ret

00002608 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2608:	1f 92       	push	r1
    260a:	0f 92       	push	r0
    260c:	0f b6       	in	r0, 0x3f	; 63
    260e:	0f 92       	push	r0
    2610:	11 24       	eor	r1, r1
    2612:	0f 93       	push	r16
    2614:	2f 93       	push	r18
    2616:	3f 93       	push	r19
    2618:	4f 93       	push	r20
    261a:	5f 93       	push	r21
    261c:	6f 93       	push	r22
    261e:	7f 93       	push	r23
    2620:	8f 93       	push	r24
    2622:	9f 93       	push	r25
    2624:	af 93       	push	r26
    2626:	bf 93       	push	r27
    2628:	ef 93       	push	r30
    262a:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    262c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2630:	88 23       	and	r24, r24
    2632:	44 f4       	brge	.+16     	; 0x2644 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    2634:	80 e8       	ldi	r24, 0x80	; 128
    2636:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    263a:	0e 94 8e 09 	call	0x131c	; 0x131c <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    263e:	0e 94 87 01 	call	0x30e	; 0x30e <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2642:	8a c0       	rjmp	.+276    	; 0x2758 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2644:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2648:	82 ff       	sbrs	r24, 2
    264a:	20 c0       	rjmp	.+64     	; 0x268c <__vector_125+0x84>
		udd_ack_underflow_event();
    264c:	84 e0       	ldi	r24, 0x04	; 4
    264e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2652:	80 91 18 22 	lds	r24, 0x2218	; 0x802218 <udd_sram+0x18>
    2656:	86 ff       	sbrs	r24, 6
    2658:	7f c0       	rjmp	.+254    	; 0x2758 <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    265a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    265e:	81 fd       	sbrc	r24, 1
    2660:	7b c0       	rjmp	.+246    	; 0x2758 <__vector_125+0x150>
    2662:	43 db       	rcall	.-2426   	; 0x1cea <udd_ctrl_interrupt_tc_setup>
    2664:	81 11       	cpse	r24, r1
    2666:	78 c0       	rjmp	.+240    	; 0x2758 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2668:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    266c:	81 30       	cpi	r24, 0x01	; 1
    266e:	11 f4       	brne	.+4      	; 0x2674 <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2670:	79 da       	rcall	.-2830   	; 0x1b64 <udd_ctrl_send_zlp_in>
    2672:	72 c0       	rjmp	.+228    	; 0x2758 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2674:	84 30       	cpi	r24, 0x04	; 4
    2676:	09 f0       	breq	.+2      	; 0x267a <__vector_125+0x72>
    2678:	6f c0       	rjmp	.+222    	; 0x2758 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    267a:	e9 e1       	ldi	r30, 0x19	; 25
    267c:	f2 e2       	ldi	r31, 0x22	; 34
    267e:	04 e0       	ldi	r16, 0x04	; 4
    2680:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2682:	e1 e1       	ldi	r30, 0x11	; 17
    2684:	f2 e2       	ldi	r31, 0x22	; 34
    2686:	04 e0       	ldi	r16, 0x04	; 4
    2688:	05 93       	las	Z, r16
    268a:	66 c0       	rjmp	.+204    	; 0x2758 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    268c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2690:	81 ff       	sbrs	r24, 1
    2692:	5d c0       	rjmp	.+186    	; 0x274e <__vector_125+0x146>
		udd_ack_overflow_event();
    2694:	82 e0       	ldi	r24, 0x02	; 2
    2696:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    269a:	80 91 10 22 	lds	r24, 0x2210	; 0x802210 <udd_sram+0x10>
    269e:	86 ff       	sbrs	r24, 6
    26a0:	5b c0       	rjmp	.+182    	; 0x2758 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    26a2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    26a6:	81 fd       	sbrc	r24, 1
    26a8:	57 c0       	rjmp	.+174    	; 0x2758 <__vector_125+0x150>
    26aa:	1f db       	rcall	.-2498   	; 0x1cea <udd_ctrl_interrupt_tc_setup>
    26ac:	81 11       	cpse	r24, r1
    26ae:	54 c0       	rjmp	.+168    	; 0x2758 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    26b0:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    26b4:	82 30       	cpi	r24, 0x02	; 2
    26b6:	41 f4       	brne	.+16     	; 0x26c8 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    26b8:	84 e0       	ldi	r24, 0x04	; 4
    26ba:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    26be:	e0 e1       	ldi	r30, 0x10	; 16
    26c0:	f2 e2       	ldi	r31, 0x22	; 34
    26c2:	02 e0       	ldi	r16, 0x02	; 2
    26c4:	06 93       	lac	Z, r16
    26c6:	48 c0       	rjmp	.+144    	; 0x2758 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    26c8:	83 30       	cpi	r24, 0x03	; 3
    26ca:	09 f0       	breq	.+2      	; 0x26ce <__vector_125+0xc6>
    26cc:	45 c0       	rjmp	.+138    	; 0x2758 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    26ce:	e9 e1       	ldi	r30, 0x19	; 25
    26d0:	f2 e2       	ldi	r31, 0x22	; 34
    26d2:	04 e0       	ldi	r16, 0x04	; 4
    26d4:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    26d6:	e1 e1       	ldi	r30, 0x11	; 17
    26d8:	f2 e2       	ldi	r31, 0x22	; 34
    26da:	04 e0       	ldi	r16, 0x04	; 4
    26dc:	05 93       	las	Z, r16
    26de:	3c c0       	rjmp	.+120    	; 0x2758 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    26e0:	80 e1       	ldi	r24, 0x10	; 16
    26e2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    26e6:	81 e0       	ldi	r24, 0x01	; 1
    26e8:	fd de       	rcall	.-518    	; 0x24e4 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    26ea:	81 e8       	ldi	r24, 0x81	; 129
    26ec:	fb de       	rcall	.-522    	; 0x24e4 <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    26ee:	82 e0       	ldi	r24, 0x02	; 2
    26f0:	f9 de       	rcall	.-526    	; 0x24e4 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    26f2:	82 e8       	ldi	r24, 0x82	; 130
    26f4:	f7 de       	rcall	.-530    	; 0x24e4 <udd_ep_abort>
		}
#endif
		udc_reset();
    26f6:	0e 94 69 09 	call	0x12d2	; 0x12d2 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    26fa:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    26fe:	e0 e0       	ldi	r30, 0x00	; 0
    2700:	f2 e2       	ldi	r31, 0x22	; 34
    2702:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    2704:	96 e0       	ldi	r25, 0x06	; 6
    2706:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2708:	83 e4       	ldi	r24, 0x43	; 67
    270a:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    270c:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    270e:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2710:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2712:	8b eb       	ldi	r24, 0xBB	; 187
    2714:	91 e2       	ldi	r25, 0x21	; 33
    2716:	84 8b       	std	Z+20, r24	; 0x14
    2718:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    271a:	ef d9       	rcall	.-3106   	; 0x1afa <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    271c:	1d c0       	rjmp	.+58     	; 0x2758 <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    271e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2722:	86 ff       	sbrs	r24, 6
    2724:	08 c0       	rjmp	.+16     	; 0x2736 <__vector_125+0x12e>
		udd_ack_suspend_event();
    2726:	80 e4       	ldi	r24, 0x40	; 64
    2728:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    272c:	80 e0       	ldi	r24, 0x00	; 0
    272e:	bc d9       	rcall	.-3208   	; 0x1aa8 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2730:	0e 94 85 01 	call	0x30a	; 0x30a <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2734:	11 c0       	rjmp	.+34     	; 0x2758 <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    2736:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    273a:	85 ff       	sbrs	r24, 5
    273c:	0d c0       	rjmp	.+26     	; 0x2758 <__vector_125+0x150>
		udd_ack_resume_event();
    273e:	80 e2       	ldi	r24, 0x20	; 32
    2740:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2744:	81 e0       	ldi	r24, 0x01	; 1
    2746:	b0 d9       	rcall	.-3232   	; 0x1aa8 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2748:	0e 94 86 01 	call	0x30c	; 0x30c <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    274c:	05 c0       	rjmp	.+10     	; 0x2758 <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    274e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2752:	84 fd       	sbrc	r24, 4
    2754:	c5 cf       	rjmp	.-118    	; 0x26e0 <__vector_125+0xd8>
    2756:	e3 cf       	rjmp	.-58     	; 0x271e <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2758:	ff 91       	pop	r31
    275a:	ef 91       	pop	r30
    275c:	bf 91       	pop	r27
    275e:	af 91       	pop	r26
    2760:	9f 91       	pop	r25
    2762:	8f 91       	pop	r24
    2764:	7f 91       	pop	r23
    2766:	6f 91       	pop	r22
    2768:	5f 91       	pop	r21
    276a:	4f 91       	pop	r20
    276c:	3f 91       	pop	r19
    276e:	2f 91       	pop	r18
    2770:	0f 91       	pop	r16
    2772:	0f 90       	pop	r0
    2774:	0f be       	out	0x3f, r0	; 63
    2776:	0f 90       	pop	r0
    2778:	1f 90       	pop	r1
    277a:	18 95       	reti

0000277c <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    277c:	1f 92       	push	r1
    277e:	0f 92       	push	r0
    2780:	0f b6       	in	r0, 0x3f	; 63
    2782:	0f 92       	push	r0
    2784:	11 24       	eor	r1, r1
    2786:	0f 93       	push	r16
    2788:	1f 93       	push	r17
    278a:	2f 93       	push	r18
    278c:	3f 93       	push	r19
    278e:	4f 93       	push	r20
    2790:	5f 93       	push	r21
    2792:	6f 93       	push	r22
    2794:	7f 93       	push	r23
    2796:	8f 93       	push	r24
    2798:	9f 93       	push	r25
    279a:	af 93       	push	r26
    279c:	bf 93       	push	r27
    279e:	cf 93       	push	r28
    27a0:	df 93       	push	r29
    27a2:	ef 93       	push	r30
    27a4:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    27a6:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    27aa:	81 fd       	sbrc	r24, 1
    27ac:	03 c0       	rjmp	.+6      	; 0x27b4 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    27ae:	9d da       	rcall	.-2758   	; 0x1cea <udd_ctrl_interrupt_tc_setup>
    27b0:	81 11       	cpse	r24, r1
    27b2:	b9 c0       	rjmp	.+370    	; 0x2926 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    27b4:	82 e0       	ldi	r24, 0x02	; 2
    27b6:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    27ba:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    27be:	81 95       	neg	r24
    27c0:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    27c2:	e0 e1       	ldi	r30, 0x10	; 16
    27c4:	f2 e2       	ldi	r31, 0x22	; 34
    27c6:	e8 1b       	sub	r30, r24
    27c8:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    27ca:	20 81       	ld	r18, Z
    27cc:	31 81       	ldd	r19, Z+1	; 0x01
    27ce:	20 51       	subi	r18, 0x10	; 16
    27d0:	32 42       	sbci	r19, 0x22	; 34
    27d2:	36 95       	lsr	r19
    27d4:	27 95       	ror	r18
    27d6:	36 95       	lsr	r19
    27d8:	27 95       	ror	r18
    27da:	36 95       	lsr	r19
    27dc:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    27de:	82 2f       	mov	r24, r18
    27e0:	86 95       	lsr	r24
    27e2:	20 fd       	sbrc	r18, 0
    27e4:	02 c0       	rjmp	.+4      	; 0x27ea <__vector_126+0x6e>
    27e6:	90 e0       	ldi	r25, 0x00	; 0
    27e8:	01 c0       	rjmp	.+2      	; 0x27ec <__vector_126+0x70>
    27ea:	90 e8       	ldi	r25, 0x80	; 128
    27ec:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    27ee:	e8 2f       	mov	r30, r24
    27f0:	ef 70       	andi	r30, 0x0F	; 15
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	ee 0f       	add	r30, r30
    27f6:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    27f8:	28 2f       	mov	r18, r24
    27fa:	08 2e       	mov	r0, r24
    27fc:	00 0c       	add	r0, r0
    27fe:	33 0b       	sbc	r19, r19
    2800:	22 27       	eor	r18, r18
    2802:	33 0f       	add	r19, r19
    2804:	22 1f       	adc	r18, r18
    2806:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2808:	e2 0f       	add	r30, r18
    280a:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    280c:	df 01       	movw	r26, r30
    280e:	aa 0f       	add	r26, r26
    2810:	bb 1f       	adc	r27, r27
    2812:	aa 0f       	add	r26, r26
    2814:	bb 1f       	adc	r27, r27
    2816:	aa 0f       	add	r26, r26
    2818:	bb 1f       	adc	r27, r27
    281a:	a0 5f       	subi	r26, 0xF0	; 240
    281c:	bd 4d       	sbci	r27, 0xDD	; 221
    281e:	9c 91       	ld	r25, X
    2820:	95 ff       	sbrs	r25, 5
    2822:	81 c0       	rjmp	.+258    	; 0x2926 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2824:	fd 01       	movw	r30, r26
    2826:	00 e2       	ldi	r16, 0x20	; 32
    2828:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    282a:	81 11       	cpse	r24, r1
    282c:	77 c0       	rjmp	.+238    	; 0x291c <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    282e:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2832:	84 30       	cpi	r24, 0x04	; 4
    2834:	19 f4       	brne	.+6      	; 0x283c <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2836:	a4 d9       	rcall	.-3256   	; 0x1b80 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2838:	60 d9       	rcall	.-3392   	; 0x1afa <udd_ctrl_init>
    283a:	75 c0       	rjmp	.+234    	; 0x2926 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    283c:	00 91 12 22 	lds	r16, 0x2212	; 0x802212 <udd_sram+0x12>
    2840:	10 91 13 22 	lds	r17, 0x2213	; 0x802213 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2844:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0xa>
    2848:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0xb>
    284c:	c0 91 fb 21 	lds	r28, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2850:	d0 91 fc 21 	lds	r29, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2854:	9e 01       	movw	r18, r28
    2856:	20 0f       	add	r18, r16
    2858:	31 1f       	adc	r19, r17
    285a:	82 17       	cp	r24, r18
    285c:	93 07       	cpc	r25, r19
    285e:	18 f4       	brcc	.+6      	; 0x2866 <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2860:	8c 01       	movw	r16, r24
    2862:	0c 1b       	sub	r16, r28
    2864:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2866:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x8>
    286a:	90 91 5f 24 	lds	r25, 0x245F	; 0x80245f <udd_g_ctrlreq+0x9>
    286e:	a8 01       	movw	r20, r16
    2870:	6b eb       	ldi	r22, 0xBB	; 187
    2872:	71 e2       	ldi	r23, 0x21	; 33
    2874:	8c 0f       	add	r24, r28
    2876:	9d 1f       	adc	r25, r29
    2878:	85 d0       	rcall	.+266    	; 0x2984 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    287a:	c0 0f       	add	r28, r16
    287c:	d1 1f       	adc	r29, r17
    287e:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2882:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2886:	00 34       	cpi	r16, 0x40	; 64
    2888:	11 05       	cpc	r17, r1
    288a:	69 f4       	brne	.+26     	; 0x28a6 <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    288c:	80 91 fd 21 	lds	r24, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2890:	90 91 fe 21 	lds	r25, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2894:	8c 0f       	add	r24, r28
    2896:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2898:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x6>
    289c:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x7>
    28a0:	82 17       	cp	r24, r18
    28a2:	93 07       	cpc	r25, r19
    28a4:	80 f0       	brcs	.+32     	; 0x28c6 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    28a6:	e6 e5       	ldi	r30, 0x56	; 86
    28a8:	f4 e2       	ldi	r31, 0x24	; 36
    28aa:	c2 87       	std	Z+10, r28	; 0x0a
    28ac:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    28ae:	06 84       	ldd	r0, Z+14	; 0x0e
    28b0:	f7 85       	ldd	r31, Z+15	; 0x0f
    28b2:	e0 2d       	mov	r30, r0
    28b4:	30 97       	sbiw	r30, 0x00	; 0
    28b6:	29 f0       	breq	.+10     	; 0x28c2 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    28b8:	09 95       	icall
    28ba:	81 11       	cpse	r24, r1
    28bc:	02 c0       	rjmp	.+4      	; 0x28c2 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    28be:	44 d9       	rcall	.-3448   	; 0x1b48 <udd_ctrl_stall_data>
    28c0:	32 c0       	rjmp	.+100    	; 0x2926 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    28c2:	50 d9       	rcall	.-3424   	; 0x1b64 <udd_ctrl_send_zlp_in>
    28c4:	30 c0       	rjmp	.+96     	; 0x2926 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    28c6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0xa>
    28ca:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0xb>
    28ce:	c8 17       	cp	r28, r24
    28d0:	d9 07       	cpc	r29, r25
    28d2:	f9 f4       	brne	.+62     	; 0x2912 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    28d4:	e0 91 64 24 	lds	r30, 0x2464	; 0x802464 <udd_g_ctrlreq+0xe>
    28d8:	f0 91 65 24 	lds	r31, 0x2465	; 0x802465 <udd_g_ctrlreq+0xf>
    28dc:	30 97       	sbiw	r30, 0x00	; 0
    28de:	11 f4       	brne	.+4      	; 0x28e4 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    28e0:	33 d9       	rcall	.-3482   	; 0x1b48 <udd_ctrl_stall_data>
    28e2:	21 c0       	rjmp	.+66     	; 0x2926 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    28e4:	09 95       	icall
    28e6:	81 11       	cpse	r24, r1
    28e8:	02 c0       	rjmp	.+4      	; 0x28ee <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    28ea:	2e d9       	rcall	.-3492   	; 0x1b48 <udd_ctrl_stall_data>
    28ec:	1c c0       	rjmp	.+56     	; 0x2926 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    28ee:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    28f2:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    28f6:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    28fa:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    28fe:	82 0f       	add	r24, r18
    2900:	93 1f       	adc	r25, r19
    2902:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2906:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    290a:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    290e:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2912:	e0 e1       	ldi	r30, 0x10	; 16
    2914:	f2 e2       	ldi	r31, 0x22	; 34
    2916:	02 e0       	ldi	r16, 0x02	; 2
    2918:	06 93       	lac	Z, r16
    291a:	05 c0       	rjmp	.+10     	; 0x2926 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    291c:	80 38       	cpi	r24, 0x80	; 128
    291e:	11 f4       	brne	.+4      	; 0x2924 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2920:	37 d9       	rcall	.-3474   	; 0x1b90 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2922:	01 c0       	rjmp	.+2      	; 0x2926 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2924:	51 da       	rcall	.-2910   	; 0x1dc8 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2926:	ff 91       	pop	r31
    2928:	ef 91       	pop	r30
    292a:	df 91       	pop	r29
    292c:	cf 91       	pop	r28
    292e:	bf 91       	pop	r27
    2930:	af 91       	pop	r26
    2932:	9f 91       	pop	r25
    2934:	8f 91       	pop	r24
    2936:	7f 91       	pop	r23
    2938:	6f 91       	pop	r22
    293a:	5f 91       	pop	r21
    293c:	4f 91       	pop	r20
    293e:	3f 91       	pop	r19
    2940:	2f 91       	pop	r18
    2942:	1f 91       	pop	r17
    2944:	0f 91       	pop	r16
    2946:	0f 90       	pop	r0
    2948:	0f be       	out	0x3f, r0	; 63
    294a:	0f 90       	pop	r0
    294c:	1f 90       	pop	r1
    294e:	18 95       	reti

00002950 <__udivmodhi4>:
    2950:	aa 1b       	sub	r26, r26
    2952:	bb 1b       	sub	r27, r27
    2954:	51 e1       	ldi	r21, 0x11	; 17
    2956:	07 c0       	rjmp	.+14     	; 0x2966 <__udivmodhi4_ep>

00002958 <__udivmodhi4_loop>:
    2958:	aa 1f       	adc	r26, r26
    295a:	bb 1f       	adc	r27, r27
    295c:	a6 17       	cp	r26, r22
    295e:	b7 07       	cpc	r27, r23
    2960:	10 f0       	brcs	.+4      	; 0x2966 <__udivmodhi4_ep>
    2962:	a6 1b       	sub	r26, r22
    2964:	b7 0b       	sbc	r27, r23

00002966 <__udivmodhi4_ep>:
    2966:	88 1f       	adc	r24, r24
    2968:	99 1f       	adc	r25, r25
    296a:	5a 95       	dec	r21
    296c:	a9 f7       	brne	.-22     	; 0x2958 <__udivmodhi4_loop>
    296e:	80 95       	com	r24
    2970:	90 95       	com	r25
    2972:	bc 01       	movw	r22, r24
    2974:	cd 01       	movw	r24, r26
    2976:	08 95       	ret

00002978 <__tablejump2__>:
    2978:	ee 0f       	add	r30, r30
    297a:	ff 1f       	adc	r31, r31
    297c:	05 90       	lpm	r0, Z+
    297e:	f4 91       	lpm	r31, Z
    2980:	e0 2d       	mov	r30, r0
    2982:	09 94       	ijmp

00002984 <memcpy>:
    2984:	fb 01       	movw	r30, r22
    2986:	dc 01       	movw	r26, r24
    2988:	02 c0       	rjmp	.+4      	; 0x298e <memcpy+0xa>
    298a:	01 90       	ld	r0, Z+
    298c:	0d 92       	st	X+, r0
    298e:	41 50       	subi	r20, 0x01	; 1
    2990:	50 40       	sbci	r21, 0x00	; 0
    2992:	d8 f7       	brcc	.-10     	; 0x298a <memcpy+0x6>
    2994:	08 95       	ret

00002996 <_exit>:
    2996:	f8 94       	cli

00002998 <__stop_program>:
    2998:	ff cf       	rjmp	.-2      	; 0x2998 <__stop_program>
