
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-2421B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3587503 heartbeat IPC: 2.78745 cumulative IPC: 2.78745 (Simulation time: 0 hr 17 min 39 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3587503 (Simulation time: 0 hr 17 min 39 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15315029 heartbeat IPC: 0.852695 cumulative IPC: 0.852695 (Simulation time: 0 hr 39 min 13 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 27065656 heartbeat IPC: 0.851018 cumulative IPC: 0.851856 (Simulation time: 1 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 38774931 heartbeat IPC: 0.854024 cumulative IPC: 0.852577 (Simulation time: 1 hr 22 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 50490982 heartbeat IPC: 0.85353 cumulative IPC: 0.852815 (Simulation time: 1 hr 43 min 6 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 63327570 heartbeat IPC: 0.779023 cumulative IPC: 0.836959 (Simulation time: 2 hr 0 min 18 sec) 
Finished CPU 0 instructions: 50000001 cycles: 59740067 cumulative IPC: 0.836959 (Simulation time: 2 hr 0 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.836959 instructions: 50000001 cycles: 59740067
ITLB TOTAL     ACCESS:    6955454  HIT:    6955394  MISS:         60  HIT %:    99.9991  MISS %: 0.000862632   MPKI: 0.0012
ITLB LOAD TRANSLATION ACCESS:    6955454  HIT:    6955394  MISS:         60  HIT %:    99.9991  MISS %: 0.000862632   MPKI: 0.0012
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 352.4 cycles
ITLB RQ	ACCESS:    8547184	FORWARD:          0	MERGED:    1591718	TO_CACHE:    6955466

DTLB TOTAL     ACCESS:   13435859  HIT:   11216771  MISS:    2219088  HIT %:    83.4838  MISS %:    16.5162   MPKI: 44.3818
DTLB LOAD TRANSLATION ACCESS:   13435859  HIT:   11216771  MISS:    2219088  HIT %:    83.4838  MISS %:    16.5162   MPKI: 44.3818
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.1597 cycles
DTLB RQ	ACCESS:   18899086	FORWARD:          0	MERGED:    5252147	TO_CACHE:   13646939

STLB TOTAL     ACCESS:    2219148  HIT:    2216090  MISS:       3058  HIT %:    99.8622  MISS %:   0.137801   MPKI: 0.06116
STLB LOAD TRANSLATION ACCESS:    2219148  HIT:    2216090  MISS:       3058  HIT %:    99.8622  MISS %:   0.137801   MPKI: 0.06116
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 596.748 cycles
STLB RQ	ACCESS:    2219148	FORWARD:          0	MERGED:          0	TO_CACHE:    2219148

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   18778484  HIT:   14766941  MISS:    4011543  HIT %:    78.6376  MISS %:    21.3624   MPKI: 80.2309
L1D LOAD      ACCESS:   14510905  HIT:   10818485  MISS:    3692420  HIT %:    74.5542  MISS %:    25.4458   MPKI: 73.8484
L1D RFO       ACCESS:    4267579  HIT:    3948456  MISS:     319123  HIT %:    92.5222  MISS %:    7.47785   MPKI: 6.38246
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 31.248 cycles
L1D RQ	ACCESS:   18616589	FORWARD:          0	MERGED:    4003194	TO_CACHE:   14602234
L1D WQ	ACCESS:    4319711	FORWARD:      11161	MERGED:      22859	TO_CACHE:    4296852

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    7990914  HIT:    6901157  MISS:    1089757  HIT %:    86.3625  MISS %:    13.6375   MPKI: 21.7951
L1I LOAD      ACCESS:    7990914  HIT:    6901157  MISS:    1089757  HIT %:    86.3625  MISS %:    13.6375   MPKI: 21.7951
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.2567 cycles
L1I RQ	ACCESS:   12115075	FORWARD:          0	MERGED:    3567891	TO_CACHE:    8547184

BTB TOTAL     ACCESS:     280550  HIT:     262606  MISS:      17944  HIT %:     93.604  MISS %:    6.39601   MPKI: 0.35888
BTB BRANCH_DIRECT_JUMP	ACCESS:      48856  HIT:      48796  MISS:         60
BTB BRANCH_INDIRECT	ACCESS:      10100  HIT:      10021  MISS:         79
BTB BRANCH_CONDITIONAL	ACCESS:     122188  HIT:     121715  MISS:        473
BTB BRANCH_DIRECT_CALL	ACCESS:      49700  HIT:      49036  MISS:        664
BTB BRANCH_INDIRECT_CALL	ACCESS:          3  HIT:          0  MISS:          3
BTB BRANCH_RETURN	ACCESS:      49703  HIT:      33038  MISS:      16665
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5433419  HIT:    5109096  MISS:     324323  HIT %:     94.031  MISS %:    5.96904   MPKI: 6.48646
L2C LOAD      ACCESS:    4765161  HIT:    4469848  MISS:     295313  HIT %:    93.8027  MISS %:    6.19734   MPKI: 5.90626
L2C DATA LOAD MPKI: 5.87596
L2C INSTRUCTION LOAD MPKI: 0.0303
L2C RFO       ACCESS:     318948  HIT:     293899  MISS:      25049  HIT %:    92.1464  MISS %:    7.85363   MPKI: 0.50098
L2C WRITEBACK ACCESS:     344839  HIT:     344815  MISS:         24  HIT %:     99.993  MISS %: 0.00695977   MPKI: 0.00048
L2C LOAD TRANSLATION ACCESS:       4471  HIT:        534  MISS:       3937  HIT %:    11.9436  MISS %:    88.0564   MPKI: 0.07874
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 196.789 cycles
L2C RQ	ACCESS:    5105771	FORWARD:          0	MERGED:          0	TO_CACHE:    5088580
L2C WQ	ACCESS:     344839	FORWARD:      17191	MERGED:          0	TO_CACHE:     344839

L2C Instructions Evicting Data 1489
L2C Translations Evicting Data 3868
L2C Data Evicting Data 313387
L2C Instructions Evicting Instructions 16
L2C Translations Evicting Instructions 16
L2C Data Evicting Instructions 1634
L2C Instructions Evicting Translations 10
L2C Translations Evicting Translations 53
L2C Data Evicting Translations 3826
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 LOAD TRANSLATION ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 LOAD TRANSLATION ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     357116  HIT:     180964  MISS:     176152  HIT %:    50.6737  MISS %:    49.3263   MPKI: 3.52304
LLC LOAD      ACCESS:     295313  HIT:     144508  MISS:     150805  HIT %:    48.9338  MISS %:    51.0662   MPKI: 3.0161
LLC RFO       ACCESS:      25006  HIT:        333  MISS:      24673  HIT %:    1.33168  MISS %:    98.6683   MPKI: 0.49346
LLC WRITEBACK ACCESS:      32860  HIT:      32819  MISS:         41  HIT %:    99.8752  MISS %:   0.124772   MPKI: 0.00082
LLC LOAD TRANSLATION ACCESS:       3937  HIT:       3304  MISS:        633  HIT %:    83.9218  MISS %:    16.0782   MPKI: 0.01266
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 305.595 cycles
LLC RQ	ACCESS:     324299	FORWARD:          0	MERGED:          0	TO_CACHE:     324256
LLC WQ	ACCESS:      32860	FORWARD:         43	MERGED:          0	TO_CACHE:      32860

LLC Dense regions hint to LLC: 0

RAW hits: 110528
Loads Generated: 18727117
Loads sent to L1D: 18616589
Stores Generated: 4319811
Stores sent to L1D: 4319809
Major fault: 0 Minor fault: 3837
Allocated PAGES: 3837

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      90004  ROW_BUFFER_MISS:      86107
 DBUS_CONGESTED:         57
 WQ ROW_BUFFER_HIT:      17142  ROW_BUFFER_MISS:      17334  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 45243580
0banks busy for write cycles: 11242
1banks busy for read cycles: 6923694
1banks busy for write cycles: 2168662
2banks busy for read cycles: 1285734
2banks busy for write cycles: 671031
3banks busy for read cycles: 1908403
3banks busy for write cycles: 667450
4banks busy for read cycles: 203384
4banks busy for write cycles: 249037
5banks busy for read cycles: 164377
5banks busy for write cycles: 75729
6banks busy for read cycles: 73133
6banks busy for write cycles: 56595
7banks busy for read cycles: 17432
7banks busy for write cycles: 19841
8banks busy for read cycles: 21
8banks busy for write cycles: 723

CPU 0 Branch Prediction Accuracy: 99.2795% MPKI: 0.0593 Average ROB Occupancy at Mispredict: 17.0907
Branch types
NOT_BRANCH: 49588170 99.1763%
BRANCH_DIRECT_JUMP: 48856 0.097712%
BRANCH_INDIRECT: 10100 0.0202%
BRANCH_CONDITIONAL: 253148 0.506296%
BRANCH_DIRECT_CALL: 49700 0.0994%
BRANCH_INDIRECT_CALL: 3 6e-06%
BRANCH_RETURN: 49703 0.099406%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 3837
