Alaa R. Alameldeen , David A. Wood, Interactions Between Compression and Prefetching in Chip Multiprocessors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.228-239, February 10-14, 2007[doi>10.1109/HPCA.2007.346200]
Alaa R. Alameldeen , David A. Wood, Adaptive Cache Compression for High-Performance Processors, Proceedings of the 31st annual international symposium on Computer architecture, p.212, June 19-23, 2004, München, Germany
A. R. Alameldeen and D. A. Wood. 2004b. Frequent pattern compression: A significance-based compression scheme for l2 caches. http://research.cs.wisc.edu/multifacet/papers/tr1500_frequent_pattern_compression.pdf.
Mohammad Arjomand , Amin Jadidi , Ali Shafiee , Hamid Sarbazi-Azad, A morphable phase change memory architecture considering frequent zero values, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.373-380, October 09-12, 2011[doi>10.1109/ICCD.2011.6081426]
Seungcheol Baek , Hyung Gyu Lee , Chrysostomos Nicopoulos , Junghee Lee , Jongman Kim, ECM: Effective Capacity Maximizer for high-performance compressed caching, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.131-142, February 23-27, 2013[doi>10.1109/HPCA.2013.6522313]
Luiz André Barroso , Urs Hölzle, The Case for Energy-Proportional Computing, Computer, v.40 n.12, p.33-37, December 2007[doi>10.1109/MC.2007.443]
R. A. Bheda , Jason A. Poovey , J. G. Beu , T. M. Conte, Energy efficient Phase Change Memory based main memory for future high performance systems, Proceedings of the 2011 International Green Computing Conference and Workshops, p.1-8, July 25-28, 2011[doi>10.1109/IGCC.2011.6008569]
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
A. Bivens, P. Dube, M. Franceschini, J. Karidis, L. Lastras, and M. Tsao. 2010. Architectural design for next generation heterogeneous memory systems. In Proceedings of the IEEE Proceedings of the International Memory Workshop (IMW'10). 1--4.
CACTI. 2008. http://www.hpl.hp.com/research/cacti.
Mu-Tien Chang , Paul Rosenfeld , Shih-Lien Lu , Bruce Jacob, Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.143-154, February 23-27, 2013[doi>10.1109/HPCA.2013.6522314]
Xi Chen , Lei Yang , Robert P. Dick , Li Shang , Haris Lekatsas, C-pack: a high-performance microprocessor cache compression algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.8, p.1196-1208, August 2010[doi>10.1109/TVLSI.2009.2020989]
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, et al. 2012. A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth. In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'12). 46--48.
R. Das., A. K. Mishra, C. Nicopoulous, D. Park, V. Narayanan, R. Iyer, M. S. Yousif, and C. R. Das. 2008. Performance and power optimization through data compression in network-on-chip architectures. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 215--225.
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Julien Dusser , Thomas Piquet , André Seznec, Zero-content augmented caches, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542288]
Magnus Ekman , Per Stenstrom, A Robust Main-Memory Compression Scheme, Proceedings of the 32nd annual international symposium on Computer Architecture, p.74-85, June 04-08, 2005[doi>10.1109/ISCA.2005.6]
R. F. Freitas , W. W. Wilcke, Storage-class memory: the next storage system technology, IBM Journal of Research and Development, v.52 n.4, p.439-447, July 2008[doi>10.1147/rd.524.0439]
IBM. 2013. An introduction to power8 processor. https://www.ibm.com.
Mafijul Md. Islam , Per Stenstrom, Zero-Value Caches: Cancelling Loads that Return Zero, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.237-245, September 12-16, 2009[doi>10.1109/PACT.2009.29]
ITRS. 2009. Process integration, devices, and structures. http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_PIDS.pdf.
J. Kong and H. Zhou. 2010. Improving privacy and lifetime of PCM-based main memory. In Proceedings of the IEEE/IFP International Conference on Dependable Systems and Networks (DSN'10). 333--342.
N. Kurd, M. Chowdhury, E. Burton, T. P. Thomas, C. Mozak, et al. 2014. 5.9 haswell: A family of IA 22nm processors. In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'14). 112--113.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Moinuddin K. Qureshi, Pay-As-You-Go: low-overhead hard-error correction for phase change memories, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155658]
Moinuddin K. Qureshi , M. Aater Suleman , Yale N. Patt, Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.250-259, February 10-14, 2007[doi>10.1109/HPCA.2007.346202]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
M. K. Qureshi, M. Franceschini, and L. A. Lastras-Montaño. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the 16<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'10). 1--11.
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
Samsung. 2008. DDR2-667. Datasheet of DDR2-667 registered SDRAM module (m393t2863qza). http://www.samsung.com/global/business/semiconductor/file/2011/product/2008/9/18/365874ds_ddr2_1gb_q-die_based_rdimm_rev11.pdf.
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Guangyu Sun , Dimin Niu , Jin Ouyang , Yuan Xie, A frequent-value based PRAM memory architecture, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.211-216, January 25-28, 2011, Yokohama, Japan
Luis Villa , Michael Zhang , Krste Asanović, Dynamic zero compression for cache energy reduction, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.214-220, December 2000, Monterey, California, USA[doi>10.1145/360128.360150]
Yuejian Xie , Gabriel H. Loh, Thread-aware dynamic shared cache compression in multi-core processors, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.135-141, October 09-12, 2011[doi>10.1109/ICCD.2011.6081388]
Jun Yang , Youtao Zhang , Rajiv Gupta, Frequent value compression in data caches, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.258-265, December 2000, Monterey, California, USA[doi>10.1145/360128.360154]
B.-D. Yang, J.-E. Lee, J.-S. Kim, J. Cho, S.-Y. Lee, and B.-Y. Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07). 3014--3017.
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
