Analysis & Synthesis report for PROJECT
Wed Nov 21 10:33:15 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |PROJECT|UART_state
 10. State Machine - |PROJECT|state
 11. State Machine - |PROJECT|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 12. State Machine - |PROJECT|UART_SRAM_interface:UART_unit|UART_SRAM_state
 13. State Machine - |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state
 14. State Machine - |PROJECT|Milestone_1:M1_unit|state
 15. State Machine - |PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit|sel_rgb_mul
 16. State Machine - |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|sel_mul_in
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit
 24. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 27. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 28. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX"
 29. Port Connectivity Checks: "UART_SRAM_interface:UART_unit"
 30. Port Connectivity Checks: "PB_Controller:PB_unit"
 31. Port Connectivity Checks: "Milestone_1:M1_unit|FIR:FIR_unit"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 21 10:33:15 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; PROJECT                                         ;
; Top-level Entity Name              ; PROJECT                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 264                                             ;
;     Total combinational functions  ; 203                                             ;
;     Dedicated logic registers      ; 148                                             ;
; Total registers                    ; 148                                             ;
; Total pins                         ; 165                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; PROJECT            ; PROJECT            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------+---------+
; VGA_SRAM_interface.v             ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_SRAM_interface.v           ;         ;
; UART_SRAM_interface.v            ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_SRAM_interface.v          ;         ;
; UART_Receive_Controller.v        ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_Receive_Controller.v      ;         ;
; convert_hex_to_seven_segment.v   ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/convert_hex_to_seven_segment.v ;         ;
; Milestone_1.v                    ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v                  ;         ;
; RGB_Converter.v                  ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v                ;         ;
; VGA_Param.h                      ; yes             ; User Unspecified File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_Param.h                    ;         ;
; define_state.h                   ; yes             ; User Unspecified File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/define_state.h                 ;         ;
; VGA_Controller.v                 ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_Controller.v               ;         ;
; SRAM_Controller.v                ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v              ;         ;
; PROJECT.v                        ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v                      ;         ;
; PB_Controller.v                  ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PB_Controller.v                ;         ;
; FIR.v                            ; yes             ; User Verilog HDL File       ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v                          ;         ;
; Clock_100_PLL.v                  ; yes             ; User Wizard-Generated File  ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 264        ;
;                                             ;            ;
; Total combinational functions               ; 203        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 92         ;
;     -- 3 input functions                    ; 16         ;
;     -- <=2 input functions                  ; 95         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 144        ;
;     -- arithmetic mode                      ; 59         ;
;                                             ;            ;
; Total registers                             ; 148        ;
;     -- Dedicated logic registers            ; 148        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 165        ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Total PLLs                                  ; 1          ;
;     -- PLLs                                 ; 1          ;
;                                             ;            ;
; Maximum fan-out node                        ; CLOCK_50_I ;
; Maximum fan-out                             ; 150        ;
; Total fan-out                               ; 1314       ;
; Average fan-out                             ; 2.54       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; |PROJECT                                 ; 203 (16)          ; 148 (1)      ; 0           ; 0            ; 0       ; 0         ; 165  ; 0            ; |PROJECT                                                                                    ; work         ;
;    |PB_Controller:PB_unit|               ; 32 (32)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|PB_Controller:PB_unit                                                              ; work         ;
;    |SRAM_Controller:SRAM_unit|           ; 1 (1)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|SRAM_Controller:SRAM_unit                                                          ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                         ; work         ;
;          |altpll:altpll_component|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ; work         ;
;    |UART_SRAM_interface:UART_unit|       ; 37 (36)           ; 27 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|UART_SRAM_interface:UART_unit                                                      ; work         ;
;       |UART_Receive_Controller:UART_RX|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX                      ; work         ;
;    |VGA_SRAM_interface:VGA_unit|         ; 65 (11)           ; 54 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|VGA_SRAM_interface:VGA_unit                                                        ; work         ;
;       |VGA_Controller:VGA_unit|          ; 54 (54)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit                                ; work         ;
;    |convert_hex_to_seven_segment:unit0|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit0                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit1|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit1                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit2|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit2                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit3|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit3                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit4|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit4                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit5|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit5                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit6|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit6                                                 ; work         ;
;    |convert_hex_to_seven_segment:unit7|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PROJECT|convert_hex_to_seven_segment:unit7                                                 ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PROJECT|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst ; C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |PROJECT|UART_state                                                                        ;
+-----------------------------+------------------------+-----------------------+-----------------------------+
; Name                        ; UART_state.S_UART_IDLE ; UART_state.S_TOP_UART ; UART_state.S_ENABLE_UART_RX ;
+-----------------------------+------------------------+-----------------------+-----------------------------+
; UART_state.S_UART_IDLE      ; 0                      ; 0                     ; 0                           ;
; UART_state.S_ENABLE_UART_RX ; 1                      ; 0                     ; 1                           ;
; UART_state.S_TOP_UART       ; 1                      ; 1                     ; 0                           ;
+-----------------------------+------------------------+-----------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |PROJECT|state                                                            ;
+------------------+----------------+------------------+-----------------+------------------+
; Name             ; state.S_TOP_M1 ; state.S_TOP_UART ; state.S_TOP_VGA ; state.S_TOP_IDLE ;
+------------------+----------------+------------------+-----------------+------------------+
; state.S_TOP_IDLE ; 0              ; 0                ; 0               ; 0                ;
; state.S_TOP_VGA  ; 0              ; 0                ; 1               ; 1                ;
; state.S_TOP_UART ; 0              ; 1                ; 0               ; 1                ;
; state.S_TOP_M1   ; 1              ; 0                ; 0               ; 1                ;
+------------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PROJECT|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+
; Name                                      ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 1                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 1                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 1                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PROJECT|UART_SRAM_interface:UART_unit|UART_SRAM_state                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+
; Name                                           ; UART_SRAM_state.S_US_WRITE_SECOND_BYTE ; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; UART_SRAM_state.S_US_WRITE_FIRST_BYTE ; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE ; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 ; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 ; UART_SRAM_state.S_US_IDLE ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 0                         ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 1                                        ; 1                         ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 1                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                                      ; 0                                              ; 0                                     ; 1                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 0                                      ; 0                                              ; 1                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 0                                      ; 1                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 1                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state                                       ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+
; Name                          ; RXC_state.S_RXC_STOP_BIT ; RXC_state.S_RXC_ASSEMBLE_DATA ; RXC_state.S_RXC_SYNC ; RXC_state.S_RXC_IDLE ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+
; RXC_state.S_RXC_IDLE          ; 0                        ; 0                             ; 0                    ; 0                    ;
; RXC_state.S_RXC_SYNC          ; 0                        ; 0                             ; 1                    ; 1                    ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 0                        ; 1                             ; 0                    ; 1                    ;
; RXC_state.S_RXC_STOP_BIT      ; 1                        ; 0                             ; 0                    ; 1                    ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PROJECT|Milestone_1:M1_unit|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------+
; Name                 ; state.S_M1_START ; state.S_END_LINE_7 ; state.S_END_LINE_6 ; state.S_END_LINE_5 ; state.S_END_LINE_4 ; state.S_END_LINE_3 ; state.S_END_LINE_2 ; state.S_END_LINE_1 ; state.S_END_LINE_0 ; state.S_RUN_5 ; state.S_RUN_4 ; state.S_RUN_3 ; state.S_RUN_2 ; state.S_RUN_1 ; state.S_RUN_0 ; state.S_START_LINE_9 ; state.S_START_LINE_8 ; state.S_START_LINE_7 ; state.S_START_LINE_6 ; state.S_START_LINE_5 ; state.S_START_LINE_4 ; state.S_START_LINE_3 ; state.S_START_LINE_2 ; state.S_START_LINE_1 ; state.S_START_LINE_0 ; state.S_M1_IDLE ;
+----------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------+
; state.S_M1_IDLE      ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ;
; state.S_START_LINE_0 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1               ;
; state.S_START_LINE_1 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1               ;
; state.S_START_LINE_2 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_3 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_4 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_5 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_6 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_7 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_8 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_START_LINE_9 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_RUN_0        ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_RUN_1        ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_RUN_2        ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_RUN_3        ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_RUN_4        ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_RUN_5        ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_0   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_1   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_2   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_3   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_4   ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_5   ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_6   ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_END_LINE_7   ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
; state.S_M1_START     ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ;
+----------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit|sel_rgb_mul ;
+----------------+----------------+----------------+------------------------------+
; Name           ; sel_rgb_mul.00 ; sel_rgb_mul.10 ; sel_rgb_mul.01               ;
+----------------+----------------+----------------+------------------------------+
; sel_rgb_mul.00 ; 0              ; 0              ; 0                            ;
; sel_rgb_mul.01 ; 1              ; 0              ; 1                            ;
; sel_rgb_mul.10 ; 1              ; 1              ; 0                            ;
+----------------+----------------+----------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|sel_mul_in ;
+---------------+---------------+---------------+----------------------+
; Name          ; sel_mul_in.11 ; sel_mul_in.01 ; sel_mul_in.10        ;
+---------------+---------------+---------------+----------------------+
; sel_mul_in.01 ; 0             ; 0             ; 0                    ;
; sel_mul_in.10 ; 0             ; 1             ; 1                    ;
; sel_mul_in.11 ; 1             ; 1             ; 0                    ;
+---------------+---------------+---------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                             ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                               ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; M1_start                                                                                    ; Stuck at VCC due to stuck port data_in                           ;
; Milestone_1:M1_unit|Y_compare_address[0..4]                                                 ; Stuck at GND due to stuck port data_in                           ;
; Milestone_1:M1_unit|Y_buff[8..31]                                                           ; Stuck at GND due to stuck port data_in                           ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[31]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[31] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[30]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[30] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[29]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[29] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[28]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[28] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[27]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[27] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[26]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[26] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[25]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[25] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[24]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[24] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[23]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[23] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[22]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[22] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[21]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[21] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[20]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[20] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[19]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[19] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[18]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[18] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[17]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[17] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[16]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[16] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[15]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[15] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[14]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[14] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[13]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[13] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[12]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[12] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[11]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[11] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[10]                                        ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[10] ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[9]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[9]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[8]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[8]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[7]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[7]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[6]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[6]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[5]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[5]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[4]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[4]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[3]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[3]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[2]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[2]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[1]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[1]  ;
; Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_acc[0]                                         ; Merged with Milestone_1:M1_unit|RGB_Converter:RGB_unit|R_acc[0]  ;
; VGA_SRAM_interface:VGA_unit|VGA_blue[1]                                                     ; Merged with VGA_SRAM_interface:VGA_unit|VGA_blue[0]              ;
; VGA_SRAM_interface:VGA_unit|VGA_green[0,1]                                                  ; Merged with VGA_SRAM_interface:VGA_unit|VGA_blue[0]              ;
; VGA_SRAM_interface:VGA_unit|VGA_red[0,1]                                                    ; Merged with VGA_SRAM_interface:VGA_unit|VGA_blue[0]              ;
; Milestone_1:M1_unit|Y_RGB[8,9,11..31]                                                       ; Merged with Milestone_1:M1_unit|Y_RGB[10]                        ;
; Milestone_1:M1_unit|U_RGB[24..31]                                                           ; Merged with Milestone_1:M1_unit|U_RGB[23]                        ;
; Milestone_1:M1_unit|V_RGB[24..31]                                                           ; Merged with Milestone_1:M1_unit|V_RGB[23]                        ;
; Milestone_1:M1_unit|FIR:FIR_unit|FIR_BUFF_U[24..31]                                         ; Merged with Milestone_1:M1_unit|FIR:FIR_unit|FIR_BUFF_U[23]      ;
; Milestone_1:M1_unit|FIR:FIR_unit|FIR_BUFF_V[24..31]                                         ; Merged with Milestone_1:M1_unit|FIR:FIR_unit|FIR_BUFF_V[23]      ;
; Milestone_1:M1_unit|Y_RGB[10]                                                               ; Stuck at GND due to stuck port data_in                           ;
; UART_rx_enable                                                                              ; Stuck at GND due to stuck port data_in                           ;
; PB_Controller:PB_unit|push_button_status_buf[0]                                             ; Lost fanout                                                      ;
; PB_Controller:PB_unit|push_button_status[0]                                                 ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][9]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][8]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][7]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][6]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][5]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][4]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][3]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][2]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][1]                                              ; Lost fanout                                                      ;
; PB_Controller:PB_unit|debounce_shift_reg[0][0]                                              ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_rx_enable                                                ; Stuck at GND due to stuck port data_in                           ;
; UART_state.S_ENABLE_UART_RX                                                                 ; Lost fanout                                                      ;
; state~8                                                                                     ; Lost fanout                                                      ;
; state~9                                                                                     ; Lost fanout                                                      ;
; state~10                                                                                    ; Lost fanout                                                      ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~14                                               ; Lost fanout                                                      ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                                               ; Lost fanout                                                      ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~16                                               ; Lost fanout                                                      ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                                               ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11                                            ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~12                                            ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                                            ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8                   ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~9                   ; Lost fanout                                                      ;
; Milestone_1:M1_unit|state~30                                                                ; Lost fanout                                                      ;
; Milestone_1:M1_unit|state~31                                                                ; Lost fanout                                                      ;
; Milestone_1:M1_unit|state~32                                                                ; Lost fanout                                                      ;
; Milestone_1:M1_unit|state~33                                                                ; Lost fanout                                                      ;
; Milestone_1:M1_unit|state~34                                                                ; Lost fanout                                                      ;
; UART_state.S_TOP_UART                                                                       ; Stuck at GND due to stuck port data_in                           ;
; UART_rx_initialize                                                                          ; Stuck at GND due to stuck port clock_enable                      ;
; UART_done                                                                                   ; Stuck at GND due to stuck port clock_enable                      ;
; UART_state.S_UART_IDLE                                                                      ; Stuck at GND due to stuck port data_in                           ;
; UART_timer[0..25]                                                                           ; Stuck at GND due to stuck port clock_enable                      ;
; state.S_TOP_M1                                                                              ; Stuck at GND due to stuck port data_in                           ;
; SRAM_Controller:SRAM_unit|SRAM_WE_N_O                                                       ; Stuck at VCC due to stuck port data_in                           ;
; VGA_enable                                                                                  ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[0..17]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][8]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][0]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][9]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][1]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][10]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][2]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][11]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][3]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][12]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][4]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][13]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][5]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][14]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][6]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][15]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][7]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][0]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][8]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][1]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][9]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][2]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][10]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][3]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][11]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][4]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][12]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][5]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][13]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][6]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][14]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][7]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][15]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][8]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][0]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][9]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][1]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][10]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][2]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][11]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][3]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][12]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][4]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][13]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][5]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][14]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][6]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][15]                                            ; Stuck at GND due to stuck port clock_enable                      ;
; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][7]                                             ; Stuck at GND due to stuck port clock_enable                      ;
; state.S_TOP_VGA                                                                             ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW                          ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3                          ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2                          ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0                          ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5                       ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4                       ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3                       ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1                          ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2                       ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1                       ; Stuck at GND due to stuck port data_in                           ;
; VGA_SRAM_interface:VGA_unit|VGA_red[2..9]                                                   ; Merged with VGA_SRAM_interface:VGA_unit|VGA_blue[0]              ;
; VGA_SRAM_interface:VGA_unit|VGA_green[2..9]                                                 ; Merged with VGA_SRAM_interface:VGA_unit|VGA_blue[0]              ;
; VGA_SRAM_interface:VGA_unit|VGA_blue[2..9]                                                  ; Merged with VGA_SRAM_interface:VGA_unit|VGA_blue[0]              ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_SYNC          ; Stuck at GND due to stuck port data_in                           ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA ; Stuck at GND due to stuck port data_in                           ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[0..7]             ; Stuck at GND due to stuck port clock_enable                      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[0..7]                 ; Stuck at GND due to stuck port data_in                           ;
; UART_SRAM_interface:UART_unit|SRAM_write_data[0..15]                                        ; Stuck at GND due to stuck port data_in                           ;
; UART_SRAM_interface:UART_unit|new_line_count[1]                                             ; Stuck at GND due to stuck port clock                             ;
; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[0..15]                                        ; Stuck at GND due to stuck port data_in                           ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0..2]              ; Lost fanout                                                      ;
; state.S_TOP_UART                                                                            ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|new_line_count[0]                                             ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_STOP_BIT      ; Stuck at GND due to stuck port data_in                           ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data_in                    ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[0..9]             ; Lost fanout                                                      ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_IDLE          ; Lost fanout                                                      ;
; Total Number of Removed Registers = 358                                                     ;                                                                  ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                   ;
+------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                       ;
+------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; state.S_TOP_M1                                                                     ; Stuck at GND              ; VGA_enable, VGA_SRAM_interface:VGA_unit|SRAM_address[4],                                     ;
;                                                                                    ; due to stuck port data_in ; VGA_SRAM_interface:VGA_unit|SRAM_address[5],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[6],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[7],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[8],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[9],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[10],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[11],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[12],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[13],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[14],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[15],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[16],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[17],                                                ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[3],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[2],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[1],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|SRAM_address[0],                                                 ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][8],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][0],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][9],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][1],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][10],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][2],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][11],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][3],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][12],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][4],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][13],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][5],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][14],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][6],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][15],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][7],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][0],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][8],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][1],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][9],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][2],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][10],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][3],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][11],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][4],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][12],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][5],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][13],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][6],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][14],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[2][7],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][15],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][8],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][0],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][9],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][1],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][10],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][2],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][11],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][3],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][12],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][4],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][13],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][5],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][14],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][6],                                             ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[1][15],                                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_sram_data[0][7], state.S_TOP_VGA,                            ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2,                       ;
;                                                                                    ;                           ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1,                       ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[0],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[1],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[2],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[3],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[4],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[5],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[6],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[7],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[8],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[9],                                            ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[10],                                           ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[11],                                           ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[12],                                           ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[13],                                           ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[14],                                           ;
;                                                                                    ;                           ; SRAM_Controller:SRAM_unit|SRAM_write_data_buf[15]                                            ;
; UART_state.S_TOP_UART                                                              ; Stuck at GND              ; UART_rx_initialize, UART_done, UART_state.S_UART_IDLE, UART_timer[25], UART_timer[24],       ;
;                                                                                    ; due to stuck port data_in ; UART_timer[23], UART_timer[22], UART_timer[21], UART_timer[20], UART_timer[19],              ;
;                                                                                    ;                           ; UART_timer[18], UART_timer[17], UART_timer[16], UART_timer[15], UART_timer[14],              ;
;                                                                                    ;                           ; UART_timer[13], UART_timer[12], UART_timer[11], UART_timer[10], UART_timer[9],               ;
;                                                                                    ;                           ; UART_timer[8], UART_timer[7], UART_timer[6], UART_timer[5], UART_timer[4], UART_timer[3],    ;
;                                                                                    ;                           ; UART_timer[2], UART_timer[1], UART_timer[0], SRAM_Controller:SRAM_unit|SRAM_WE_N_O,          ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[0],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[1],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[2],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[3],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[4],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[5],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[6],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[7],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[8],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[9],                                            ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[10],                                           ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[11],                                           ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[12],                                           ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[13],                                           ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[14],                                           ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|SRAM_write_data[15],                                           ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|new_line_count[1],                                             ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|new_line_count[0]                                              ;
; M1_start                                                                           ; Stuck at VCC              ; Milestone_1:M1_unit|Y_compare_address[4], Milestone_1:M1_unit|Y_compare_address[3],          ;
;                                                                                    ; due to stuck port data_in ; Milestone_1:M1_unit|Y_compare_address[2], Milestone_1:M1_unit|Y_compare_address[1],          ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_compare_address[0], Milestone_1:M1_unit|Y_buff[31],                    ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[30], Milestone_1:M1_unit|Y_buff[29],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[28], Milestone_1:M1_unit|Y_buff[27],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[26], Milestone_1:M1_unit|Y_buff[25],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[24], Milestone_1:M1_unit|Y_buff[23],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[22], Milestone_1:M1_unit|Y_buff[21],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[20], Milestone_1:M1_unit|Y_buff[19],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[18], Milestone_1:M1_unit|Y_buff[17],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[16], Milestone_1:M1_unit|Y_buff[15],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[14], Milestone_1:M1_unit|Y_buff[13],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[12], Milestone_1:M1_unit|Y_buff[11],                              ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[10], Milestone_1:M1_unit|Y_buff[9],                               ;
;                                                                                    ;                           ; Milestone_1:M1_unit|Y_buff[8], Milestone_1:M1_unit|Y_RGB[10]                                 ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_SYNC ; Stuck at GND              ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA, ;
;                                                                                    ; due to stuck port data_in ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[0],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[1],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[2],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[3],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[4],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[5],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[6],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[7],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[0],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[1],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[2],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[3],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[4],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[5],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[6],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data[7],                    ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2],                 ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_STOP_BIT,      ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[0],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[1],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[2],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[3],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[4],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[5],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state.S_RXC_IDLE           ;
; PB_Controller:PB_unit|push_button_status_buf[0]                                    ; Lost Fanouts              ; PB_Controller:PB_unit|push_button_status[0],                                                 ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][9],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][8],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][7],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][6],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][5],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][4],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][3],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][2],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][1],                                              ;
;                                                                                    ;                           ; PB_Controller:PB_unit|debounce_shift_reg[0][0]                                               ;
; UART_rx_enable                                                                     ; Stuck at GND              ; UART_SRAM_interface:UART_unit|UART_rx_enable,                                                ;
;                                                                                    ; due to stuck port data_in ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1],                 ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0],                 ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RX_data_in                     ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8          ; Lost Fanouts              ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[8],                ;
;                                                                                    ;                           ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[9]                 ;
; state~9                                                                            ; Lost Fanouts              ; state.S_TOP_UART                                                                             ;
+------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 148   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 148   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 79    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; SRAM_Controller:SRAM_unit|SRAM_CE_N_O                               ; 2       ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty ; 11      ;
; PB_Controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_Controller:PB_unit|clock_1kHz                                    ; 3       ;
; Total number of inverted registers = 4                              ;         ;
+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit|G_buff[2]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|V_in_buffer[1][1]                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|U_in_buffer[1][7]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit|G_acc[26]                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|FIR_accum[26]                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|FIR_accum[13]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|U_SReg[5][3]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|SRAM_write_data[10]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|SRAM_write_data[7]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PROJECT|SRAM_Controller:SRAM_unit|SRAM_ADDRESS_O[0]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|new_line_count[0]                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|U_SReg[1][0]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|U_SReg[3][0]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[0] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|V_SReg[5][6]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|Y_RGB[4]                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|V_RGB[11]                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|U_RGB[3]                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |PROJECT|VGA_SRAM_interface:VGA_unit|VGA_green[4]                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|V_SReg[1][0]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|V_SReg[2][0]                                ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|Y_address[1]                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|SRAM_write_data[9]                                       ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|V_address[16]                                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|SRAM_address[17]                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|U_SReg[0][7]                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|V_SReg[0][5]                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0]  ;
; 9:1                ; 14 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|U_address[3]                                             ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[4] ;
; 10:1               ; 12 bits   ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|RGB_address[16]                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |PROJECT|VGA_SRAM_interface:VGA_unit|SRAM_address[1]                                  ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |PROJECT|VGA_SRAM_interface:VGA_unit|SRAM_address[14]                                 ;
; 14:1               ; 14 bits   ; 126 LEs       ; 42 LEs               ; 84 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|SRAM_address[2]                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|Y_address[12]                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|U_address[15]                                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|RGB_address[17]                                          ;
; 14:1               ; 4 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |PROJECT|Milestone_1:M1_unit|SRAM_address[12]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |PROJECT|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |PROJECT|Milestone_1:M1_unit|Y_compare_address                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit|B_buffer[5]                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit|Selector12                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |PROJECT|Selector9                                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PROJECT|Milestone_1:M1_unit|FIR:FIR_unit|Add0                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |PROJECT|Selector0                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Selector2      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                        ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                     ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                                     ;
; M                             ; 0                 ; Untyped                                                                     ;
; N                             ; 1                 ; Untyped                                                                     ;
; M2                            ; 1                 ; Untyped                                                                     ;
; N2                            ; 1                 ; Untyped                                                                     ;
; SS                            ; 1                 ; Untyped                                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                                     ;
; M_PH                          ; 0                 ; Untyped                                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                     ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                     ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                              ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; VIEW_AREA_LEFT   ; 160   ; Signed Integer                                ;
; VIEW_AREA_RIGHT  ; 480   ; Signed Integer                                ;
; VIEW_AREA_TOP    ; 120   ; Signed Integer                                ;
; VIEW_AREA_BOTTOM ; 360   ; Signed Integer                                ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit ;
+----------------+------------+--------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                               ;
+----------------+------------+--------------------------------------------------------------------+
; H_SYNC_CYC     ; 0001100000 ; Unsigned Binary                                                    ;
; H_SYNC_BACK    ; 0000110000 ; Unsigned Binary                                                    ;
; H_SYNC_ACT     ; 1010000000 ; Unsigned Binary                                                    ;
; H_SYNC_TOTAL   ; 1100100000 ; Unsigned Binary                                                    ;
; V_SYNC_CYC     ; 0000000010 ; Unsigned Binary                                                    ;
; V_SYNC_BACK    ; 0000011111 ; Unsigned Binary                                                    ;
; V_SYNC_ACT     ; 0111100000 ; Unsigned Binary                                                    ;
; V_SYNC_TOTAL   ; 1000001100 ; Unsigned Binary                                                    ;
; X_START        ; 0010010000 ; Unsigned Binary                                                    ;
; Y_START        ; 0000100001 ; Unsigned Binary                                                    ;
+----------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; FAST                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"                                                                                                                                     ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SRAM_base_address[13..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; SRAM_base_address[16..14] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; SRAM_base_address[17]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; VGA_adjust                ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX" ;
+---------+--------+----------+-------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                     ;
+---------+--------+----------+-------------------------------------------------------------+
; Overrun ; Output ; Info     ; Explicitly unconnected                                      ;
+---------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit"                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Frame_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PB_Controller:PB_unit"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; PB_pushed[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Milestone_1:M1_unit|FIR:FIR_unit"                                                                                                                  ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; common_case ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 21 10:33:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mult.v
    Info (12023): Found entity 1: MATRIX_MULT
Info (12021): Found 1 design units, including 1 entities, in source file fs.v
    Info (12023): Found entity 1: FS
Info (12021): Found 1 design units, including 1 entities, in source file milestone_2.v
    Info (12023): Found entity 1: Milestone_2
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram2.v
    Info (12023): Found entity 1: dual_port_RAM2
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram1.v
    Info (12023): Found entity 1: dual_port_RAM1
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram0.v
    Info (12023): Found entity 1: dual_port_RAM0
Info (12021): Found 1 design units, including 1 entities, in source file vga_sram_interface.v
    Info (12023): Found entity 1: VGA_SRAM_interface
Info (12021): Found 1 design units, including 1 entities, in source file uart_sram_interface.v
    Info (12023): Found entity 1: UART_SRAM_interface
Info (12021): Found 1 design units, including 1 entities, in source file uart_receive_controller.v
    Info (12023): Found entity 1: UART_Receive_Controller
Info (12021): Found 1 design units, including 1 entities, in source file tb_sram_emulator.v
    Info (12023): Found entity 1: tb_SRAM_Emulator
Info (12021): Found 1 design units, including 1 entities, in source file tb_project_v2.v
    Info (12023): Found entity 1: tb_project_v2
Info (12021): Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v
    Info (12023): Found entity 1: convert_hex_to_seven_segment
Info (12021): Found 1 design units, including 1 entities, in source file milestone_1.v
    Info (12023): Found entity 1: Milestone_1
Info (12021): Found 1 design units, including 1 entities, in source file rgb_converter.v
    Info (12023): Found entity 1: RGB_Converter
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file project.v
    Info (12023): Found entity 1: PROJECT
Info (12021): Found 1 design units, including 1 entities, in source file pb_controller.v
    Info (12023): Found entity 1: PB_Controller
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: FIR
Info (12021): Found 1 design units, including 1 entities, in source file clock_100_pll.v
    Info (12023): Found entity 1: Clock_100_PLL
Info (12127): Elaborating entity "PROJECT" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PROJECT.v(105): object "start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at PROJECT.v(108): object "start_counter" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at PROJECT.v(229): all case item expressions in this case statement are onehot
Warning (10034): Output port "LED_GREEN_O" at PROJECT.v(30) has no driver
Info (12128): Elaborating entity "Milestone_1" for hierarchy "Milestone_1:M1_unit"
Info (12128): Elaborating entity "FIR" for hierarchy "Milestone_1:M1_unit|FIR:FIR_unit"
Info (12128): Elaborating entity "RGB_Converter" for hierarchy "Milestone_1:M1_unit|RGB_Converter:RGB_unit"
Info (12128): Elaborating entity "PB_Controller" for hierarchy "PB_Controller:PB_unit"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "SRAM_Controller:SRAM_unit"
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit"
Info (12128): Elaborating entity "UART_Receive_Controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX"
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit"
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[0]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[1]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[2]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[3]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[4]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[5]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[6]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[7]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[8]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[9]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[10]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[11]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[12]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[13]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[14]~synth"
    Warning (13010): Node "SRAM_Controller:SRAM_unit|SRAM_DATA_IO[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[0]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[1]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[2]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[3]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[4]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[5]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[6]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[7]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[8]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N_O" is stuck at VCC
    Warning (13410): Pin "UART_TX_O" is stuck at VCC
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[2]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[0]"
    Warning (15610): No output dependent on input pin "SWITCH_I[1]"
    Warning (15610): No output dependent on input pin "SWITCH_I[2]"
    Warning (15610): No output dependent on input pin "SWITCH_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[4]"
    Warning (15610): No output dependent on input pin "SWITCH_I[5]"
    Warning (15610): No output dependent on input pin "SWITCH_I[6]"
    Warning (15610): No output dependent on input pin "SWITCH_I[7]"
    Warning (15610): No output dependent on input pin "SWITCH_I[8]"
    Warning (15610): No output dependent on input pin "SWITCH_I[9]"
    Warning (15610): No output dependent on input pin "SWITCH_I[10]"
    Warning (15610): No output dependent on input pin "SWITCH_I[11]"
    Warning (15610): No output dependent on input pin "SWITCH_I[12]"
    Warning (15610): No output dependent on input pin "SWITCH_I[13]"
    Warning (15610): No output dependent on input pin "SWITCH_I[14]"
    Warning (15610): No output dependent on input pin "SWITCH_I[15]"
    Warning (15610): No output dependent on input pin "SWITCH_I[16]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[0]"
    Warning (15610): No output dependent on input pin "UART_RX_I"
Info (21057): Implemented 445 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 125 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 279 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Wed Nov 21 10:33:15 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


