# ğŸ¯ Vending Machine FSM â€“ Verilog HDL (Honors College Project)

> A hardware-tested FPGA vending machine FSM with incremental coin recognition, combo purchases, and simulation verification.

A **Finite State Machine (FSM)** vending machine designed in **Verilog HDL**, supporting incremental coin inputs, multiple product prices, combo purchase logic, and **real hardware testing** on the **Nexys A7 FPGA board**.  
Developed as part of my **Honors College independent project** at **Wayne State University**.

---

## ğŸ“Œ Project Highlights
- ğŸ›  Built a **fully custom FSM** from scratch for the honors upgrade.
- ğŸ›’ Expanded from a 2-product design to **3 products**:
  - ğŸ¬ Candy â€“ $0.25  
  - ğŸ¥¤ Soda â€“ $0.50  
  - ğŸŸ Chips â€“ $0.75
- ğŸ¤ Implemented **combo logic** allowing bundled purchases at $0.75.
- ğŸ’¡ Integrated **LED indicators** for coin progress and dispensing states.
- ğŸ” Verified functionality through **simulation** and **FPGA hardware deployment**.

---

## ğŸ›  Features
- âš™ï¸ FSM architecture using **Enable-Based Next State FSM (EBNFSM)**.
- ğŸ’° Coin recognition in **$0.25 increments**: $0.25 â†’ $0.50 â†’ $0.75.
-  â¹ Idle and reset handling for robust operation.
- ğŸ§© Clean, modular Verilog implementation for maintainability.
- ğŸ§ª **Testbench included** for simulation verification.

---

## ğŸ“‚ Repository File Map

| Category | File | Description |
|----------|------|-------------|
| **ğŸ“œ Main Code** | [VendingMachine_FSM.txt](code/VendingMachine_FSM.txt) | Core FSM logic |
|  | [VendingMachine_FSM_Top.txt](code/VendingMachine_FSM_Top.txt) | Top-level design integration |
|  | [VendingMachine_ClockDivider.txt](code/VendingMachine_ClockDivider.txt) | Clock divider module |
|  | [VendingMachine_Disp_Hex_Mux.txt](code/VendingMachine_Disp_Hex_Mux.txt) | Display driver for 7-seg multiplexing |
|  | [VendingMachine_Constraints.txt](code/VendingMachine_Constraints.txt) | FPGA pin constraints |
| **ğŸ§ª Testbenches** | [FSM Testbench 1](code/VendingMachine_FSM_Testbench_1.txt) | Simulation for normal purchase |
|  | [FSM Testbench 2](code/VendingMachine_FSM_Testbench_2.txt) | Simulation for combo purchase |
| **ğŸ“„ Reports** | [Public Report (Recruiter-Friendly)](report/FSM_Vending_Machine_Report_Public.pdf) | Visual + concise |
|  | [Full Academic Report](report/FSM_Vending_Machine_Report_Academic.pdf) | Honors project submission |
| **ğŸ“Š Diagrams** | [State Diagram](report/FSM_VendingMachine_StateDiagram.pdf) | FSM states & transitions |
|  | [Timing Diagrams](report/FSM_VendingMachine_Verification_TimingDiagrams.pdf) | Simulation verification |
|  | [Schematic](report/FSM_VendingMachine_Schematic.pdf) | Hardware block-level schematic |

---

## ğŸ§  Skills Gained
- **Digital Logic Design** â€“ FSM architecture & state transitions.
- **Hardware Description Languages** â€“ Verilog HDL.
- **Simulation & Debugging** â€“ Using Vivado Design Suite.
- **FPGA Deployment** â€“ Programming Nexys A7 (Artix-7 100T) board.
- **Hardware-Software Integration** â€“ Translating logical design to physical outputs.

---

## ğŸ’» Tools & Hardware
- **Language**: Verilog HDL
- **IDE/Simulator**: Vivado Design Suite
- **Hardware**: Digilent Nexys A7 FPGA Board  
  - Chip: **Xilinx Artix-7 100T (XC7A100T-1CSG324C)**

---

## â–¶ï¸ How to Run the Project

### ğŸ–¥ Simulation (Vivado)
1. ğŸ“¦ **Download the full project ZIP**:  
   - [vending_machine_fsm_full_project.zip](code/vending_machine_fsm_full_project.zip)
2. ğŸ“‚ **Extract** the ZIP:
   - Windows: Right-click â†’ "Extract All"
   - macOS: Double-click to unzip
3. ğŸ›  Open the `.xpr` file in **Vivado**.
4. â–¶ï¸ Run **Behavioral Simulation** directly â€” no manual file adding needed.
5. ğŸ“Š View the waveform to verify correct FSM behavior.

---

### âš¡ FPGA Deployment
1. ğŸ“¦ **Download & Extract** the same ZIP file.
2. ğŸ›  Open the `.xpr` file in **Vivado**.
3. âš™ï¸ Click **Generate Bitstream**.
4. ğŸ”Œ Connect the **Nexys A7 board** via USB.
5. â–¶ï¸ Click **Program Device** â†’ Select the generated `.bit` file.

---

### ğŸ›  Troubleshooting
- âŒ **Bitstream fails to generate?**  
  âœ… Ensure FPGA drivers are installed and the board is detected.
- âŒ **Display not working?**  
  âœ… Check that the 7-seg wiring matches the included constraints file.
- âŒ **FSM stuck in one state?**  
  âœ… Press the reset button and confirm pushbutton inputs are functional.

---

## ğŸ¥ Demo
[![Watch the demo](https://img.youtube.com/vi/mEfpK1brveU/0.jpg)](https://youtu.be/mEfpK1brveU)

---
**Author:** Abid Ahmad  
Electrical & Computer Engineering â€” Wayne State University  
ğŸ”§ Focus: Mechanical design integration, hardware prototyping, and data-driven projects  
ğŸŒ [LinkedIn](https://www.linkedin.com/in/abid-ahmad-83bb0527b) 

##  Credits
Special thanks to **Mohammad Alhawari** for guidance and support throughout the project.
