---
title: "Tapeouts"
layout: gridlay
sitemap: false
permalink: /tapeouts/
---


# Research Tapeouts (Fabricated Test Chips & Prototypes)

work in progess...

<div class="rowl1">
  <img src="{{ site.url }}{{ site.baseurl }}/images/chipspic/LEO1_SoC.png" class="img-responsive" width="90%" style="float: top; border-radius: 10px;" />
  
  <!-- Apply inline styling for black text -->
  <h4 style="color: black; font-weight: bold;">RISC-V-based Research Platform in 65nm</h4>
  <ul>
    <li>Joint design with <a href="https://enicslabs.com/" target="_blank">Emerging Nanoscaled Circuits and Systems (EnICS)</a> Laboratories, Bar-Ilan University, Israel</li>
    <li><strong>Chip Name:</strong> LEO-I</li>
    <li><strong>Role:</strong> Backend designer (entire SoC integration)</li>
    <li>
      <strong>Description:</strong> A novel platform for bringing a project from the concept to the tapeout stage in a short
      amount of time. An open-source and extendable RISC-V architecture is exploited to build a small area
      footprint core. This leads the research platform to be flexible in terms of design integration, while also
      allowing fast design cycles of research chips.
      Note that, from the SoC layout picture at the top, the research modules (RM) labels over some layout areas correspond to different analog/digital designs from different research groups. 
    </li>
    <li>
	  <strong>Related publication/s as main author or co-author:</strong>
	  <ul>
	    <li><strong style="color: #ff6666;">E. Garz√≥n</strong>, R. Golman, O. Harel, T. Noy, Y. Kra, A. Pollock, S. Yuzhaninov, Y. Shoshan, Y. Rudin, Y. Weitzman, et al., "A RISC-V-based research platform for rapid design cycle", IEEE ISCAS, Austin Texas, USA, 28 May-01 Jun., 2022. (<a href="http://dx.doi.org/10.1109/ISCAS48785.2022.9937866" target="_blank">link</a>)</li>
	  </ul>
	</li>
  </ul>
</div>