<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  Yosys Nextpnr Flow · Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="I came across this riscv core. I was more interested in the setup to run Yosys and nextpnr all the way to bitstream.
The default target is board with ICE40 FPGA. These are steps the Makefile used to build bitstream.

  Pre-synthesis
  
    
    Link to heading
  

starting with icepll, it&rsquo;s part of icestorm project to reverse-engineer the binary format for ICE40 fpga.
icepll -q -i 12 -o 48 -m -f pll.sv
The generated pll is wrapper around Lattice&rsquo;s SB_PLL40_CORE. I guess pll was needed to generated higher frequency. the on-baoard clock was 12 MHz and generated clock is 48 MHz.">
<meta name="keywords" content="homepage, blog">



  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="/">
  <meta name="twitter:title" content="Yosys Nextpnr Flow">
  <meta name="twitter:description" content="I came across this riscv core. I was more interested in the setup to run Yosys and nextpnr all the way to bitstream.
The default target is board with ICE40 FPGA. These are steps the Makefile used to build bitstream.
Pre-synthesis Link to heading starting with icepll, it’s part of icestorm project to reverse-engineer the binary format for ICE40 fpga.
icepll -q -i 12 -o 48 -m -f pll.sv The generated pll is wrapper around Lattice’s SB_PLL40_CORE. I guess pll was needed to generated higher frequency. the on-baoard clock was 12 MHz and generated clock is 48 MHz.">

<meta property="og:url" content="/posts/2020/07/yosys-nextpnr-flow/">
  <meta property="og:site_name" content="Techiedeepdive">
  <meta property="og:title" content="Yosys Nextpnr Flow">
  <meta property="og:description" content="I came across this riscv core. I was more interested in the setup to run Yosys and nextpnr all the way to bitstream.
The default target is board with ICE40 FPGA. These are steps the Makefile used to build bitstream.
Pre-synthesis Link to heading starting with icepll, it’s part of icestorm project to reverse-engineer the binary format for ICE40 fpga.
icepll -q -i 12 -o 48 -m -f pll.sv The generated pll is wrapper around Lattice’s SB_PLL40_CORE. I guess pll was needed to generated higher frequency. the on-baoard clock was 12 MHz and generated clock is 48 MHz.">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2020-07-23T18:10:09+02:00">
    <meta property="article:modified_time" content="2020-07-23T18:10:09+02:00">
    <meta property="article:tag" content="Fpga">
    <meta property="article:tag" content="Eda">
    <meta property="og:image" content="/">




<link rel="canonical" href="/posts/2020/07/yosys-nextpnr-flow/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.aa5ef26fa979d6793724ae2dbd71efa94fd16cb1c5c7db3b6651f21f9892a5fd.css" integrity="sha256-ql7yb6l51nk3JK4tvXHvqU/RbLHFx9s7ZlHyH5iSpf0=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2020/07/yosys-nextpnr-flow/">
              Yosys Nextpnr Flow
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2020-07-23T18:10:09&#43;02:00">
                July 23, 2020
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              2-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/fpga/">Fpga</a>
    </span>
      <span class="separator">•</span>
    <span class="tag">
      <a href="/tags/eda/">Eda</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>I came across this <a href="https://github.com/grahamedgecombe/icicle.git"  class="external-link" target="_blank" rel="noopener">riscv core</a>. I was more interested in the setup to run Yosys and nextpnr all the way to bitstream.</p>
<p>The default target is <a href="https://www.digikey.com/product-detail/en/lattice-semiconductor-corporation/ICE40HX8K-B-EVN/220-1874-ND/4738851"  class="external-link" target="_blank" rel="noopener">board</a> with <a href="http://www.latticesemi.com/iCE40"  class="external-link" target="_blank" rel="noopener">ICE40</a> FPGA. These are steps the Makefile used to build bitstream.</p>
<h1 id="pre-synthesis">
  Pre-synthesis
  <a class="heading-link" href="#pre-synthesis">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>starting with <code>icepll</code>, it&rsquo;s part of <a href="https://github.com/cliffordwolf/icestorm.git"  class="external-link" target="_blank" rel="noopener">icestorm</a> project to reverse-engineer the binary format for ICE40 fpga.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-bash" data-lang="bash"><span style="display:flex;"><span>icepll -q -i <span style="color:#a5d6ff">12</span> -o <span style="color:#a5d6ff">48</span> -m -f pll.sv
</span></span></code></pre></div><p>The generated <code>pll</code> is wrapper around Lattice&rsquo;s <code>SB_PLL40_CORE</code>. I guess pll was needed to generated higher frequency. the on-baoard clock was 12 MHz and generated clock is 48 MHz.</p>
<pre tabindex="0"><code>module pll(
	input  clock_in,
	output clock_out,
	output locked
	);

SB_PLL40_CORE #(
		.FEEDBACK_PATH(&#34;SIMPLE&#34;),
		.DIVR(4&#39;b0000),		// DIVR =  0
		.DIVF(7&#39;b0111111),	// DIVF = 63
		.DIVQ(3&#39;b100),		// DIVQ =  4
		.FILTER_RANGE(3&#39;b001)	// FILTER_RANGE = 1
	) uut (
		.LOCK(locked),
		.RESETB(1&#39;b1),
		.BYPASS(1&#39;b0),
		.REFERENCECLK(clock_in),
		.PLLOUTCORE(clock_out)
		);

endmodule
</code></pre><h1 id="synthesis">
  Synthesis
  <a class="heading-link" href="#synthesis">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p><a href="https://github.com/YosysHQ/yosys.git"  class="external-link" target="_blank" rel="noopener">Yosys</a> is OSS verilog synthesis tool. It support ICE40 and ECP5 lattice FPGAs.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-bash" data-lang="bash"><span style="display:flex;"><span>yosys -q ice40.ys
</span></span></code></pre></div><p><code>ice40.ys</code> reads <code>top.sv</code>, elaborate the the design, then finally synth for ice40 and generate both json and blif.</p>
<pre tabindex="0"><code>read_verilog -DICE40 -noautowire -sv top.sv
proc
opt -full
alumacc
share -aggressive
opt -full
synth_ice40 -abc2 -top top -blif top.blif -json top.json
</code></pre><h1 id="place-and-route">
  Place and route
  <a class="heading-link" href="#place-and-route">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p><a href="https://github.com/YosysHQ/nextpnr.git"  class="external-link" target="_blank" rel="noopener">Nextpnr</a> is OSS FPGA PNR tool by the same people who did Yosys.</p>
<p>nextpnr takes synthesis json, pcf and configuration.It generate <code>.asc</code> file for icepack.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-bash" data-lang="bash"><span style="display:flex;"><span>nextpnr-ice40 -q --hx8k --package ct256 --json top.json --pcf boards/ice40hx8k-b-evn.pcf --freq <span style="color:#a5d6ff">48</span> --asc top_syn.asc
</span></span></code></pre></div><p><code>.asc</code> is ASCII file to represent tile. utilities from icestorm project can pack and unpack asc files into and from bitstream.</p>
<h1 id="bitstream-generation">
  Bitstream generation
  <a class="heading-link" href="#bitstream-generation">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>icepack is part of of icestorm project which converts <code>.asc</code> to bitstream.</p>
<pre tabindex="0"><code>cp top_syn.asc top.asc
icepack -s top.asc top.bin
</code></pre>
      </div>


      <footer>
        


        
        
        
        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    ©
    
    2024
    
    ·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    ·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
