(define-fun assumption.0 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))))
(define-fun assumption.1 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))))
(define-fun assumption.2 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.latched_compr) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))))))) (= (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (_ bv1 1))))
(define-fun assumption.3 ((RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.latched_compr (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))))))) (= (bvnot (bvand RTL.instr_jal RTL.compressed_instr)) (_ bv1 1))))
(define-fun assumption.4 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand RTL.trap (bvand RTL.rvfi_valid RTL.dbg_valid_insn))))
(define-fun assumption.5 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1))))))) (= (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (_ bv1 1))))
(define-fun assumption.6 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv128 8)))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_blt)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_rdcycleh (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_rdinstrh (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_rdinstr (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_rdcycle (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_add) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_bge) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bltu) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_andi) (bvnot RTL.instr_and))))))))))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.7 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) RTL.dbg_valid_insn))))))))))))
(define-fun assumption.8 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_sub RTL.dbg_valid_insn))))))))))))
(define-fun assumption.9 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))))
(define-fun assumption.10 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand RTL.instr_beq RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_stalu (bvand (bvnot RTL.trap) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_rdata RTL.latched_stalu))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.latched_stalu (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.cpu_state) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_prefetch RTL.latched_stalu))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_slti)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 3 3) RTL.cpu_state))) (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state)))))))))))))))))))))))))))
(define-fun assumption.11 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch RTL.dbg_valid_insn))))))))))
(define-fun assumption.12 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_compr (bvand RTL.latched_branch RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.latched_compr)))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.latched_compr (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.latched_compr (bvand RTL.mem_do_wdata RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.latched_compr (bvand RTL.dbg_valid_insn RTL.instr_jalr))))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.latched_compr (bvand RTL.mem_do_rdata RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_compr (bvand RTL.dbg_valid_insn RTL.instr_jalr)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.latched_compr))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvnot (bvand RTL.instr_jal RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.13 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.14 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.15 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.16 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.17 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.18 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.19 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.reg_op1 (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_timer (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_auipc) (bvand RTL.mem_do_rdata (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_op1) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 1 1) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 2 2) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 3 3) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 4 4) RTL.decoded_rs1)) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 1 1) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 2 2) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 3 3) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 4 4) RTL.decoded_rs1)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal)))))))))))))))))))))))))))))))))
(define-fun assumption.20 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv2 2)) (and (= RTL.mem_do_wdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= (_ bv3 2) RTL.irq_state)))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.instr_jalr))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_wdata (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand RTL.instr_addi (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.21 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv2 2)) (and (= RTL.mem_do_wdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_rdata (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sb (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jalr))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_jalr RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.instr_jalr)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_beq_bne_blt_bge_bltu_bgeu))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_beq RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_beq RTL.instr_rdinstrh))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_beq RTL.instr_rdinstr))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_rdcycleh (bvand RTL.instr_beq RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvnot ((_ extract 4 4) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.22 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv2 2)) (and (= RTL.mem_do_wdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.instr_rdinstr (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.instr_rdcycle (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lui_auipc_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_sltiu_bltu_sltu) (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_add) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.instr_getq))))))))))))))))))))))))))))))))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_jalr)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_wdata (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_waitirq (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_rdata (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_slt RTL.instr_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_slt)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_slti))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_lb)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_jalr)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_blt (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata))))))))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.23 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= RTL.mem_do_wdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv1 2))))))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (_ bv1 1))))
(define-fun assumption.24 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv1 2)))))))))))) (= (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_trigger) RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_and RTL.instr_sb)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lui_auipc_jal RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdinstrh))) (bvand (bvnot (bvand RTL.instr_bne RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdcycleh))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdinstr))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_add) (bvand (bvnot RTL.instr_lb) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.instr_bltu)))))))))))))))))))))))))))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.instr_jal))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))))))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.25 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_xori RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_rdinstrh (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bge RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bltu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_blt RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sltiu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slti RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sll RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sh RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slt RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sltu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_srl RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sb RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_addi RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bne RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bgeu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_rdcycle (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lw RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_ori RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_xor RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_or RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lhu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_beq RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lw RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lb RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sra RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lbu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_and RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_pseudo_trigger RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvnot RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_lui_auipc_jal (bvand RTL.trap (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 31 31) RTL.reg_op2)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_rdcycle (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_add) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lbu)))))))))))))))))))))))))))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdcycleh (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_add) (bvand (bvnot RTL.instr_lbu) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))))))))))))))))))))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jalr))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.26 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.27 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.28 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.29 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))
(define-fun assumption.30 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv2 2)))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))))))))))) (_ bv1 1))))
(define-fun assumption.31 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata)))))) (_ bv1 1))))
(define-fun assumption.32 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.instr_sb))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bne RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lui_auipc_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.mem_do_rdata (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.mem_do_wdata (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_bne)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_lb)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 31 31) RTL.reg_op2)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.33 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))
(define-fun assumption.34 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))
(define-fun assumption.35 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.36 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= RTL.dbg_valid_insn (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.37 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv1 2)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.38 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= (_ bv3 2) RTL.irq_state))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.39 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= (_ bv3 2) RTL.irq_state))))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))))) (_ bv1 1))))
(define-fun assumption.40 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (and (= RTL.mem_do_wdata (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= (_ bv3 2) RTL.irq_state)))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))))))) (_ bv1 1))))
(define-fun assumption.41 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_branch RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.instr_jal))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.42 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= (_ bv3 2) RTL.irq_state)))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize))))))))))))) (_ bv1 1))))
(define-fun assumption.43 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= (_ bv3 2) RTL.irq_state)))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (_ bv1 1))))
(define-fun assumption.44 ((RTL.instr_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_branch RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdinstrh))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdinstr))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_wdata (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.instr_sw))))) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdcycleh))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.45 ((RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize))))))))))))))) (_ bv1 1))))
(define-fun assumption.46 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv1 2))))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))))))) (_ bv1 1))))
(define-fun assumption.47 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv2 2))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))))))))))))) (_ bv1 1))))
(define-fun assumption.48 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv2 2)) (= (bvand RTL.dbg_valid_insn RTL.instr_jalr) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)))) (_ bv1 1))))
(define-fun assumption.49 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv2 2)) (= (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.50 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.irq_state (_ bv2 2)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.51 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.dbg_valid_insn RTL.instr_jalr) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.decoder_trigger))))))) (_ bv1 1))))
(define-fun assumption.52 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand RTL.dbg_valid_insn RTL.instr_jalr) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.53 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.54 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.55 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))))
(define-fun assumption.56 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.dbg_valid_insn RTL.instr_jalr) (_ bv1 1))))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))))))))))) (_ bv1 1))))
(define-fun assumption.57 ((RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv2 2)) (= (bvand RTL.dbg_valid_insn RTL.instr_jalr) (_ bv1 1))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)))))))))))) (_ bv1 1))))
(define-fun assumption.58 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand RTL.dbg_valid_insn RTL.instr_jalr) (_ bv1 1))))))))))) (= (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (_ bv1 1))))
(define-fun assumption.59 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)) (_ bv1 1))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_rdinstr (bvand RTL.instr_jal (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))))))))))))))) (_ bv1 1))))
(define-fun assumption.60 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch RTL.dbg_valid_insn))))))))))
(define-fun assumption.61 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))))
(define-fun assumption.62 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))
(define-fun assumption.63 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (= (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))) (_ bv1 1))))))) (= (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.64 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))))
(define-fun assumption.65 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_sltiu_bltu_sltu) (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))))
(define-fun assumption.66 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))
(define-fun assumption.67 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))
(define-fun assumption.68 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (= (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))))) (_ bv1 1))))))) (= (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.69 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (= (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) RTL.dbg_valid_insn)))))))))))) (_ bv1 1))))))) (= (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.70 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (= (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.decoder_pseudo_trigger))))) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))))))) (_ bv1 1))))
(define-fun assumption.71 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (= (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))))))) (_ bv1 1))))
(define-fun assumption.72 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))) (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))
(define-fun assumption.73 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))))) (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))
(define-fun assumption.74 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) RTL.dbg_valid_insn))))))))))))))) (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger)))))))
(define-fun assumption.75 ((RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_wdata (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.76 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst RTL.trap)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sw)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.77 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (_ bv3 2) RTL.mem_state) (= (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn RTL.instr_jalr)))) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))))) (_ bv1 1))))
(define-fun assumption.78 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn RTL.instr_jalr))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))))))
(define-fun assumption.79 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))
(define-fun assumption.80 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))
(define-fun assumption.81 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.82 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.83 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.84 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))) (= (_ bv3 2) RTL.irq_state)))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (_ bv1 1))))
(define-fun assumption.85 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.86 ((RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))) (= (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_rdinstr RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_rdinstr RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.87 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= RTL.mem_state (_ bv2 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (_ bv1 1))))
(define-fun assumption.88 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))) (= RTL.irq_state (_ bv2 2))))))))))))) (= (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot ((_ extract 1 1) RTL.irq_state)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_timer RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_prefetch RTL.instr_jalr)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_rdcycleh)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_rdinstr)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_rdinstr)) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_rdinstr)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_rdinstr)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_lui)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.89 ((RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv8 8)))))))))))))))
(define-fun assumption.90 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata)))))))))
(define-fun assumption.91 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.is_lbu_lhu_lw (bvand RTL.dbg_valid_insn RTL.instr_lbu))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_rdcycleh (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_rdinstr (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_rdcycle (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))
(define-fun assumption.92 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_lbu (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))
(define-fun assumption.93 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))))))))))
(define-fun assumption.94 ((RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.instr_lh RTL.instr_lhu))))))))
(define-fun assumption.95 ((RTL.instr_lbu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))
(define-fun assumption.96 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))
(define-fun assumption.97 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb))))))))))))))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))
(define-fun assumption.98 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_rdinstrh (bvand RTL.instr_lw (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_rdinstr (bvand RTL.instr_lw (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_rdcycleh (bvand RTL.instr_lw (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_rdcycle (bvand RTL.instr_lw (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))))))))))))))))
(define-fun assumption.99 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))
(define-fun assumption.100 ((RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.is_lbu_lhu_lw (bvand RTL.dbg_valid_insn RTL.instr_lb))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.instr_lb RTL.instr_lbu)))))))))
(define-fun assumption.101 ((RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand (bvnot RTL.instr_lh) (bvand RTL.dbg_valid_insn RTL.instr_lb)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))
(define-fun assumption.102 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lhu (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lhu (bvand RTL.instr_jal (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))))))))))))))))
(define-fun assumption.103 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand RTL.instr_jalr (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) RTL.dbg_valid_insn))))))) (_ bv1 1))))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))) (_ bv1 1))))
(define-fun assumption.104 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand RTL.instr_jalr (bvand RTL.instr_and RTL.dbg_valid_insn)))))) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.105 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand RTL.instr_jalr (bvand RTL.instr_andi RTL.dbg_valid_insn)))))) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.106 ((RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv8 8))))))))))))))
(define-fun assumption.107 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand RTL.dbg_valid_insn RTL.instr_jalr)))) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.108 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn RTL.instr_jalr)))) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.109 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn RTL.instr_jalr)) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))))))) (_ bv1 1))))
(define-fun assumption.110 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn RTL.instr_jalr)) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.111 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (_ bv1 1)) (and (= (bvnot RTL.is_compare) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn RTL.instr_jalr)) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.112 ((RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn RTL.instr_jalr)) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))) (_ bv1 1))))
(define-fun assumption.113 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))))
(define-fun assumption.114 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_sltiu_bltu_sltu) (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))))
(define-fun assumption.115 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))))
(define-fun assumption.116 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))
(define-fun assumption.117 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.latched_branch RTL.dbg_valid_insn))))))))))
(define-fun assumption.118 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata)))))))))
(define-fun assumption.119 ((RTL.irq_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))) (_ bv1 1))))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))))))) (_ bv1 1))))
(define-fun assumption.120 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_prefetch) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lb)))))) (_ bv1 1)))))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))) (_ bv1 1))))
(define-fun assumption.121 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (_ bv0 32) RTL.reg_next_pc) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 32) RTL.dbg_insn_addr))))))))))))))))))
(define-fun assumption.122 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))
(define-fun assumption.123 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))
(define-fun assumption.124 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.instr_beq RTL.dbg_valid_insn))))))))))))
(define-fun assumption.125 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch RTL.dbg_valid_insn)))))))))))
(define-fun assumption.126 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch RTL.dbg_valid_insn)))))))))))
(define-fun assumption.127 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch RTL.dbg_valid_insn))))))))))
(define-fun assumption.128 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.129 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))))))
(define-fun assumption.130 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst))))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.131 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_is_lu (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))))))
(define-fun assumption.132 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.133 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.134 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))))))))))))))) (= (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.135 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.136 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.137 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= RTL.instr_sw (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= (bvnot RTL.instr_lh) (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= RTL.instr_bne (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= RTL.instr_andi (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_bne RTL.instr_sw)) (_ bv1 1))))
(define-fun assumption.138 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= RTL.instr_sw (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (_ bv1 1))))
(define-fun assumption.139 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_add RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.140 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_sub RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.141 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_xor RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.142 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_or RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.143 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (_ bv1 1))))
(define-fun assumption.144 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_addi RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.145 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.instr_xori (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_xori RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.146 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_ori RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.147 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= RTL.instr_sll (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.instr_lh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu))) (_ bv1 1))))
(define-fun assumption.148 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv2 2)) (and (= RTL.mem_do_wdata (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)) (_ bv1 1))))))))))) (= (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.149 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= RTL.instr_sw (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= (bvnot RTL.instr_lh) (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= RTL.instr_andi (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_andi RTL.instr_sw)) (_ bv1 1))))
(define-fun assumption.150 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= RTL.instr_xori (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= RTL.instr_sw (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= (bvnot RTL.instr_lh) (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_xori RTL.instr_sw)) (_ bv1 1))))
(define-fun assumption.151 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.152 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))))))
(define-fun assumption.153 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))
(define-fun assumption.154 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.155 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.156 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.157 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.158 ((RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bgeu)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_beq))))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_beq))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_beq (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_slti_blt_slt (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_slt (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slt)))))))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_sltiu_bltu_sltu (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.instr_sltu (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sltu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltu)))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_bltu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltiu)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slti))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_bge))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.latched_is_lb))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_slti (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_bge))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bge (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sltiu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bltu (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rdata RTL.instr_bne))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bne))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_bne))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.instr_bne)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_is_lh (bvand RTL.mem_do_rinst RTL.instr_bne)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bne RTL.latched_is_lh)))) (bvand (bvnot (bvand RTL.instr_slti (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_slti (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.instr_slti (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slti (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bge))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_bge (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_bge)))) (bvand (bvnot (bvand RTL.instr_bge (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bge (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.instr_bge))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.instr_sltu))))) (bvand (bvnot (bvand RTL.latched_is_lb ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.latched_is_lu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bltu)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand RTL.instr_lbu (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_sltiu (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.instr_sltiu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_bltu (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltiu)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_bltu (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sltiu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bltu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_bltu RTL.instr_lb)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_bltu RTL.instr_lbu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.latched_branch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_lbu) (bvand RTL.decoder_trigger (bvand (bvnot RTL.instr_lb) (bvand RTL.mem_valid RTL.mem_do_rdata)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bgeu)))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_bgeu (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.instr_bgeu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.instr_bgeu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.instr_bgeu)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_blt)))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.instr_beq)))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.instr_beq))))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lbu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_beq (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.instr_beq)))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lb)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_blt)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_blt (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))))) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_pc) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_rdata RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_prefetch (bvnot RTL.instr_lui))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_slti)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_slti)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bne RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_lw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.is_beq_bne_blt_bge_bltu_bgeu))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.is_beq_bne_blt_bge_bltu_bgeu))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_blt)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 30 30) RTL.decoded_imm) (bvand (bvnot ((_ extract 11 11) RTL.decoded_imm)) (bvand RTL.instr_lhu ((_ extract 2 2) RTL.decoded_imm))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_bge)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_bge)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lh (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_bge)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.decoded_imm)) (bvand RTL.instr_lw ((_ extract 11 11) RTL.decoded_imm)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_blt)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_prefetch RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_blt)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_slt)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_reg)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_lw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.trap))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_bne)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_bne)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.159 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.160 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.161 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))
(define-fun assumption.162 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch RTL.mem_do_prefetch))))))
(define-fun assumption.163 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= RTL.mem_state (_ bv2 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))))))) (= (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.164 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) RTL.dbg_insn_addr)))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv1 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.165 ((RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand RTL.instr_lui (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_add) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_bne)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvnot RTL.instr_bne))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_bne)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sh (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand RTL.latched_branch RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_trigger) RTL.instr_sh)))) (bvand (bvnot (bvand RTL.trap RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.latched_branch)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.instr_sh (bvand RTL.instr_lh (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.cpu_state) (bvand RTL.decoder_pseudo_trigger ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lh (bvand RTL.mem_do_rinst (bvnot RTL.instr_bne))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_lbu) (bvand RTL.mem_do_rinst (bvnot RTL.instr_lb)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_lh)) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.trap RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lh (bvand RTL.mem_do_wdata (bvnot RTL.instr_bne)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_sh (bvand RTL.instr_lh (bvand RTL.mem_do_wdata (bvnot RTL.instr_sb)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sh (bvand RTL.instr_lh (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_bne))))))))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata (bvnot RTL.instr_bne))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_lh (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvnot RTL.instr_bne)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) RTL.decoder_pseudo_trigger)))) (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.166 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_add) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))))))))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lh)))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_lh (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lh (bvand RTL.mem_do_rdata (bvnot RTL.instr_bne))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_bne) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lh)))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_pc) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_bne)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.reg_pc) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lh (bvand (bvnot RTL.instr_bne) (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_bne) (bvnot RTL.decoder_trigger))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lh)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.trap))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.trap RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.167 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand RTL.instr_lui (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand RTL.instr_beq (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand (bvnot RTL.instr_add) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_beq RTL.instr_lh))))
(define-fun assumption.168 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.169 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))
(define-fun assumption.170 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= RTL.instr_bltu (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_bltu RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.171 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bgeu RTL.instr_lh))))
(define-fun assumption.172 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lh (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))) (_ bv1 1))))
(define-fun assumption.173 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= RTL.instr_sb (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_lh RTL.instr_sb)) (_ bv1 1))))
(define-fun assumption.174 ((RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= RTL.instr_sh (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sh (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sh (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot RTL.instr_sb))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sh (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sh (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))) (_ bv1 1))))
(define-fun assumption.175 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= RTL.instr_sh (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_sh RTL.instr_slt)) (_ bv1 1))))
(define-fun assumption.176 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= (bvnot RTL.instr_and) (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_lh RTL.instr_slt)) (_ bv1 1))))
(define-fun assumption.177 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.instr_xori) (_ bv1 1)) (and (= (bvnot RTL.instr_xor) (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_timer) (_ bv1 1)) (and (= (bvnot RTL.instr_sw) (_ bv1 1)) (and (= (bvnot RTL.instr_sub) (_ bv1 1)) (and (= (bvnot RTL.instr_srli) (_ bv1 1)) (and (= (bvnot RTL.instr_srl) (_ bv1 1)) (and (= (bvnot RTL.instr_srai) (_ bv1 1)) (and (= (bvnot RTL.instr_sra) (_ bv1 1)) (and (= (bvnot RTL.instr_sltu) (_ bv1 1)) (and (= (bvnot RTL.instr_sltiu) (_ bv1 1)) (and (= (bvnot RTL.instr_slti) (_ bv1 1)) (and (= (bvnot RTL.instr_slt) (_ bv1 1)) (and (= (bvnot RTL.instr_slli) (_ bv1 1)) (and (= (bvnot RTL.instr_sll) (_ bv1 1)) (and (= (bvnot RTL.instr_sh) (_ bv1 1)) (and (= (bvnot RTL.instr_setq) (_ bv1 1)) (and (= (bvnot RTL.instr_sb) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_ori) (_ bv1 1)) (and (= (bvnot RTL.instr_or) (_ bv1 1)) (and (= (bvnot RTL.instr_maskirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lw) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_lhu) (_ bv1 1)) (and (= RTL.instr_lh (_ bv1 1)) (and (= (bvnot RTL.instr_lbu) (_ bv1 1)) (and (= (bvnot RTL.instr_lb) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_getq) (_ bv1 1)) (and (= (bvnot RTL.instr_bne) (_ bv1 1)) (and (= (bvnot RTL.instr_bltu) (_ bv1 1)) (and (= (bvnot RTL.instr_blt) (_ bv1 1)) (and (= (bvnot RTL.instr_bgeu) (_ bv1 1)) (and (= (bvnot RTL.instr_bge) (_ bv1 1)) (and (= (bvnot RTL.instr_beq) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= (bvnot RTL.instr_andi) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.instr_addi) (_ bv1 1)) (and (= (bvnot RTL.instr_add) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.cpu_state (_ bv32 8))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (= (bvnot (bvand RTL.instr_and RTL.instr_lh)) (_ bv1 1))))
(define-fun assumption.178 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand RTL.instr_lui (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.instr_beq) (bvand RTL.mem_do_rinst (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.instr_beq) (bvand RTL.mem_do_rinst (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) ((_ extract 7 7) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_beq) (bvnot RTL.instr_sb))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg))))))))))))))))))))
(define-fun assumption.179 ((RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= RTL.instr_jal (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))))) (_ bv1 1))))
(define-fun assumption.180 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)))))) (_ bv1 1))))
(define-fun assumption.181 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.mem_do_wdata))))))))
(define-fun assumption.182 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.183 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.184 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand (bvnot RTL.instr_sll) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.185 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand (bvnot RTL.instr_sll) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.186 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand RTL.instr_sll (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.187 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.188 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.189 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_lh)) (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)))))
(define-fun assumption.190 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.191 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.192 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.193 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.194 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.195 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand RTL.instr_sll (bvand RTL.instr_sh (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.196 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.197 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.198 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand RTL.instr_slli (bvand (bvnot RTL.instr_sll) (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.199 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.200 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.201 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.202 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.203 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bgeu RTL.instr_bltu))))
(define-fun assumption.204 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.205 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand RTL.instr_andi (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_imm)) (bvnot (bvand RTL.instr_andi RTL.instr_bgeu)))))
(define-fun assumption.206 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand RTL.instr_andi (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.207 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand RTL.instr_andi (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_andi RTL.instr_bltu))))
(define-fun assumption.208 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand RTL.instr_andi (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_andi RTL.instr_addi))))
(define-fun assumption.209 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.210 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_addi RTL.instr_bltu))))
(define-fun assumption.211 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bgeu RTL.instr_addi))))
(define-fun assumption.212 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.213 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.214 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.215 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand RTL.instr_andi (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.216 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.217 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.218 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.219 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.220 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.221 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.222 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand RTL.instr_addi (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.223 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.224 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.225 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.226 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.227 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.228 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.229 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand RTL.instr_srai (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.230 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.231 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.232 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.233 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand RTL.instr_sltiu (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.234 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_sltu) (bvand RTL.instr_sltiu (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.235 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.236 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483645 32))))))))))))) (= RTL.reg_next_pc (_ bv4294967292 32))))))))
(define-fun assumption.237 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.reg_out (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483644 32))))))))))))) (= RTL.reg_next_pc (_ bv4294967292 32))))))) (= (bvand (bvnot (bvand ((_ extract 4 4) RTL.reg_out) (bvand (bvnot ((_ extract 31 31) RTL.reg_out)) (bvand ((_ extract 30 30) RTL.reg_out) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_out)) (bvand (bvnot ((_ extract 31 31) RTL.reg_out)) (bvand ((_ extract 30 30) RTL.reg_out) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.reg_out)) (bvand ((_ extract 30 30) RTL.reg_out) (bvand (bvnot ((_ extract 10 10) RTL.decoded_imm_j)) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.latched_is_lu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_jal))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_prefetch RTL.latched_stalu))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch RTL.mem_do_prefetch))) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) (bvand RTL.mem_do_prefetch RTL.latched_stalu)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 26 26) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 27 27) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 25 25) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 20 20) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 31 31) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 10 10) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 8 8) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 28 28) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_and (bvand RTL.dbg_valid_insn RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal (bvand RTL.instr_andi RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.instr_xor RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal (bvand RTL.instr_ori RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_jal)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand RTL.instr_sub (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_is_lu (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 18 18) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 19 19) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 20 20) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 21 21) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 22 22) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 11 11) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 9 9) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 8 8) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 16 16) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 17 17) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 10 10) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_jal (bvand RTL.latched_stalu RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.reg_op2) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 31 31) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvnot ((_ extract 20 20) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 31 31) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 20 20) RTL.decoded_imm_j)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 31 31) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 20 20) RTL.decoded_imm_j)) (bvand (bvnot ((_ extract 31 31) RTL.reg_out)) (bvand ((_ extract 30 30) RTL.reg_out) (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 31 31) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 20 20) RTL.decoded_imm_j)) (bvand (bvnot ((_ extract 31 31) RTL.reg_out)) (bvand ((_ extract 30 30) RTL.reg_out) (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.238 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bltu RTL.instr_lw))))
(define-fun assumption.239 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.240 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand RTL.instr_sub (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.241 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand RTL.instr_sw (bvand RTL.instr_sub (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.242 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_sw) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_srli) (bvand (bvnot RTL.instr_srl) (bvand (bvnot RTL.instr_srai) (bvand (bvnot RTL.instr_sra) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_slli) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_sh) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.243 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483647 32))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv2 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.244 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= RTL.mem_state (_ bv1 2)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.245 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_store (_ bv1 1)) (and (= (bvnot RTL.latched_stalu) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= RTL.instr_jal (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1))))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state)))))) (_ bv1 1))))
(define-fun assumption.246 ((RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= RTL.instr_jal (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))))))) (= (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state)))) (_ bv1 1))))
(define-fun assumption.247 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_store (_ bv1 1)) (and (= RTL.latched_stalu (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= RTL.instr_jal (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1))))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))))))) (_ bv1 1))))
(define-fun assumption.248 ((RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.latched_store (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= RTL.instr_jal (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))))))) (_ bv1 1))))
(define-fun assumption.249 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn RTL.instr_add)))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_add RTL.instr_lhu))))
(define-fun assumption.250 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn RTL.instr_add)))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bge RTL.instr_add))))
(define-fun assumption.251 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn RTL.instr_add)))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bgeu RTL.instr_add))))
(define-fun assumption.252 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand RTL.instr_beq (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn RTL.instr_add)))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_reg)) (bvnot (bvand RTL.instr_beq RTL.instr_add)))))
(define-fun assumption.253 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn RTL.instr_add)))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_add RTL.instr_lbu))))
(define-fun assumption.254 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_lbu RTL.instr_lhu))))
(define-fun assumption.255 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_bltu) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bne RTL.instr_lbu))))
(define-fun assumption.256 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bltu) (bvand RTL.instr_blt (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvnot (bvand RTL.instr_blt RTL.instr_lbu)))))
(define-fun assumption.257 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_ori) (bvand (bvnot RTL.instr_or) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bltu (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.instr_andi) (bvand (bvnot RTL.instr_and) (bvand (bvnot RTL.instr_addi) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_add))))))))))))))))))))))))))))) (bvnot (bvand RTL.instr_bltu RTL.instr_lbu))))
(define-fun assumption.258 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483646 32)))))))))))) (= (_ bv1 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv1 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.259 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483640 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.260 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483632 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.261 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483636 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.262 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483628 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.263 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483596 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.264 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483612 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.265 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483580 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.266 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483452 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.267 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483516 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.268 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483324 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.269 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147482812 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.270 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147483068 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.271 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147482556 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.272 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147480508 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.273 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147481532 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.274 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147479484 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.275 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147471292 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.276 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147475388 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.277 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147463100 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.278 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147430332 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.279 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147446716 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.280 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147413948 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.281 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147282876 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.282 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147348412 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.283 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2147217340 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.284 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2146693052 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.285 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2146955196 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.286 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2146430908 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.287 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2144333756 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.288 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2145382332 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.289 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2143285180 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.290 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2134896572 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.291 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2139090876 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.292 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2130702268 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.293 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2097147836 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.294 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2113925052 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.295 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2063593404 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.296 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv1929375676 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.297 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv1996484540 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.298 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv1795157948 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.299 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv1258287036 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.300 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv1526722492 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.301 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv4211077052 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.302 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv3137335228 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.303 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv989851580 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.304 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2868899772 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.305 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv721416124 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.306 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv3942641596 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.307 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2332028860 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.308 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (_ bv0 2) RTL.irq_state) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv2600464316 32)))))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_next_pc))) (= (_ bv3 2) ((_ extract 1 0) RTL.reg_pc)))))))
(define-fun assumption.309 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545212 32)))))))))))) (= ((_ extract 0 0) RTL.reg_next_pc) (_ bv1 1))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.310 ((RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.alu_out_q (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545212 32)))))))))))) (= ((_ extract 0 0) RTL.reg_next_pc) (_ bv1 1))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.alu_out_q) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 27 27) RTL.reg_out) (bvand (bvnot ((_ extract 24 24) RTL.reg_out)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_op2))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 1 1) RTL.reg_op2)))))) (_ bv1 1))))
(define-fun assumption.311 ((RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.alu_out_q (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545212 32))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 13 13) RTL.reg_out))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 13 13) RTL.reg_out) (bvand RTL.latched_branch RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 13 13) RTL.reg_out) (bvand RTL.latched_branch (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.latched_stalu (bvand ((_ extract 13 13) RTL.reg_out) (bvand RTL.latched_branch RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 12 12) RTL.decoded_imm) (bvand (bvnot ((_ extract 11 11) RTL.decoded_imm)) (bvand ((_ extract 2 2) RTL.decoded_imm) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jalr (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.decoded_imm) (bvand RTL.instr_auipc RTL.instr_jalr))) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 13 13) RTL.reg_out) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) ((_ extract 1 1) RTL.alu_out_q)))))))) (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.reg_out)) (bvand ((_ extract 13 13) RTL.reg_out) (bvand RTL.latched_branch (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.alu_out_q))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.312 ((RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_out (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545212 32))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvand RTL.latched_stalu ((_ extract 2 2) RTL.reg_out)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch RTL.mem_do_prefetch)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))))))) (_ bv1 1))))
(define-fun assumption.313 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545212 32))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.314 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545212 32))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.315 ((RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545213 32))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))) (_ bv1 1))))
(define-fun assumption.316 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545213 32))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.317 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_insn_addr (_ bv184545209 32))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.318 ((RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.latched_stalu (bvand RTL.latched_branch RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.instr_jal (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.mem_do_prefetch)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))) (_ bv1 1))))
(define-fun assumption.319 ((RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_slti (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.reg_next_pc))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc)))) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand (bvnot RTL.instr_blt) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.mem_do_wdata) RTL.is_slti_blt_slt))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger)))))) (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_trigger)))))))))))))))))))))))))))) (_ bv1 1))))
