#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13c605b20 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x6000028c4900_0 .var "clk", 0 0;
v0x6000028c4990_0 .var/i "i", 31 0;
v0x6000028c4a20_0 .var "rd_addr", 5 0;
v0x6000028c4ab0_0 .net "rd_data", 7 0, v0x6000028c4510_0;  1 drivers
v0x6000028c4b40_0 .var "rd_en", 0 0;
v0x6000028c4bd0_0 .var "wr_addr", 5 0;
v0x6000028c4c60_0 .var "wr_data", 7 0;
v0x6000028c4cf0_0 .var "wr_en", 0 0;
S_0x13c6047f0 .scope module, "mem1" "memory_module" 2 15, 3 1 0, S_0x13c605b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd_en";
    .port_info 2 /INPUT 6 "rd_addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 6 "wr_addr";
    .port_info 5 /INPUT 8 "wr_data";
    .port_info 6 /OUTPUT 8 "rd_data";
P_0x600002fc4fc0 .param/l "ADDRSIZE" 0 3 4, +C4<00000000000000000000000000000110>;
P_0x600002fc5000 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x600002fc5040 .param/l "MAX_ADDR" 0 3 3, +C4<00000000000000000000000001000000>;
v0x6000028c4360_0 .net "clk", 0 0, v0x6000028c4900_0;  1 drivers
v0x6000028c43f0 .array "mem_cell", 0 63, 7 0;
v0x6000028c4480_0 .net "rd_addr", 5 0, v0x6000028c4a20_0;  1 drivers
v0x6000028c4510_0 .var "rd_data", 7 0;
v0x6000028c45a0_0 .net "rd_en", 0 0, v0x6000028c4b40_0;  1 drivers
v0x6000028c4630_0 .var "rd_flag", 0 0;
v0x6000028c46c0_0 .var "rd_last_value", 7 0;
v0x6000028c4750_0 .net "wr_addr", 5 0, v0x6000028c4bd0_0;  1 drivers
v0x6000028c47e0_0 .net "wr_data", 7 0, v0x6000028c4c60_0;  1 drivers
v0x6000028c4870_0 .net "wr_en", 0 0, v0x6000028c4cf0_0;  1 drivers
E_0x6000014c6fd0 .event posedge, v0x6000028c4360_0;
S_0x13c604960 .scope function.vec4.u32, "log2" "log2" 3 15, 3 15 0, S_0x13c6047f0;
 .timescale 0 0;
; Variable log2 is vec4 return value of scope S_0x13c604960
v0x6000028c4240_0 .var/i "tmp", 31 0;
v0x6000028c42d0_0 .var/i "value", 31 0;
TD_test.mem1.log2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000028c4240_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000028c4240_0;
    %load/vec4 v0x6000028c42d0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %load/vec4 v0x6000028c4240_0;
    %muli 2, 0, 32;
    %store/vec4 v0x6000028c4240_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x13c6047f0;
T_1 ;
    %wait E_0x6000014c6fd0;
    %load/vec4 v0x6000028c4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000028c46c0_0;
    %assign/vec4 v0x6000028c4510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000028c45a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028c4510_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x6000028c45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000028c4480_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000028c43f0, 4;
    %assign/vec4 v0x6000028c46c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c4630_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c4630_0, 0;
T_1.5 ;
    %load/vec4 v0x6000028c4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x6000028c47e0_0;
    %load/vec4 v0x6000028c4750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028c43f0, 0, 4;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13c605b20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028c4900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028c4b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028c4cf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x13c605b20;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x6000028c4900_0;
    %inv;
    %store/vec4 v0x6000028c4900_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13c605b20;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c4cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028c4990_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x6000028c4990_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 10, 0;
    %load/vec4 v0x6000028c4990_0;
    %pad/s 6;
    %assign/vec4 v0x6000028c4bd0_0, 0;
    %load/vec4 v0x6000028c4990_0;
    %pad/s 8;
    %assign/vec4 v0x6000028c4c60_0, 0;
    %load/vec4 v0x6000028c4990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028c4990_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c4cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c4b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028c4990_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6000028c4990_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x6000028c4990_0;
    %pad/s 6;
    %assign/vec4 v0x6000028c4a20_0, 0;
    %delay 10, 0;
    %load/vec4 v0x6000028c4990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028c4990_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c4b40_0, 0;
    %end;
    .thread T_4;
    .scope S_0x13c605b20;
T_5 ;
    %vpi_call 2 47 "$monitor", v0x6000028c4ab0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13c605b20;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13c605b20 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13c605b20;
T_7 ;
    %delay 2000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "./memory_module.v";
