[
  {
    "index": 0,
    "papers": [
      {
        "key": "chen2024large",
        "author": "Chen, Lei and Chen, Yiqi and Chu, Zhufei and Fang, Wenji and Ho, Tsung-Yi and Huang, Ru and Huang, Yu and Khan, Sadaf and Li, Min and Li, Xingquan and others",
        "title": "Large circuit models: opportunities and challenges"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "li2022deepgate",
        "author": "Li, Min and Khan, Sadaf and Shi, Zhengyuan and Wang, Naixing and Yu, Huang and Xu, Qiang",
        "title": "Deepgate: Learning neural representations of logic gates"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "shi2022deeptpi",
        "author": "Shi, Zhengyuan and Li, Min and Khan, Sadaf and Wang, Liuzheng and Wang, Naixing and Huang, Yu and Xu, Qiang",
        "title": "Deeptpi: Test point insertion with deep reinforcement learning"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "khan2024deepseq",
        "author": "Khan, Sadaf and Shi, Zhengyuan and Li, Min and Xu, Qiang",
        "title": "DeepSeq: Deep Sequential Circuit Learning"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "shi2023deepgate2",
        "author": "Shi, Zhengyuan and Pan, Hongyang and Khan, Sadaf and Li, Min and Liu, Yi and Huang, Junhua and Zhen, Hui-Ling and Yuan, Mingxuan and Chu, Zhufei and Xu, Qiang",
        "title": "Deepgate2: Functionality-aware circuit representation learning"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "wu2023gamora",
        "author": "Wu, Nan and Li, Yingjie and Hao, Cong and Dai, Steve and Yu, Cunxi and Xie, Yuan",
        "title": "Gamora: Graph learning based symbolic reasoning for large-scale boolean networks"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "deng2024less",
        "author": "Deng, Chenhui and Yue, Zichao and Yu, Cunxi and Sarar, Gokce and Carey, Ryan and Jain, Rajeev and Zhang, Zhiru",
        "title": "Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "wang2022functionality",
        "author": "Wang, Ziyi and Bai, Chen and He, Zhuolun and Zhang, Guangliang and Xu, Qiang and Ho, Tsung-Yi and Yu, Bei and Huang, Yu",
        "title": "Functionality matters in netlist representation learning"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "jaeger2007virtually",
        "author": "Jaeger, J",
        "title": "Virtually every ASIC ends up an FPGA"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "huang2013match",
        "author": "Huang, Shao-Lun and Lin, Wei-Hsun and Huang, Po-Kai and Huang, Chung-Yang",
        "title": "Match and replace: A functional ECO engine for multierror circuit rectification"
      }
    ]
  }
]