//===- aie.mlir ------------------------------------------------*- MLIR -*-===//
//
// This file is licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
// Copyright (C) 2022, Advanced Micro Devices, Inc.
//
//===----------------------------------------------------------------------===//

// aiecc.py -j4 -%VitisSysrootFlag% --host-target=%aieHostTargetTriplet% %s -I%aie_runtime_lib%/test_lib/include %extraAieCcFlags% -L%aie_runtime_lib%/test_lib/lib -ltest_lib %S/test.cpp -o tutorial-6.exe

// REQUIRES: valid_xchess_license
// RUN: make -C %S
// RUN: %run_on_board ./tutorial-6.exe
// RUN: make -C %S clean

// Declare this MLIR module. A wrapper that can contain all
// AIE tiles, buffers, and data movement
module @tutorial_6 {

    aie.device(xcvc1902) {
        // 2 tiles in row 4 (col 1 and col 2)
        // even rows have local memory to its left
        %tile14 = aie.tile(1, 4)
        %tile34 = aie.tile(3, 4)

        // Declare local memory of tile(1,4) and tile (3,4) which are not shared
        %buf14 = aie.buffer(%tile14) { sym_name = "a14" } : memref<256xi32>
        %buf34 = aie.buffer(%tile34) { sym_name = "a34" } : memref<256xi32>

        // Declare local locks for tile(1,4) and tile(3,4) giving new
        // unique lock ID values 6 and 7
        %lock14_6 = aie.lock(%tile14, 6) { sym_name = "lock_a14_6" }
        %lock34_7 = aie.lock(%tile34, 7) { sym_name = "lock_a34_7" }
        %lock34_8 = aie.lock(%tile34, 8) { sym_name = "lock_a34_8" }

        // Connect DMA channel 0 on tile(1,4) to DMA channel 1 in tile(3,4)
        // with automatic shortest distance routing for packets (ID=0xD).
        // Packet IDs are a 5-bit value.
        // NOTE: By default, packet header are dropped at destination
        aie.packet_flow(0xD) {
            aie.packet_source<%tile14, DMA: 0>
            aie.packet_dest<%tile34, DMA : 1>
        }

        // Define core algorithm for tile(1,4)
        // buf[3] = 14
        %core14 = aie.core(%tile14) {
            // Locks init value is Release 0, so this will always succeed first
            aie.use_lock(%lock14_6, "Acquire", 0)

            %val = arith.constant 14 : i32
            %idx = arith.constant 3 : index
            memref.store %val, %buf14[%idx] : memref<256xi32>

            // Release lock to 1 so tile(2,4) can acquire and begin processing
            aie.use_lock(%lock14_6, "Release", 1)
            aie.end
        }

        %mem14 = aie.mem(%tile14) {
            aie.dma_start("MM2S", 0, ^bd0, ^end)
            ^bd0:
                aie.use_lock(%lock14_6, Acquire, 1)
                // Insert header for packet routing
                // 0x4 - packet type, arbitary value
                // 0xD - packet ID, arbitary value but used for routing
                aie.dma_bd_packet(0x4, 0xD)
                aie.dma_bd(<%buf14 : memref<256xi32>, 0, 256>, A)
                aie.use_lock(%lock14_6, Release, 0)
                aie.next_bd ^end
            ^end:
                aie.end
        }


        // Define core algorithm for tile(3,4) which reads value set by tile(1,4)
        // buf[5] = buf[3] + 100
        %core34 = aie.core(%tile34) {
            aie.use_lock(%lock34_8, "Acquire", 0)
            // This acquire will stall since locks are initialized to Release, 0
            aie.use_lock(%lock34_7, "Acquire", 1)

            %idx1 = arith.constant 3 : index
            %d1   = memref.load %buf34[%idx1] : memref<256xi32>
            %c1   = arith.constant 100 : i32
            %d2   = arith.addi %d1, %c1 : i32
            %idx2 = arith.constant 5 : index
            memref.store %d2, %buf34[%idx2] : memref<256xi32>

            aie.use_lock(%lock34_7, "Release", 0)
            aie.use_lock(%lock34_8, "Release", 1)
            aie.end
        }

        // Define local tile memory behavior (i.e. tileDMA)
        %mem34 = aie.mem(%tile34) {
            aie.dma_start("S2MM", 1, ^bd0, ^end)
            ^bd0:
                aie.use_lock(%lock34_7, Acquire, 0)
                // Packets headers are dropped so no need to define packet behavior here
                aie.dma_bd(<%buf34 : memref<256xi32>, 0, 256>, A)
                aie.use_lock(%lock34_7, Release, 1)
                aie.next_bd ^end
            ^end:
                aie.end
        }
    }
}
