#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000159eb9dc860 .scope module, "designQ1_tb" "designQ1_tb" 2 5;
 .timescale -9 -9;
v00000159eba3fea0_0 .var "a", 0 0;
v00000159eba3ffe0_0 .var "b", 0 0;
v00000159eba404e0_0 .var "clk", 0 0;
v00000159eba401c0_0 .var "e", 0 0;
v00000159eba40260_0 .net "q", 1 0, L_00000159eba40620;  1 drivers
v00000159eba40300_0 .var "reset", 0 0;
v00000159eba40580_0 .var "x", 0 0;
S_00000159eb9e90b0 .scope module, "Q1" "designQ1" 2 9, 3 1 0, S_00000159eb9dc860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "e";
    .port_info 4 /INPUT 1 "x";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
L_00000159eb9d8280 .functor AND 1, v00000159eba3ffe0_0, v00000159eba40580_0, C4<1>, C4<1>;
L_00000159eb9d7d40 .functor NOT 1, v00000159eba3ffe0_0, C4<0>, C4<0>, C4<0>;
L_00000159eb9d80c0 .functor NOT 1, v00000159eba40580_0, C4<0>, C4<0>, C4<0>;
L_00000159eb9d81a0 .functor AND 1, L_00000159eb9d7d40, L_00000159eb9d80c0, C4<1>, C4<1>;
L_00000159eb9d7e90 .functor OR 1, L_00000159eb9d8280, L_00000159eb9d81a0, C4<0>, C4<0>;
L_00000159eb9d8050 .functor AND 1, v00000159eba401c0_0, L_00000159eb9d7e90, C4<1>, C4<1>;
L_00000159eb9d83d0 .functor BUFZ 1, L_00000159eb9d8050, C4<0>, C4<0>, C4<0>;
L_00000159eb9d8360 .functor BUFZ 1, v00000159eba401c0_0, C4<0>, C4<0>, C4<0>;
L_00000159eb9d8440 .functor BUFZ 1, v00000159eba401c0_0, C4<0>, C4<0>, C4<0>;
v00000159eba3f9a0_0 .net *"_ivl_0", 0 0, L_00000159eb9d8280;  1 drivers
v00000159eba3ff40_0 .net *"_ivl_2", 0 0, L_00000159eb9d7d40;  1 drivers
v00000159eba403a0_0 .net *"_ivl_4", 0 0, L_00000159eb9d80c0;  1 drivers
v00000159eba40760_0 .net *"_ivl_6", 0 0, L_00000159eb9d81a0;  1 drivers
v00000159eba3fa40_0 .net *"_ivl_8", 0 0, L_00000159eb9d7e90;  1 drivers
v00000159eba40080_0 .net "a", 0 0, v00000159eba3fea0_0;  1 drivers
v00000159eba3fd60_0 .net "b", 0 0, v00000159eba3ffe0_0;  1 drivers
v00000159eba3fcc0_0 .net "clk", 0 0, v00000159eba404e0_0;  1 drivers
v00000159eba3fb80_0 .net "e", 0 0, v00000159eba401c0_0;  1 drivers
v00000159eba3fae0_0 .net "ja", 0 0, L_00000159eb9d8050;  1 drivers
v00000159eba3f900_0 .net "jb", 0 0, L_00000159eb9d8360;  1 drivers
v00000159eba3fc20_0 .net "ka", 0 0, L_00000159eb9d83d0;  1 drivers
v00000159eba40800_0 .net "kb", 0 0, L_00000159eb9d8440;  1 drivers
v00000159eba40440_0 .net "q", 1 0, L_00000159eba40620;  alias, 1 drivers
v00000159eba40120_0 .net "reset", 0 0, v00000159eba40300_0;  1 drivers
v00000159eba3fe00_0 .net "x", 0 0, v00000159eba40580_0;  1 drivers
L_00000159eba40620 .concat8 [ 1 1 0 0], v00000159eb9b2900_0, v00000159eb9e9470_0;
S_00000159eb9e9240 .scope module, "jk1" "jkflipflop" 3 11, 4 4 0, S_00000159eb9e90b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
v00000159eb9dbb10_0 .net "clk", 0 0, v00000159eba404e0_0;  alias, 1 drivers
v00000159eb9dbbb0_0 .net "j", 0 0, L_00000159eb9d8050;  alias, 1 drivers
v00000159eb9e93d0_0 .net "k", 0 0, L_00000159eb9d83d0;  alias, 1 drivers
v00000159eb9e9470_0 .var "q", 0 0;
v00000159eb9e45f0_0 .net "reset", 0 0, v00000159eba40300_0;  alias, 1 drivers
E_00000159eb9dcfd0 .event posedge, v00000159eb9dbb10_0;
S_00000159eb9e4690 .scope module, "jk2" "jkflipflop" 3 12, 4 4 0, S_00000159eb9e90b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
v00000159eb9b2720_0 .net "clk", 0 0, v00000159eba404e0_0;  alias, 1 drivers
v00000159eb9b27c0_0 .net "j", 0 0, L_00000159eb9d8360;  alias, 1 drivers
v00000159eb9b2860_0 .net "k", 0 0, L_00000159eb9d8440;  alias, 1 drivers
v00000159eb9b2900_0 .var "q", 0 0;
v00000159eb9b29a0_0 .net "reset", 0 0, v00000159eba40300_0;  alias, 1 drivers
    .scope S_00000159eb9e9240;
T_0 ;
    %wait E_00000159eb9dcfd0;
    %load/vec4 v00000159eb9e45f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000159eb9e9470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000159eb9dbbb0_0;
    %load/vec4 v00000159eb9e93d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v00000159eb9e9470_0;
    %assign/vec4 v00000159eb9e9470_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v00000159eb9e9470_0;
    %assign/vec4 v00000159eb9e9470_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000159eb9e9470_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000159eb9e9470_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000159eb9e9470_0;
    %inv;
    %assign/vec4 v00000159eb9e9470_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000159eb9e4690;
T_1 ;
    %wait E_00000159eb9dcfd0;
    %load/vec4 v00000159eb9b29a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000159eb9b2900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000159eb9b27c0_0;
    %load/vec4 v00000159eb9b2860_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v00000159eb9b2900_0;
    %assign/vec4 v00000159eb9b2900_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v00000159eb9b2900_0;
    %assign/vec4 v00000159eb9b2900_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000159eb9b2900_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000159eb9b2900_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v00000159eb9b2900_0;
    %inv;
    %assign/vec4 v00000159eb9b2900_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000159eb9dc860;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba404e0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000159eba404e0_0;
    %inv;
    %store/vec4 v00000159eba404e0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000159eb9dc860;
T_3 ;
    %vpi_call 2 17 "$dumpfile", "designQ1_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000159eb9dc860 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba401c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba40300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba40300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba401c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba401c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba401c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba401c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba40580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000159eba3fea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000159eba3ffe0_0, 0, 1;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "designQ1_tb.v";
    "./designQ1.v";
    "./jkflipflop.v";
