$date
	Sun Sep 17 17:06:32 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testerComunicaionPS $end
$var wire 10 ! salidasSP [9:0] $end
$var wire 1 " salidaPS $end
$var reg 1 # clk $end
$var reg 10 $ entradasPS [9:0] $end
$scope module emisor $end
$var wire 1 # clk $end
$var wire 10 % entradas [9:0] $end
$var reg 1 " salida $end
$var integer 32 & contador [31:0] $end
$upscope $end
$scope module receptor $end
$var wire 1 # clk $end
$var wire 1 " entrada $end
$var reg 10 ' salidas [9:0] $end
$var integer 32 ( contador [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
b0 &
bx %
bx $
x#
x"
bx !
$end
#10400
b1010010101 $
b1010010101 %
0#
#20800
b1 &
1"
b1 (
1#
#31200
0#
#41600
b10 (
bx0x !
bx0x '
b10 &
0"
1#
#52000
0#
#62400
b11 &
1"
b11 (
bx00x !
bx00x '
1#
#72800
0#
#83200
b100 (
bx000x !
bx000x '
b100 &
0"
1#
#93600
0#
#104000
b101 &
1"
b101 (
bx0000x !
bx0000x '
1#
#114400
0#
#124800
b110 (
bx00000x !
bx00000x '
b110 &
0"
1#
#135200
0#
#145600
b111 &
b111 (
bx000000x !
bx000000x '
1#
#156000
0#
#166400
b1000 (
bx1000000x !
bx1000000x '
b1000 &
1"
1#
#176800
0#
#187200
b1001 &
0"
b1001 (
bx11000000x !
bx11000000x '
1#
#197600
0#
#208000
b0 (
b111000000x !
b111000000x '
b0 &
1"
1#
#218400
0#
b1111100000 $
b1111100000 %
#228800
b1 &
0"
b1 (
b1110000001 !
b1110000001 '
1#
#239200
0#
#249600
b10 (
b10 &
1#
#260000
0#
#270400
b11 &
b11 (
1#
#280800
0#
#291200
b100 (
b100 &
1#
#301600
0#
#312000
b101 &
b101 (
1#
#322400
0#
#332800
b110 (
b1110100001 !
b1110100001 '
b110 &
1"
1#
#343200
0#
#353600
b111 &
b111 (
b1111100001 !
b1111100001 '
1#
#364000
0#
#374400
b1000 (
b1000 &
1#
#384800
0#
#395200
b1001 &
b1001 (
1#
#405600
0#
#416000
b0 (
b0 &
1#
#426400
0#
b11111 $
b11111 %
#436800
b1 &
b1 (
1#
#447200
0#
#457600
b10 (
b1111100011 !
b1111100011 '
b10 &
1#
#468000
0#
#478400
b11 &
b11 (
b1111100111 !
b1111100111 '
1#
#488800
0#
#499200
b100 (
b1111101111 !
b1111101111 '
b100 &
1#
#509600
0#
#520000
b101 &
b101 (
b1111111111 !
b1111111111 '
1#
#530400
0#
#540800
b110 (
b1111011111 !
b1111011111 '
b110 &
0"
1#
#551200
0#
#561600
b111 &
b111 (
b1110011111 !
b1110011111 '
1#
#572000
0#
#582400
b1000 (
b1100011111 !
b1100011111 '
b1000 &
1#
#592800
0#
#603200
b1001 &
b1001 (
b1000011111 !
b1000011111 '
1#
#613600
0#
#624000
b0 (
b11111 !
b11111 '
b0 &
1#
#634400
0#
