

================================================================
== Synthesis Summary Report of 'kernel_stage1'
================================================================
+ General Information: 
    * Date:           Sun Oct  1 21:08:37 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        proj_kernel_stage1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+----------+-------------+------------+-----+
    |                         Modules                        | Issue|       | Latency |  Latency  | Iteration|         |  Trip |          |      |          |             |            |     |
    |                         & Loops                        | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +--------------------------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+----------+-------------+------------+-----+
    |+ kernel_stage1                                         |     -|   0.00|        -|          -|         -|        -|      -|        no|     -|  63 (~0%)|  17262 (~0%)|  29099 (1%)|    -|
    | + BatchNorm_1_2_3_4_5_19_1                             |     -|   0.00|    15681|  7.840e+05|         -|    15681|      -|        no|     -|  16 (~0%)|   1988 (~0%)|  3699 (~0%)|    -|
    |  o VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3     |     -|  36.50|    15680|  7.840e+05|        70|        -|    224|        no|     -|         -|            -|           -|    -|
    |   + BatchNorm_1_2_3_4_5_19_1_Pipeline_VITIS_LOOP_16_4  |     -|   0.00|       52|  2.600e+03|         -|       52|      -|        no|     -|  13 (~0%)|    860 (~0%)|  1267 (~0%)|    -|
    |    o VITIS_LOOP_16_4                                   |     -|  36.50|       50|  2.500e+03|        24|        1|     28|       yes|     -|         -|            -|           -|    -|
    | + Pointwise_conv_6_7_18_22_1                           |     -|   0.00|  1034884|  5.174e+07|         -|  1034884|      -|        no|     -|  10 (~0%)|   1017 (~0%)|  1682 (~0%)|    -|
    |  o Out_Row_Out_Column_Output_Channel                   |     -|  36.50|  1034880|  5.174e+07|        55|        -|  18816|        no|     -|         -|            -|           -|    -|
    |   + Pointwise_conv_6_7_18_22_1_Pipeline_In_Channel     |     -|   0.00|       26|  1.300e+03|         -|       26|      -|        no|     -|   6 (~0%)|    510 (~0%)|   625 (~0%)|    -|
    |    o In_Channel                                        |     -|  36.50|       24|  1.200e+03|        18|        1|      8|       yes|     -|         -|            -|           -|    -|
    | + ConvNormAct                                          |     -|   0.00|        -|          -|         -|        -|      -|        no|     -|  29 (~0%)|   4151 (~0%)|  7190 (~0%)|    -|
    |  + DW_conv_9_21_24_1                                   |     -|   0.00|        -|          -|         -|        -|      -|        no|     -|  13 (~0%)|   1797 (~0%)|  2680 (~0%)|    -|
    |   o Batch_Out_Column_Kernel_Row_Kernel_Col             |     -|  36.50|        -|          -|         -|        -|      -|        no|     -|         -|            -|           -|    -|
    |    o Output_Channel                                    |     -|  36.50|        -|          -|         -|        -|      -|        no|     -|         -|            -|           -|    -|
    |     + DW_conv_9_21_24_1_Pipeline_In_Channel            |     -|   0.00|        -|          -|         -|        -|      -|        no|     -|   8 (~0%)|    928 (~0%)|  1165 (~0%)|    -|
    |      o In_Channel                                      |    II|  36.50|        -|          -|        36|       36|      -|       yes|     -|         -|            -|           -|    -|
    |  + ConvNormAct_Pipeline_VITIS_LOOP_7_1                 |     -|   0.00|        -|          -|         -|        -|      -|        no|     -|         -|    383 (~0%)|   395 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                     |     -|  36.50|        -|          -|        16|        1|      -|       yes|     -|         -|            -|           -|    -|
    |  o VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3     |     -|  36.50|    18816|  9.408e+05|        56|        -|    336|        no|     -|         -|            -|           -|    -|
    |   + ConvNormAct_Pipeline_VITIS_LOOP_16_4               |     -|   0.00|       38|  1.900e+03|         -|       38|      -|        no|     -|  13 (~0%)|    854 (~0%)|  1267 (~0%)|    -|
    |    o VITIS_LOOP_16_4                                   |     -|  36.50|       36|  1.800e+03|        24|        1|     14|       yes|     -|         -|            -|           -|    -|
    | + Pointwise_conv_6_27_31_1                             |     -|   0.00|    86241|  4.312e+06|         -|    86241|      -|        no|     -|   6 (~0%)|    558 (~0%)|  1306 (~0%)|    -|
    |  o Out_Row_Out_Column_Output_Channel                   |     -|  36.50|    86240|  4.312e+06|        55|        -|   1568|        no|     -|         -|            -|           -|    -|
    |   + Pointwise_conv_6_27_31_1_Pipeline_In_Channel       |     -|   0.00|       35|  1.750e+03|         -|       35|      -|        no|     -|   5 (~0%)|    296 (~0%)|   568 (~0%)|    -|
    |    o In_Channel                                        |     -|  36.50|       33|  1.650e+03|        11|        1|     24|       yes|     -|         -|            -|           -|    -|
    | + Compute_skip_30_32_34_1                              |     -|   0.00|     3153|  1.576e+05|         -|     3153|      -|        no|     -|   2 (~0%)|    447 (~0%)|  1236 (~0%)|    -|
    |  + Compute_skip_30_32_34_1_Pipeline_VITIS_LOOP_20_3    |     -|   0.00|     3152|  1.576e+05|         -|     3152|      -|        no|     -|   2 (~0%)|    430 (~0%)|  1110 (~0%)|    -|
    |   o Skip_VITIS_LOOP_18_2_VITIS_LOOP_20_3               |     -|  36.50|     3150|  1.575e+05|        16|        1|   3136|       yes|     -|         -|            -|           -|    -|
    +--------------------------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------------+--------+-------+--------+------------------------------------+
| Interface     | Register              | Offset | Width | Access | Description                        |
+---------------+-----------------------+--------+-------+--------+------------------------------------+
| s_axi_control | X_data_1              | 0x10   | 32    | W      | Data signal of X_data              |
| s_axi_control | X_data_2              | 0x14   | 32    | W      | Data signal of X_data              |
| s_axi_control | norm_1_weight_1       | 0x1c   | 32    | W      | Data signal of norm_1_weight       |
| s_axi_control | norm_1_weight_2       | 0x20   | 32    | W      | Data signal of norm_1_weight       |
| s_axi_control | norm_1_bias_1         | 0x28   | 32    | W      | Data signal of norm_1_bias         |
| s_axi_control | norm_1_bias_2         | 0x2c   | 32    | W      | Data signal of norm_1_bias         |
| s_axi_control | norm_1_running_mean_1 | 0x34   | 32    | W      | Data signal of norm_1_running_mean |
| s_axi_control | norm_1_running_mean_2 | 0x38   | 32    | W      | Data signal of norm_1_running_mean |
| s_axi_control | norm_1_running_var_1  | 0x40   | 32    | W      | Data signal of norm_1_running_var  |
| s_axi_control | norm_1_running_var_2  | 0x44   | 32    | W      | Data signal of norm_1_running_var  |
| s_axi_control | v_conv_1_weight_1     | 0x4c   | 32    | W      | Data signal of v_conv_1_weight     |
| s_axi_control | v_conv_1_weight_2     | 0x50   | 32    | W      | Data signal of v_conv_1_weight     |
| s_axi_control | v_conv_1_bias_1       | 0x58   | 32    | W      | Data signal of v_conv_1_bias       |
| s_axi_control | v_conv_1_bias_2       | 0x5c   | 32    | W      | Data signal of v_conv_1_bias       |
| s_axi_control | dw_conv_1_filter_1    | 0x64   | 32    | W      | Data signal of dw_conv_1_filter    |
| s_axi_control | dw_conv_1_filter_2    | 0x68   | 32    | W      | Data signal of dw_conv_1_filter    |
| s_axi_control | dw_norm_1_gamma_1     | 0x70   | 32    | W      | Data signal of dw_norm_1_gamma     |
| s_axi_control | dw_norm_1_gamma_2     | 0x74   | 32    | W      | Data signal of dw_norm_1_gamma     |
| s_axi_control | dw_norm_1_beta_1      | 0x7c   | 32    | W      | Data signal of dw_norm_1_beta      |
| s_axi_control | dw_norm_1_beta_2      | 0x80   | 32    | W      | Data signal of dw_norm_1_beta      |
| s_axi_control | dw_norm_1_mean_1      | 0x88   | 32    | W      | Data signal of dw_norm_1_mean      |
| s_axi_control | dw_norm_1_mean_2      | 0x8c   | 32    | W      | Data signal of dw_norm_1_mean      |
| s_axi_control | dw_norm_1_var_1       | 0x94   | 32    | W      | Data signal of dw_norm_1_var       |
| s_axi_control | dw_norm_1_var_2       | 0x98   | 32    | W      | Data signal of dw_norm_1_var       |
| s_axi_control | proj_1_weight_1       | 0xa0   | 32    | W      | Data signal of proj_1_weight       |
| s_axi_control | proj_1_weight_2       | 0xa4   | 32    | W      | Data signal of proj_1_weight       |
| s_axi_control | norm_2_weight_1       | 0xac   | 32    | W      | Data signal of norm_2_weight       |
| s_axi_control | norm_2_weight_2       | 0xb0   | 32    | W      | Data signal of norm_2_weight       |
| s_axi_control | norm_2_bias_1         | 0xb8   | 32    | W      | Data signal of norm_2_bias         |
| s_axi_control | norm_2_bias_2         | 0xbc   | 32    | W      | Data signal of norm_2_bias         |
| s_axi_control | norm_2_running_mean_1 | 0xc4   | 32    | W      | Data signal of norm_2_running_mean |
| s_axi_control | norm_2_running_mean_2 | 0xc8   | 32    | W      | Data signal of norm_2_running_mean |
| s_axi_control | norm_2_running_var_1  | 0xd0   | 32    | W      | Data signal of norm_2_running_var  |
| s_axi_control | norm_2_running_var_2  | 0xd4   | 32    | W      | Data signal of norm_2_running_var  |
| s_axi_control | v_conv_2_weight_1     | 0xdc   | 32    | W      | Data signal of v_conv_2_weight     |
| s_axi_control | v_conv_2_weight_2     | 0xe0   | 32    | W      | Data signal of v_conv_2_weight     |
| s_axi_control | v_conv_2_bias_1       | 0xe8   | 32    | W      | Data signal of v_conv_2_bias       |
| s_axi_control | v_conv_2_bias_2       | 0xec   | 32    | W      | Data signal of v_conv_2_bias       |
| s_axi_control | dw_conv_2_filter_1    | 0xf4   | 32    | W      | Data signal of dw_conv_2_filter    |
| s_axi_control | dw_conv_2_filter_2    | 0xf8   | 32    | W      | Data signal of dw_conv_2_filter    |
| s_axi_control | dw_norm_2_gamma_1     | 0x100  | 32    | W      | Data signal of dw_norm_2_gamma     |
| s_axi_control | dw_norm_2_gamma_2     | 0x104  | 32    | W      | Data signal of dw_norm_2_gamma     |
| s_axi_control | dw_norm_2_beta_1      | 0x10c  | 32    | W      | Data signal of dw_norm_2_beta      |
| s_axi_control | dw_norm_2_beta_2      | 0x110  | 32    | W      | Data signal of dw_norm_2_beta      |
| s_axi_control | dw_norm_2_mean_1      | 0x118  | 32    | W      | Data signal of dw_norm_2_mean      |
| s_axi_control | dw_norm_2_mean_2      | 0x11c  | 32    | W      | Data signal of dw_norm_2_mean      |
| s_axi_control | dw_norm_2_var_1       | 0x124  | 32    | W      | Data signal of dw_norm_2_var       |
| s_axi_control | dw_norm_2_var_2       | 0x128  | 32    | W      | Data signal of dw_norm_2_var       |
| s_axi_control | proj_2_weight_1       | 0x130  | 32    | W      | Data signal of proj_2_weight       |
| s_axi_control | proj_2_weight_2       | 0x134  | 32    | W      | Data signal of proj_2_weight       |
| s_axi_control | Y_norm_1_1            | 0x13c  | 32    | W      | Data signal of Y_norm_1            |
| s_axi_control | Y_norm_1_2            | 0x140  | 32    | W      | Data signal of Y_norm_1            |
| s_axi_control | Y_v_conv_1_1          | 0x148  | 32    | W      | Data signal of Y_v_conv_1          |
| s_axi_control | Y_v_conv_1_2          | 0x14c  | 32    | W      | Data signal of Y_v_conv_1          |
| s_axi_control | Y_dw_conv_1_1         | 0x154  | 32    | W      | Data signal of Y_dw_conv_1         |
| s_axi_control | Y_dw_conv_1_2         | 0x158  | 32    | W      | Data signal of Y_dw_conv_1         |
| s_axi_control | Y_dw_norm_1_1         | 0x160  | 32    | W      | Data signal of Y_dw_norm_1         |
| s_axi_control | Y_dw_norm_1_2         | 0x164  | 32    | W      | Data signal of Y_dw_norm_1         |
| s_axi_control | Y_dw_act_1_1          | 0x16c  | 32    | W      | Data signal of Y_dw_act_1          |
| s_axi_control | Y_dw_act_1_2          | 0x170  | 32    | W      | Data signal of Y_dw_act_1          |
| s_axi_control | Y_proj_1_1            | 0x178  | 32    | W      | Data signal of Y_proj_1            |
| s_axi_control | Y_proj_1_2            | 0x17c  | 32    | W      | Data signal of Y_proj_1            |
| s_axi_control | Y_norm_2_1            | 0x184  | 32    | W      | Data signal of Y_norm_2            |
| s_axi_control | Y_norm_2_2            | 0x188  | 32    | W      | Data signal of Y_norm_2            |
| s_axi_control | Y_v_conv_2_1          | 0x190  | 32    | W      | Data signal of Y_v_conv_2          |
| s_axi_control | Y_v_conv_2_2          | 0x194  | 32    | W      | Data signal of Y_v_conv_2          |
| s_axi_control | Y_dw_conv_2_1         | 0x19c  | 32    | W      | Data signal of Y_dw_conv_2         |
| s_axi_control | Y_dw_conv_2_2         | 0x1a0  | 32    | W      | Data signal of Y_dw_conv_2         |
| s_axi_control | Y_dw_norm_2_1         | 0x1a8  | 32    | W      | Data signal of Y_dw_norm_2         |
| s_axi_control | Y_dw_norm_2_2         | 0x1ac  | 32    | W      | Data signal of Y_dw_norm_2         |
| s_axi_control | Y_dw_act_2_1          | 0x1b4  | 32    | W      | Data signal of Y_dw_act_2          |
| s_axi_control | Y_dw_act_2_2          | 0x1b8  | 32    | W      | Data signal of Y_dw_act_2          |
| s_axi_control | Y_proj_2_1            | 0x1c0  | 32    | W      | Data signal of Y_proj_2            |
| s_axi_control | Y_proj_2_2            | 0x1c4  | 32    | W      | Data signal of Y_proj_2            |
| s_axi_control | Y_dw_skip_2_1         | 0x1cc  | 32    | W      | Data signal of Y_dw_skip_2         |
| s_axi_control | Y_dw_skip_2_2         | 0x1d0  | 32    | W      | Data signal of Y_dw_skip_2         |
| s_axi_control | Y_skip_2_1            | 0x1d8  | 32    | W      | Data signal of Y_skip_2            |
| s_axi_control | Y_skip_2_2            | 0x1dc  | 32    | W      | Data signal of Y_skip_2            |
+---------------+-----------------------+--------+-------+--------+------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------------+-----------+----------+
| Argument            | Direction | Datatype |
+---------------------+-----------+----------+
| X_data              | inout     | float*   |
| norm_1_weight       | in        | float*   |
| norm_1_bias         | in        | float*   |
| norm_1_running_mean | in        | float*   |
| norm_1_running_var  | in        | float*   |
| v_conv_1_weight     | in        | float*   |
| v_conv_1_bias       | in        | float*   |
| dw_conv_1_filter    | in        | float*   |
| dw_norm_1_gamma     | in        | float*   |
| dw_norm_1_beta      | in        | float*   |
| dw_norm_1_mean      | in        | float*   |
| dw_norm_1_var       | in        | float*   |
| proj_1_weight       | in        | float*   |
| norm_2_weight       | in        | float*   |
| norm_2_bias         | in        | float*   |
| norm_2_running_mean | in        | float*   |
| norm_2_running_var  | in        | float*   |
| v_conv_2_weight     | in        | float*   |
| v_conv_2_bias       | in        | float*   |
| dw_conv_2_filter    | in        | float*   |
| dw_norm_2_gamma     | in        | float*   |
| dw_norm_2_beta      | in        | float*   |
| dw_norm_2_mean      | in        | float*   |
| dw_norm_2_var       | in        | float*   |
| proj_2_weight       | in        | float*   |
| Y_norm_1            | inout     | float*   |
| Y_v_conv_1          | inout     | float*   |
| Y_dw_conv_1         | inout     | float*   |
| Y_dw_norm_1         | inout     | float*   |
| Y_dw_act_1          | inout     | float*   |
| Y_proj_1            | inout     | float*   |
| Y_norm_2            | inout     | float*   |
| Y_v_conv_2          | inout     | float*   |
| Y_dw_conv_2         | inout     | float*   |
| Y_dw_norm_2         | inout     | float*   |
| Y_dw_act_2          | inout     | float*   |
| Y_proj_2            | inout     | float*   |
| Y_dw_skip_2         | inout     | float*   |
| Y_skip_2            | inout     | float*   |
+---------------------+-----------+----------+

* SW-to-HW Mapping
+---------------------+---------------+-----------+----------+-------------------------------------------------+
| Argument            | HW Interface  | HW Type   | HW Usage | HW Info                                         |
+---------------------+---------------+-----------+----------+-------------------------------------------------+
| X_data              | m_axi_gmem0   | interface |          |                                                 |
| X_data              | s_axi_control | register  | offset   | name=X_data_1 offset=0x10 range=32              |
| X_data              | s_axi_control | register  | offset   | name=X_data_2 offset=0x14 range=32              |
| norm_1_weight       | m_axi_gmem    | interface |          |                                                 |
| norm_1_weight       | s_axi_control | register  | offset   | name=norm_1_weight_1 offset=0x1c range=32       |
| norm_1_weight       | s_axi_control | register  | offset   | name=norm_1_weight_2 offset=0x20 range=32       |
| norm_1_bias         | m_axi_gmem    | interface |          |                                                 |
| norm_1_bias         | s_axi_control | register  | offset   | name=norm_1_bias_1 offset=0x28 range=32         |
| norm_1_bias         | s_axi_control | register  | offset   | name=norm_1_bias_2 offset=0x2c range=32         |
| norm_1_running_mean | m_axi_gmem    | interface |          |                                                 |
| norm_1_running_mean | s_axi_control | register  | offset   | name=norm_1_running_mean_1 offset=0x34 range=32 |
| norm_1_running_mean | s_axi_control | register  | offset   | name=norm_1_running_mean_2 offset=0x38 range=32 |
| norm_1_running_var  | m_axi_gmem    | interface |          |                                                 |
| norm_1_running_var  | s_axi_control | register  | offset   | name=norm_1_running_var_1 offset=0x40 range=32  |
| norm_1_running_var  | s_axi_control | register  | offset   | name=norm_1_running_var_2 offset=0x44 range=32  |
| v_conv_1_weight     | m_axi_gmem    | interface |          |                                                 |
| v_conv_1_weight     | s_axi_control | register  | offset   | name=v_conv_1_weight_1 offset=0x4c range=32     |
| v_conv_1_weight     | s_axi_control | register  | offset   | name=v_conv_1_weight_2 offset=0x50 range=32     |
| v_conv_1_bias       | m_axi_gmem    | interface |          |                                                 |
| v_conv_1_bias       | s_axi_control | register  | offset   | name=v_conv_1_bias_1 offset=0x58 range=32       |
| v_conv_1_bias       | s_axi_control | register  | offset   | name=v_conv_1_bias_2 offset=0x5c range=32       |
| dw_conv_1_filter    | m_axi_gmem    | interface |          |                                                 |
| dw_conv_1_filter    | s_axi_control | register  | offset   | name=dw_conv_1_filter_1 offset=0x64 range=32    |
| dw_conv_1_filter    | s_axi_control | register  | offset   | name=dw_conv_1_filter_2 offset=0x68 range=32    |
| dw_norm_1_gamma     | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_gamma     | s_axi_control | register  | offset   | name=dw_norm_1_gamma_1 offset=0x70 range=32     |
| dw_norm_1_gamma     | s_axi_control | register  | offset   | name=dw_norm_1_gamma_2 offset=0x74 range=32     |
| dw_norm_1_beta      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_beta      | s_axi_control | register  | offset   | name=dw_norm_1_beta_1 offset=0x7c range=32      |
| dw_norm_1_beta      | s_axi_control | register  | offset   | name=dw_norm_1_beta_2 offset=0x80 range=32      |
| dw_norm_1_mean      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_mean      | s_axi_control | register  | offset   | name=dw_norm_1_mean_1 offset=0x88 range=32      |
| dw_norm_1_mean      | s_axi_control | register  | offset   | name=dw_norm_1_mean_2 offset=0x8c range=32      |
| dw_norm_1_var       | m_axi_gmem    | interface |          |                                                 |
| dw_norm_1_var       | s_axi_control | register  | offset   | name=dw_norm_1_var_1 offset=0x94 range=32       |
| dw_norm_1_var       | s_axi_control | register  | offset   | name=dw_norm_1_var_2 offset=0x98 range=32       |
| proj_1_weight       | m_axi_gmem    | interface |          |                                                 |
| proj_1_weight       | s_axi_control | register  | offset   | name=proj_1_weight_1 offset=0xa0 range=32       |
| proj_1_weight       | s_axi_control | register  | offset   | name=proj_1_weight_2 offset=0xa4 range=32       |
| norm_2_weight       | m_axi_gmem    | interface |          |                                                 |
| norm_2_weight       | s_axi_control | register  | offset   | name=norm_2_weight_1 offset=0xac range=32       |
| norm_2_weight       | s_axi_control | register  | offset   | name=norm_2_weight_2 offset=0xb0 range=32       |
| norm_2_bias         | m_axi_gmem    | interface |          |                                                 |
| norm_2_bias         | s_axi_control | register  | offset   | name=norm_2_bias_1 offset=0xb8 range=32         |
| norm_2_bias         | s_axi_control | register  | offset   | name=norm_2_bias_2 offset=0xbc range=32         |
| norm_2_running_mean | m_axi_gmem    | interface |          |                                                 |
| norm_2_running_mean | s_axi_control | register  | offset   | name=norm_2_running_mean_1 offset=0xc4 range=32 |
| norm_2_running_mean | s_axi_control | register  | offset   | name=norm_2_running_mean_2 offset=0xc8 range=32 |
| norm_2_running_var  | m_axi_gmem    | interface |          |                                                 |
| norm_2_running_var  | s_axi_control | register  | offset   | name=norm_2_running_var_1 offset=0xd0 range=32  |
| norm_2_running_var  | s_axi_control | register  | offset   | name=norm_2_running_var_2 offset=0xd4 range=32  |
| v_conv_2_weight     | m_axi_gmem    | interface |          |                                                 |
| v_conv_2_weight     | s_axi_control | register  | offset   | name=v_conv_2_weight_1 offset=0xdc range=32     |
| v_conv_2_weight     | s_axi_control | register  | offset   | name=v_conv_2_weight_2 offset=0xe0 range=32     |
| v_conv_2_bias       | m_axi_gmem    | interface |          |                                                 |
| v_conv_2_bias       | s_axi_control | register  | offset   | name=v_conv_2_bias_1 offset=0xe8 range=32       |
| v_conv_2_bias       | s_axi_control | register  | offset   | name=v_conv_2_bias_2 offset=0xec range=32       |
| dw_conv_2_filter    | m_axi_gmem    | interface |          |                                                 |
| dw_conv_2_filter    | s_axi_control | register  | offset   | name=dw_conv_2_filter_1 offset=0xf4 range=32    |
| dw_conv_2_filter    | s_axi_control | register  | offset   | name=dw_conv_2_filter_2 offset=0xf8 range=32    |
| dw_norm_2_gamma     | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_gamma     | s_axi_control | register  | offset   | name=dw_norm_2_gamma_1 offset=0x100 range=32    |
| dw_norm_2_gamma     | s_axi_control | register  | offset   | name=dw_norm_2_gamma_2 offset=0x104 range=32    |
| dw_norm_2_beta      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_beta      | s_axi_control | register  | offset   | name=dw_norm_2_beta_1 offset=0x10c range=32     |
| dw_norm_2_beta      | s_axi_control | register  | offset   | name=dw_norm_2_beta_2 offset=0x110 range=32     |
| dw_norm_2_mean      | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_mean      | s_axi_control | register  | offset   | name=dw_norm_2_mean_1 offset=0x118 range=32     |
| dw_norm_2_mean      | s_axi_control | register  | offset   | name=dw_norm_2_mean_2 offset=0x11c range=32     |
| dw_norm_2_var       | m_axi_gmem    | interface |          |                                                 |
| dw_norm_2_var       | s_axi_control | register  | offset   | name=dw_norm_2_var_1 offset=0x124 range=32      |
| dw_norm_2_var       | s_axi_control | register  | offset   | name=dw_norm_2_var_2 offset=0x128 range=32      |
| proj_2_weight       | m_axi_gmem    | interface |          |                                                 |
| proj_2_weight       | s_axi_control | register  | offset   | name=proj_2_weight_1 offset=0x130 range=32      |
| proj_2_weight       | s_axi_control | register  | offset   | name=proj_2_weight_2 offset=0x134 range=32      |
| Y_norm_1            | m_axi_gmem1   | interface |          |                                                 |
| Y_norm_1            | s_axi_control | register  | offset   | name=Y_norm_1_1 offset=0x13c range=32           |
| Y_norm_1            | s_axi_control | register  | offset   | name=Y_norm_1_2 offset=0x140 range=32           |
| Y_v_conv_1          | m_axi_gmem2   | interface |          |                                                 |
| Y_v_conv_1          | s_axi_control | register  | offset   | name=Y_v_conv_1_1 offset=0x148 range=32         |
| Y_v_conv_1          | s_axi_control | register  | offset   | name=Y_v_conv_1_2 offset=0x14c range=32         |
| Y_dw_conv_1         | m_axi_gmem0   | interface |          |                                                 |
| Y_dw_conv_1         | s_axi_control | register  | offset   | name=Y_dw_conv_1_1 offset=0x154 range=32        |
| Y_dw_conv_1         | s_axi_control | register  | offset   | name=Y_dw_conv_1_2 offset=0x158 range=32        |
| Y_dw_norm_1         | m_axi_gmem1   | interface |          |                                                 |
| Y_dw_norm_1         | s_axi_control | register  | offset   | name=Y_dw_norm_1_1 offset=0x160 range=32        |
| Y_dw_norm_1         | s_axi_control | register  | offset   | name=Y_dw_norm_1_2 offset=0x164 range=32        |
| Y_dw_act_1          | m_axi_gmem3   | interface |          |                                                 |
| Y_dw_act_1          | s_axi_control | register  | offset   | name=Y_dw_act_1_1 offset=0x16c range=32         |
| Y_dw_act_1          | s_axi_control | register  | offset   | name=Y_dw_act_1_2 offset=0x170 range=32         |
| Y_proj_1            | m_axi_gmem0   | interface |          |                                                 |
| Y_proj_1            | s_axi_control | register  | offset   | name=Y_proj_1_1 offset=0x178 range=32           |
| Y_proj_1            | s_axi_control | register  | offset   | name=Y_proj_1_2 offset=0x17c range=32           |
| Y_norm_2            | m_axi_gmem2   | interface |          |                                                 |
| Y_norm_2            | s_axi_control | register  | offset   | name=Y_norm_2_1 offset=0x184 range=32           |
| Y_norm_2            | s_axi_control | register  | offset   | name=Y_norm_2_2 offset=0x188 range=32           |
| Y_v_conv_2          | m_axi_gmem1   | interface |          |                                                 |
| Y_v_conv_2          | s_axi_control | register  | offset   | name=Y_v_conv_2_1 offset=0x190 range=32         |
| Y_v_conv_2          | s_axi_control | register  | offset   | name=Y_v_conv_2_2 offset=0x194 range=32         |
| Y_dw_conv_2         | m_axi_gmem3   | interface |          |                                                 |
| Y_dw_conv_2         | s_axi_control | register  | offset   | name=Y_dw_conv_2_1 offset=0x19c range=32        |
| Y_dw_conv_2         | s_axi_control | register  | offset   | name=Y_dw_conv_2_2 offset=0x1a0 range=32        |
| Y_dw_norm_2         | m_axi_gmem0   | interface |          |                                                 |
| Y_dw_norm_2         | s_axi_control | register  | offset   | name=Y_dw_norm_2_1 offset=0x1a8 range=32        |
| Y_dw_norm_2         | s_axi_control | register  | offset   | name=Y_dw_norm_2_2 offset=0x1ac range=32        |
| Y_dw_act_2          | m_axi_gmem2   | interface |          |                                                 |
| Y_dw_act_2          | s_axi_control | register  | offset   | name=Y_dw_act_2_1 offset=0x1b4 range=32         |
| Y_dw_act_2          | s_axi_control | register  | offset   | name=Y_dw_act_2_2 offset=0x1b8 range=32         |
| Y_proj_2            | m_axi_gmem1   | interface |          |                                                 |
| Y_proj_2            | s_axi_control | register  | offset   | name=Y_proj_2_1 offset=0x1c0 range=32           |
| Y_proj_2            | s_axi_control | register  | offset   | name=Y_proj_2_2 offset=0x1c4 range=32           |
| Y_dw_skip_2         | m_axi_gmem3   | interface |          |                                                 |
| Y_dw_skip_2         | s_axi_control | register  | offset   | name=Y_dw_skip_2_1 offset=0x1cc range=32        |
| Y_dw_skip_2         | s_axi_control | register  | offset   | name=Y_dw_skip_2_2 offset=0x1d0 range=32        |
| Y_skip_2            | m_axi_gmem2   | interface |          |                                                 |
| Y_skip_2            | s_axi_control | register  | offset   | name=Y_skip_2_1 offset=0x1d8 range=32           |
| Y_skip_2            | s_axi_control | register  | offset   | name=Y_skip_2_2 offset=0x1dc range=32           |
+---------------------+---------------+-----------+----------+-------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                 |
+--------------+-----------------+-----------+----------+-------+--------------------------+
| m_axi_gmem0  | VITIS_LOOP_16_4 | read      | variable | 32    | BatchNorm.cpp:16:34      |
| m_axi_gmem1  | VITIS_LOOP_16_4 | write     | variable | 32    | BatchNorm.cpp:16:34      |
| m_axi_gmem   | In_Channel      | read      | variable | 32    | Pointwise_conv.cpp:28:21 |
| m_axi_gmem1  | VITIS_LOOP_20_3 | read      | variable | 32    | ComputeSkip.cpp:20:34    |
| m_axi_gmem2  | VITIS_LOOP_20_3 | read      | variable | 32    | ComputeSkip.cpp:20:34    |
| m_axi_gmem3  | VITIS_LOOP_20_3 | write     | variable | 32    | ComputeSkip.cpp:20:34    |
+--------------+-----------------+-----------+----------+-------+--------------------------+

* Inferred Bursts and Widening Missed
+-------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------+
| HW Interface      | Variable        | Loop            | Problem                                                                                                 | Resolution | Location                 |
+-------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------+
| m_axi_gmem,gmem   | running_mean    | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem,gmem   | running_var     | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem,gmem   | gamma           | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem,gmem   | beta            | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem0,gmem0 | X_data          | VITIS_LOOP_15_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem1,gmem2 | Y_data          | VITIS_LOOP_15_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem1,gmem2 | buffer_DataIn_1 | In_Channel      | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:28:21 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_kernel   | Output_Channel  | Access call is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem2,gmem1 | out             | Output_Channel  | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_bias     | Out_Column      | Access call is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:22:13 |
| m_axi_gmem,gmem   | kernel          | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem0,gmem3 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | DW_conv.cpp:55:25        |
| m_axi_gmem,gmem   | norm_mean       | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem,gmem   | norm_var        | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem,gmem   | norm_gamma      | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem,gmem   | norm_beta       | VITIS_LOOP_15_3 | Access load is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem0,gmem3 | dw_out          | VITIS_LOOP_15_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem1,gmem0 | norm_out        | VITIS_LOOP_15_3 | Access call is in the conditional branch                                                                | 214-232    | BatchNorm.cpp:15:30      |
| m_axi_gmem1,gmem0 | norm_out        | VITIS_LOOP_7_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:7:18            |
| m_axi_gmem3,gmem2 | act_out         | VITIS_LOOP_7_1  | Stride is incompatible                                                                                  | 214-230    | ReLU.cpp:7:18            |
| m_axi_gmem3,gmem3 | buffer_DataIn_1 | In_Channel      | Stride is incompatible                                                                                  | 214-230    | Pointwise_conv.cpp:28:21 |
| m_axi_gmem0,gmem1 | out             | Output_Channel  | Access load is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_kernel   | Output_Channel  | Access call is in the conditional branch                                                                | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem0,gmem1 | out             | Output_Channel  | Access store is in the conditional branch                                                               | 214-232    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem1,gmem0 | in1             | VITIS_LOOP_18_2 | Access call is in the conditional branch                                                                | 214-232    | ComputeSkip.cpp:18:30    |
| m_axi_gmem2,gmem1 | in2             | VITIS_LOOP_18_2 | Access call is in the conditional branch                                                                | 214-232    | ComputeSkip.cpp:18:30    |
| m_axi_gmem3,gmem2 | out             | VITIS_LOOP_18_2 | Access call is in the conditional branch                                                                | 214-232    | ComputeSkip.cpp:18:30    |
| m_axi_gmem0,gmem0 | X_data          | VITIS_LOOP_16_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:16:34      |
| m_axi_gmem1,gmem2 | Y_data          | VITIS_LOOP_16_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:16:34      |
| m_axi_gmem,gmem   | buffer_bias     | Output_Channel  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Pointwise_conv.cpp:25:17 |
| m_axi_gmem,gmem   | buffer_kernel   | In_Channel      | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Pointwise_conv.cpp:28:21 |
| m_axi_gmem0,gmem3 | dw_out          | VITIS_LOOP_16_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:16:34      |
| m_axi_gmem1,gmem0 | norm_out        | VITIS_LOOP_16_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | BatchNorm.cpp:16:34      |
| m_axi_gmem,gmem   | buffer_kernel   | In_Channel      | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Pointwise_conv.cpp:28:21 |
| m_axi_gmem1,gmem0 | in1             | VITIS_LOOP_20_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ComputeSkip.cpp:20:34    |
| m_axi_gmem2,gmem1 | in2             | VITIS_LOOP_20_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ComputeSkip.cpp:20:34    |
| m_axi_gmem3,gmem2 | out             | VITIS_LOOP_20_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ComputeSkip.cpp:20:34    |
| m_axi_gmem        |                 |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | Pointwise_conv.cpp:25:17 |
+-------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+----------------+-------+---------+---------+
| Name                                                  | DSP | Pragma | Variable       | Op    | Impl    | Latency |
+-------------------------------------------------------+-----+--------+----------------+-------+---------+---------+
| + kernel_stage1                                       | 63  |        |                |       |         |         |
|  + BatchNorm_1_2_3_4_5_19_1                           | 16  |        |                |       |         |         |
|    mul_4ns_5ns_9_1_1_U27                              | -   |        | bound          | mul   | auto    | 0       |
|    empty_fu_403_p2                                    | -   |        | empty          | add   | fabric  | 0       |
|    empty_193_fu_408_p2                                | -   |        | empty_193      | add   | fabric  | 0       |
|    empty_194_fu_413_p2                                | -   |        | empty_194      | add   | fabric  | 0       |
|    empty_195_fu_418_p2                                | -   |        | empty_195      | add   | fabric  | 0       |
|    tmp2_cast_fu_423_p2                                | -   |        | tmp2_cast      | add   | fabric  | 0       |
|    mul_3ns_5ns_8_1_1_U28                              | -   |        | tmp3           | mul   | auto    | 0       |
|    add_ln13_fu_483_p2                                 | -   |        | add_ln13       | add   | fabric  | 0       |
|    add_ln14_fu_579_p2                                 | -   |        | add_ln14       | add   | fabric  | 0       |
|    p_mid118_fu_601_p2                                 | -   |        | p_mid118       | add   | fabric  | 0       |
|    p_mid120_fu_606_p2                                 | -   |        | p_mid120       | add   | fabric  | 0       |
|    p_mid122_fu_611_p2                                 | -   |        | p_mid122       | add   | fabric  | 0       |
|    p_mid124_fu_616_p2                                 | -   |        | p_mid124       | add   | fabric  | 0       |
|    tmp2_cast_mid1_fu_621_p2                           | -   |        | tmp2_cast_mid1 | add   | fabric  | 0       |
|    mul_3ns_5ns_8_1_1_U29                              | -   |        | tmp3_mid1      | mul   | auto    | 0       |
|    dadd_64ns_64ns_64_1_full_dsp_1_U25                 | 3   |        | add_mid2       | dadd  | fulldsp | 0       |
|    tmp1_fu_828_p2                                     | -   |        | tmp1           | add   | fabric  | 0       |
|    mul_8ns_5ns_13_1_1_U30                             | -   |        | empty_197      | mul   | auto    | 0       |
|    empty_198_fu_855_p2                                | -   |        | empty_198      | add   | fabric  | 0       |
|    empty_199_fu_860_p2                                | -   |        | empty_199      | add   | fabric  | 0       |
|    dsqrt_64ns_64ns_64_5_no_dsp_1_U26                  | -   |        | tmp            | dsqrt | fabric  | 4       |
|    add_ln15_fu_885_p2                                 | -   |        | add_ln15       | add   | fabric  | 0       |
|    add_ln14_2_fu_747_p2                               | -   |        | add_ln14_2     | add   | fabric  | 0       |
|   + BatchNorm_1_2_3_4_5_19_1_Pipeline_VITIS_LOOP_16_4 | 13  |        |                |       |         |         |
|     add_ln16_fu_226_p2                                | -   |        | add_ln16       | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U1                 | 2   |        | sub            | fsub  | fulldsp | 0       |
|     ddiv_64ns_64ns_64_5_no_dsp_1_U6                   | -   |        | div            | ddiv  | fabric  | 4       |
|     dmul_64ns_64ns_64_2_max_dsp_1_U5                  | 8   |        | mul            | dmul  | maxdsp  | 1       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U4                 | 3   |        | add2           | dadd  | fulldsp | 0       |
|  + Pointwise_conv_6_7_18_22_1                         | 10  |        |                |       |         |         |
|    mul_5ns_5ns_10_1_1_U69                             | -   |        | bound          | mul   | auto    | 0       |
|    mul_mul_5ns_10ns_15_4_1_U72                        | 1   |        | bound4         | mul   | dsp48   | 3       |
|    add_ln19_fu_321_p2                                 | -   |        | add_ln19       | add   | fabric  | 0       |
|    add_ln19_1_fu_341_p2                               | -   |        | add_ln19_1     | add   | fabric  | 0       |
|    add_ln22_fu_499_p2                                 | -   |        | add_ln22       | add   | fabric  | 0       |
|    mul_5ns_4ns_8_1_1_U70                              | -   |        | empty_139      | mul   | auto    | 0       |
|    empty_140_fu_414_p2                                | -   |        | empty_140      | add   | fabric  | 0       |
|    mul_5ns_5ns_10_1_1_U71                             | -   |        | empty_141      | mul   | auto    | 0       |
|    ama_addmuladd_10ns_5ns_5ns_5ns_15_4_1_U73          | 1   |        | empty_142      | add   | dsp48   | 3       |
|    ama_addmuladd_10ns_5ns_5ns_5ns_15_4_1_U73          | 1   |        | empty_143      | mul   | dsp48   | 3       |
|    ama_addmuladd_10ns_5ns_5ns_5ns_15_4_1_U73          | 1   |        | empty_144      | add   | dsp48   | 3       |
|    empty_145_fu_532_p2                                | -   |        | empty_145      | add   | fabric  | 0       |
|    add_ln33_fu_434_p2                                 | -   |        | add_ln33       | add   | fabric  | 0       |
|    fadd_32ns_32ns_32_1_full_dsp_1_U68                 | 2   |        | add1           | fadd  | fulldsp | 0       |
|    add_ln25_fu_449_p2                                 | -   |        | add_ln25       | add   | fabric  | 0       |
|    add_ln22_1_fu_455_p2                               | -   |        | add_ln22_1     | add   | fabric  | 0       |
|   + Pointwise_conv_6_7_18_22_1_Pipeline_In_Channel    | 6   |        |                |       |         |         |
|     add_ln28_fu_256_p2                                | -   |        | add_ln28       | add   | fabric  | 0       |
|     add_ln30_3_fu_265_p2                              | -   |        | add_ln30_3     | add   | fabric  | 0       |
|     ama_addmuladd_8ns_5ns_5ns_5ns_13_4_1_U50          | 1   |        | add_ln30       | add   | dsp48   | 3       |
|     ama_addmuladd_8ns_5ns_5ns_5ns_13_4_1_U50          | 1   |        | mul_ln30       | mul   | dsp48   | 3       |
|     ama_addmuladd_8ns_5ns_5ns_5ns_13_4_1_U50          | 1   |        | add_ln30_1     | add   | dsp48   | 3       |
|     add_ln30_2_fu_298_p2                              | -   |        | add_ln30_2     | add   | fabric  | 0       |
|     fmul_32ns_32ns_32_1_max_dsp_1_U48                 | 3   |        | mul            | fmul  | maxdsp  | 0       |
|     fadd_32ns_32ns_32_1_full_dsp_1_U47                | 2   |        | add            | fadd  | fulldsp | 0       |
|  + ConvNormAct                                        | 29  |        |                |       |         |         |
|    bound_fu_447_p2                                    | -   |        | bound          | sub   | fabric  | 0       |
|    empty_fu_520_p2                                    | -   |        | empty          | add   | fabric  | 0       |
|    empty_176_fu_525_p2                                | -   |        | empty_176      | add   | fabric  | 0       |
|    empty_177_fu_530_p2                                | -   |        | empty_177      | add   | fabric  | 0       |
|    empty_178_fu_535_p2                                | -   |        | empty_178      | add   | fabric  | 0       |
|    tmp2_fu_540_p2                                     | -   |        | tmp2           | add   | fabric  | 0       |
|    tmp3_fu_570_p2                                     | -   |        | tmp3           | sub   | fabric  | 0       |
|    add_ln13_fu_621_p2                                 | -   |        | add_ln13       | add   | fabric  | 0       |
|    tmp3_mid185_fu_693_p2                              | -   |        | tmp3_mid185    | sub   | fabric  | 0       |
|    add_ln14_fu_765_p2                                 | -   |        | add_ln14       | add   | fabric  | 0       |
|    p_mid118_fu_797_p2                                 | -   |        | p_mid118       | add   | fabric  | 0       |
|    p_mid120_fu_802_p2                                 | -   |        | p_mid120       | add   | fabric  | 0       |
|    p_mid122_fu_807_p2                                 | -   |        | p_mid122       | add   | fabric  | 0       |
|    p_mid124_fu_812_p2                                 | -   |        | p_mid124       | add   | fabric  | 0       |
|    tmp2_mid1_fu_817_p2                                | -   |        | tmp2_mid1      | add   | fabric  | 0       |
|    tmp3_mid1_fu_847_p2                                | -   |        | tmp3_mid1      | sub   | fabric  | 0       |
|    dadd_64ns_64ns_64_1_full_dsp_1_U160                | 3   |        | add29_i_mid2   | dadd  | fulldsp | 0       |
|    empty_180_fu_985_p2                                | -   |        | empty_180      | add   | fabric  | 0       |
|    empty_181_fu_1011_p2                               | -   |        | empty_181      | sub   | fabric  | 0       |
|    empty_182_fu_1029_p2                               | -   |        | empty_182      | add   | fabric  | 0       |
|    empty_183_fu_1034_p2                               | -   |        | empty_183      | add   | fabric  | 0       |
|    dsqrt_64ns_64ns_64_5_no_dsp_1_U161                 | -   |        | tmp            | dsqrt | fabric  | 4       |
|    add_ln15_fu_1059_p2                                | -   |        | add_ln15       | add   | fabric  | 0       |
|    add_ln14_1_fu_1065_p2                              | -   |        | add_ln14_1     | add   | fabric  | 0       |
|   + DW_conv_9_21_24_1                                 | 13  |        |                |       |         |         |
|     mul_5ns_5ns_10_1_1_U109                           | -   |        | mul_ln62       | mul   | auto    | 0       |
|     p_mid1144_fu_470_p2                               | -   |        | p_mid1144      | sub   | fabric  | 0       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U116                  | 1   |        | empty_159      | mul   | dsp48   | 3       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U116                  | 1   |        | empty_160      | add   | dsp48   | 3       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U117                  | 1   |        | empty_161      | mul   | dsp48   | 3       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U117                  | 1   |        | add_ln51_1     | add   | dsp48   | 3       |
|     empty_162_fu_504_p2                               | -   |        | empty_162      | add   | fabric  | 0       |
|     mul_6s_5ns_11_1_1_U110                            | -   |        | empty_163      | mul   | auto    | 0       |
|     add_ln34_fu_535_p2                                | -   |        | add_ln34       | add   | fabric  | 0       |
|     add_ln37_fu_613_p2                                | -   |        | add_ln37       | add   | fabric  | 0       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U118                  | 1   |        | p_mid152       | mul   | dsp48   | 3       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U118                  | 1   |        | p_mid154       | add   | dsp48   | 3       |
|     mul_6s_5ns_11_1_1_U111                            | -   |        | p_mid180       | mul   | auto    | 0       |
|     add_ln40_fu_660_p2                                | -   |        | add_ln40       | add   | fabric  | 0       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U119                  | 1   |        | p_mid116       | mul   | dsp48   | 3       |
|     mac_muladd_4ns_2ns_1s_6_4_1_U119                  | 1   |        | add_ln51_2     | add   | dsp48   | 3       |
|     mul_6s_5ns_11_1_1_U112                            | -   |        | p_mid132       | mul   | auto    | 0       |
|     add_ln44_fu_829_p2                                | -   |        | add_ln44       | add   | fabric  | 0       |
|     p_mid1_fu_846_p2                                  | -   |        | p_mid1         | add   | fabric  | 0       |
|     mul_6s_5ns_11_1_1_U113                            | -   |        | p_mid16        | mul   | auto    | 0       |
|     add_ln51_fu_936_p2                                | -   |        | add_ln51       | add   | fabric  | 0       |
|     add_ln62_fu_983_p2                                | -   |        | add_ln62       | add   | fabric  | 0       |
|     add_ln73_fu_994_p2                                | -   |        | add_ln73       | add   | fabric  | 0       |
|     add_ln57_fu_1004_p2                               | -   |        | add_ln57       | add   | fabric  | 0       |
|     mul_32s_5ns_32_1_1_U114                           | 1   |        | in_ch          | mul   | auto    | 0       |
|     empty_169_fu_1133_p2                              | -   |        | empty_169      | add   | fabric  | 0       |
|     empty_170_fu_1155_p2                              | -   |        | empty_170      | add   | fabric  | 0       |
|     add_ln74_fu_1315_p2                               | -   |        | add_ln74       | add   | fabric  | 0       |
|     add_ln47_fu_1205_p2                               | -   |        | add_ln47       | add   | fabric  | 0       |
|     add_ln44_1_fu_1210_p2                             | -   |        | add_ln44_1     | add   | fabric  | 0       |
|     add_ln40_1_fu_1223_p2                             | -   |        | add_ln40_1     | add   | fabric  | 0       |
|     add_ln37_1_fu_1236_p2                             | -   |        | add_ln37_1     | add   | fabric  | 0       |
|    + DW_conv_9_21_24_1_Pipeline_In_Channel            | 8   |        |                |       |         |         |
|      mul_10ns_62s_62_1_1_U91                          | 3   |        | mul_ln62       | mul   | auto    | 0       |
|      add_ln64_fu_272_p2                               | -   |        | add_ln64       | add   | fabric  | 0       |
|      fmul_32ns_32ns_32_1_max_dsp_1_U90                | 3   |        | mul            | fmul  | maxdsp  | 0       |
|      fadd_32ns_32ns_32_1_full_dsp_1_U89               | 2   |        | add            | fadd  | fulldsp | 0       |
|      add_ln66_fu_316_p2                               | -   |        | add_ln66       | add   | fabric  | 0       |
|      grp_fu_307_p0                                    | -   |        | add_ln66_1     | add   | fabric  | 0       |
|   + ConvNormAct_Pipeline_VITIS_LOOP_7_1               | 0   |        |                |       |         |         |
|     add_ln8_fu_163_p2                                 | -   |        | add_ln8        | add   | fabric  | 0       |
|     add_ln8_1_fu_188_p2                               | -   |        | add_ln8_1      | add   | fabric  | 0       |
|     add_ln7_fu_213_p2                                 | -   |        | add_ln7        | add   | fabric  | 0       |
|   + ConvNormAct_Pipeline_VITIS_LOOP_16_4              | 13  |        |                |       |         |         |
|     add_ln16_fu_204_p2                                | -   |        | add_ln16       | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_1_full_dsp_1_U137               | 2   |        | sub_i          | fsub  | fulldsp | 0       |
|     ddiv_64ns_64ns_64_5_no_dsp_1_U142                 | -   |        | div_i          | ddiv  | fabric  | 4       |
|     dmul_64ns_64ns_64_2_max_dsp_1_U141                | 8   |        | mul33_i        | dmul  | maxdsp  | 1       |
|     dadd_64ns_64ns_64_1_full_dsp_1_U140               | 3   |        | add37_i        | dadd  | fulldsp | 0       |
|  + Pointwise_conv_6_27_31_1                           | 6   |        |                |       |         |         |
|    empty_fu_270_p2                                    | -   |        | empty          | sub   | fabric  | 0       |
|    empty_146_fu_280_p2                                | -   |        | empty_146      | add   | fabric  | 0       |
|    add_ln19_fu_292_p2                                 | -   |        | add_ln19       | add   | fabric  | 0       |
|    add_ln1931_fu_318_p2                               | -   |        | add_ln1931     | add   | fabric  | 0       |
|    p_mid110_fu_348_p2                                 | -   |        | p_mid110       | sub   | fabric  | 0       |
|    add_ln22_fu_396_p2                                 | -   |        | add_ln22       | add   | fabric  | 0       |
|    p_mid1_fu_420_p2                                   | -   |        | p_mid1         | add   | fabric  | 0       |
|    mul_3ns_5ns_8_1_1_U193                             | -   |        | empty_149      | mul   | auto    | 0       |
|    empty_150_fu_471_p2                                | -   |        | empty_150      | add   | fabric  | 0       |
|    mac_muladd_4ns_8ns_9s_12_4_1_U194                  | 1   |        | empty_151      | mul   | dsp48   | 3       |
|    mac_muladd_4ns_8ns_9s_12_4_1_U194                  | 1   |        | empty_152      | add   | dsp48   | 3       |
|    empty_153_fu_545_p2                                | -   |        | empty_153      | add   | fabric  | 0       |
|    add_ln25_fu_486_p2                                 | -   |        | add_ln25       | add   | fabric  | 0       |
|    add_ln22_2_fu_492_p2                               | -   |        | add_ln22_2     | add   | fabric  | 0       |
|   + Pointwise_conv_6_27_31_1_Pipeline_In_Channel      | 5   |        |                |       |         |         |
|     add_ln28_fu_198_p2                                | -   |        | add_ln28       | add   | fabric  | 0       |
|     add_ln30_5_fu_207_p2                              | -   |        | add_ln30_5     | add   | fabric  | 0       |
|     add_ln30_fu_217_p2                                | -   |        | add_ln30       | add   | fabric  | 0       |
|     add_ln30_4_fu_235_p2                              | -   |        | add_ln30_4     | add   | fabric  | 0       |
|     fmul_32ns_32ns_32_1_max_dsp_1_U184                | 3   |        | mul            | fmul  | maxdsp  | 0       |
|     fadd_32ns_32ns_32_1_full_dsp_1_U183               | 2   |        | add            | fadd  | fulldsp | 0       |
|  + Compute_skip_30_32_34_1                            | 2   |        |                |       |         |         |
|    mul_5ns_9ns_13_1_1_U213                            | -   |        | bound26        | mul   | auto    | 0       |
|   + Compute_skip_30_32_34_1_Pipeline_VITIS_LOOP_20_3  | 2   |        |                |       |         |         |
|     tmp2_fu_319_p2                                    | -   |        | tmp2           | add   | fabric  | 0       |
|     tmp3_fu_349_p2                                    | -   |        | tmp3           | sub   | fabric  | 0       |
|     empty_fu_359_p2                                   | -   |        | empty          | add   | fabric  | 0       |
|     empty_184_fu_389_p2                               | -   |        | empty_184      | sub   | fabric  | 0       |
|     add_ln14_fu_400_p2                                | -   |        | add_ln14       | add   | fabric  | 0       |
|     tmp3_mid1111_fu_481_p2                            | -   |        | tmp3_mid1111   | sub   | fabric  | 0       |
|     p_mid1131_fu_523_p2                               | -   |        | p_mid1131      | sub   | fabric  | 0       |
|     add_ln16_fu_579_p2                                | -   |        | add_ln16       | add   | fabric  | 0       |
|     tmp2_mid1_fu_609_p2                               | -   |        | tmp2_mid1      | add   | fabric  | 0       |
|     tmp3_mid1_fu_639_p2                               | -   |        | tmp3_mid1      | sub   | fabric  | 0       |
|     p_mid148_fu_677_p2                                | -   |        | p_mid148       | sub   | fabric  | 0       |
|     add_ln18_fu_717_p2                                | -   |        | add_ln18       | add   | fabric  | 0       |
|     p_mid1_fu_733_p2                                  | -   |        | p_mid1         | add   | fabric  | 0       |
|     p_mid114_fu_763_p2                                | -   |        | p_mid114       | sub   | fabric  | 0       |
|     add_ln18_1_fu_789_p2                              | -   |        | add_ln18_1     | add   | fabric  | 0       |
|     add_ln18_2_fu_804_p2                              | -   |        | add_ln18_2     | add   | fabric  | 0       |
|     add_ln18_3_fu_819_p2                              | -   |        | add_ln18_3     | add   | fabric  | 0       |
|     fadd_32ns_32ns_32_1_full_dsp_1_U203               | 2   |        | add            | fadd  | fulldsp | 0       |
|     add_ln20_fu_845_p2                                | -   |        | add_ln20       | add   | fabric  | 0       |
|     add_ln18_4_fu_883_p2                              | -   |        | add_ln18_4     | add   | fabric  | 0       |
|     add_ln16_1_fu_897_p2                              | -   |        | add_ln16_1     | add   | fabric  | 0       |
+-------------------------------------------------------+-----+--------+----------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+---------------------------------------+
| Type      | Options                                              | Location                              |
+-----------+------------------------------------------------------+---------------------------------------+
| interface | m_axi port = X_data bundle = gmem0 depth = 4704      | kernel_stage1.cpp:32 in kernel_stage1 |
| interface | m_axi port = norm_1_weight depth = 6                 | kernel_stage1.cpp:34 in kernel_stage1 |
| interface | m_axi port = norm_1_bias depth = 6                   | kernel_stage1.cpp:35 in kernel_stage1 |
| interface | m_axi port = norm_1_running_mean depth = 6           | kernel_stage1.cpp:36 in kernel_stage1 |
| interface | m_axi port = norm_1_running_var depth = 6            | kernel_stage1.cpp:37 in kernel_stage1 |
| interface | m_axi port = v_conv_1_weight depth = 144             | kernel_stage1.cpp:39 in kernel_stage1 |
| interface | m_axi port = v_conv_1_bias depth = 24                | kernel_stage1.cpp:40 in kernel_stage1 |
| interface | m_axi port = dw_conv_1_filter depth = 216            | kernel_stage1.cpp:42 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_gamma depth = 24              | kernel_stage1.cpp:43 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_beta depth = 24               | kernel_stage1.cpp:44 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_mean depth = 24               | kernel_stage1.cpp:45 in kernel_stage1 |
| interface | m_axi port = dw_norm_1_var depth = 24                | kernel_stage1.cpp:46 in kernel_stage1 |
| interface | m_axi port = proj_1_weight depth = 192               | kernel_stage1.cpp:48 in kernel_stage1 |
| interface | m_axi port = norm_2_weight depth = 8                 | kernel_stage1.cpp:51 in kernel_stage1 |
| interface | m_axi port = norm_2_bias depth = 8                   | kernel_stage1.cpp:52 in kernel_stage1 |
| interface | m_axi port = norm_2_running_mean depth = 8           | kernel_stage1.cpp:53 in kernel_stage1 |
| interface | m_axi port = norm_2_running_var depth = 8            | kernel_stage1.cpp:54 in kernel_stage1 |
| interface | m_axi port = v_conv_2_weight depth = 128             | kernel_stage1.cpp:56 in kernel_stage1 |
| interface | m_axi port = v_conv_2_bias depth = 16                | kernel_stage1.cpp:57 in kernel_stage1 |
| interface | m_axi port = dw_conv_2_filter depth = 144            | kernel_stage1.cpp:59 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_gamma depth = 16              | kernel_stage1.cpp:60 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_beta depth = 16               | kernel_stage1.cpp:61 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_mean depth = 16               | kernel_stage1.cpp:62 in kernel_stage1 |
| interface | m_axi port = dw_norm_2_var depth = 16                | kernel_stage1.cpp:63 in kernel_stage1 |
| interface | m_axi port = proj_2_weight depth = 128               | kernel_stage1.cpp:65 in kernel_stage1 |
| interface | m_axi port = Y_norm_1 bundle = gmem1 depth = 4704    | kernel_stage1.cpp:68 in kernel_stage1 |
| interface | m_axi port = Y_v_conv_1 bundle = gmem2 depth = 18816 | kernel_stage1.cpp:69 in kernel_stage1 |
| interface | m_axi port = Y_dw_conv_1 bundle = gmem0 depth = 4704 | kernel_stage1.cpp:70 in kernel_stage1 |
| interface | m_axi port = Y_dw_norm_1 bundle = gmem1 depth = 4704 | kernel_stage1.cpp:71 in kernel_stage1 |
| interface | m_axi port = Y_dw_act_1 bundle = gmem3 depth = 4704  | kernel_stage1.cpp:72 in kernel_stage1 |
| interface | m_axi port = Y_proj_1 bundle = gmem0 depth = 1568    | kernel_stage1.cpp:73 in kernel_stage1 |
| interface | m_axi port = Y_norm_2 bundle = gmem2 depth = 1568    | kernel_stage1.cpp:76 in kernel_stage1 |
| interface | m_axi port = Y_v_conv_2 bundle = gmem1 depth = 3136  | kernel_stage1.cpp:77 in kernel_stage1 |
| interface | m_axi port = Y_dw_conv_2 bundle = gmem3 depth = 3136 | kernel_stage1.cpp:78 in kernel_stage1 |
| interface | m_axi port = Y_dw_norm_2 bundle = gmem0 depth = 3136 | kernel_stage1.cpp:79 in kernel_stage1 |
| interface | m_axi port = Y_dw_act_2 bundle = gmem2 depth = 3136  | kernel_stage1.cpp:80 in kernel_stage1 |
| interface | m_axi port = Y_proj_2 bundle = gmem1 depth = 1568    | kernel_stage1.cpp:81 in kernel_stage1 |
| interface | m_axi port = Y_dw_skip_2 bundle = gmem3 depth = 3136 | kernel_stage1.cpp:82 in kernel_stage1 |
| interface | m_axi port = Y_skip_2 bundle = gmem2 depth = 1568    | kernel_stage1.cpp:83 in kernel_stage1 |
+-----------+------------------------------------------------------+---------------------------------------+


