# SBU_DSD

ex2 :
An N-bit up/down counter hardware module with an asynchronous reset written in VHDL. By default, N is set to 8.

