Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:02:16 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_route_timing_summary.rpt
| Design       : DropSpinWrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1702 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 467 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.873   -41818.660                   4381                 9088        0.099        0.000                      0                 9088        4.230        0.000                       0                  9293  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -24.873   -41818.660                   4381                 9088        0.099        0.000                      0                 9088        4.230        0.000                       0                  9293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         4381  Failing Endpoints,  Worst Slack      -24.873ns,  Total Violation   -41818.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.873ns  (required time - arrival time)
  Source:                 scattererReflector/squareRoot1_6/res__3_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        34.835ns  (logic 18.299ns (52.531%)  route 16.536ns (47.469%))
  Logic Levels:           89  (CARRY4=63 DSP48E1=2 LUT1=1 LUT2=2 LUT3=5 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=9292, unset)         0.704     0.704    scattererReflector/squareRoot1_6/clock
    SLICE_X81Y71         FDRE                                         r  scattererReflector/squareRoot1_6/res__3_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  scattererReflector/squareRoot1_6/res__3_q_reg[0]_replica/Q
                         net (fo=2, routed)           0.584     1.629    scattererReflector/squareRoot1_6/res__3_q[0]_repN
    SLICE_X85Y71         LUT2 (Prop_lut2_I0_O)        0.097     1.726 r  scattererReflector/squareRoot1_6/op__7_q[63]_i_506__0/O
                         net (fo=1, routed)           0.000     1.726    scattererReflector/squareRoot1_6/op__7_q[63]_i_506__0_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.121 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_494__0/CO[3]
                         net (fo=1, routed)           0.000     2.121    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_494__0_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.210 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_493__0/CO[3]
                         net (fo=1, routed)           0.000     2.210    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_493__0_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.299 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_474__0/CO[3]
                         net (fo=1, routed)           0.000     2.299    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_474__0_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.388 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_473__0/CO[3]
                         net (fo=1, routed)           0.007     2.395    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_473__0_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.484 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_434__0/CO[3]
                         net (fo=1, routed)           0.000     2.484    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_434__0_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.573 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_433__0/CO[3]
                         net (fo=1, routed)           0.000     2.573    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_433__0_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.662 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_376__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_376__0_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.751 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_375__0/CO[3]
                         net (fo=1, routed)           0.000     2.751    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_375__0_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.840 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_316__0/CO[3]
                         net (fo=1, routed)           0.000     2.840    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_316__0_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.929 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_315__0/CO[3]
                         net (fo=1, routed)           0.000     2.929    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_315__0_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.018 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_256__0/CO[3]
                         net (fo=1, routed)           0.000     3.018    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_256__0_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.107 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_255__0/CO[3]
                         net (fo=1, routed)           0.000     3.107    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_255__0_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.196 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_199__0/CO[3]
                         net (fo=1, routed)           0.000     3.196    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_199__0_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.285 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_198__0/CO[3]
                         net (fo=1, routed)           0.000     3.285    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_198__0_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.374 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_150__0/CO[3]
                         net (fo=1, routed)           0.000     3.374    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_150__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.604 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_149__0/O[1]
                         net (fo=2, routed)           0.600     4.204    scattererReflector/squareRoot1_6/op__42[61]
    SLICE_X89Y83         LUT4 (Prop_lut4_I0_O)        0.225     4.429 r  scattererReflector/squareRoot1_6/op__7_q[63]_i_98__0/O
                         net (fo=1, routed)           0.000     4.429    scattererReflector/squareRoot1_6/op__7_q[63]_i_98__0_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.730 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_41__0/CO[3]
                         net (fo=352, routed)         1.063     5.793    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_41__0_n_0
    SLICE_X86Y72         LUT3 (Prop_lut3_I1_O)        0.097     5.890 r  scattererReflector/squareRoot1_6/denom0[2]_i_21/O
                         net (fo=1, routed)           0.000     5.890    scattererReflector/squareRoot1_6/denom0[2]_i_21_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.269 r  scattererReflector/squareRoot1_6/denom0_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.269    scattererReflector/squareRoot1_6/denom0_reg[2]_i_10_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.449 r  scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_8__0/O[2]
                         net (fo=8, routed)           0.913     7.361    scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_8__0_n_5
    SLICE_X66Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.418     7.779 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_487__0/CO[3]
                         net (fo=1, routed)           0.000     7.779    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_487__0_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.871 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_460__0/CO[3]
                         net (fo=1, routed)           0.007     7.879    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_460__0_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.971 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_459__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_459__0_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.208 f  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_419__0/O[3]
                         net (fo=2, routed)           1.054     9.262    scattererReflector/squareRoot1_6/op__52[19]
    SLICE_X88Y71         LUT6 (Prop_lut6_I0_O)        0.222     9.484 r  scattererReflector/squareRoot1_6/op__7_q[63]_i_354__0/O
                         net (fo=1, routed)           0.553    10.036    scattererReflector/squareRoot1_6/op__7_q[63]_i_354__0_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    10.422 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_291__0/CO[3]
                         net (fo=1, routed)           0.000    10.422    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_291__0_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.514 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    10.514    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_231__0_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.606 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_178__0/CO[3]
                         net (fo=1, routed)           0.000    10.606    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_178__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.698 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_125__0/CO[3]
                         net (fo=1, routed)           0.000    10.698    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_125__0_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.790 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    10.790    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_77__0_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.882 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_39__0/CO[3]
                         net (fo=127, routed)         1.109    11.992    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_39__0_n_0
    SLICE_X84Y72         LUT3 (Prop_lut3_I1_O)        0.097    12.089 r  scattererReflector/squareRoot1_6/res__7_q[3]_i_9__0/O
                         net (fo=1, routed)           0.000    12.089    scattererReflector/squareRoot1_6/res__7_q[3]_i_9__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.484 r  scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.484    scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_5__0_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.573 r  scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.573    scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_5__0_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.662 r  scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_5__0/CO[3]
                         net (fo=1, routed)           0.007    12.669    scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_5__0_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.758 r  scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.758    scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_5__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.847 r  scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.847    scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_5__0_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.936 r  scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.936    scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_5__0_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.025 r  scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.025    scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_5__0_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.114 r  scattererReflector/squareRoot1_6/res__7_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.114    scattererReflector/squareRoot1_6/res__7_q_reg[31]_i_5__0_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.344 r  scattererReflector/squareRoot1_6/res__7_q_reg[35]_i_5__0/O[1]
                         net (fo=6, routed)           0.483    13.827    scattererReflector/squareRoot1_6/res__7_q_reg[35]_i_5__0_n_6
    SLICE_X88Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637    14.464 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_226__0/CO[3]
                         net (fo=1, routed)           0.000    14.464    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_226__0_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.553 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_225__0_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.642 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000    14.642    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_174__0_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.731 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_173__0/CO[3]
                         net (fo=1, routed)           0.000    14.731    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_173__0_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.820 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_122__0/CO[3]
                         net (fo=1, routed)           0.000    14.820    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_122__0_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.909 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    14.909    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_121__0_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.998 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    14.998    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_69__0_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    15.228 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_68__0/O[1]
                         net (fo=2, routed)           0.630    15.858    scattererReflector/squareRoot1_6/op__62[61]
    SLICE_X91Y86         LUT4 (Prop_lut4_I1_O)        0.225    16.083 r  scattererReflector/squareRoot1_6/op__7_q[63]_i_35__0/O
                         net (fo=1, routed)           0.000    16.083    scattererReflector/squareRoot1_6/op__7_q[63]_i_35__0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    16.384 r  scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_5__0/CO[3]
                         net (fo=317, routed)         1.081    17.465    scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_5__0_n_0
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.097    17.562 r  scattererReflector/squareRoot1_6/res__7_q[3]_i_7__0/O
                         net (fo=1, routed)           0.000    17.562    scattererReflector/squareRoot1_6/res__7_q[3]_i_7__0_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    17.941 r  scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.941    scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_2__0_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.033 r  scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.033    scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_2__0_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.125 r  scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.007    18.133    scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_2__0_n_0
    SLICE_X92Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.225 r  scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.225    scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_2__0_n_0
    SLICE_X92Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.317 r  scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.317    scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_2__0_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.409 r  scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.409    scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_2__0_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.501 r  scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.501    scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_2__0_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    18.738 r  scattererReflector/squareRoot1_6/res__7_q_reg[31]_i_2__0/O[3]
                         net (fo=7, routed)           0.461    19.199    scattererReflector/squareRoot1_6/res__6[31]
    SLICE_X93Y87         LUT6 (Prop_lut6_I3_O)        0.222    19.421 f  scattererReflector/squareRoot1_6/denom0[31]_i_43/O
                         net (fo=1, routed)           0.297    19.717    scattererReflector/squareRoot1_6/denom0[31]_i_43_n_0
    SLICE_X93Y87         LUT6 (Prop_lut6_I5_O)        0.097    19.814 f  scattererReflector/squareRoot1_6/denom0[31]_i_21/O
                         net (fo=1, routed)           0.479    20.293    scattererReflector/squareRoot1_6/denom0[31]_i_21_n_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I5_O)        0.097    20.390 f  scattererReflector/squareRoot1_6/denom0[31]_i_6/O
                         net (fo=1, routed)           0.194    20.584    scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0
    SLICE_X93Y91         LUT6 (Prop_lut6_I5_O)        0.097    20.681 r  scattererReflector/squareRoot1_6/denom0[31]_i_1/O
                         net (fo=51, routed)          0.600    21.282    scattererReflector/divide1_16/div_temp/res[31]
    SLICE_X98Y93         LUT3 (Prop_lut3_I1_O)        0.102    21.384 f  scattererReflector/divide1_16/div_temp/c_tmp1_i_260/O
                         net (fo=1, routed)           0.410    21.794    scattererReflector/divide1_16/div_temp/quot1_16[58]
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.250    22.044 f  scattererReflector/divide1_16/div_temp/c_tmp1_i_243/O
                         net (fo=1, routed)           0.109    22.153    scattererReflector/divide1_16/div_temp/c_tmp1_i_243_n_0
    SLICE_X102Y94        LUT5 (Prop_lut5_I4_O)        0.097    22.250 f  scattererReflector/divide1_16/div_temp/c_tmp1_i_172/O
                         net (fo=1, routed)           0.188    22.439    scattererReflector/divide1_16/div_temp/c_tmp1_i_172_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I5_O)        0.097    22.536 f  scattererReflector/divide1_16/div_temp/c_tmp1_i_75/O
                         net (fo=33, routed)          0.651    23.187    scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14
    SLICE_X99Y100        LUT4 (Prop_lut4_I3_O)        0.097    23.284 f  scattererReflector/divide1_16/div_temp/c_tmp1_i_70__2/O
                         net (fo=4, routed)           0.352    23.635    photon35/op1_36_2_scatterer[1]
    SLICE_X97Y103        LUT3 (Prop_lut3_I0_O)        0.097    23.732 r  photon35/c_tmp1_i_148__0/O
                         net (fo=1, routed)           0.000    23.732    photon35/c_tmp1_i_148__0_n_0
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.144 r  photon35/c_tmp1_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.144    photon35/c_tmp1_i_65_n_0
    SLICE_X97Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.233 r  photon35/c_tmp1_i_58/CO[3]
                         net (fo=1, routed)           0.000    24.233    photon35/c_tmp1_i_58_n_0
    SLICE_X97Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.467 r  photon35/c_tmp1_i_47__1/O[3]
                         net (fo=1, routed)           0.527    24.994    photon35/scattererReflector/b_tmp0[12]
    SLICE_X93Y101        LUT5 (Prop_lut5_I0_O)        0.234    25.228 r  photon35/c_tmp1_i_20__0/O
                         net (fo=2, routed)           0.807    26.035    scattererReflector/multiplier1_36/c_tmp1__2_0[11]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      2.970    29.005 r  scattererReflector/multiplier1_36/c_tmp1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.007    scattererReflector/multiplier1_36/c_tmp1_n_106
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    30.114 r  scattererReflector/multiplier1_36/c_tmp1__0/P[0]
                         net (fo=1, routed)           0.560    30.674    scattererReflector/multiplier1_36/c_tmp1__0_n_105
    SLICE_X94Y108        LUT2 (Prop_lut2_I1_O)        0.097    30.771 r  scattererReflector/multiplier1_36/i__carry__3_i_2/O
                         net (fo=1, routed)           0.000    30.771    scattererReflector/multiplier1_36/i__carry__3_i_2_n_0
    SLICE_X94Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    31.057 r  scattererReflector/multiplier1_36/c_tmp1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.057    scattererReflector/multiplier1_36/c_tmp1_inferred__0/i__carry__3_n_0
    SLICE_X94Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    31.280 f  scattererReflector/multiplier1_36/c_tmp1_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.403    31.683    scattererReflector/multiplier1_36/c_tmp10_in__0[37]
    SLICE_X95Y111        LUT1 (Prop_lut1_I0_O)        0.216    31.899 r  scattererReflector/multiplier1_36/o_uxQuotient[25]_i_7/O
                         net (fo=1, routed)           0.000    31.899    scattererReflector/multiplier1_36/o_uxQuotient[25]_i_7_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    32.294 r  scattererReflector/multiplier1_36/o_uxQuotient_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.294    scattererReflector/multiplier1_36/o_uxQuotient_reg[25]_i_3_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.383 r  scattererReflector/multiplier1_36/o_uxQuotient_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.383    scattererReflector/multiplier1_36/o_uxQuotient_reg[29]_i_3_n_0
    SLICE_X95Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    32.617 r  scattererReflector/multiplier1_36/o_uxQuotient_reg[30]_i_9/O[3]
                         net (fo=1, routed)           0.412    33.029    scattererReflector/multiplier1_36/c_tmp0__0[48]
    SLICE_X91Y113        LUT6 (Prop_lut6_I5_O)        0.234    33.263 r  scattererReflector/multiplier1_36/o_ux_transmitted[19]_i_2/O
                         net (fo=3, routed)           0.881    34.144    scattererReflector/multiplier1_36/prod1_36[48]
    SLICE_X91Y108        LUT6 (Prop_lut6_I0_O)        0.097    34.241 r  scattererReflector/multiplier1_36/o_uxQuotient[30]_i_10/O
                         net (fo=1, routed)           0.492    34.734    scattererReflector/multiplier1_36/o_uxQuotient[30]_i_10_n_0
    SLICE_X91Y108        LUT6 (Prop_lut6_I0_O)        0.097    34.831 r  scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6/O
                         net (fo=31, routed)          0.611    35.442    scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6_n_0
    SLICE_X89Y108        LUT5 (Prop_lut5_I3_O)        0.097    35.539 r  scattererReflector/multiplier1_36/o_uxQuotient[26]_i_1/O
                         net (fo=1, routed)           0.000    35.539    scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[30]_0[26]
    SLICE_X89Y108        FDRE                                         r  scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=9292, unset)         0.669    10.669    scattererReflector/scatterer_0/pipeReg36/clock
    SLICE_X89Y108        FDRE                                         r  scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[26]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)        0.032    10.665    scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[26]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -35.539    
  -------------------------------------------------------------------
                         slack                                -24.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scattererReflector/reflector_0/pipeReg5/o_uz2_2_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=9292, unset)         0.411     0.411    scattererReflector/reflector_0/pipeReg4/clock
    SLICE_X107Y53        FDSE                                         r  scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y53        FDSE (Prop_fdse_C_Q)         0.141     0.552 r  scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18]_inv/Q
                         net (fo=1, routed)           0.055     0.607    scattererReflector/reflector_0/pipeReg5/D[15]
    SLICE_X107Y53        FDSE                                         r  scattererReflector/reflector_0/pipeReg5/o_uz2_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=9292, unset)         0.432     0.432    scattererReflector/reflector_0/pipeReg5/clock
    SLICE_X107Y53        FDSE                                         r  scattererReflector/reflector_0/pipeReg5/o_uz2_2_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X107Y53        FDSE (Hold_fdse_C_D)         0.075     0.507    scattererReflector/reflector_0/pipeReg5/o_uz2_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X1Y15    absorb/y2_P_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X90Y100  scattererReflector/divide1_16/div_temp/quo17_q_reg[49]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X90Y100  scattererReflector/divide1_16/div_temp/quo17_q_reg[49]_srl14/CLK



