
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003455                       # Number of seconds simulated
sim_ticks                                  3454624824                       # Number of ticks simulated
final_tick                               574957547943                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 350911                       # Simulator instruction rate (inst/s)
host_op_rate                                   451568                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282170                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928972                       # Number of bytes of host memory used
host_seconds                                 12243.08                       # Real time elapsed on the host
sim_insts                                  4296227403                       # Number of instructions simulated
sim_ops                                    5528584025                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        73216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152064                       # Number of bytes read from this memory
system.physmem.bytes_read::total               546560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       234624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            234624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1675                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          572                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1188                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4270                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1833                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1833                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       592828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62061732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       518725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28752182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       592828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21193618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       481673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44017515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               158211102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       592828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       518725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       592828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       481673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2186055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67915913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67915913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67915913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       592828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62061732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       518725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28752182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       592828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21193618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       481673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44017515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              226127015                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8284473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872959                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509667                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185403                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417980                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374812                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207707                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15977233                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872959                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582519                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909197                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        435509                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668996                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7834436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.350297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4543022     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164304      2.10%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299099      3.82%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281313      3.59%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456048      5.82%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476226      6.08%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114093      1.46%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85721      1.09%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414610     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7834436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346788                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.928576                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494602                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       422066                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182913                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12802                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722043                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313470                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17884015                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722043                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643690                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         171985                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        46508                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045399                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204802                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17401977                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69251                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23117522                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79232288                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79232288                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8204472                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1003                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547827                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2671203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9466                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195190                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16455380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13845785                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18676                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5026689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13786856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7834436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2767333     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450918     18.52%     53.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257780     16.05%     69.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772993      9.87%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806194     10.29%     90.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472989      6.04%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211550      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56125      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38554      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7834436                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54754     66.04%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18057     21.78%     87.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10100     12.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863643     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109515      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375811     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495816      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13845785                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.671293                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82911                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005988                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35627592                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21484122                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13384536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13928696                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34165                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       786249                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144446                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722043                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         110023                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6110                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16457386                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19790                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2671203                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583387                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1003                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207779                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13581312                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281353                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264472                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2764722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049235                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483369                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.639369                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13400089                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13384536                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220845                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20104044                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.615617                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408915                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5085666                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185695                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7112393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.305539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3316177     46.63%     46.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494114     21.01%     67.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834072     11.73%     79.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283722      3.99%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272725      3.83%     87.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113631      1.60%     88.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297762      4.19%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88793      1.25%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411397      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7112393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411397                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23158440                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33637519                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 450037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.828447                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.828447                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.207078                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.207078                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62800486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554404                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18404872                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8284473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2985673                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2434757                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200901                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1249819                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1160899                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320467                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8976                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2984892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16404689                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2985673                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1481366                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3637638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1064795                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        560027                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1472679                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8044063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4406425     54.78%     54.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          240380      2.99%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          445442      5.54%     63.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          447268      5.56%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          277572      3.45%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222844      2.77%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          138383      1.72%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          130346      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1735403     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8044063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360394                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.980173                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3113795                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       554108                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3493497                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21477                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861185                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       504568                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19667055                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861185                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3340969                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98128                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       146174                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3283503                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       314100                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18958406                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130849                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26641012                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88424213                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88424213                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16408278                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10232670                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3363                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1616                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           878026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1751567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       893014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11691                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       354778                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17860901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14206145                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28188                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6071592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18572703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8044063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892556                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2793442     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1723546     21.43%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1171789     14.57%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       748670      9.31%     80.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       786814      9.78%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380546      4.73%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       301083      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68857      0.86%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69316      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8044063                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88433     72.69%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16719     13.74%     86.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16510     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11885336     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190796      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1375183      9.68%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       753215      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14206145                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.714792                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121662                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008564                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36606199                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23935761                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13877835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14327807                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44866                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       682067                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       215519                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861185                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50070                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8668                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17864140                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35949                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1751567                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       893014                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1616                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236825                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14015819                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1311151                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       190322                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2047356                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1987204                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            736205                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691818                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13882355                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13877835                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8841448                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25368642                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.675162                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348519                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9555897                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11765774                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6098373                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203065                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7182878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.142445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2765430     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1994048     27.76%     66.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       827039     11.51%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       413092      5.75%     83.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       413459      5.76%     89.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168151      2.34%     91.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       169820      2.36%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89851      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341988      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7182878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9555897                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11765774                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1746992                       # Number of memory references committed
system.switch_cpus1.commit.loads              1069497                       # Number of loads committed
system.switch_cpus1.commit.membars               1616                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1698136                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10600104                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242628                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341988                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24705037                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36590122                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 240410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9555897                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11765774                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9555897                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866949                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866949                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.153471                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.153471                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62953721                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19287462                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18071852                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3232                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8284473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3069374                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2506118                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206217                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1287746                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1205839                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315082                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9098                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3172374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16661908                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3069374                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1520921                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3610573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1072210                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        610297                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1544822                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        80404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8257566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4646993     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          295236      3.58%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          445250      5.39%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          306522      3.71%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215516      2.61%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          209144      2.53%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          126515      1.53%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          271719      3.29%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1740671     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8257566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370497                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011221                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3264202                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       632860                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3445831                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50555                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        864105                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       514790                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19943789                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        864105                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3448686                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47675                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       321361                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3308117                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       267611                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19339533                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        111049                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91534                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27136408                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90002149                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90002149                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16654226                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10482097                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3470                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1659                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           804771                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1772601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       902851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10795                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       211230                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18014546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14377952                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28776                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6031923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18430863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8257566                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.741185                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918941                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3058432     37.04%     37.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1639726     19.86%     56.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1137056     13.77%     70.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       773544      9.37%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       795466      9.63%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       375665      4.55%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       336690      4.08%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64743      0.78%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76244      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8257566                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78062     70.60%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15467     13.99%     84.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17038     15.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12024930     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       181296      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1654      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1412975      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       757097      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14377952                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735530                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             110567                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007690                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37152812                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24049817                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13975492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14488519                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45301                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       690437                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          612                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       214616                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        864105                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24514                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4727                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18017861                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1772601                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       902851                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1659                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237710                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14110366                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1320064                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       267585                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2058204                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2005505                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            738140                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.703230                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13981721                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13975492                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9048562                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25705341                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686950                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352011                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9682981                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11935686                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6082148                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207674                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7393461                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.614357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166658                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2924879     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2074728     28.06%     67.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       785382     10.62%     78.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       438924      5.94%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       366828      4.96%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164652      2.23%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       156648      2.12%     93.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108398      1.47%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373022      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7393461                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9682981                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11935686                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1770396                       # Number of memory references committed
system.switch_cpus2.commit.loads              1082161                       # Number of loads committed
system.switch_cpus2.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1731662                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10745265                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246874                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373022                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25038273                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36900406                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9682981                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11935686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9682981                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855571                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855571                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168811                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168811                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63371914                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19440305                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18337996                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8284473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2920583                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2375970                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196078                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1239283                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1147885                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          299292                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8720                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3224857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15946732                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2920583                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1447177                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3347649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1004399                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        611676                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1575451                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7989158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.458644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4641509     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          180218      2.26%     60.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          233807      2.93%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          354133      4.43%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          343388      4.30%     72.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          262243      3.28%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154731      1.94%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          233920      2.93%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1585209     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7989158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352537                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.924894                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3332023                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       601180                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3225760                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25424                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        804769                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       494704                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          222                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19071194                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        804769                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3508931                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          97486                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       245997                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3070096                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       261877                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18513993                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           80                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112225                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        82742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25802587                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86206034                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86206034                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16011458                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9791088                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3900                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           744943                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1713998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       907059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17773                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       306321                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17201133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13842529                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25533                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5608004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17062414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7989158                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.732664                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2846340     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1732176     21.68%     57.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1121581     14.04%     71.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       761125      9.53%     80.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       713674      8.93%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       380476      4.76%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       279915      3.50%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83718      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70153      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7989158                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67803     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13893     14.20%     83.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16130     16.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11521164     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195528      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1564      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1364990      9.86%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       759283      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13842529                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.670900                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              97826                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007067                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35797570                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22812941                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13451813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13940355                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47563                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       657408                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       229890                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        804769                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57307                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9284                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17204855                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1713998                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       907059                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2158                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229892                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13575149                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1284658                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       267375                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2027006                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1901889                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            742348                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.638626                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13455444                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13451813                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8641201                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24265929                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.623738                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9377272                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11525288                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5679590                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199087                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7184388                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.604213                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144879                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2835243     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2035442     28.33%     67.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       748273     10.42%     78.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       428476      5.96%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       357583      4.98%     89.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       177883      2.48%     91.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174537      2.43%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74705      1.04%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       352246      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7184388                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9377272                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11525288                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1733756                       # Number of memory references committed
system.switch_cpus3.commit.loads              1056587                       # Number of loads committed
system.switch_cpus3.commit.membars               1564                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1653139                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10388385                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235192                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       352246                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24037020                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35215013                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 295315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9377272                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11525288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9377272                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.883463                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.883463                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.131909                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.131909                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61083859                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18582912                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17615291                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3128                       # number of misc regfile writes
system.l20.replacements                          1691                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136055                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5787                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.510454                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  69                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.354406                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   856.930520                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3154.715074                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003749                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.209212                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.770194                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3360                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3360                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             850                       # number of Writeback hits
system.l20.Writeback_hits::total                  850                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3360                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3360                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3360                       # number of overall hits
system.l20.overall_hits::total                   3360                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1675                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1691                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1675                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1691                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1675                       # number of overall misses
system.l20.overall_misses::total                 1691                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3550850                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    266370456                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      269921306                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3550850                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    266370456                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       269921306                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3550850                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    266370456                       # number of overall miss cycles
system.l20.overall_miss_latency::total      269921306                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5035                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5051                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          850                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              850                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5035                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5051                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5035                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5051                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332671                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.334785                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.332671                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.334785                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.332671                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.334785                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 221928.125000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159027.137910                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159622.298048                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 221928.125000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159027.137910                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159622.298048                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 221928.125000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159027.137910                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159622.298048                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 274                       # number of writebacks
system.l20.writebacks::total                      274                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1675                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1691                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1675                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1691                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1675                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1691                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3368548                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    247269624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    250638172                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3368548                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    247269624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    250638172                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3368548                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    247269624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    250638172                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332671                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.334785                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.332671                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.334785                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.332671                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.334785                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210534.250000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147623.656119                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148218.907156                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210534.250000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147623.656119                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148218.907156                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210534.250000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147623.656119                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148218.907156                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           791                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          276674                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4887                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.614283                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.212544                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.958340                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   386.376347                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3611.452769                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020560                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003408                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.094330                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.881702                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3015                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3015                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             946                       # number of Writeback hits
system.l21.Writeback_hits::total                  946                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3015                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3015                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3015                       # number of overall hits
system.l21.overall_hits::total                   3015                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          776                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  790                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          776                       # number of demand (read+write) misses
system.l21.demand_misses::total                   790                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          776                       # number of overall misses
system.l21.overall_misses::total                  790                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2697282                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    134672326                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      137369608                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2697282                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    134672326                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       137369608                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2697282                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    134672326                       # number of overall miss cycles
system.l21.overall_miss_latency::total      137369608                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3791                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3805                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          946                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              946                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3791                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3805                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3791                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3805                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.204695                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207622                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.204695                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.207622                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.204695                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.207622                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       192663                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 173546.811856                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 173885.579747                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       192663                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 173546.811856                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 173885.579747                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       192663                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 173546.811856                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 173885.579747                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 421                       # number of writebacks
system.l21.writebacks::total                      421                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          776                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             790                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          776                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              790                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          776                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             790                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2536927                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    125712068                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    128248995                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2536927                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    125712068                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    128248995                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2536927                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    125712068                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    128248995                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.204695                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207622                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.204695                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.207622                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.204695                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.207622                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181209.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 162000.087629                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 162340.500000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181209.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 162000.087629                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 162340.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181209.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 162000.087629                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 162340.500000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           588                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          260234                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4684                       # Sample count of references to valid blocks.
system.l22.avg_refs                         55.558070                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.582577                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   284.477057                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3683.940367                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003804                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.069452                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.899400                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2639                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2639                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             888                       # number of Writeback hits
system.l22.Writeback_hits::total                  888                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2639                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2639                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2639                       # number of overall hits
system.l22.overall_hits::total                   2639                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          572                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  588                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          572                       # number of demand (read+write) misses
system.l22.demand_misses::total                   588                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          572                       # number of overall misses
system.l22.overall_misses::total                  588                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2348622                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    100049360                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      102397982                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2348622                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    100049360                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       102397982                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2348622                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    100049360                       # number of overall miss cycles
system.l22.overall_miss_latency::total      102397982                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3211                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3227                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          888                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              888                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3211                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3227                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3211                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3227                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.178138                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.182213                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.178138                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.182213                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.178138                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.182213                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 146788.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 174911.468531                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 174146.227891                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 146788.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 174911.468531                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 174146.227891                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 146788.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 174911.468531                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 174146.227891                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 356                       # number of writebacks
system.l22.writebacks::total                      356                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          572                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             588                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          572                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              588                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          572                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             588                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2166439                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     93518306                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     95684745                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2166439                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     93518306                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     95684745                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2166439                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     93518306                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     95684745                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.178138                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.182213                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.178138                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.182213                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.178138                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.182213                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135402.437500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163493.541958                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 162729.158163                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 135402.437500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163493.541958                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 162729.158163                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 135402.437500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163493.541958                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 162729.158163                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1201                       # number of replacements
system.l23.tagsinuse                      4095.959665                       # Cycle average of tags in use
system.l23.total_refs                          359422                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5297                       # Sample count of references to valid blocks.
system.l23.avg_refs                         67.853880                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          145.289290                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970516                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   608.877752                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3328.822107                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035471                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003167                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.148652                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.812701                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3710                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3710                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2186                       # number of Writeback hits
system.l23.Writeback_hits::total                 2186                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3710                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3710                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3710                       # number of overall hits
system.l23.overall_hits::total                   3710                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1188                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1201                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1188                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1201                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1188                       # number of overall misses
system.l23.overall_misses::total                 1201                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2081628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    180550154                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      182631782                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2081628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    180550154                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       182631782                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2081628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    180550154                       # number of overall miss cycles
system.l23.overall_miss_latency::total      182631782                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4898                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4911                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2186                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2186                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4898                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4911                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4898                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4911                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242548                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.244553                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242548                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.244553                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242548                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.244553                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 160125.230769                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151978.244108                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152066.429642                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 160125.230769                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151978.244108                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152066.429642                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 160125.230769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151978.244108                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152066.429642                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 782                       # number of writebacks
system.l23.writebacks::total                      782                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1188                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1201                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1188                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1201                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1188                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1201                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1932671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    166972238                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    168904909                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1932671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    166972238                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    168904909                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1932671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    166972238                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    168904909                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242548                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.244553                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242548                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.244553                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242548                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.244553                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       148667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140549.021886                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140636.893422                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       148667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140549.021886                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140636.893422                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       148667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140549.021886                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140636.893422                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.824968                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701088                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844753.384899                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.824968                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869912                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668974                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668974                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668974                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668974                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5340762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5340762                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5340762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5340762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5340762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5340762                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668996                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668996                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668996                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668996                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 242761.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 242761.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 242761.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 242761.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 242761.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 242761.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3567127                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3567127                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3567127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3567127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3567127                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3567127                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 222945.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 222945.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 222945.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5035                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937218                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5291                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42324.176526                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.999868                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.000132                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777343                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222657                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068859                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1003                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505799                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505799                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16457                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16457                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16457                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16457                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1645172815                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1645172815                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1645172815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1645172815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1645172815                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1645172815                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2522256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2522256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2522256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2522256                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007892                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007892                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006525                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006525                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006525                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006525                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99967.965911                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99967.965911                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99967.965911                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99967.965911                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99967.965911                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99967.965911                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu0.dcache.writebacks::total              850                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11422                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11422                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5035                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5035                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5035                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    291194968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    291194968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    291194968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    291194968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    291194968                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    291194968                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 57834.154518                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57834.154518                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 57834.154518                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57834.154518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 57834.154518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57834.154518                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958293                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086112347                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345815.004320                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958293                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1472663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1472663                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1472663                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1472663                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1472663                       # number of overall hits
system.cpu1.icache.overall_hits::total        1472663                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3154829                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3154829                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3154829                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3154829                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3154829                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3154829                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1472679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1472679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1472679                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1472679                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1472679                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1472679                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197176.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197176.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197176.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197176.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197176.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197176.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2711282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2711282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2711282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2711282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2711282                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2711282                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       193663                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       193663                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       193663                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       193663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       193663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       193663                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3791                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166234023                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4047                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41075.864344                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.294086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.705914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856618                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143382                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1000035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1000035                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       674314                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        674314                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1616                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1616                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1616                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1674349                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1674349                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1674349                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1674349                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9866                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9866                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9866                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9866                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    663092732                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    663092732                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    663092732                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    663092732                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    663092732                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    663092732                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1009901                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1009901                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       674314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       674314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1684215                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1684215                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1684215                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1684215                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009769                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005858                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005858                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005858                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67209.885668                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67209.885668                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67209.885668                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67209.885668                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67209.885668                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67209.885668                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu1.dcache.writebacks::total              946                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6075                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6075                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6075                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6075                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3791                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3791                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3791                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3791                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    154502032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    154502032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    154502032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    154502032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    154502032                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    154502032                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002251                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002251                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40754.954366                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40754.954366                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40754.954366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40754.954366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40754.954366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40754.954366                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.582524                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089486088                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358194.995671                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.582524                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024972                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739716                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1544801                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1544801                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1544801                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1544801                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1544801                       # number of overall hits
system.cpu2.icache.overall_hits::total        1544801                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3166376                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3166376                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3166376                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3166376                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3166376                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3166376                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1544822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1544822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1544822                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1544822                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1544822                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1544822                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150779.809524                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150779.809524                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150779.809524                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150779.809524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150779.809524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150779.809524                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2364910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2364910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2364910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2364910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2364910                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2364910                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 147806.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 147806.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 147806.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 147806.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 147806.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 147806.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3211                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161278776                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3467                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46518.250937                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.285864                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.714136                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833148                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166852                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1004871                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1004871                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684924                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1658                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1658                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1689795                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1689795                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1689795                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1689795                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6481                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6481                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6481                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6481                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6481                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    314868243                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    314868243                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    314868243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    314868243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    314868243                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    314868243                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1011352                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1011352                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1696276                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1696276                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1696276                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1696276                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006408                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006408                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003821                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48583.280821                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48583.280821                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48583.280821                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48583.280821                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48583.280821                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48583.280821                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          888                       # number of writebacks
system.cpu2.dcache.writebacks::total              888                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3270                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3270                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3270                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3270                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3270                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3270                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3211                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3211                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3211                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3211                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3211                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3211                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    120819994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    120819994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    120819994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    120819994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    120819994                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    120819994                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37626.905637                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37626.905637                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37626.905637                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37626.905637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37626.905637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37626.905637                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970473                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086628625                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190783.518145                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970473                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1575430                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1575430                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1575430                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1575430                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1575430                       # number of overall hits
system.cpu3.icache.overall_hits::total        1575430                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3360368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3360368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3360368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3360368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3360368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3360368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1575451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1575451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1575451                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1575451                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1575451                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1575451                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160017.523810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160017.523810                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160017.523810                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160017.523810                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2094628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2094628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2094628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2094628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2094628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2094628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161125.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161125.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161125.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4898                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170734369                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5154                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33126.575281                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.391665                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.608335                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884342                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115658                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       976348                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         976348                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673619                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673619                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1659                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1659                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1564                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1649967                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1649967                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1649967                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1649967                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12493                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12493                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12828                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12828                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12828                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12828                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    872967240                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    872967240                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     41051089                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41051089                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    914018329                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    914018329                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    914018329                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    914018329                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       988841                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       988841                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673954                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673954                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1662795                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1662795                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1662795                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1662795                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012634                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012634                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000497                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007715                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007715                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007715                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007715                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 69876.510046                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69876.510046                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 122540.564179                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 122540.564179                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 71251.818600                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 71251.818600                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 71251.818600                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71251.818600                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       321853                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 64370.600000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2186                       # number of writebacks
system.cpu3.dcache.writebacks::total             2186                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7595                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7595                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          335                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          335                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7930                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7930                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4898                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4898                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4898                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4898                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4898                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4898                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    211645911                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    211645911                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    211645911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    211645911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    211645911                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    211645911                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004953                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004953                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43210.680073                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43210.680073                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 43210.680073                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43210.680073                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 43210.680073                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43210.680073                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
