{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715822514726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715822514727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 22:21:54 2024 " "Processing started: Wed May 15 22:21:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715822514727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715822514727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_v1 -c SAD_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_v1 -c SAD_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715822514727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715822515097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515474 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abst-comportamento " "Found design unit 1: abst-comportamento" {  } { { "abst.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abst.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515476 ""} { "Info" "ISGN_ENTITY_NAME" "1 abst " "Found entity 1: abst" {  } { { "abst.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad_bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bc-arch " "Found design unit 1: sad_bc-arch" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515478 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bc " "Found entity 1: sad_bc" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515481 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/mux2para1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad_bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bo-arc " "Found design unit 1: sad_bo-arc" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515485 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bo " "Found entity 1: sad_bo" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadornbits-comportamento " "Found design unit 1: somadornbits-comportamento" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somadornbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515487 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadornbits " "Found entity 1: somadornbits" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somadornbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtratornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtratornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratornbits-rtl " "Found design unit 1: subtratornbits-rtl" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtratornbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515490 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratornbits " "Found entity 1: subtratornbits" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtratornbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-arc " "Found design unit 1: Topo-arc" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515491 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715822515491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715822515526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sad_bo sad_bo:V1 " "Elaborating entity \"sad_bo\" for hierarchy \"sad_bo:V1\"" {  } { { "Topo.vhd" "V1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515528 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "menor sad_bo.vhd(13) " "VHDL Signal Declaration warning at sad_bo.vhd(13): used implicit default value for signal \"menor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715822515535 "|Topo|sad_bo:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "endi sad_bo.vhd(14) " "VHDL Signal Declaration warning at sad_bo.vhd(14): used implicit default value for signal \"endi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715822515535 "|Topo|sad_bo:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SAD sad_bo.vhd(15) " "VHDL Signal Declaration warning at sad_bo.vhd(15): used implicit default value for signal \"SAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715822515535 "|Topo|sad_bo:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig9 sad_bo.vhd(24) " "Verilog HDL or VHDL warning at sad_bo.vhd(24): object \"sig9\" assigned a value but never read" {  } { { "sad_bo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715822515535 "|Topo|sad_bo:V1"}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515549 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715822515549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715822515549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sad_bo:V1\|registrador:pA " "Elaborating entity \"registrador\" for hierarchy \"sad_bo:V1\|registrador:pA\"" {  } { { "sad_bo.vhd" "pA" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtratornbits sad_bo:V1\|subtratornbits:sub " "Elaborating entity \"subtratornbits\" for hierarchy \"sad_bo:V1\|subtratornbits:sub\"" {  } { { "sad_bo.vhd" "sub" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abst sad_bo:V1\|abst:absto " "Elaborating entity \"abst\" for hierarchy \"sad_bo:V1\|abst:absto\"" {  } { { "sad_bo.vhd" "absto" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadornbits sad_bo:V1\|somadornbits:som1 " "Elaborating entity \"somadornbits\" for hierarchy \"sad_bo:V1\|somadornbits:som1\"" {  } { { "sad_bo.vhd" "som1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515558 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "c\[13..2\] somadornbits.vhd(14) " "Using initial value X (don't care) for net \"c\[13..2\]\" at somadornbits.vhd(14)" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somadornbits.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515558 "|Topo|sad_bo:V1|somadornbits:som1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit sad_bo:V1\|somadornbits:som1\|somador1bit:\\scs:0:sc_internal:sc " "Elaborating entity \"somador1bit\" for hierarchy \"sad_bo:V1\|somadornbits:som1\|somador1bit:\\scs:0:sc_internal:sc\"" {  } { { "somadornbits.vhd" "\\scs:0:sc_internal:sc" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somadornbits.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 sad_bo:V1\|mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"sad_bo:V1\|mux2para1:mux1\"" {  } { { "sad_bo.vhd" "mux1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sad_bo:V1\|registrador:soma " "Elaborating entity \"registrador\" for hierarchy \"sad_bo:V1\|registrador:soma\"" {  } { { "sad_bo.vhd" "soma" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 sad_bo:V1\|mux2para1:mux2 " "Elaborating entity \"mux2para1\" for hierarchy \"sad_bo:V1\|mux2para1:mux2\"" {  } { { "sad_bo.vhd" "mux2" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sad_bo:V1\|registrador:regi " "Elaborating entity \"registrador\" for hierarchy \"sad_bo:V1\|registrador:regi\"" {  } { { "sad_bo.vhd" "regi" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadornbits sad_bo:V1\|somadornbits:som2 " "Elaborating entity \"somadornbits\" for hierarchy \"sad_bo:V1\|somadornbits:som2\"" {  } { { "sad_bo.vhd" "som2" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bo.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515577 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "c\[5..2\] somadornbits.vhd(14) " "Using initial value X (don't care) for net \"c\[5..2\]\" at somadornbits.vhd(14)" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somadornbits.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515578 "|Topo|sad_bo:V1|somadornbits:som2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sad_bc sad_bc:V2 " "Elaborating entity \"sad_bc\" for hierarchy \"sad_bc:V2\"" {  } { { "Topo.vhd" "V2" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715822515586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sad_bc.vhd(56) " "VHDL Process Statement warning at sad_bc.vhd(56): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_mem sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"read_mem\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zsoma sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"zsoma\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csoma sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"csoma\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cpA sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"cpA\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cpB sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"cpB\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csad_reg sad_bc.vhd(63) " "VHDL Process Statement warning at sad_bc.vhd(63): inferring latch(es) for signal or variable \"csad_reg\", which holds its previous value in one or more paths through the process" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csad_reg sad_bc.vhd(63) " "Inferred latch for \"csad_reg\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpB sad_bc.vhd(63) " "Inferred latch for \"cpB\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpA sad_bc.vhd(63) " "Inferred latch for \"cpA\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csoma sad_bc.vhd(63) " "Inferred latch for \"csoma\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515587 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zsoma sad_bc.vhd(63) " "Inferred latch for \"zsoma\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515589 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci sad_bc.vhd(63) " "Inferred latch for \"ci\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515589 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi sad_bc.vhd(63) " "Inferred latch for \"zi\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515589 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done sad_bc.vhd(63) " "Inferred latch for \"done\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515589 "|sad_bc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_mem sad_bc.vhd(63) " "Inferred latch for \"read_mem\" at sad_bc.vhd(63)" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715822515589 "|sad_bc"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sad_bc:V2\|done " "Latch sad_bc:V2\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sad_bc:V2\|EA.S1 " "Ports D and ENA on the latch are fed by the same signal sad_bc:V2\|EA.S1" {  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715822516021 ""}  } { { "sad_bc.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/sad_bc.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715822516021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[0\] GND " "Pin \"SAD_saida\[0\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[1\] GND " "Pin \"SAD_saida\[1\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[2\] GND " "Pin \"SAD_saida\[2\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[3\] GND " "Pin \"SAD_saida\[3\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[4\] GND " "Pin \"SAD_saida\[4\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[5\] GND " "Pin \"SAD_saida\[5\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[6\] GND " "Pin \"SAD_saida\[6\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[7\] GND " "Pin \"SAD_saida\[7\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[8\] GND " "Pin \"SAD_saida\[8\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[9\] GND " "Pin \"SAD_saida\[9\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[10\] GND " "Pin \"SAD_saida\[10\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[11\] GND " "Pin \"SAD_saida\[11\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[12\] GND " "Pin \"SAD_saida\[12\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAD_saida\[13\] GND " "Pin \"SAD_saida\[13\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|SAD_saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_sad\[0\] GND " "Pin \"end_sad\[0\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|end_sad[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_sad\[1\] GND " "Pin \"end_sad\[1\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|end_sad[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_sad\[2\] GND " "Pin \"end_sad\[2\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|end_sad[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_sad\[3\] GND " "Pin \"end_sad\[3\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|end_sad[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_sad\[4\] GND " "Pin \"end_sad\[4\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|end_sad[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_sad\[5\] GND " "Pin \"end_sad\[5\]\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|end_sad[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_sad GND " "Pin \"read_sad\" is stuck at GND" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715822516034 "|Topo|read_sad"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715822516034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715822516146 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715822516245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715822516392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[0\] " "No output dependent on input pin \"sample_ori\[0\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[1\] " "No output dependent on input pin \"sample_ori\[1\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[2\] " "No output dependent on input pin \"sample_ori\[2\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[3\] " "No output dependent on input pin \"sample_ori\[3\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[4\] " "No output dependent on input pin \"sample_ori\[4\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[5\] " "No output dependent on input pin \"sample_ori\[5\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[6\] " "No output dependent on input pin \"sample_ori\[6\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_ori\[7\] " "No output dependent on input pin \"sample_ori\[7\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_ori[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[0\] " "No output dependent on input pin \"sample_can\[0\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[1\] " "No output dependent on input pin \"sample_can\[1\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[2\] " "No output dependent on input pin \"sample_can\[2\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[3\] " "No output dependent on input pin \"sample_can\[3\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[4\] " "No output dependent on input pin \"sample_can\[4\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[5\] " "No output dependent on input pin \"sample_can\[5\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[6\] " "No output dependent on input pin \"sample_can\[6\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_can\[7\] " "No output dependent on input pin \"sample_can\[7\]\"" {  } { { "Topo.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715822516433 "|Topo|sample_can[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715822516433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715822516435 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715822516435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715822516435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715822516435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715822516505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 22:21:56 2024 " "Processing ended: Wed May 15 22:21:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715822516505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715822516505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715822516505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715822516505 ""}
