// Seed: 2264526395
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  tri0  id_5
);
  assign id_0 = id_1;
  always if ('b0 - id_5) id_2 = 1;
  assign id_0 = 1;
  id_7(
      id_2, (1 - id_0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    input uwire id_16
);
  id_18(
      1
  ); module_0(
      id_14, id_16, id_0, id_2, id_2, id_13
  );
  wire id_19, id_20;
endmodule
