v 20100214 1
B 300 0  4500 3100 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 3250 5 10 1 1 0 0 1 1
device=cde_jtag_tap
T 400 3450 8 10 1 1 0 0 1 1
refdes=U?
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=tdo_i[JTAG_SEL-1:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 4 0 1  
{
T 400 400 5 10 1 1 0 1 1 1 
pinnumber=trst_n_pad_in
T 400 400 5 10 0 1 0 1 1 1 
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=tms_pad_in
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 300 800 0 800 4 0 1  
{
T 400 800 5 10 1 1 0 1 1 1 
pinnumber=tdi_pad_in
T 400 800 5 10 0 1 0 1 1 1 
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=tclk_pad_in
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=bsr_tdo_i
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 4800 200 5100 200 10 1 1
{
T 4700 200 5  10 1 1 0 7 1 1 
pinnumber=select_o[JTAG_SEL-1:0]
T 4700 200 5  10 0 1 0 7 1 1 
pinseq=7
}
P 4800 400 5100 400 4 0 1
{
T 4700 400 5  10 1 1 0 7 1 1
pinnumber=update_dr_o
T 4800 400 5  10 0 1 0 7 1 1
pinseq=8
}
P 4800 600 5100 600 4 0 1
{
T 4700 600 5  10 1 1 0 7 1 1
pinnumber=update_dr_clk_o
T 4800 600 5  10 0 1 0 7 1 1
pinseq=9
}
P 4800 800 5100 800 4 0 1
{
T 4700 800 5  10 1 1 0 7 1 1
pinnumber=test_logic_reset_o
T 4800 800 5  10 0 1 0 7 1 1
pinseq=10
}
P 4800 1000 5100 1000 4 0 1
{
T 4700 1000 5  10 1 1 0 7 1 1
pinnumber=tdo_pad_out
T 4800 1000 5  10 0 1 0 7 1 1
pinseq=11
}
P 4800 1200 5100 1200 4 0 1
{
T 4700 1200 5  10 1 1 0 7 1 1
pinnumber=tdo_pad_oe
T 4800 1200 5  10 0 1 0 7 1 1
pinseq=12
}
P 4800 1400 5100 1400 4 0 1
{
T 4700 1400 5  10 1 1 0 7 1 1
pinnumber=tdi_o
T 4800 1400 5  10 0 1 0 7 1 1
pinseq=13
}
P 4800 1600 5100 1600 4 0 1
{
T 4700 1600 5  10 1 1 0 7 1 1
pinnumber=tap_highz_mode
T 4800 1600 5  10 0 1 0 7 1 1
pinseq=14
}
P 4800 1800 5100 1800 4 0 1
{
T 4700 1800 5  10 1 1 0 7 1 1
pinnumber=shiftcapture_dr_clk_o
T 4800 1800 5  10 0 1 0 7 1 1
pinseq=15
}
P 4800 2000 5100 2000 4 0 1
{
T 4700 2000 5  10 1 1 0 7 1 1
pinnumber=shift_dr_o
T 4800 2000 5  10 0 1 0 7 1 1
pinseq=16
}
P 4800 2200 5100 2200 4 0 1
{
T 4700 2200 5  10 1 1 0 7 1 1
pinnumber=jtag_clk
T 4800 2200 5  10 0 1 0 7 1 1
pinseq=17
}
P 4800 2400 5100 2400 4 0 1
{
T 4700 2400 5  10 1 1 0 7 1 1
pinnumber=capture_dr_o
T 4800 2400 5  10 0 1 0 7 1 1
pinseq=18
}
P 4800 2600 5100 2600 4 0 1
{
T 4700 2600 5  10 1 1 0 7 1 1
pinnumber=bsr_select_o
T 4800 2600 5  10 0 1 0 7 1 1
pinseq=19
}
P 4800 2800 5100 2800 4 0 1
{
T 4700 2800 5  10 1 1 0 7 1 1
pinnumber=bsr_output_mode
T 4800 2800 5  10 0 1 0 7 1 1
pinseq=20
}
