// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/11/2017 00:48:27"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clk,
	PC_4,
	instrucao,
	resultadoULA,
	MemOut,
	reg1Out,
	reg2Out);
input 	clk;
output 	[31:0] PC_4;
output 	[31:0] instrucao;
output 	[31:0] resultadoULA;
output 	[31:0] MemOut;
output 	[31:0] reg1Out;
output 	[31:0] reg2Out;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \EXECUTE_inst1|ULA_inst1|Add2~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~27_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~30_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~42_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~45_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~48_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~51_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~54_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~57_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~72_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~91 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~94 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~93_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~96_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~19_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~20_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~21_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~22_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~92_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~14_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~18_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~19_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~20_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~95_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~21_combout ;
wire \DECODE_inst1|Breg_inst1|registrador~38_combout ;
wire \DECODE_inst1|Breg_inst1|Equal0~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador~42_combout ;
wire \DECODE_inst1|Breg_inst1|Equal1~0_combout ;
wire \DECODE_inst1|Breg_inst1|r1[0]~32_combout ;
wire \EX_MEM_inst1|Branch_MEM~regout ;
wire \DECODE_inst1|Breg_inst1|r1[1]~33_combout ;
wire \DECODE_inst1|Controle_inst1|Mux9~0_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout ;
wire \EX_MEM_inst1|EscreveMem_MEM~regout ;
wire \MEM_WB_inst1|EscreveReg_WB~regout ;
wire \ID_EX_inst1|Branch_MEM~regout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~6_combout ;
wire \ID_EX_inst1|EscreveMem_MEM~regout ;
wire \EX_MEM_inst1|EscreveReg_WB~regout ;
wire \DECODE_inst1|Controle_inst1|Mux7~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux9~1_combout ;
wire \ID_EX_inst1|EscreveReg_WB~regout ;
wire \DECODE_inst1|Controle_inst1|Mux10~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux10~1_combout ;
wire \DECODE_inst1|Controle_inst1|Mux10~2_combout ;
wire \DECODE_inst1|Controle_inst1|Mux10~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~31_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~30_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~32_combout ;
wire \clk~combout ;
wire \~GND~combout ;
wire \FETCH_inst1|PC_4[2]~1 ;
wire \FETCH_inst1|PC_4[3]~3 ;
wire \FETCH_inst1|PC_4[4]~5 ;
wire \FETCH_inst1|PC_4[5]~6_combout ;
wire \FETCH_inst1|PC_4[5]~7 ;
wire \FETCH_inst1|PC_4[6]~9 ;
wire \FETCH_inst1|PC_4[7]~10_combout ;
wire \FETCH_inst1|PC_4[7]~11 ;
wire \FETCH_inst1|PC_4[8]~13 ;
wire \FETCH_inst1|PC_4[9]~14_combout ;
wire \EX_MEM_inst1|BranchAddr_out[2]~31 ;
wire \EX_MEM_inst1|BranchAddr_out[3]~33 ;
wire \EX_MEM_inst1|BranchAddr_out[4]~35 ;
wire \EX_MEM_inst1|BranchAddr_out[5]~37 ;
wire \EX_MEM_inst1|BranchAddr_out[6]~39 ;
wire \EX_MEM_inst1|BranchAddr_out[7]~41 ;
wire \EX_MEM_inst1|BranchAddr_out[8]~43 ;
wire \EX_MEM_inst1|BranchAddr_out[9]~44_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[9]~17_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[9]~18_combout ;
wire \DECODE_inst1|Controle_inst1|Mux14~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux4~2_combout ;
wire \EXECUTE_inst1|Mux2~0_combout ;
wire \EXECUTE_inst1|Mux1~0_combout ;
wire \EXECUTE_inst1|Mux0~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \DECODE_inst1|Breg_inst1|registrador~43_combout ;
wire \DECODE_inst1|Breg_inst1|registrador~44_combout ;
wire \DECODE_inst1|Breg_inst1|registrador~45_combout ;
wire \DECODE_inst1|Breg_inst1|Equal1~1_combout ;
wire \DECODE_inst1|Breg_inst1|r2[8]~8_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout ;
wire \DECODE_inst1|Controle_inst1|Mux2~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux1~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux0~0_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout ;
wire \DECODE_inst1|Controle_inst1|Mux5~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux5~1_combout ;
wire \DECODE_inst1|Controle_inst1|Mux5~2_combout ;
wire \ID_EX_inst1|OrigAluA_EX~regout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[21]~21_combout ;
wire \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~6_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[3]~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~30_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~18_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[2]~2_combout ;
wire \DECODE_inst1|Controle_inst1|Mux6~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux6~1_combout ;
wire \ID_EX_inst1|OrigAluB_EX~regout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~4_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout ;
wire \DECODE_inst1|Controle_inst1|Mux12~0_combout ;
wire \ID_EX_inst1|MemparaReg_WB[0]~0_combout ;
wire \DECODE_inst1|Controle_inst1|Equal1~1_combout ;
wire \DECODE_inst1|Controle_inst1|Mux12~1_combout ;
wire \DECODE_inst1|Controle_inst1|Mux13~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux11~0_combout ;
wire \WRITEBACK_inst1|Mux31~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[0]~0_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ;
wire \WRITEBACK_inst1|Mux30~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[1]~1_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout ;
wire \WRITEBACK_inst1|Mux26~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[5]~5_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout ;
wire \WRITEBACK_inst1|Mux22~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[9]~9_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~14_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~10_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~12_combout ;
wire \WRITEBACK_inst1|Mux20~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[11]~11_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ;
wire \WRITEBACK_inst1|Mux21~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[10]~10_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \DECODE_inst1|Breg_inst1|registrador~39_combout ;
wire \DECODE_inst1|Breg_inst1|registrador~40_combout ;
wire \DECODE_inst1|Breg_inst1|registrador~41_combout ;
wire \DECODE_inst1|Breg_inst1|Equal0~1_combout ;
wire \DECODE_inst1|Breg_inst1|r1[1]~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~13_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~14_combout ;
wire \WRITEBACK_inst1|Mux24~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[7]~7_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~23_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~20_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~14_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~2_cout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~4 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~7 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~10 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~13 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~16 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~19 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~22 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~24_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~13_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux24~13_combout ;
wire \WRITEBACK_inst1|Mux29~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[2]~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~32_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[0]~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~29_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~4_combout ;
wire \WRITEBACK_inst1|Mux19~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[12]~12_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~21_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux25~10_combout ;
wire \WRITEBACK_inst1|Mux0~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[31]~31_combout ;
wire \WRITEBACK_inst1|Mux1~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[30]~30_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout ;
wire \WRITEBACK_inst1|Mux7~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[24]~24_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~18_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~23_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~24_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~25_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~26_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~27_combout ;
wire \WRITEBACK_inst1|Mux8~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[23]~23_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout ;
wire \WRITEBACK_inst1|Mux9~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[22]~22_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout ;
wire \WRITEBACK_inst1|Mux2~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[29]~29_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux27~9_combout ;
wire \WRITEBACK_inst1|Mux28~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[3]~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout ;
wire \WRITEBACK_inst1|Mux5~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[26]~26_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout ;
wire \WRITEBACK_inst1|Mux6~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[25]~25_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout ;
wire \WRITEBACK_inst1|Mux3~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[28]~28_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~13_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~14_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~18_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~19_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~20_combout ;
wire \WRITEBACK_inst1|Mux10~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[21]~21_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[22]~22_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[24]~24_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[25]~25_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[27]~27_combout ;
wire \WRITEBACK_inst1|Mux4~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[27]~27_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[28]~28_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~21_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux29~9_combout ;
wire \WRITEBACK_inst1|Mux23~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[8]~8_combout ;
wire \EX_MEM_inst1|BranchAddr_out[8]~42_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[8]~15_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[8]~16_combout ;
wire \EX_MEM_inst1|BranchAddr_out[7]~40_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[7]~13_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[7]~14_combout ;
wire \EXECUTE_inst1|Mux3~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[6]~6_combout ;
wire \WRITEBACK_inst1|Mux25~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[6]~6_combout ;
wire \EX_MEM_inst1|BranchAddr_out[6]~38_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[6]~11_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[6]~12_combout ;
wire \EX_MEM_inst1|BranchAddr_out[5]~36_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[5]~9_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[5]~10_combout ;
wire \EXECUTE_inst1|Mux4~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[4]~4_combout ;
wire \WRITEBACK_inst1|Mux27~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[4]~4_combout ;
wire \EX_MEM_inst1|BranchAddr_out[4]~34_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[4]~7_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[4]~8_combout ;
wire \DECODE_inst1|Controle_inst1|Mux13~1_combout ;
wire \FETCH_inst1|PC_4[3]~2_combout ;
wire \EX_MEM_inst1|BranchAddr_out[3]~32_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[3]~5_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[3]~6_combout ;
wire \DECODE_inst1|Controle_inst1|Equal1~0_combout ;
wire \DECODE_inst1|Controle_inst1|Jump~0_combout ;
wire \DECODE_inst1|Controle_inst1|Mux8~0_combout ;
wire \ID_EX_inst1|BranchNot_MEM~regout ;
wire \EX_MEM_inst1|BranchNot_MEM~regout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~3_combout ;
wire \WRITEBACK_inst1|Mux18~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[13]~13_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux18~8_combout ;
wire \WRITEBACK_inst1|Mux11~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[20]~20_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout ;
wire \WRITEBACK_inst1|Mux15~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[16]~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~3_combout ;
wire \WRITEBACK_inst1|Mux17~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[14]~14_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux17~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~22_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~23_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ;
wire \WRITEBACK_inst1|Mux14~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[17]~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~24_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~25_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~26_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~27_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~31_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~28_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux0~29_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~1_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout ;
wire \WRITEBACK_inst1|Mux16~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[15]~15_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux28~22_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~17_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux14~11_combout ;
wire \WRITEBACK_inst1|Mux13~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[18]~18_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux13~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux26~28_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~17_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~77_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~74_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~71_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~68_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~65_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~62_combout ;
wire \WRITEBACK_inst1|Mux12~0_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r2[19]~19_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~59_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~56_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~53_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~50_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~47_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~44_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~41_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~38_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~35_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~32_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~29_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~26_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~25 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~28 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~31 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~34 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~37 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~40 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~43 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~46 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~49 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~52 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~55 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~58 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~61 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~64 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~67 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~70 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~73 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~76 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~78_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~9_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~80_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~79 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~81_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~83_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~82 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~84_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~9_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~89_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~86_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~85 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~88 ;
wire \EXECUTE_inst1|ULA_inst1|Add2~90_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux2~8_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux1~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~4_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux8~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Equal0~11_combout ;
wire \EX_MEM_inst1|ALUzero_out~regout ;
wire \FETCH_inst1|PC_inst1|q[1]~0_combout ;
wire \FETCH_inst1|PC_inst1|q[3]~2_combout ;
wire \EX_MEM_inst1|BranchAddr_out[2]~30_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[2]~3_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[2]~4_combout ;
wire \DECODE_inst1|Controle_inst1|Mux14~1_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[1]~0_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[0]~1_combout ;
wire \DECODE_inst1|Controle_inst1|Mux13~2_combout ;
wire \FETCH_inst1|PC_inst1|q[1]~1_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[1]~2_combout ;
wire \FETCH_inst1|PC_4[2]~0_combout ;
wire \FETCH_inst1|PC_4[4]~4_combout ;
wire \FETCH_inst1|PC_4[6]~8_combout ;
wire \FETCH_inst1|PC_4[8]~12_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[10]~10_combout ;
wire \EX_MEM_inst1|BranchAddr_out[9]~45 ;
wire \EX_MEM_inst1|BranchAddr_out[10]~46_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[10]~19_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[10]~20_combout ;
wire \FETCH_inst1|PC_4[9]~15 ;
wire \FETCH_inst1|PC_4[10]~16_combout ;
wire \EX_MEM_inst1|BranchAddr_out[10]~47 ;
wire \EX_MEM_inst1|BranchAddr_out[11]~48_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[11]~21_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[11]~22_combout ;
wire \FETCH_inst1|PC_4[10]~17 ;
wire \FETCH_inst1|PC_4[11]~18_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[12]~12_combout ;
wire \EX_MEM_inst1|BranchAddr_out[11]~49 ;
wire \EX_MEM_inst1|BranchAddr_out[12]~50_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[12]~23_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[12]~24_combout ;
wire \FETCH_inst1|PC_4[11]~19 ;
wire \FETCH_inst1|PC_4[12]~20_combout ;
wire \EX_MEM_inst1|BranchAddr_out[12]~51 ;
wire \EX_MEM_inst1|BranchAddr_out[13]~52_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[13]~25_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[13]~26_combout ;
wire \FETCH_inst1|PC_4[12]~21 ;
wire \FETCH_inst1|PC_4[13]~22_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[14]~14_combout ;
wire \EX_MEM_inst1|BranchAddr_out[13]~53 ;
wire \EX_MEM_inst1|BranchAddr_out[14]~54_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[14]~27_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[14]~28_combout ;
wire \FETCH_inst1|PC_4[13]~23 ;
wire \FETCH_inst1|PC_4[14]~24_combout ;
wire \EX_MEM_inst1|BranchAddr_out[14]~55 ;
wire \EX_MEM_inst1|BranchAddr_out[15]~56_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[15]~29_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[15]~30_combout ;
wire \FETCH_inst1|PC_4[14]~25 ;
wire \FETCH_inst1|PC_4[15]~26_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[16]~16_combout ;
wire \EX_MEM_inst1|BranchAddr_out[15]~57 ;
wire \EX_MEM_inst1|BranchAddr_out[16]~58_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[16]~31_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[16]~32_combout ;
wire \FETCH_inst1|PC_4[15]~27 ;
wire \FETCH_inst1|PC_4[16]~28_combout ;
wire \EX_MEM_inst1|BranchAddr_out[16]~59 ;
wire \EX_MEM_inst1|BranchAddr_out[17]~60_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[17]~33_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[17]~34_combout ;
wire \FETCH_inst1|PC_4[16]~29 ;
wire \FETCH_inst1|PC_4[17]~30_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[18]~18_combout ;
wire \EX_MEM_inst1|BranchAddr_out[17]~61 ;
wire \EX_MEM_inst1|BranchAddr_out[18]~62_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[18]~35_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[18]~36_combout ;
wire \FETCH_inst1|PC_4[17]~31 ;
wire \FETCH_inst1|PC_4[18]~32_combout ;
wire \EX_MEM_inst1|BranchAddr_out[18]~63 ;
wire \EX_MEM_inst1|BranchAddr_out[19]~64_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[19]~37_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[19]~38_combout ;
wire \FETCH_inst1|PC_4[18]~33 ;
wire \FETCH_inst1|PC_4[19]~34_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[20]~20_combout ;
wire \EX_MEM_inst1|BranchAddr_out[19]~65 ;
wire \EX_MEM_inst1|BranchAddr_out[20]~66_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[20]~39_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[20]~40_combout ;
wire \FETCH_inst1|PC_4[19]~35 ;
wire \FETCH_inst1|PC_4[20]~36_combout ;
wire \EX_MEM_inst1|BranchAddr_out[20]~67 ;
wire \EX_MEM_inst1|BranchAddr_out[21]~68_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[21]~41_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[21]~42_combout ;
wire \FETCH_inst1|PC_4[20]~37 ;
wire \FETCH_inst1|PC_4[21]~38_combout ;
wire \EX_MEM_inst1|BranchAddr_out[21]~69 ;
wire \EX_MEM_inst1|BranchAddr_out[22]~70_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[22]~43_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[22]~44_combout ;
wire \FETCH_inst1|PC_4[21]~39 ;
wire \FETCH_inst1|PC_4[22]~40_combout ;
wire \EX_MEM_inst1|BranchAddr_out[22]~71 ;
wire \EX_MEM_inst1|BranchAddr_out[23]~72_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[23]~45_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[23]~46_combout ;
wire \FETCH_inst1|PC_4[22]~41 ;
wire \FETCH_inst1|PC_4[23]~42_combout ;
wire \EX_MEM_inst1|BranchAddr_out[23]~73 ;
wire \EX_MEM_inst1|BranchAddr_out[24]~74_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[24]~47_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[24]~48_combout ;
wire \FETCH_inst1|PC_4[23]~43 ;
wire \FETCH_inst1|PC_4[24]~44_combout ;
wire \EX_MEM_inst1|BranchAddr_out[24]~75 ;
wire \EX_MEM_inst1|BranchAddr_out[25]~76_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[25]~49_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[25]~50_combout ;
wire \FETCH_inst1|PC_4[24]~45 ;
wire \FETCH_inst1|PC_4[25]~46_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[26]~26_combout ;
wire \EX_MEM_inst1|BranchAddr_out[25]~77 ;
wire \EX_MEM_inst1|BranchAddr_out[26]~78_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[26]~51_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[26]~52_combout ;
wire \FETCH_inst1|PC_4[25]~47 ;
wire \FETCH_inst1|PC_4[26]~48_combout ;
wire \EX_MEM_inst1|BranchAddr_out[26]~79 ;
wire \EX_MEM_inst1|BranchAddr_out[27]~80_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[27]~53_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[27]~54_combout ;
wire \FETCH_inst1|PC_4[26]~49 ;
wire \FETCH_inst1|PC_4[27]~50_combout ;
wire \EX_MEM_inst1|BranchAddr_out[27]~81 ;
wire \EX_MEM_inst1|BranchAddr_out[28]~82_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[28]~55_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[28]~56_combout ;
wire \FETCH_inst1|PC_4[27]~51 ;
wire \FETCH_inst1|PC_4[28]~52_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[29]~29_combout ;
wire \EX_MEM_inst1|BranchAddr_out[28]~83 ;
wire \EX_MEM_inst1|BranchAddr_out[29]~84_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[29]~57_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[29]~58_combout ;
wire \FETCH_inst1|PC_4[28]~53 ;
wire \FETCH_inst1|PC_4[29]~54_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[30]~30_combout ;
wire \EX_MEM_inst1|BranchAddr_out[29]~85 ;
wire \EX_MEM_inst1|BranchAddr_out[30]~86_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[30]~59_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[30]~60_combout ;
wire \FETCH_inst1|PC_4[29]~55 ;
wire \FETCH_inst1|PC_4[30]~56_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[31]~31_combout ;
wire \EX_MEM_inst1|BranchAddr_out[30]~87 ;
wire \EX_MEM_inst1|BranchAddr_out[31]~88_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[31]~61_combout ;
wire \FETCH_inst1|wire_Mux_to_PC[31]~62_combout ;
wire \FETCH_inst1|PC_4[30]~57 ;
wire \FETCH_inst1|PC_4[31]~58_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux23~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~5_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ;
wire \EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~1_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~3_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~5_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~7_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~9_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~11_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~13_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~15_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~17_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~19_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~21_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~23_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~25_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~27_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~29_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~31_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~33_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~35_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~37_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~39_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~41_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~43_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~45_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~47_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~49_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~51_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~53_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~55_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~57_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~59_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~61_cout ;
wire \EXECUTE_inst1|ULA_inst1|LessThan8~62_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux31~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux30~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux22~13_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~33_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux21~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~36_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux20~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~39_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux19~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~1_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux16~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux15~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux15~1_combout ;
wire \EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux15~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux15~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux15~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux15~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~60_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~0_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~1_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux12~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~63_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~18_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~13_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~14_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux11~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~66_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux10~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~69_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~2_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~3_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~4_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~5_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~6_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~7_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux9~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~75_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~13_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~14_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~15_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux7~16_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux6~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux5~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux4~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~8_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~9_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~10_combout ;
wire \EXECUTE_inst1|ULA_inst1|Add2~87_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~11_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~12_combout ;
wire \EXECUTE_inst1|ULA_inst1|Mux3~13_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[5]~5_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[7]~7_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[9]~9_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[11]~11_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[13]~13_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[15]~15_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[17]~17_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[19]~19_combout ;
wire \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \DECODE_inst1|Breg_inst1|r1[23]~23_combout ;
wire [31:0] \ID_EX_inst1|PC_4_out ;
wire [1:0] \ID_EX_inst1|RegDst_EX ;
wire [4:0] \ID_EX_inst1|rd_out ;
wire [2:0] \ID_EX_inst1|OpALU_EX ;
wire [31:0] \FETCH_inst1|PC_inst1|q ;
wire [31:0] \ID_EX_inst1|reg1_out ;
wire [4:0] \ID_EX_inst1|rt_out ;
wire [1:0] \ID_EX_inst1|MemparaReg_WB ;
wire [31:0] \IF_ID_inst1|PC_4_out ;
wire [0:42] \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass ;
wire [31:0] \ID_EX_inst1|reg2_out ;
wire [31:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a ;
wire [0:42] \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass ;
wire [31:0] \IF_ID_inst1|Instrucao_out ;
wire [31:0] \ID_EX_inst1|Immediate_out ;
wire [31:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \EX_MEM_inst1|BranchAddr_out ;
wire [31:0] \MEM_WB_inst1|ALUresult_out ;
wire [4:0] \MEM_WB_inst1|rdOut_out ;
wire [31:0] \EX_MEM_inst1|reg2_out ;
wire [31:0] \EX_MEM_inst1|ALUresultado_out ;
wire [1:0] \MEM_WB_inst1|MemparaReg_WB ;
wire [4:0] \EX_MEM_inst1|rdOut_out ;
wire [3:0] \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out ;
wire [31:0] \MEM_WB_inst1|rdata_out ;
wire [1:0] \EX_MEM_inst1|MemparaReg_WB ;

wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [0] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [1] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [2] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [3] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [4] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [5] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [6] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [7] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [8] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [9] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [10] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [11] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [12] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [13] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [14] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [15] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [26] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [27] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [28] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [29] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [30] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [31] = \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [0] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [1] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [2] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [3] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [4] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [5] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [6] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [7] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [8] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [9] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [10] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [11] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [12] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [13] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [14] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [15] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [16] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [17] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [18] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [19] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [20] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [21] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [22] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [23] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [24] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [25] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [26] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [27] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [28] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [29] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [30] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [31] = \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout  = \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~6_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~5_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~4 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~7  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~5_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~4 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~5_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~4 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~4 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~6_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~7 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~6 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~27 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~27_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~26_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~25  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~26_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~25 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~26_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~25 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~26_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~25 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~28  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~26_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~25 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~25 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~26_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~25 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~27_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~28 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~27 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~30 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~30_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~29_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~28 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~31  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~29_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~28 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~29_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~28 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~28 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~30_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~31 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~30 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~42 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~42_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~41_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~40 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~43  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~41_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~40 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~41_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~40 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~40 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~42_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~43 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~42 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~45 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~45_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~44_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~43  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~44_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~43 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~44_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~43 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~44_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~43 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~46  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~44_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~43 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~43 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~44_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~43 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~45_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~46 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~45 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~48 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~48_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~47_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~46 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~49  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~47_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~46 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~47_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~46 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~46 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~48_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~49 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~48 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~51 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~51_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~50_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~49  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~50_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~49 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~50_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~49 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~50_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~49 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~52  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~50_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~49 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~49 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~50_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~49 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~51_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~52 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~51 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~54 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~54_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~53_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~52 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~55  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~53_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~52 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~53_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~52 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~52 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~54_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~55 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~54 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~57 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~57_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~56_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~55  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~56_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~55 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~56_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~55 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~56_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~55 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~58  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~56_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~55 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~55 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~56_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~55 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~57_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~58 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~57 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~72 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~72_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~71_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~70 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~73  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~71_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~70 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~71_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~70 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~70 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~72_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~73 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~72 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~90 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~90_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~89_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~88 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~91  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~89_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~88 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~89_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~88 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~88 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~90_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~91 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~90 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~93 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~93_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~92_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~91  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~92_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~91 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~92_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~91 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~92_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~91 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~94  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~92_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~91 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~91 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~92_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~91 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~93_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~94 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~93 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~93 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~96 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~96_combout  = \EXECUTE_inst1|ULA_inst1|Add2~95_combout  $ (\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~94 ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Add2~95_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~94 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~96_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~96 .lut_mask = 16'h9696;
defparam \EXECUTE_inst1|ULA_inst1|Add2~96 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~52 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout  = (\ID_EX_inst1|reg1_out [0]) # ((\ID_EX_inst1|reg1_out [3]) # ((\ID_EX_inst1|reg1_out [1]) # (\ID_EX_inst1|reg1_out [2])))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|reg1_out [3]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|reg1_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~52 .lut_mask = 16'hFFFE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[5] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [5]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[6] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [6]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[7] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [7]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~54 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [5]) # ((\ID_EX_inst1|reg1_out [6]) # (\ID_EX_inst1|reg1_out [7]))))

	.dataa(\ID_EX_inst1|reg1_out [5]),
	.datab(\ID_EX_inst1|reg1_out [6]),
	.datac(\ID_EX_inst1|reg1_out [7]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~54 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[8] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [8]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[9] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [9]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[10] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [10]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~55 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [8]) # ((\ID_EX_inst1|reg1_out [9]) # (\ID_EX_inst1|reg1_out [10]))))

	.dataa(\ID_EX_inst1|reg1_out [8]),
	.datab(\ID_EX_inst1|reg1_out [9]),
	.datac(\ID_EX_inst1|reg1_out [10]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~55 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[11] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [11]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[12] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [12]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[13] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [13]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~56 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [11]) # ((\ID_EX_inst1|reg1_out [12]) # (\ID_EX_inst1|reg1_out [13]))))

	.dataa(\ID_EX_inst1|reg1_out [11]),
	.datab(\ID_EX_inst1|reg1_out [12]),
	.datac(\ID_EX_inst1|reg1_out [13]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~56 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[14] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [14]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[15] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [15]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[16] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [16]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~57 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [14]) # ((\ID_EX_inst1|reg1_out [15]) # (\ID_EX_inst1|reg1_out [16]))))

	.dataa(\ID_EX_inst1|reg1_out [14]),
	.datab(\ID_EX_inst1|reg1_out [15]),
	.datac(\ID_EX_inst1|reg1_out [16]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~57 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~58 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout 
// )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~54_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~55_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~56_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~58 .lut_mask = 16'hFFFE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[29] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [29]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[30] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [30]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[17] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [17]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[18] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [18]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[19] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [19]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~59 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [17]) # ((\ID_EX_inst1|reg1_out [18]) # (\ID_EX_inst1|reg1_out [19]))))

	.dataa(\ID_EX_inst1|reg1_out [17]),
	.datab(\ID_EX_inst1|reg1_out [18]),
	.datac(\ID_EX_inst1|reg1_out [19]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~59 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[20] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [20]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[23] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [23]));

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[26] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [26]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~65 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~65 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~88 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~88 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~89 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & \EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout 
// ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~88_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~89 .lut_mask = 16'h00EA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~90 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~90 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~91 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & \EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~89_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~91 .lut_mask = 16'h00EA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~92 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~92 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~94 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~92_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~94 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~98 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout  & \EXECUTE_inst1|ULA_inst1|Mux22~4_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~91_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~98 .lut_mask = 16'hA888;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[31] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [31]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[28]~7 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  = (\ID_EX_inst1|reg1_out [28] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[28]~7 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[27]~8 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  = (\ID_EX_inst1|reg1_out [27] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[27]~8 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[26]~9 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  = (\ID_EX_inst1|reg1_out [26] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[26]~9 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[25]~10 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  = (\ID_EX_inst1|reg1_out [25] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[25]~10 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[24]~11 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  = (\ID_EX_inst1|reg1_out [24] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[24]~11 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[23]~12 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  = (\ID_EX_inst1|reg1_out [23] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[23]~12 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[22]~13 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  = (\ID_EX_inst1|reg1_out [22] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[22]~13 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[21]~14 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  = (\ID_EX_inst1|reg1_out [21] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[21]~14 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[20]~15 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  = (\ID_EX_inst1|reg1_out [20] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[20]~15 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[19]~16 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  = (\ID_EX_inst1|reg1_out [19] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[19]~16 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[18]~17 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  = (\ID_EX_inst1|reg1_out [18] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[18]~17 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[17]~18 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  = (\ID_EX_inst1|reg1_out [17] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[17]~18 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[14]~21 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  = (\ID_EX_inst1|reg1_out [14] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[14]~21 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[13]~22 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  = (\ID_EX_inst1|reg1_out [13] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[13]~22 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[12]~23 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  = (\ID_EX_inst1|reg1_out [12] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[12]~23 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[11]~24 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  = (\ID_EX_inst1|reg1_out [11] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[11]~24 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[10]~25 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  = (\ID_EX_inst1|reg1_out [10] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[10]~25 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[9]~26 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  = (\ID_EX_inst1|reg1_out [9] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[9]~26 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[8]~27 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  = (\ID_EX_inst1|reg1_out [8] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[8]~27 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[7]~28 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  = (\ID_EX_inst1|reg1_out [7] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[7]~28 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[6]~29 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  = (\ID_EX_inst1|reg1_out [6] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[6]~29 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[5]~30 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  = (\ID_EX_inst1|reg1_out [5] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[5]~30 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~67 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~67 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~107 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~107 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~108 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4] & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|reg1_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~108 .lut_mask = 16'h8088;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~109 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~109 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~78 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [26])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [28]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [26]))

	.dataa(\ID_EX_inst1|reg2_out [26]),
	.datab(\ID_EX_inst1|reg2_out [28]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~78 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~110 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout  & !\ID_EX_inst1|OrigAluB_EX~regout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~110 .lut_mask = 16'h88B8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~111 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~111 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~112 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~112 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~113 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout  = (\ID_EX_inst1|reg2_out [15] & (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [0]))))

	.dataa(\ID_EX_inst1|reg2_out [15]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~113 .lut_mask = 16'h008A;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~114 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout ) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~112_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~113_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~114 .lut_mask = 16'hEAEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~118 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~118 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~79 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~79 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~80 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout  = (\ID_EX_inst1|reg1_out [3] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|OrigAluB_EX~regout ))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(vcc),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~80 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~81 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [3] & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [3]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~81 .lut_mask = 16'h0002;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~82 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout )))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~82 .lut_mask = 16'hEAC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~84 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~82_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~84 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~7_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux31~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux30~10_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout  & \EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux30~10_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~7 .lut_mask = 16'h00EA;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~4_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [3]) # ((\ID_EX_inst1|reg1_out [1] & !\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|reg1_out [1]),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~4 .lut_mask = 16'h00AE;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~85 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~85 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~0 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~87 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~87 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~1_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux29~0_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux29~0_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux29~0_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux29~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~1 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~69 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [0]) # (\ID_EX_inst1|reg1_out [1])))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|reg1_out [1]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~69 .lut_mask = 16'h00EE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~93 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout  & 
// ((\ID_EX_inst1|reg2_out [30])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\ID_EX_inst1|reg2_out [30]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~93 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~94 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [29])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\ID_EX_inst1|reg2_out 
// [27])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\ID_EX_inst1|reg2_out [29]),
	.datac(\ID_EX_inst1|reg2_out [27]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~94 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~95 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout )))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~80_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~95 .lut_mask = 16'hEAC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~97 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~95_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~97 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~98 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout  = (\ID_EX_inst1|reg1_out [0] & (\ID_EX_inst1|reg2_out [31] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~98 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~100 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout ) # ((\ID_EX_inst1|reg2_out [30] & \EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~98_combout ),
	.datac(\ID_EX_inst1|reg2_out [30]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~100 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~125 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~125 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~126 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~126 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~70 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~70 .lut_mask = 16'h0AC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~2_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~2 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~3 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux29~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux29~2_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux29~3_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux29~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux29~2_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux29~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~4 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux29~4_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux29~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~5 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux29~5_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux29~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux29~1_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux29~5_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux29~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux29~5_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~6 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~101 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~101 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~102 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & 
// \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~101_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~102 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~11 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~103 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout 
//  & (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~103 .lut_mask = 16'hE6A2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~104 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~103_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~104 .lut_mask = 16'hFA0C;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~127 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~127 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~12_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~11_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~11_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~11_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~11_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~12 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~128 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|OrigAluB_EX~regout ))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(vcc),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~128 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~106 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\ID_EX_inst1|reg2_out [31] & \EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datac(\ID_EX_inst1|reg2_out [31]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~106 .lut_mask = 16'hEAAA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~129 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~129 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~130 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
//  & (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~130 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~131 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~131 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~133 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~133 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~134 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~134 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~0_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|Mux22~4_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~0 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~1_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  $ (!\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~1 .lut_mask = 16'h0F92;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~1_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~0_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux27~1_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux27~1_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux27~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~2 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~3_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~29_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~2_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~3 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~135 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~135 .lut_mask = 16'hEEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~3_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux27~3_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux27~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux27~3_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~135_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~4 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~136 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~136 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~137 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~137 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~138 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~109_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~138 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~78 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~78 .lut_mask = 16'hEEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~19 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~19_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~19 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~20 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~20_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~19_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~31_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~19_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~19_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~31_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux26~19_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~20 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~21 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~21_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~32_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~20_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux26~20_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~21_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~21 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~139 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~139 .lut_mask = 16'hEEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~22 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~22_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~21_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~21_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~21_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~21_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~139_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~22_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~22 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~115 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout  & 
// ((\ID_EX_inst1|reg2_out [30])))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\ID_EX_inst1|reg2_out [30]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~115 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~116 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~116 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~140 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~140 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~141 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~141 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~142 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~142 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~143 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~143 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~144 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout  & (!\ID_EX_inst1|OrigAluB_EX~regout  & !\EXECUTE_inst1|ULA_inst1|Mux22~4_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~143_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout ),
	.datac(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~144 .lut_mask = 16'hAAAE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~4_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~4 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~12_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux24~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux24~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux24~12_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux24~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~32_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~5_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~142_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux24~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~6 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~6_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux24~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux24~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~102_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux24~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~104_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~7 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~27_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~27_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~6 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~7_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~6_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & (\EXECUTE_inst1|ULA_inst1|Mux23~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux23~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~7 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux23~16_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~7_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux23~16_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux23~7_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux23~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux23~7_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~8 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~30_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~30_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~5 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~6_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~5_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  & (\EXECUTE_inst1|ULA_inst1|Mux22~5_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~6 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~7_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux22~6_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux22~6_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~107_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~6_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~7 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~145 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~110_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~145 .lut_mask = 16'h00AE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~120 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout )))))

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~120 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~95 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~95 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~146 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & \EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout 
// ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~130_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~146 .lut_mask = 16'h00EA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~97 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~97 .lut_mask = 16'h0AC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~98 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// (((!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~98 .lut_mask = 16'h8380;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~99 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~99 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~122 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout )))))

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~122 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~101 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~101 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~102 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & 
// \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~101_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~102 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~42_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~42_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~0 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~1_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux18~0_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  & (\EXECUTE_inst1|ULA_inst1|Mux18~0_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux18~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~1 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~2_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux18~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux18~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~137_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux18~1_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~2 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~147 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & 
// \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~147 .lut_mask = 16'h00EA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~104 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~104 .lut_mask = 16'hD9C8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~105 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout 
//  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ))))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~105 .lut_mask = 16'hAFC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~45_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~45_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~0 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~1_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux17~0_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & (\EXECUTE_inst1|ULA_inst1|Mux17~0_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux17~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~1 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~2_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux17~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux17~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~140_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux17~1_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~2 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~124 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & ((\ID_EX_inst1|reg2_out 
// [30])))))

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~124 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~148 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~148 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~109 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~109 .lut_mask = 16'hEEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~113 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
//  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~97_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~113 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~114 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~114 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~149 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout  & (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [4]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~149 .lut_mask = 16'h0002;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~115 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~115 .lut_mask = 16'h8880;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~116 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~116 .lut_mask = 16'h0002;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~117 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~117 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~121 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~115_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~116_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~121 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~0_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [31])))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\ID_EX_inst1|reg2_out [31]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~0 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~1_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & (\EXECUTE_inst1|ULA_inst1|Mux14~0_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & !\EXECUTE_inst1|ULA_inst1|Mux31~9_combout )))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~1 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~54_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~54_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~2 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux14~2_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & (\EXECUTE_inst1|ULA_inst1|Mux14~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux14~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~3 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~3_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~4 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~122 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ) 
// # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~122 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~57_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~57_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~0 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~1_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux13~0_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & (\EXECUTE_inst1|ULA_inst1|Mux13~0_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux13~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~1 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux13~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux13~1_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~2 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~136 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [18])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\ID_EX_inst1|reg2_out [20])))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ),
	.datab(\ID_EX_inst1|reg2_out [18]),
	.datac(\ID_EX_inst1|reg2_out [20]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~136 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~138 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~136_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~138 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~72_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~72_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~2 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux8~2_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & (\EXECUTE_inst1|ULA_inst1|Mux8~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux8~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~3 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~145 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [22])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\ID_EX_inst1|reg2_out [24])))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.datab(\ID_EX_inst1|reg2_out [22]),
	.datac(\ID_EX_inst1|reg2_out [24]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~145 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~146 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~145_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~146 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~6 .lut_mask = 16'h5E0E;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~6_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~7 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~7_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~8 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~10_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~10 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~8_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~10_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~8_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux7~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~11 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~147 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [22])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\ID_EX_inst1|reg2_out [24])))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ),
	.datab(\ID_EX_inst1|reg2_out [22]),
	.datac(\ID_EX_inst1|reg2_out [24]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~147 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [25])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [23]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [25]))

	.dataa(\ID_EX_inst1|reg2_out [25]),
	.datab(\ID_EX_inst1|reg2_out [23]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~149 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~147_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~149 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~0 .lut_mask = 16'hDAD0;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~1_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux6~0_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux6~0_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux6~0_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux6~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~1 .lut_mask = 16'hF2C2;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux6~1_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux6~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~2 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~3 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux6~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux6~2_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux6~3_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux6~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux6~2_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~4 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [26])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [24]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [26]))

	.dataa(\ID_EX_inst1|reg2_out [26]),
	.datab(\ID_EX_inst1|reg2_out [24]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~151 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [25])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\ID_EX_inst1|reg2_out [27])))))

	.dataa(\ID_EX_inst1|reg2_out [25]),
	.datab(\ID_EX_inst1|reg2_out [27]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~151 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~0_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout ),
	.datac(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~0 .lut_mask = 16'h0E04;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~1_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # (\EXECUTE_inst1|ULA_inst1|Mux4~0_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~1 .lut_mask = 16'h5554;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~2_combout  = ((!\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~2 .lut_mask = 16'h7575;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~3_combout  = (\EXECUTE_inst1|ULA_inst1|Mux4~1_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux4~2_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout  & \EXECUTE_inst1|ULA_inst1|Mux7~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux4~1_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~3 .lut_mask = 16'hF080;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~4_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~4 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux4~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux4~3_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux4~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux4~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux4~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~152 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout ) # ((\ID_EX_inst1|reg2_out [25] & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout ),
	.datab(\ID_EX_inst1|reg2_out [25]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~152 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~153 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [27] & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datac(\ID_EX_inst1|reg2_out [27]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~153 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~146_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~153_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~0 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~1_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~0_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~0_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux3~0_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~152_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~1 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~2_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~2 .lut_mask = 16'h08FF;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout ) # ((\ID_EX_inst1|reg1_out [4]) # (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~3 .lut_mask = 16'hAAA8;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux3~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~3_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux3~3_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~2_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux3~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~4 .lut_mask = 16'hA03F;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~12_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~1_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux0~12_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux3~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux3~1_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~12_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~154 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [26] & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datac(\ID_EX_inst1|reg2_out [26]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~154 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~155 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout  = (\ID_EX_inst1|reg1_out [0] & (\ID_EX_inst1|reg2_out [28] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|reg2_out [28]),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~155 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~156 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout ) # ((\ID_EX_inst1|reg2_out [29] & \EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~155_combout ),
	.datac(\ID_EX_inst1|reg2_out [29]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~156 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~149_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~156_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~0 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~1_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux2~0_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux2~0_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~4_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux2~0_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~154_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux2~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~1 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux3~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~3_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux3~3_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~2_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux3~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~2 .lut_mask = 16'hA03F;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~3_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~12_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux2~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux2~1_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux2~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux0~12_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux2~2_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux2~1_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~12_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~3 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~157 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~157 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~158 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~158 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~159 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [27])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\ID_EX_inst1|reg2_out 
// [28])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\ID_EX_inst1|reg2_out [27]),
	.datac(\ID_EX_inst1|reg2_out [28]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~159 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~160 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [29])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\ID_EX_inst1|reg2_out [30])))))

	.dataa(\ID_EX_inst1|reg2_out [29]),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~160 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~161 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~159_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~160_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~161 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~162 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~157_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~162 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~2_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [1] & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((!\EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout )))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~162_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~2 .lut_mask = 16'hE0E5;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~154 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout 
// )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~154 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ULA_inst1|Mux1~2_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux1~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (((\EXECUTE_inst1|ULA_inst1|Mux1~2_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux1~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~154_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~3 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~92 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~92_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [30]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~92_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~92 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~14_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~14 .lut_mask = 16'h0080;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~15_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~14_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~14_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~15 .lut_mask = 16'h0080;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~16 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~16_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((!\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) 
// # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~16 .lut_mask = 16'h48C8;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~17_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ) # (\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]) # (\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~17 .lut_mask = 16'h7260;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~18 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~18_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (\EXECUTE_inst1|ULA_inst1|Mux0~16_combout  & !\EXECUTE_inst1|ULA_inst1|Mux0~17_combout ))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|ULA_inst1|Mux0~17_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] $ (!\EXECUTE_inst1|ULA_inst1|Mux0~16_combout ))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~16_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~18 .lut_mask = 16'h4120;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~19 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~19_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~18_combout ) # ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~30_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux0~18_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~30_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~19 .lut_mask = 16'hEAAA;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~20 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~20_combout  = (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] $ (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(vcc),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~20 .lut_mask = 16'h003C;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~95 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~95_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]) # ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) 
// # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((!\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~95_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~95 .lut_mask = 16'hEFFB;
defparam \EXECUTE_inst1|ULA_inst1|Add2~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~21 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~21_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~15_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux0~19_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux0~20_combout  & \EXECUTE_inst1|ULA_inst1|Add2~96_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux0~15_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux0~19_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~20_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Add2~96_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~21 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[11] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[1] (
	.clk(\clk~combout ),
	.datain(\MEM_WB_inst1|rdOut_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[3] (
	.clk(\clk~combout ),
	.datain(\MEM_WB_inst1|rdOut_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~38 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~38_combout  = (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4])))) # (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4]))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4]),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~38_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~38 .lut_mask = 16'h8241;
defparam \DECODE_inst1|Breg_inst1|registrador~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[5] (
	.clk(\clk~combout ),
	.datain(\MEM_WB_inst1|rdOut_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[0] (
	.clk(\clk~combout ),
	.datain(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [0]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|Equal0~0 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|Equal0~0_combout  = (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6] & 
// !\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8])))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6]),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|Equal0~0 .lut_mask = 16'h0001;
defparam \DECODE_inst1|Breg_inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[12] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[13] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [13]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[14] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [14]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[15] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux27~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [15]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[17] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [17]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[19] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [19]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[21] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [21]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[23] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [23]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[25] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [25]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[27] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [27]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[29] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [29]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[31] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [31]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[32] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [32]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[33] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [33]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[35] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [35]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[36] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [36]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[37] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [37]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[38] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [38]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[39] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [39]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[40] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [40]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[41] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [41]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[42] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [42]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~42 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~42_combout  = (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1] & (\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4])))) # (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [1]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [3]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~42_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~42 .lut_mask = 16'h8241;
defparam \DECODE_inst1|Breg_inst1|registrador~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|Equal1~0 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|Equal1~0_combout  = (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6] & 
// !\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8])))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6]),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|Equal1~0 .lut_mask = 16'h0001;
defparam \DECODE_inst1|Breg_inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[0]~32 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[0]~32_combout  = (\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  & 
// ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[0]~32 .lut_mask = 16'hAACC;
defparam \DECODE_inst1|Breg_inst1|r1[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|Branch_MEM (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|Branch_MEM~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|Branch_MEM~regout ));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[1]~33 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[1]~33_combout  = (\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  & 
// ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(vcc),
	.datad(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[1]~33 .lut_mask = 16'hAACC;
defparam \DECODE_inst1|Breg_inst1|r1[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux9~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux9~0_combout  = (\IF_ID_inst1|Instrucao_out [27] & (\IF_ID_inst1|Instrucao_out [26] & (\IF_ID_inst1|Instrucao_out [31] & !\IF_ID_inst1|Instrucao_out [28])))

	.dataa(\IF_ID_inst1|Instrucao_out [27]),
	.datab(\IF_ID_inst1|Instrucao_out [26]),
	.datac(\IF_ID_inst1|Instrucao_out [31]),
	.datad(\IF_ID_inst1|Instrucao_out [28]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux9~0 .lut_mask = 16'h0080;
defparam \DECODE_inst1|Controle_inst1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout  = (\ID_EX_inst1|OpALU_EX [2] & (!\ID_EX_inst1|OpALU_EX [0] & !\ID_EX_inst1|OpALU_EX [1]))

	.dataa(\ID_EX_inst1|OpALU_EX [2]),
	.datab(vcc),
	.datac(\ID_EX_inst1|OpALU_EX [0]),
	.datad(\ID_EX_inst1|OpALU_EX [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout  = (\ID_EX_inst1|OpALU_EX [0]) # ((\ID_EX_inst1|Immediate_out [1] & (\ID_EX_inst1|OpALU_EX [1] & !\ID_EX_inst1|Immediate_out [2])))

	.dataa(\ID_EX_inst1|OpALU_EX [0]),
	.datab(\ID_EX_inst1|Immediate_out [1]),
	.datac(\ID_EX_inst1|OpALU_EX [1]),
	.datad(\ID_EX_inst1|Immediate_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|EscreveMem_MEM (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|EscreveMem_MEM~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|EscreveMem_MEM~regout ));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[0] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [0]));

cycloneii_lcell_ff \MEM_WB_inst1|EscreveReg_WB (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|EscreveReg_WB~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|EscreveReg_WB~regout ));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[1] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [1]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[2] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [2]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[3] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [3]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[4] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [4]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[5] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [5]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[6] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [6]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[7] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [7]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[8] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [8]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[9] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [9]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[10] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [10]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[11] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [11]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[12] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [12]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[13] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [13]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[14] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [14]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[15] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [15]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[16] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [16]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[17] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [17]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[18] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [18]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[19] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [19]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[20] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [20]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[21] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [21]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[22] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [22]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[23] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [23]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[24] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [24]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[25] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [25]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[26] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [26]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[27] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [27]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[28] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [28]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[29] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [29]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[30] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [30]));

cycloneii_lcell_ff \MEM_WB_inst1|ALUresult_out[31] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|ALUresultado_out [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|ALUresult_out [31]));

cycloneii_lcell_ff \ID_EX_inst1|Branch_MEM (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Branch_MEM~regout ));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~0_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~12_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux21~9_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux20~9_combout  & !\EXECUTE_inst1|ULA_inst1|Mux19~8_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~12_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux21~9_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux20~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux19~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~0 .lut_mask = 16'h0001;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~3_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux12~8_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux11~16_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux10~9_combout  & !\EXECUTE_inst1|ULA_inst1|Mux9~9_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux12~8_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux11~16_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux10~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux9~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~3 .lut_mask = 16'h0001;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~5_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux16~6_combout  & !\EXECUTE_inst1|ULA_inst1|Mux15~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux16~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux15~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~5 .lut_mask = 16'h000F;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~6_combout  = (\EXECUTE_inst1|ULA_inst1|Equal0~5_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux31~10_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux30~9_combout  & !\EXECUTE_inst1|ULA_inst1|Mux3~13_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Equal0~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux31~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux30~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~6 .lut_mask = 16'h0002;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[2] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [2]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[3] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [3]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[4] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [4]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[5] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [5]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[6] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [6]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[7] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [7]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[8] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [8]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[9] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [9]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[10] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [10]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[11] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [11]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[12] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [12]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[13] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [13]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[14] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [14]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[15] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [15]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[16] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [16]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[17] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [17]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[18] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [18]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[19] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [19]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[20] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [20]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[21] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [21]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[22] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [22]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[23] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [23]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[24] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [24]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[25] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [25]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[26] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [26]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[27] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [27]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[28] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [28]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[29] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [29]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[30] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [30]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[31] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [31]));

cycloneii_lcell_ff \ID_EX_inst1|EscreveMem_MEM (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|EscreveMem_MEM~regout ));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[0] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux31~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [0]));

cycloneii_lcell_ff \EX_MEM_inst1|EscreveReg_WB (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|EscreveReg_WB~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|EscreveReg_WB~regout ));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[1] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux30~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [1]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[10] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux21~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [10]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[11] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux20~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [11]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[12] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux19~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [12]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[13] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux18~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [13]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[14] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux17~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [14]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[15] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux16~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [15]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[16] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux15~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [16]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[17] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux14~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [17]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[18] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux13~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [18]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[19] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux12~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [19]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[20] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux11~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [20]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[21] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux10~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [21]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[22] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux9~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [22]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[23] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux8~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [23]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[24] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux7~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [24]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[25] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux6~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [25]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[26] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux5~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [26]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[27] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux4~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [27]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[28] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux3~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [28]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[29] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux2~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [29]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[30] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux1~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [30]));

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[31] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [31]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux7~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux7~0_combout  = (\IF_ID_inst1|Instrucao_out [28] & \DECODE_inst1|Controle_inst1|Mux14~0_combout )

	.dataa(\IF_ID_inst1|Instrucao_out [28]),
	.datab(\DECODE_inst1|Controle_inst1|Mux14~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux7~0 .lut_mask = 16'h8888;
defparam \DECODE_inst1|Controle_inst1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[2] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [2]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[3] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [3]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[4] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [4]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[5] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [5]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[6] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [6]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[7] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [7]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[8] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [8]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[9] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [9]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[10] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [10]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[11] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [11]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[12] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [12]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[13] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [13]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[14] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [14]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[15] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [15]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[16] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [16]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[17] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[17]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [17]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[18] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [18]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[19] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [19]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[20] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [20]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[21] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [21]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[22] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [22]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[23] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [23]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[24] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [24]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[25] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [25]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[26] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [26]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[27] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [27]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux9~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux9~1_combout  = (\IF_ID_inst1|Instrucao_out [29] & (\DECODE_inst1|Controle_inst1|Mux9~0_combout  & !\IF_ID_inst1|Instrucao_out [30]))

	.dataa(\IF_ID_inst1|Instrucao_out [29]),
	.datab(\DECODE_inst1|Controle_inst1|Mux9~0_combout ),
	.datac(vcc),
	.datad(\IF_ID_inst1|Instrucao_out [30]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux9~1 .lut_mask = 16'h0088;
defparam \DECODE_inst1|Controle_inst1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|EscreveReg_WB (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux10~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|EscreveReg_WB~regout ));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux10~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux10~0_combout  = (!\IF_ID_inst1|Instrucao_out [26] & (!\IF_ID_inst1|Instrucao_out [28] & !\IF_ID_inst1|Instrucao_out [31]))

	.dataa(vcc),
	.datab(\IF_ID_inst1|Instrucao_out [26]),
	.datac(\IF_ID_inst1|Instrucao_out [28]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux10~0 .lut_mask = 16'h0003;
defparam \DECODE_inst1|Controle_inst1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux10~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux10~1_combout  = (\DECODE_inst1|Controle_inst1|Mux10~0_combout  & ((\IF_ID_inst1|Instrucao_out [29]) # ((\DECODE_inst1|Controle_inst1|Jump~0_combout  & !\IF_ID_inst1|Instrucao_out [27]))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux10~0_combout ),
	.datab(\IF_ID_inst1|Instrucao_out [29]),
	.datac(\DECODE_inst1|Controle_inst1|Jump~0_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [27]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux10~1 .lut_mask = 16'h88A8;
defparam \DECODE_inst1|Controle_inst1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux10~2 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux10~2_combout  = (\IF_ID_inst1|Instrucao_out [28] & (\IF_ID_inst1|Instrucao_out [29] & !\IF_ID_inst1|Instrucao_out [31])) # (!\IF_ID_inst1|Instrucao_out [28] & (!\IF_ID_inst1|Instrucao_out [29] & \IF_ID_inst1|Instrucao_out 
// [31]))

	.dataa(vcc),
	.datab(\IF_ID_inst1|Instrucao_out [28]),
	.datac(\IF_ID_inst1|Instrucao_out [29]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux10~2 .lut_mask = 16'h03C0;
defparam \DECODE_inst1|Controle_inst1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux10~3 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux10~3_combout  = (!\IF_ID_inst1|Instrucao_out [30] & ((\DECODE_inst1|Controle_inst1|Mux10~1_combout ) # ((\DECODE_inst1|Controle_inst1|Mux5~1_combout  & \DECODE_inst1|Controle_inst1|Mux10~2_combout ))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux10~1_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux5~1_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux10~2_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [30]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux10~3 .lut_mask = 16'h00EA;
defparam \DECODE_inst1|Controle_inst1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~125 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout 
// )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~125_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~125 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~126 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout 
// )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~126 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~155 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [1]))))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~90_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~126_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~155_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~155 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~163 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~163 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~164 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~163_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~164_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~164 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~166 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout 
// )))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~166_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~166 .lut_mask = 16'h00D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~167 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~167 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~127 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout 
// )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~127 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~170 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [1]))))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~118_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~127_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~170 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~128 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~79_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~128 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~129 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~129 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~130 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [0]))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~94_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~78_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~130 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~131 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~93_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~130_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~131_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~131 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~172 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout  & !\ID_EX_inst1|reg1_out [1])))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~100_combout ),
	.datad(\ID_EX_inst1|reg1_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~172_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~172 .lut_mask = 16'h0020;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~173 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~173_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~173 .lut_mask = 16'h0020;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~174 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout  = (\ID_EX_inst1|reg1_out [3] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout )))) # (!\ID_EX_inst1|reg1_out [3] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~174 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~116 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~116 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~133 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout 
// )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~133_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~133 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~175 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout ) # ((\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout )))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~127_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~175 .lut_mask = 16'hF2F0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~176 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~176_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~176 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~117 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout  = (\ID_EX_inst1|reg1_out [3] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~117 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~178 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~178_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~178 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~179 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout )))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~179_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~179 .lut_mask = 16'hD8D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~166 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout )))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~166 .lut_mask = 16'h0020;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~118 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [4])))))

	.dataa(\ID_EX_inst1|Immediate_out [4]),
	.datab(\ID_EX_inst1|reg2_out [4]),
	.datac(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~118 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~180 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout ) # ((\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout )))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~136_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~180 .lut_mask = 16'hF2F0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~181 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~181_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~181 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~31 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~31_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~31_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~31 .lut_mask = 16'hD000;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~119 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout  = (\ID_EX_inst1|reg1_out [5] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ))

	.dataa(\ID_EX_inst1|reg1_out [5]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~119 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~139 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~115_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~116_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~139 .lut_mask = 16'hDDD8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~184 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~129_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~184_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~184 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~120 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout  = (\ID_EX_inst1|reg1_out [6] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ))

	.dataa(\ID_EX_inst1|reg1_out [6]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~120 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~185 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~185_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~185 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~12_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~12 .lut_mask = 16'hD000;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~121 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout  = (\ID_EX_inst1|reg1_out [7] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ))

	.dataa(\ID_EX_inst1|reg1_out [7]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~121 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~16 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~16_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~15_combout )))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux23~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~16 .lut_mask = 16'hD8D8;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~122 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout  = (\ID_EX_inst1|reg1_out [8] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ))

	.dataa(\ID_EX_inst1|reg1_out [8]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~122_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~122 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~187 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout 
// )))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~187 .lut_mask = 16'h00D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~169 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout  = (\ID_EX_inst1|reg1_out [2] & (\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout )))) # (!\ID_EX_inst1|reg1_out [2] & 
// (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~169 .lut_mask = 16'hDDD0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~123 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout  = (\ID_EX_inst1|reg1_out [9] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ))

	.dataa(\ID_EX_inst1|reg1_out [9]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~123_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~123 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~124 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout  = (\ID_EX_inst1|reg1_out [10] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ))

	.dataa(\ID_EX_inst1|reg1_out [10]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~124 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~142 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout ) # ((\ID_EX_inst1|OrigAluB_EX~regout  & \ID_EX_inst1|rd_out [4]))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~120_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~142 .lut_mask = 16'hF8F8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~188 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3])))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~125_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~188 .lut_mask = 16'hD0D0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~125 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout  = (\ID_EX_inst1|reg1_out [11] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ))

	.dataa(\ID_EX_inst1|reg1_out [11]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~125 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~126 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout  = (\ID_EX_inst1|reg1_out [12] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ))

	.dataa(\ID_EX_inst1|reg1_out [12]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~126 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~143 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout ) # ((\ID_EX_inst1|OrigAluB_EX~regout  & \ID_EX_inst1|rd_out [4]))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~122_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~143 .lut_mask = 16'hF8F8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~189 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout )))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~189 .lut_mask = 16'h00D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~127 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout  = (\ID_EX_inst1|reg1_out [13] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ))

	.dataa(\ID_EX_inst1|reg1_out [13]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~127_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~127 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~128 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout  = (\ID_EX_inst1|reg1_out [14] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ))

	.dataa(\ID_EX_inst1|reg1_out [14]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~128_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~128 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~145 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout ) # ((\ID_EX_inst1|OrigAluB_EX~regout  & \ID_EX_inst1|rd_out [4]))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~124_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~145 .lut_mask = 16'hF8F8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~172 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout  = (!\ID_EX_inst1|reg1_out [3] & (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [4]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~172_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~172 .lut_mask = 16'h0001;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~173_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~129 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout  = (\ID_EX_inst1|reg1_out [17] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ))

	.dataa(\ID_EX_inst1|reg1_out [17]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~129_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~129 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~130 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout  = (\ID_EX_inst1|reg1_out [18] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ))

	.dataa(\ID_EX_inst1|reg1_out [18]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~130_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~130 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~131 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout  = (\ID_EX_inst1|reg1_out [19] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ))

	.dataa(\ID_EX_inst1|reg1_out [19]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~131 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~132 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout  = (\ID_EX_inst1|reg1_out [20] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ))

	.dataa(\ID_EX_inst1|reg1_out [20]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~132 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~133 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout  = (\ID_EX_inst1|reg1_out [21] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ))

	.dataa(\ID_EX_inst1|reg1_out [21]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~133 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~134 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout  = (\ID_EX_inst1|reg1_out [22] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ))

	.dataa(\ID_EX_inst1|reg1_out [22]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~134 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~135 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout  = (\ID_EX_inst1|reg1_out [23] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ))

	.dataa(\ID_EX_inst1|reg1_out [23]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~135_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~135 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~178 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
// ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~178 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~180 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~180_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~180 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~136 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [24])))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ),
	.datad(\ID_EX_inst1|reg2_out [24]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~136 .lut_mask = 16'hD080;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~137 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [25])))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ),
	.datad(\ID_EX_inst1|reg2_out [25]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~137 .lut_mask = 16'hD080;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~181 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~148_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~181 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~138 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [26])))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ),
	.datad(\ID_EX_inst1|reg2_out [26]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~138 .lut_mask = 16'hD080;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~182 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout ) # ((\ID_EX_inst1|reg1_out [0] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout )))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~151_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~150_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~182 .lut_mask = 16'hF2F0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~139 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [27])))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ),
	.datad(\ID_EX_inst1|reg2_out [27]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~139 .lut_mask = 16'hD080;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~183 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout  = (\ID_EX_inst1|reg1_out [3] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout )))) # (!\ID_EX_inst1|reg1_out [3] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~183_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~183 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~184 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\ID_EX_inst1|reg2_out [26] & !\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\ID_EX_inst1|reg2_out [26]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~184_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~184 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~185 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\ID_EX_inst1|reg2_out [28] & !\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\ID_EX_inst1|reg2_out [28]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~185_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~185 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~140 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ) # ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [28]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ),
	.datad(\ID_EX_inst1|reg2_out [28]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~140_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~140 .lut_mask = 16'hFDF8;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~142 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout  = (\ID_EX_inst1|reg1_out [28] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ))

	.dataa(\ID_EX_inst1|reg1_out [28]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~142 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~186 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout  = (\ID_EX_inst1|reg1_out [3] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout )))) # (!\ID_EX_inst1|reg1_out [3] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~186_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~186 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~187 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\ID_EX_inst1|reg2_out [27] & !\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\ID_EX_inst1|reg2_out [27]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~187_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~187 .lut_mask = 16'h88D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~143 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ) # ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [29]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ),
	.datad(\ID_EX_inst1|reg2_out [29]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~143_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~143 .lut_mask = 16'hFDF8;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~145 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout  = (\ID_EX_inst1|reg1_out [29] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ))

	.dataa(\ID_EX_inst1|reg1_out [29]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~145 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~146 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout  = \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout  $ (((\ID_EX_inst1|reg1_out [30] & !\ID_EX_inst1|OrigAluA_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [30]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~146_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~146 .lut_mask = 16'hD2D2;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~158_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~161_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~188_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~147 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ) # ((\ID_EX_inst1|reg1_out [30] & !\ID_EX_inst1|OrigAluA_EX~regout ))

	.dataa(\ID_EX_inst1|reg1_out [30]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~147_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~147 .lut_mask = 16'hF2F2;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~30 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~30_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  $ (((\ID_EX_inst1|reg1_out [31] & !\ID_EX_inst1|OrigAluA_EX~regout ))))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [31]))))

	.dataa(\ID_EX_inst1|reg1_out [31]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~30 .lut_mask = 16'hD02D;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~192 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # ((!\ID_EX_inst1|reg1_out [1] & !\ID_EX_inst1|reg1_out [0]))))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~192_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~192 .lut_mask = 16'hCD00;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~147 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # ((!\ID_EX_inst1|reg1_out [1] & !\ID_EX_inst1|reg1_out [0]))))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~147 .lut_mask = 16'hCD00;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~148 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (((\ID_EX_inst1|rd_out [4])))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [31] & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ))))

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~148 .lut_mask = 16'hE2C0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~32 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~32_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # ((!\ID_EX_inst1|reg1_out [3] & \ID_EX_inst1|reg1_out [4]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [4]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~32 .lut_mask = 16'hDC00;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[2]~0 (
// Equation(s):
// \FETCH_inst1|PC_4[2]~0_combout  = \FETCH_inst1|PC_inst1|q [2] $ (VCC)
// \FETCH_inst1|PC_4[2]~1  = CARRY(\FETCH_inst1|PC_inst1|q [2])

	.dataa(\FETCH_inst1|PC_inst1|q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FETCH_inst1|PC_4[2]~0_combout ),
	.cout(\FETCH_inst1|PC_4[2]~1 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[2]~0 .lut_mask = 16'h55AA;
defparam \FETCH_inst1|PC_4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[3]~2 (
// Equation(s):
// \FETCH_inst1|PC_4[3]~2_combout  = (\FETCH_inst1|PC_inst1|q [3] & (!\FETCH_inst1|PC_4[2]~1 )) # (!\FETCH_inst1|PC_inst1|q [3] & ((\FETCH_inst1|PC_4[2]~1 ) # (GND)))
// \FETCH_inst1|PC_4[3]~3  = CARRY((!\FETCH_inst1|PC_4[2]~1 ) # (!\FETCH_inst1|PC_inst1|q [3]))

	.dataa(\FETCH_inst1|PC_inst1|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[2]~1 ),
	.combout(\FETCH_inst1|PC_4[3]~2_combout ),
	.cout(\FETCH_inst1|PC_4[3]~3 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[3]~2 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[4]~4 (
// Equation(s):
// \FETCH_inst1|PC_4[4]~4_combout  = (\FETCH_inst1|PC_inst1|q [4] & (\FETCH_inst1|PC_4[3]~3  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [4] & (!\FETCH_inst1|PC_4[3]~3  & VCC))
// \FETCH_inst1|PC_4[4]~5  = CARRY((\FETCH_inst1|PC_inst1|q [4] & !\FETCH_inst1|PC_4[3]~3 ))

	.dataa(\FETCH_inst1|PC_inst1|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[3]~3 ),
	.combout(\FETCH_inst1|PC_4[4]~4_combout ),
	.cout(\FETCH_inst1|PC_4[4]~5 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[4]~4 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[5]~6 (
// Equation(s):
// \FETCH_inst1|PC_4[5]~6_combout  = (\FETCH_inst1|PC_inst1|q [5] & (!\FETCH_inst1|PC_4[4]~5 )) # (!\FETCH_inst1|PC_inst1|q [5] & ((\FETCH_inst1|PC_4[4]~5 ) # (GND)))
// \FETCH_inst1|PC_4[5]~7  = CARRY((!\FETCH_inst1|PC_4[4]~5 ) # (!\FETCH_inst1|PC_inst1|q [5]))

	.dataa(\FETCH_inst1|PC_inst1|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[4]~5 ),
	.combout(\FETCH_inst1|PC_4[5]~6_combout ),
	.cout(\FETCH_inst1|PC_4[5]~7 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[5]~6 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[6]~8 (
// Equation(s):
// \FETCH_inst1|PC_4[6]~8_combout  = (\FETCH_inst1|PC_inst1|q [6] & (\FETCH_inst1|PC_4[5]~7  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [6] & (!\FETCH_inst1|PC_4[5]~7  & VCC))
// \FETCH_inst1|PC_4[6]~9  = CARRY((\FETCH_inst1|PC_inst1|q [6] & !\FETCH_inst1|PC_4[5]~7 ))

	.dataa(\FETCH_inst1|PC_inst1|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[5]~7 ),
	.combout(\FETCH_inst1|PC_4[6]~8_combout ),
	.cout(\FETCH_inst1|PC_4[6]~9 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[6]~8 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[7]~10 (
// Equation(s):
// \FETCH_inst1|PC_4[7]~10_combout  = (\FETCH_inst1|PC_inst1|q [7] & (!\FETCH_inst1|PC_4[6]~9 )) # (!\FETCH_inst1|PC_inst1|q [7] & ((\FETCH_inst1|PC_4[6]~9 ) # (GND)))
// \FETCH_inst1|PC_4[7]~11  = CARRY((!\FETCH_inst1|PC_4[6]~9 ) # (!\FETCH_inst1|PC_inst1|q [7]))

	.dataa(\FETCH_inst1|PC_inst1|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[6]~9 ),
	.combout(\FETCH_inst1|PC_4[7]~10_combout ),
	.cout(\FETCH_inst1|PC_4[7]~11 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[7]~10 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[8]~12 (
// Equation(s):
// \FETCH_inst1|PC_4[8]~12_combout  = (\FETCH_inst1|PC_inst1|q [8] & (\FETCH_inst1|PC_4[7]~11  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [8] & (!\FETCH_inst1|PC_4[7]~11  & VCC))
// \FETCH_inst1|PC_4[8]~13  = CARRY((\FETCH_inst1|PC_inst1|q [8] & !\FETCH_inst1|PC_4[7]~11 ))

	.dataa(\FETCH_inst1|PC_inst1|q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[7]~11 ),
	.combout(\FETCH_inst1|PC_4[8]~12_combout ),
	.cout(\FETCH_inst1|PC_4[8]~13 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[8]~12 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_4[9]~14 (
// Equation(s):
// \FETCH_inst1|PC_4[9]~14_combout  = (\FETCH_inst1|PC_inst1|q [9] & (!\FETCH_inst1|PC_4[8]~13 )) # (!\FETCH_inst1|PC_inst1|q [9] & ((\FETCH_inst1|PC_4[8]~13 ) # (GND)))
// \FETCH_inst1|PC_4[9]~15  = CARRY((!\FETCH_inst1|PC_4[8]~13 ) # (!\FETCH_inst1|PC_inst1|q [9]))

	.dataa(\FETCH_inst1|PC_inst1|q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[8]~13 ),
	.combout(\FETCH_inst1|PC_4[9]~14_combout ),
	.cout(\FETCH_inst1|PC_4[9]~15 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[9]~14 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[7] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [7]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[7] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [7]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[6] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [6]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[6] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [6]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000001000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[4] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [4]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[4] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [4]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000001000100000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[2] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [2]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[2] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [2]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[1] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [1]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000001000100010000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[0] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [0]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[0] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [0]));

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[2]~30 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[2]~30_combout  = (\ID_EX_inst1|PC_4_out [2] & (\ID_EX_inst1|Immediate_out [0] $ (VCC))) # (!\ID_EX_inst1|PC_4_out [2] & (\ID_EX_inst1|Immediate_out [0] & VCC))
// \EX_MEM_inst1|BranchAddr_out[2]~31  = CARRY((\ID_EX_inst1|PC_4_out [2] & \ID_EX_inst1|Immediate_out [0]))

	.dataa(\ID_EX_inst1|PC_4_out [2]),
	.datab(\ID_EX_inst1|Immediate_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_MEM_inst1|BranchAddr_out[2]~30_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[2]~31 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[2]~30 .lut_mask = 16'h6688;
defparam \EX_MEM_inst1|BranchAddr_out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[3]~32 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[3]~32_combout  = (\ID_EX_inst1|PC_4_out [3] & ((\ID_EX_inst1|Immediate_out [1] & (\EX_MEM_inst1|BranchAddr_out[2]~31  & VCC)) # (!\ID_EX_inst1|Immediate_out [1] & (!\EX_MEM_inst1|BranchAddr_out[2]~31 )))) # 
// (!\ID_EX_inst1|PC_4_out [3] & ((\ID_EX_inst1|Immediate_out [1] & (!\EX_MEM_inst1|BranchAddr_out[2]~31 )) # (!\ID_EX_inst1|Immediate_out [1] & ((\EX_MEM_inst1|BranchAddr_out[2]~31 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[3]~33  = CARRY((\ID_EX_inst1|PC_4_out [3] & (!\ID_EX_inst1|Immediate_out [1] & !\EX_MEM_inst1|BranchAddr_out[2]~31 )) # (!\ID_EX_inst1|PC_4_out [3] & ((!\EX_MEM_inst1|BranchAddr_out[2]~31 ) # (!\ID_EX_inst1|Immediate_out 
// [1]))))

	.dataa(\ID_EX_inst1|PC_4_out [3]),
	.datab(\ID_EX_inst1|Immediate_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[2]~31 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[3]~32_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[3]~33 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[3]~32 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[4]~34 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[4]~34_combout  = ((\ID_EX_inst1|PC_4_out [4] $ (\ID_EX_inst1|Immediate_out [2] $ (!\EX_MEM_inst1|BranchAddr_out[3]~33 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[4]~35  = CARRY((\ID_EX_inst1|PC_4_out [4] & ((\ID_EX_inst1|Immediate_out [2]) # (!\EX_MEM_inst1|BranchAddr_out[3]~33 ))) # (!\ID_EX_inst1|PC_4_out [4] & (\ID_EX_inst1|Immediate_out [2] & !\EX_MEM_inst1|BranchAddr_out[3]~33 )))

	.dataa(\ID_EX_inst1|PC_4_out [4]),
	.datab(\ID_EX_inst1|Immediate_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[3]~33 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[4]~34_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[4]~35 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[4]~34 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[5]~36 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[5]~36_combout  = (\ID_EX_inst1|PC_4_out [5] & ((\ID_EX_inst1|Immediate_out [3] & (\EX_MEM_inst1|BranchAddr_out[4]~35  & VCC)) # (!\ID_EX_inst1|Immediate_out [3] & (!\EX_MEM_inst1|BranchAddr_out[4]~35 )))) # 
// (!\ID_EX_inst1|PC_4_out [5] & ((\ID_EX_inst1|Immediate_out [3] & (!\EX_MEM_inst1|BranchAddr_out[4]~35 )) # (!\ID_EX_inst1|Immediate_out [3] & ((\EX_MEM_inst1|BranchAddr_out[4]~35 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[5]~37  = CARRY((\ID_EX_inst1|PC_4_out [5] & (!\ID_EX_inst1|Immediate_out [3] & !\EX_MEM_inst1|BranchAddr_out[4]~35 )) # (!\ID_EX_inst1|PC_4_out [5] & ((!\EX_MEM_inst1|BranchAddr_out[4]~35 ) # (!\ID_EX_inst1|Immediate_out 
// [3]))))

	.dataa(\ID_EX_inst1|PC_4_out [5]),
	.datab(\ID_EX_inst1|Immediate_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[4]~35 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[5]~36_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[5]~37 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[5]~36 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[6]~38 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[6]~38_combout  = ((\ID_EX_inst1|PC_4_out [6] $ (\ID_EX_inst1|Immediate_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[5]~37 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[6]~39  = CARRY((\ID_EX_inst1|PC_4_out [6] & ((\ID_EX_inst1|Immediate_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[5]~37 ))) # (!\ID_EX_inst1|PC_4_out [6] & (\ID_EX_inst1|Immediate_out [4] & !\EX_MEM_inst1|BranchAddr_out[5]~37 )))

	.dataa(\ID_EX_inst1|PC_4_out [6]),
	.datab(\ID_EX_inst1|Immediate_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[5]~37 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[6]~38_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[6]~39 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[6]~38 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[7]~40 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[7]~40_combout  = (\ID_EX_inst1|PC_4_out [7] & ((\ID_EX_inst1|Immediate_out [5] & (\EX_MEM_inst1|BranchAddr_out[6]~39  & VCC)) # (!\ID_EX_inst1|Immediate_out [5] & (!\EX_MEM_inst1|BranchAddr_out[6]~39 )))) # 
// (!\ID_EX_inst1|PC_4_out [7] & ((\ID_EX_inst1|Immediate_out [5] & (!\EX_MEM_inst1|BranchAddr_out[6]~39 )) # (!\ID_EX_inst1|Immediate_out [5] & ((\EX_MEM_inst1|BranchAddr_out[6]~39 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[7]~41  = CARRY((\ID_EX_inst1|PC_4_out [7] & (!\ID_EX_inst1|Immediate_out [5] & !\EX_MEM_inst1|BranchAddr_out[6]~39 )) # (!\ID_EX_inst1|PC_4_out [7] & ((!\EX_MEM_inst1|BranchAddr_out[6]~39 ) # (!\ID_EX_inst1|Immediate_out 
// [5]))))

	.dataa(\ID_EX_inst1|PC_4_out [7]),
	.datab(\ID_EX_inst1|Immediate_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[6]~39 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[7]~40_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[7]~41 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[7]~40 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[8]~42 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[8]~42_combout  = ((\ID_EX_inst1|PC_4_out [8] $ (\ID_EX_inst1|Immediate_out [6] $ (!\EX_MEM_inst1|BranchAddr_out[7]~41 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[8]~43  = CARRY((\ID_EX_inst1|PC_4_out [8] & ((\ID_EX_inst1|Immediate_out [6]) # (!\EX_MEM_inst1|BranchAddr_out[7]~41 ))) # (!\ID_EX_inst1|PC_4_out [8] & (\ID_EX_inst1|Immediate_out [6] & !\EX_MEM_inst1|BranchAddr_out[7]~41 )))

	.dataa(\ID_EX_inst1|PC_4_out [8]),
	.datab(\ID_EX_inst1|Immediate_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[7]~41 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[8]~42_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[8]~43 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[8]~42 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[9]~44 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[9]~44_combout  = (\ID_EX_inst1|PC_4_out [9] & ((\ID_EX_inst1|Immediate_out [7] & (\EX_MEM_inst1|BranchAddr_out[8]~43  & VCC)) # (!\ID_EX_inst1|Immediate_out [7] & (!\EX_MEM_inst1|BranchAddr_out[8]~43 )))) # 
// (!\ID_EX_inst1|PC_4_out [9] & ((\ID_EX_inst1|Immediate_out [7] & (!\EX_MEM_inst1|BranchAddr_out[8]~43 )) # (!\ID_EX_inst1|Immediate_out [7] & ((\EX_MEM_inst1|BranchAddr_out[8]~43 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[9]~45  = CARRY((\ID_EX_inst1|PC_4_out [9] & (!\ID_EX_inst1|Immediate_out [7] & !\EX_MEM_inst1|BranchAddr_out[8]~43 )) # (!\ID_EX_inst1|PC_4_out [9] & ((!\EX_MEM_inst1|BranchAddr_out[8]~43 ) # (!\ID_EX_inst1|Immediate_out 
// [7]))))

	.dataa(\ID_EX_inst1|PC_4_out [9]),
	.datab(\ID_EX_inst1|Immediate_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[8]~43 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[9]~44_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[9]~45 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[9]~44 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[9] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[9]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [9]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[9]~17 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[9]~17_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[9]~14_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [9])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[9]~14_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [9]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[9]~17 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[9]~18 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[9]~18_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[9]~17_combout  & ((\IF_ID_inst1|Instrucao_out [7]))) # (!\FETCH_inst1|wire_Mux_to_PC[9]~17_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[9]~9_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[9]~17_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[9]~9_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[9]~17_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [7]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[9]~18 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[9] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[9]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [9]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[13] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [13]));

cycloneii_lcell_ff \ID_EX_inst1|rd_out[2] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rd_out [2]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[6] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6]));

cycloneii_lcell_ff \ID_EX_inst1|rt_out[2] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rt_out [2]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[26] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [26]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000001000000010001;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[29] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [29]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux14~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux14~0_combout  = (\DECODE_inst1|Controle_inst1|Mux5~0_combout  & (!\IF_ID_inst1|Instrucao_out [27] & (!\IF_ID_inst1|Instrucao_out [26] & !\IF_ID_inst1|Instrucao_out [29])))

	.dataa(\DECODE_inst1|Controle_inst1|Mux5~0_combout ),
	.datab(\IF_ID_inst1|Instrucao_out [27]),
	.datac(\IF_ID_inst1|Instrucao_out [26]),
	.datad(\IF_ID_inst1|Instrucao_out [29]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux14~0 .lut_mask = 16'h0002;
defparam \DECODE_inst1|Controle_inst1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux4~2 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux4~2_combout  = (\DECODE_inst1|Controle_inst1|Mux14~0_combout  & (!\IF_ID_inst1|Instrucao_out [28] & ((\IF_ID_inst1|Instrucao_out [5]) # (!\DECODE_inst1|Controle_inst1|Equal1~0_combout ))))

	.dataa(\IF_ID_inst1|Instrucao_out [5]),
	.datab(\DECODE_inst1|Controle_inst1|Equal1~0_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux14~0_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [28]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux4~2 .lut_mask = 16'h00B0;
defparam \DECODE_inst1|Controle_inst1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|RegDst_EX[0] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|RegDst_EX [0]));

cycloneii_lcell_comb \EXECUTE_inst1|Mux2~0 (
// Equation(s):
// \EXECUTE_inst1|Mux2~0_combout  = (\ID_EX_inst1|MemparaReg_WB [1]) # ((\ID_EX_inst1|RegDst_EX [0] & (\ID_EX_inst1|rd_out [2])) # (!\ID_EX_inst1|RegDst_EX [0] & ((\ID_EX_inst1|rt_out [2]))))

	.dataa(\ID_EX_inst1|MemparaReg_WB [1]),
	.datab(\ID_EX_inst1|rd_out [2]),
	.datac(\ID_EX_inst1|rt_out [2]),
	.datad(\ID_EX_inst1|RegDst_EX [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|Mux2~0 .lut_mask = 16'hEEFA;
defparam \EXECUTE_inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|rdOut_out[2] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|rdOut_out [2]));

cycloneii_lcell_ff \MEM_WB_inst1|rdOut_out[2] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|rdOut_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdOut_out [2]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'h0000000000000000000000000000000000000000000000010000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[14] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [14]));

cycloneii_lcell_ff \ID_EX_inst1|rd_out[3] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rd_out [3]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 256'h0000000000000000000000000000000000000000000000010001000100010001;
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[8] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]));

cycloneii_lcell_ff \ID_EX_inst1|rt_out[3] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rt_out [3]));

cycloneii_lcell_comb \EXECUTE_inst1|Mux1~0 (
// Equation(s):
// \EXECUTE_inst1|Mux1~0_combout  = (\ID_EX_inst1|MemparaReg_WB [1]) # ((\ID_EX_inst1|RegDst_EX [0] & (\ID_EX_inst1|rd_out [3])) # (!\ID_EX_inst1|RegDst_EX [0] & ((\ID_EX_inst1|rt_out [3]))))

	.dataa(\ID_EX_inst1|MemparaReg_WB [1]),
	.datab(\ID_EX_inst1|rd_out [3]),
	.datac(\ID_EX_inst1|rt_out [3]),
	.datad(\ID_EX_inst1|RegDst_EX [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|Mux1~0 .lut_mask = 16'hEEFA;
defparam \EXECUTE_inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|rdOut_out[3] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|rdOut_out [3]));

cycloneii_lcell_ff \MEM_WB_inst1|rdOut_out[3] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|rdOut_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdOut_out [3]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[15] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [15]));

cycloneii_lcell_ff \ID_EX_inst1|rd_out[4] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rd_out [4]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[10] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10]));

cycloneii_lcell_ff \ID_EX_inst1|rt_out[4] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rt_out [4]));

cycloneii_lcell_comb \EXECUTE_inst1|Mux0~0 (
// Equation(s):
// \EXECUTE_inst1|Mux0~0_combout  = (\ID_EX_inst1|MemparaReg_WB [1]) # ((\ID_EX_inst1|RegDst_EX [0] & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|RegDst_EX [0] & ((\ID_EX_inst1|rt_out [4]))))

	.dataa(\ID_EX_inst1|MemparaReg_WB [1]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\ID_EX_inst1|rt_out [4]),
	.datad(\ID_EX_inst1|RegDst_EX [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|Mux0~0 .lut_mask = 16'hEEFA;
defparam \EXECUTE_inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|rdOut_out[4] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|rdOut_out [4]));

cycloneii_lcell_ff \MEM_WB_inst1|rdOut_out[4] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|rdOut_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdOut_out [4]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000100010000;
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux23~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[7] (
	.clk(\clk~combout ),
	.datain(\MEM_WB_inst1|rdOut_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~43 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~43_combout  = (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5] & (\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8])))) # (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~43_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~43 .lut_mask = 16'h8241;
defparam \DECODE_inst1|Breg_inst1|registrador~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[9] (
	.clk(\clk~combout ),
	.datain(\MEM_WB_inst1|rdOut_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [9]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~44 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~44_combout  = (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [0] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [9] $ (!\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10])))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [0]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [9]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~44_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~44 .lut_mask = 16'h8282;
defparam \DECODE_inst1|Breg_inst1|registrador~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~45 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~45_combout  = (\DECODE_inst1|Breg_inst1|registrador~42_combout  & (\DECODE_inst1|Breg_inst1|registrador~43_combout  & \DECODE_inst1|Breg_inst1|registrador~44_combout ))

	.dataa(\DECODE_inst1|Breg_inst1|registrador~42_combout ),
	.datab(\DECODE_inst1|Breg_inst1|registrador~43_combout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~44_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~45 .lut_mask = 16'h8080;
defparam \DECODE_inst1|Breg_inst1|registrador~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|Equal1~1 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|Equal1~1_combout  = (\DECODE_inst1|Breg_inst1|Equal1~0_combout  & !\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10])

	.dataa(\DECODE_inst1|Breg_inst1|Equal1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|Equal1~1 .lut_mask = 16'h00AA;
defparam \DECODE_inst1|Breg_inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[8]~8 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[8]~8_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [19])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [19]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[8]~8 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[8] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [8]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[8] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [8]));

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout  & (\ID_EX_inst1|Immediate_out [0] $ (\ID_EX_inst1|Immediate_out [1])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout ),
	.datab(vcc),
	.datac(\ID_EX_inst1|Immediate_out [0]),
	.datad(\ID_EX_inst1|Immediate_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4 .lut_mask = 16'h0AA0;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[31] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [31]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux2~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux2~0_combout  = (!\IF_ID_inst1|Instrucao_out [31] & (\IF_ID_inst1|Instrucao_out [27] $ (\IF_ID_inst1|Instrucao_out [28])))

	.dataa(vcc),
	.datab(\IF_ID_inst1|Instrucao_out [27]),
	.datac(\IF_ID_inst1|Instrucao_out [28]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux2~0 .lut_mask = 16'h003C;
defparam \DECODE_inst1|Controle_inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|OpALU_EX[0] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|OpALU_EX [0]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux1~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux1~0_combout  = (!\IF_ID_inst1|Instrucao_out [28] & (!\IF_ID_inst1|Instrucao_out [31] & (\IF_ID_inst1|Instrucao_out [27] $ (!\IF_ID_inst1|Instrucao_out [29]))))

	.dataa(\IF_ID_inst1|Instrucao_out [27]),
	.datab(\IF_ID_inst1|Instrucao_out [28]),
	.datac(\IF_ID_inst1|Instrucao_out [29]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux1~0 .lut_mask = 16'h0021;
defparam \DECODE_inst1|Controle_inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|OpALU_EX[1] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|OpALU_EX [1]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux0~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux0~0_combout  = (\IF_ID_inst1|Instrucao_out [28] & \IF_ID_inst1|Instrucao_out [29])

	.dataa(\IF_ID_inst1|Instrucao_out [28]),
	.datab(\IF_ID_inst1|Instrucao_out [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux0~0 .lut_mask = 16'h8888;
defparam \DECODE_inst1|Controle_inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|OpALU_EX[2] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|OpALU_EX [2]));

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  = ((!\ID_EX_inst1|OpALU_EX [0] & !\ID_EX_inst1|OpALU_EX [1])) # (!\ID_EX_inst1|OpALU_EX [2])

	.dataa(vcc),
	.datab(\ID_EX_inst1|OpALU_EX [0]),
	.datac(\ID_EX_inst1|OpALU_EX [1]),
	.datad(\ID_EX_inst1|OpALU_EX [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2 .lut_mask = 16'h03FF;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0] (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & 
// ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))

	.dataa(vcc),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0] .lut_mask = 16'hCCF0;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout  = (\ID_EX_inst1|Immediate_out [2] & (\ID_EX_inst1|OpALU_EX [1] & (!\ID_EX_inst1|OpALU_EX [0] & !\ID_EX_inst1|OpALU_EX [2])))

	.dataa(\ID_EX_inst1|Immediate_out [2]),
	.datab(\ID_EX_inst1|OpALU_EX [1]),
	.datac(\ID_EX_inst1|OpALU_EX [0]),
	.datad(\ID_EX_inst1|OpALU_EX [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout ) # ((\ID_EX_inst1|Immediate_out [1] & \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout ))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5_combout ),
	.datab(\ID_EX_inst1|Immediate_out [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3] (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & 
// ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))

	.dataa(vcc),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3] .lut_mask = 16'hCCF0;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout  = (!\ID_EX_inst1|Immediate_out [2] & (\ID_EX_inst1|Immediate_out [3] $ (!\ID_EX_inst1|Immediate_out [1])))

	.dataa(\ID_EX_inst1|Immediate_out [3]),
	.datab(\ID_EX_inst1|Immediate_out [1]),
	.datac(vcc),
	.datad(\ID_EX_inst1|Immediate_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0 .lut_mask = 16'h0099;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout  = (\ID_EX_inst1|OpALU_EX [2]) # ((\ID_EX_inst1|OpALU_EX [1] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout ) # (\ID_EX_inst1|OpALU_EX [0]))) # (!\ID_EX_inst1|OpALU_EX [1] & 
// ((!\ID_EX_inst1|OpALU_EX [0]))))

	.dataa(\ID_EX_inst1|OpALU_EX [2]),
	.datab(\ID_EX_inst1|OpALU_EX [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0_combout ),
	.datad(\ID_EX_inst1|OpALU_EX [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1 .lut_mask = 16'hEEFB;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1] (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & 
// ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))

	.dataa(vcc),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1] .lut_mask = 16'hCCF0;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[4] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [4]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[30] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [30]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux5~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux5~0_combout  = (!\IF_ID_inst1|Instrucao_out [30] & !\IF_ID_inst1|Instrucao_out [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_inst1|Instrucao_out [30]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux5~0 .lut_mask = 16'h000F;
defparam \DECODE_inst1|Controle_inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux5~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux5~1_combout  = (\IF_ID_inst1|Instrucao_out [27] & \IF_ID_inst1|Instrucao_out [26])

	.dataa(\IF_ID_inst1|Instrucao_out [27]),
	.datab(\IF_ID_inst1|Instrucao_out [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux5~1 .lut_mask = 16'h8888;
defparam \DECODE_inst1|Controle_inst1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux5~2 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux5~2_combout  = (\IF_ID_inst1|Instrucao_out [28] & (\IF_ID_inst1|Instrucao_out [29] & (\DECODE_inst1|Controle_inst1|Mux5~0_combout  & \DECODE_inst1|Controle_inst1|Mux5~1_combout )))

	.dataa(\IF_ID_inst1|Instrucao_out [28]),
	.datab(\IF_ID_inst1|Instrucao_out [29]),
	.datac(\DECODE_inst1|Controle_inst1|Mux5~0_combout ),
	.datad(\DECODE_inst1|Controle_inst1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux5~2 .lut_mask = 16'h8000;
defparam \DECODE_inst1|Controle_inst1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|OrigAluA_EX (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|OrigAluA_EX~regout ));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[29]~1 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  = (\ID_EX_inst1|reg1_out [29] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[29]~1 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[30]~2 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  = (\ID_EX_inst1|reg1_out [30] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[30]~2 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux10~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[21]~21 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[21]~21_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [32])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [32]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[21]~21 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[21] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [21]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[21] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [21]));

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8 (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout  & !\ID_EX_inst1|OpALU_EX [2])

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OpALU_EX [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2] (
// Equation(s):
// \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout  & 
// ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(vcc),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2] .lut_mask = 16'hCCF0;
defparam \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~5_combout  = ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [2] & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout )

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~5 .lut_mask = 16'hBDFF;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~6_combout  = ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])) # (!\EXECUTE_inst1|ULA_inst1|Mux28~5_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~6 .lut_mask = 16'h88FF;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux28~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[3]~3 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[3]~3_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [14])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [14]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[3]~3 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[3] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [3]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[3] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [3]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~30 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~30_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux28~5_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~30 .lut_mask = 16'hA2AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[23] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [23]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[31] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [31]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~18 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~18_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & \EXECUTE_inst1|ULA_inst1|Mux28~5_combout ))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~18 .lut_mask = 16'h8080;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux29~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[2]~2 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[2]~2_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [13])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [13]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[2]~2 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[2] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [2]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[2] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [2]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux6~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux6~0_combout  = (\IF_ID_inst1|Instrucao_out [26] & ((\IF_ID_inst1|Instrucao_out [28] $ (!\IF_ID_inst1|Instrucao_out [31])) # (!\IF_ID_inst1|Instrucao_out [27]))) # (!\IF_ID_inst1|Instrucao_out [26] & 
// (((\IF_ID_inst1|Instrucao_out [28]) # (\IF_ID_inst1|Instrucao_out [31]))))

	.dataa(\IF_ID_inst1|Instrucao_out [26]),
	.datab(\IF_ID_inst1|Instrucao_out [27]),
	.datac(\IF_ID_inst1|Instrucao_out [28]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux6~0 .lut_mask = 16'hF77A;
defparam \DECODE_inst1|Controle_inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux6~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux6~1_combout  = (!\IF_ID_inst1|Instrucao_out [30] & ((\IF_ID_inst1|Instrucao_out [29] & ((!\DECODE_inst1|Controle_inst1|Mux6~0_combout ))) # (!\IF_ID_inst1|Instrucao_out [29] & (\DECODE_inst1|Controle_inst1|Mux9~0_combout 
// ))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux9~0_combout ),
	.datab(\IF_ID_inst1|Instrucao_out [29]),
	.datac(\DECODE_inst1|Controle_inst1|Mux6~0_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [30]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux6~1 .lut_mask = 16'h002E;
defparam \DECODE_inst1|Controle_inst1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|OrigAluB_EX (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|OrigAluB_EX~regout ));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~4_combout  = (\ID_EX_inst1|reg1_out [3] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~4 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[31]~33 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout  = (\ID_EX_inst1|reg2_out [31] & !\ID_EX_inst1|OrigAluB_EX~regout )

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[31]~33 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & \ID_EX_inst1|rd_out [4])

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~141 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout  = (!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout  & (((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout )) # (!\ID_EX_inst1|reg1_out [3])))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~141 .lut_mask = 16'h00DF;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~117 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout  = ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout  & (!\ID_EX_inst1|OrigAluB_EX~regout  & !\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout ),
	.datab(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~117 .lut_mask = 16'h02FF;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[7] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [7]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [8])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [8])))

	.dataa(\ID_EX_inst1|Immediate_out [8]),
	.datab(\ID_EX_inst1|reg2_out [8]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[0]~3 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  = (\ID_EX_inst1|reg1_out [0] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[0]~3 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[1]~4 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  = (\ID_EX_inst1|reg1_out [1] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[1]~4 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~95 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~95 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[11] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [11]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~17_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~21_combout  & (((\ID_EX_inst1|OrigAluA_EX~regout ) # (\EXECUTE_inst1|ULA_inst1|Mux28~5_combout )) # (!\ID_EX_inst1|reg1_out [3])))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~21_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~17 .lut_mask = 16'hF0D0;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~119 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout  = ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout  & (!\ID_EX_inst1|OrigAluB_EX~regout  & !\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~128_combout ),
	.datab(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~119 .lut_mask = 16'h02FF;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[0] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [0]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [0]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[0] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [0]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux12~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux12~0_combout  = (\IF_ID_inst1|Instrucao_out [26] & (\IF_ID_inst1|Instrucao_out [27] & (\IF_ID_inst1|Instrucao_out [29] & \IF_ID_inst1|Instrucao_out [28]))) # (!\IF_ID_inst1|Instrucao_out [26] & 
// (((!\IF_ID_inst1|Instrucao_out [28]))))

	.dataa(\IF_ID_inst1|Instrucao_out [27]),
	.datab(\IF_ID_inst1|Instrucao_out [29]),
	.datac(\IF_ID_inst1|Instrucao_out [26]),
	.datad(\IF_ID_inst1|Instrucao_out [28]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux12~0 .lut_mask = 16'h800F;
defparam \DECODE_inst1|Controle_inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ID_EX_inst1|MemparaReg_WB[0]~0 (
// Equation(s):
// \ID_EX_inst1|MemparaReg_WB[0]~0_combout  = (\DECODE_inst1|Controle_inst1|Mux14~1_combout  & ((\IF_ID_inst1|Instrucao_out [0]) # ((\IF_ID_inst1|Instrucao_out [5]) # (!\DECODE_inst1|Controle_inst1|Equal1~0_combout ))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux14~1_combout ),
	.datab(\IF_ID_inst1|Instrucao_out [0]),
	.datac(\IF_ID_inst1|Instrucao_out [5]),
	.datad(\DECODE_inst1|Controle_inst1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_inst1|MemparaReg_WB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_inst1|MemparaReg_WB[0]~0 .lut_mask = 16'hA8AA;
defparam \ID_EX_inst1|MemparaReg_WB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Equal1~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Equal1~1_combout  = (\IF_ID_inst1|Instrucao_out [0] & (\DECODE_inst1|Controle_inst1|Equal1~0_combout  & !\IF_ID_inst1|Instrucao_out [5]))

	.dataa(\IF_ID_inst1|Instrucao_out [0]),
	.datab(\DECODE_inst1|Controle_inst1|Equal1~0_combout ),
	.datac(vcc),
	.datad(\IF_ID_inst1|Instrucao_out [5]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Equal1~1 .lut_mask = 16'h0088;
defparam \DECODE_inst1|Controle_inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux12~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux12~1_combout  = (\ID_EX_inst1|MemparaReg_WB[0]~0_combout  & (((!\DECODE_inst1|Controle_inst1|Equal1~1_combout )))) # (!\ID_EX_inst1|MemparaReg_WB[0]~0_combout  & (\DECODE_inst1|Controle_inst1|Mux5~0_combout  & 
// (\DECODE_inst1|Controle_inst1|Mux12~0_combout )))

	.dataa(\DECODE_inst1|Controle_inst1|Mux5~0_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux12~0_combout ),
	.datac(\ID_EX_inst1|MemparaReg_WB[0]~0_combout ),
	.datad(\DECODE_inst1|Controle_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux12~1 .lut_mask = 16'h08F8;
defparam \DECODE_inst1|Controle_inst1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|MemparaReg_WB[0] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|MemparaReg_WB [0]));

cycloneii_lcell_ff \EX_MEM_inst1|MemparaReg_WB[0] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|MemparaReg_WB [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|MemparaReg_WB [0]));

cycloneii_lcell_ff \MEM_WB_inst1|MemparaReg_WB[0] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|MemparaReg_WB [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|MemparaReg_WB [0]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux13~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux13~0_combout  = (!\IF_ID_inst1|Instrucao_out [28] & (!\IF_ID_inst1|Instrucao_out [29] & (!\IF_ID_inst1|Instrucao_out [30] & !\IF_ID_inst1|Instrucao_out [31])))

	.dataa(\IF_ID_inst1|Instrucao_out [28]),
	.datab(\IF_ID_inst1|Instrucao_out [29]),
	.datac(\IF_ID_inst1|Instrucao_out [30]),
	.datad(\IF_ID_inst1|Instrucao_out [31]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux13~0 .lut_mask = 16'h0001;
defparam \DECODE_inst1|Controle_inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux11~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux11~0_combout  = (\DECODE_inst1|Controle_inst1|Equal1~1_combout  & ((\ID_EX_inst1|MemparaReg_WB[0]~0_combout ) # ((\DECODE_inst1|Controle_inst1|Mux13~0_combout  & \DECODE_inst1|Controle_inst1|Mux5~1_combout )))) # 
// (!\DECODE_inst1|Controle_inst1|Equal1~1_combout  & (\DECODE_inst1|Controle_inst1|Mux13~0_combout  & (\DECODE_inst1|Controle_inst1|Mux5~1_combout )))

	.dataa(\DECODE_inst1|Controle_inst1|Equal1~1_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~0_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux5~1_combout ),
	.datad(\ID_EX_inst1|MemparaReg_WB[0]~0_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux11~0 .lut_mask = 16'hEAC0;
defparam \DECODE_inst1|Controle_inst1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|MemparaReg_WB[1] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|MemparaReg_WB [1]));

cycloneii_lcell_ff \EX_MEM_inst1|MemparaReg_WB[1] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|MemparaReg_WB [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|MemparaReg_WB [1]));

cycloneii_lcell_ff \MEM_WB_inst1|MemparaReg_WB[1] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|MemparaReg_WB [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|MemparaReg_WB [1]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux31~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux31~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [0])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [0])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [0]),
	.datab(\MEM_WB_inst1|rdata_out [0]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux31~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux31~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[0]~0 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[0]~0_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[0]~0 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[0] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [0]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [0])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [0])))

	.dataa(\ID_EX_inst1|Immediate_out [0]),
	.datab(\ID_EX_inst1|reg2_out [0]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[1] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [1]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [1]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[1] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [1]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux30~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux30~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [1])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [1])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [1]),
	.datab(\MEM_WB_inst1|rdata_out [1]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux30~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux30~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[1]~1 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[1]~1_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[1]~1 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[1] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [1]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[1]~1 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [1])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [1])))

	.dataa(\ID_EX_inst1|Immediate_out [1]),
	.datab(\ID_EX_inst1|reg2_out [1]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[1]~1 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout 
// )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~80 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [1]) # (\ID_EX_inst1|reg1_out [2])))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|reg1_out [2]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~80 .lut_mask = 16'h00EE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [6])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [6])))

	.dataa(\ID_EX_inst1|Immediate_out [6]),
	.datab(\ID_EX_inst1|reg2_out [6]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~89 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~89 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [2])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [2])))

	.dataa(\ID_EX_inst1|Immediate_out [2]),
	.datab(\ID_EX_inst1|reg2_out [2]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [4])))

	.dataa(\ID_EX_inst1|Immediate_out [4]),
	.datab(\ID_EX_inst1|reg2_out [4]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~76 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~76 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[5] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [5]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [5]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[5] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [5]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux26~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux26~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [5])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [5])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [5]),
	.datab(\MEM_WB_inst1|rdata_out [5]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux26~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux26~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[5]~5 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[5]~5_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [16])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [16]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[5]~5 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[5] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [5]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [5])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [5])))

	.dataa(\ID_EX_inst1|Immediate_out [5]),
	.datab(\ID_EX_inst1|reg2_out [5]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~77 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~77 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[9] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [9]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [9]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[9] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [9]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux22~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux22~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [9])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [9])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [9]),
	.datab(\MEM_WB_inst1|rdata_out [9]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux22~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux22~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[9]~9 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[9]~9_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [20])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [20]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[9]~9 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[9] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [9]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [9])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [9])))

	.dataa(\ID_EX_inst1|Immediate_out [9]),
	.datab(\ID_EX_inst1|reg2_out [9]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~90 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~90 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~91 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  
// & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~76_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~77_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~91 .lut_mask = 16'hFDA8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~171 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~171 .lut_mask = 16'hFFD0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~171_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92 .lut_mask = 16'h5D08;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~14_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout )))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~14 .lut_mask = 16'h0100;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~8_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~8 .lut_mask = 16'h0AAA;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~8_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~8 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~14_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~8_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux22~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~145_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~14_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~9 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~10_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~9_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~10 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [31])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~10_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~10_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux22~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~10_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~11 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~12_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~7_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~17_combout  & \EXECUTE_inst1|ULA_inst1|Mux22~11_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~12 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[9] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux22~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [9]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [11]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[11] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [11]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux20~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux20~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [11])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [11])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [11]),
	.datab(\MEM_WB_inst1|rdata_out [11]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux20~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux20~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[11]~11 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[11]~11_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [22])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [22]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[11]~11 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[11] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [11]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [0])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [11])))

	.dataa(\ID_EX_inst1|rd_out [0]),
	.datab(\ID_EX_inst1|reg2_out [11]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[10] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [10]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [10]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[10] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [10]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux21~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux21~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [10])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [10])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [10]),
	.datab(\MEM_WB_inst1|rdata_out [10]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux21~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux21~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[10]~10 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[10]~10_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [21])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [21]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[10]~10 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[10] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [10]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [10])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [10])))

	.dataa(\ID_EX_inst1|Immediate_out [10]),
	.datab(\ID_EX_inst1|reg2_out [10]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~96 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~96 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[2]~5 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  = (\ID_EX_inst1|reg1_out [2] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[2]~5 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~97 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout 
// ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~95_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~96_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~97 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000100000000;
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux30~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[8] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[6] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~39 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~39_combout  = (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8])))) # (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5] & (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7] $ 
// (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8]))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [5]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [7]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8]),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~39_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~39 .lut_mask = 16'h8241;
defparam \DECODE_inst1|Breg_inst1|registrador~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[10] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10]));

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~40 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~40_combout  = (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [0] & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [9] $ (!\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10])))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [0]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [9]),
	.datac(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~40_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~40 .lut_mask = 16'h8282;
defparam \DECODE_inst1|Breg_inst1|registrador~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|registrador~41 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|registrador~41_combout  = (\DECODE_inst1|Breg_inst1|registrador~38_combout  & (\DECODE_inst1|Breg_inst1|registrador~39_combout  & \DECODE_inst1|Breg_inst1|registrador~40_combout ))

	.dataa(\DECODE_inst1|Breg_inst1|registrador~38_combout ),
	.datab(\DECODE_inst1|Breg_inst1|registrador~39_combout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~40_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador~41 .lut_mask = 16'h8080;
defparam \DECODE_inst1|Breg_inst1|registrador~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|Equal0~1 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|Equal0~1_combout  = (\DECODE_inst1|Breg_inst1|Equal0~0_combout  & !\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10])

	.dataa(\DECODE_inst1|Breg_inst1|Equal0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|Equal0~1 .lut_mask = 16'h00AA;
defparam \DECODE_inst1|Breg_inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[1]~1 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[1]~1_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [12]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[1]~1 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[1] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [1]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~81 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [0]) # ((\ID_EX_inst1|reg1_out [1]) # (\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|reg1_out [1]),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~81 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~88 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~169_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~88 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [3])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [3])))

	.dataa(\ID_EX_inst1|Immediate_out [3]),
	.datab(\ID_EX_inst1|reg2_out [3]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~73 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~73 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~74 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~74 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~170 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~170 .lut_mask = 16'h2220;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~9_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout  & !\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~88_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~170_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~9 .lut_mask = 16'h88A8;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~10_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~10 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~9_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux23~10_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux23~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~187_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~9_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux23~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~11 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~12_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~11_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~97_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux23~11_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~12 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~13_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~12_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux23~12_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux23~12_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux23~12_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~13 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~14_combout  = (\EXECUTE_inst1|ULA_inst1|Mux23~8_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~13_combout  & \EXECUTE_inst1|ULA_inst1|Mux23~17_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux23~8_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~14 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[8] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux23~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [8]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [7]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[7] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [7]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux24~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux24~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [7])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [7])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [7]),
	.datab(\MEM_WB_inst1|rdata_out [7]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux24~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux24~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[7]~7 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[7]~7_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [18])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [18]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[7]~7 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[7] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [7]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|Immediate_out [7])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [7])))

	.dataa(\ID_EX_inst1|Immediate_out [7]),
	.datab(\ID_EX_inst1|reg2_out [7]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~23 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~23_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [7]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [7]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [7]),
	.datac(\ID_EX_inst1|Immediate_out [7]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~23 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~20 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~20_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [6]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [6]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [6]),
	.datac(\ID_EX_inst1|Immediate_out [6]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~20 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~17_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [5]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [5]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [5]),
	.datac(\ID_EX_inst1|Immediate_out [5]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~17 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~14_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [4]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [4]),
	.datac(\ID_EX_inst1|Immediate_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~14 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~11_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [3]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [3]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [3]),
	.datac(\ID_EX_inst1|Immediate_out [3]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~11 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~8_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [2]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [2]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [2]),
	.datac(\ID_EX_inst1|Immediate_out [2]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~8 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~5_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [1]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [1]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [1]),
	.datac(\ID_EX_inst1|Immediate_out [1]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~5 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~0_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [0]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [0]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [0]),
	.datac(\ID_EX_inst1|Immediate_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~0 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~2_cout  = CARRY(!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~2_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~2 .lut_mask = 16'h0055;
defparam \EXECUTE_inst1|ULA_inst1|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~0_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~2_cout  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~0_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~2_cout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~0_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~2_cout )) # (!\EXECUTE_inst1|ULA_inst1|Add2~0_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~2_cout ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~4  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~0_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~2_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~2_cout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~0_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~2_cout ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~3_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~4 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~3 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~9_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~8_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~7  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~8_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~7 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~8_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~7 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~7 ) 
// # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~10  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~8_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~7 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~7 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~8_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~7 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~9_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~10 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~9 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~12_combout  = ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~11_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~10 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~13  = CARRY((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~11_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~10 ))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~11_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~10 )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~10 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~12_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~13 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~12 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~15_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~14_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~13 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~14_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~13 ) # (GND))))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~14_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~13  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~14_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~13 ))))
// \EXECUTE_inst1|ULA_inst1|Add2~16  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((!\EXECUTE_inst1|ULA_inst1|Add2~13 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~14_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~14_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~13 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~13 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~15_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~16 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~15 .lut_mask = 16'h692B;
defparam \EXECUTE_inst1|ULA_inst1|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~18 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~18_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~17_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~16 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~19  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~17_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~16 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~17_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~16 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~16 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~18_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~19 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~18 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~21 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~21_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~20_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~19  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~20_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~19 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~20_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~19 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~20_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~19 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~22  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~20_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~19 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~19 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~20_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~19 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~21_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~22 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~21 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~24 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~24_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~23_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~22 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~25  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~23_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~22 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~23_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~22 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~22 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~24_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~25 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~24 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~9_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [1] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~9 .lut_mask = 16'hAFF0;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~10_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [0]) # (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~10 .lut_mask = 16'h0FFA;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~24_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~121_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~24_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~8 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~13_combout  = (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~13 .lut_mask = 16'h000F;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~9_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~8_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & (\EXECUTE_inst1|ULA_inst1|Mux24~8_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux24~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~9 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~10_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~18_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~9_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux24~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~10 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux24~10_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux24~10_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux24~7_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux24~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux24~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux24~10_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~11 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux24~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux24~13_combout  = (\EXECUTE_inst1|ULA_inst1|Mux24~11_combout  & (((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])) # (!\EXECUTE_inst1|ULA_inst1|Mux26~18_combout )))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux24~11_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux24~13 .lut_mask = 16'h10F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[7] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux24~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [7]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [2]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[2] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [2]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux29~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux29~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [2])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [2])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [2]),
	.datab(\MEM_WB_inst1|rdata_out [2]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux29~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux29~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[2]~2 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[2]~2_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [13])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [13]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[2]~2 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[2] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [2]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~32 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~32_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\EXECUTE_inst1|ULA_inst1|Mux28~5_combout  & ((\ID_EX_inst1|reg1_out [3]) # (\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~32 .lut_mask = 16'h0032;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux31~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[0]~0 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[0]~0_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [11]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[0]~0 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[0] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [0]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~146 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # ((!\ID_EX_inst1|reg1_out [1] & !\ID_EX_inst1|reg1_out [0]))))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~146 .lut_mask = 16'hCD00;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~93 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  = (\ID_EX_inst1|reg1_out [1] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|reg1_out [0]))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(vcc),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|reg1_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~93 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~86 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & 
// \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~85_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~86 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~29 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~29_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux28~5_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3])))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~29 .lut_mask = 16'h0D0D;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~71 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout  & (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~70_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~71 .lut_mask = 16'hAAAE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~82 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~82 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~83 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout 
// )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~146_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~82_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~83 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~167 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~167 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~11_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~11 .lut_mask = 16'hD000;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~2_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~2 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~3_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~11_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux25~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux25~2_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux25~11_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~3 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~29_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~3_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~86_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~29_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~4 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[12] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [12]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [12]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[12] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [12]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux19~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux19~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [12])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [12])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [12]),
	.datab(\MEM_WB_inst1|rdata_out [12]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux19~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux19~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[12]~12 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[12]~12_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [23])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [23]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[12]~12 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[12] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [12]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [1])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [12])))

	.dataa(\ID_EX_inst1|rd_out [1]),
	.datab(\ID_EX_inst1|reg2_out [12]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~90 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~90 .lut_mask = 16'hD9C8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~91 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout  
// & ((\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ))))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~90_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~91 .lut_mask = 16'hAFC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux25~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~32_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux25~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~32_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux25~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~5 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~21_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~120_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~21_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~6 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~7_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~6_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & (\EXECUTE_inst1|ULA_inst1|Mux25~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux25~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~7 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~30_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux25~5_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~7_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux25~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux25~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~8 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux25~8_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux25~8_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux25~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux25~8_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~9 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux25~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux25~10_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~28_combout  & \EXECUTE_inst1|ULA_inst1|Mux25~9_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~28_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux25~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux25~10 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[6] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux25~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [6]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [31]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[31] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [31]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux0~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux0~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [31])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [31])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [31]),
	.datab(\MEM_WB_inst1|rdata_out [31]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux0~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux0~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[31]~31 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[31]~31_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [42])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [42]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[31]~31 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[31] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [31]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[30] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [30]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [30]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[30] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [30]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux1~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux1~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [30])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [30])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [30]),
	.datab(\MEM_WB_inst1|rdata_out [30]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux1~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux1~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[30]~30 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[30]~30_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [41])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [41]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[30]~30 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[30] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [30]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~77 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [29])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [30]))))) # (!\ID_EX_inst1|reg1_out [0] & 
// (\ID_EX_inst1|reg2_out [29]))

	.dataa(\ID_EX_inst1|reg2_out [29]),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~77 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~113 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~113 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[24] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [24]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [24]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[24] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [24]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux7~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux7~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [24])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [24])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [24]),
	.datab(\MEM_WB_inst1|rdata_out [24]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux7~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux7~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[24]~24 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[24]~24_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [35])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [35]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[24]~24 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[24] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [24]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~106 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [22])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [24]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [22]))

	.dataa(\ID_EX_inst1|reg2_out [22]),
	.datab(\ID_EX_inst1|reg2_out [24]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~106 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~165 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~106_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~165 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~114 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~167_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~165_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~114 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~138 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~113_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~114_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~138 .lut_mask = 16'hDDD8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~23 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~23_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~18_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~119_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~18_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~23_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~23 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~24 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~24_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~23_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & (\EXECUTE_inst1|ULA_inst1|Mux26~23_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~23_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~24_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~24 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~25 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~25_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~18_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~24_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux26~24_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~25_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~25 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~26 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~26_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~25_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~25_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux26~22_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~25_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~22_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~25_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~26_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~26 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~27 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~27_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~28_combout  & \EXECUTE_inst1|ULA_inst1|Mux26~26_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~28_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~27_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~27 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[5] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux26~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [5]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [23]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[23] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [23]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux8~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux8~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [23])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [23])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [23]),
	.datab(\MEM_WB_inst1|rdata_out [23]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux8~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux8~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[23]~23 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[23]~23_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [34])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [34]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[23]~23 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[23] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [23]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~102 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [21])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [23]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [21]))

	.dataa(\ID_EX_inst1|reg2_out [21]),
	.datab(\ID_EX_inst1|reg2_out [23]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~102 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[22] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [22]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [22]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[22] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [22]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux9~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux9~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [22])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [22])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [22]),
	.datab(\MEM_WB_inst1|rdata_out [22]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux9~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux9~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[22]~22 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[22]~22_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [33])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [33]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[22]~22 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[22] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [22]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~103 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [20])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [22]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [20]))

	.dataa(\ID_EX_inst1|reg2_out [20]),
	.datab(\ID_EX_inst1|reg2_out [22]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~103 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~159 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~102_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~159 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~111 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~111 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[29] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [29]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [29]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[29] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [29]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux2~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux2~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [29])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [29])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [29]),
	.datab(\MEM_WB_inst1|rdata_out [29]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux2~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux2~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[29]~29 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[29]~29_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [40])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [40]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[29]~29 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[29] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [29]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~99 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\ID_EX_inst1|reg2_out 
// [29])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\ID_EX_inst1|reg2_out [29]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~99 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~100 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [28])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [30]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [28]))

	.dataa(\ID_EX_inst1|reg2_out [28]),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~100 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~156 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [0]))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~99_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~156 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~112 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~112 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~137 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~111_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~112_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~137 .lut_mask = 16'hDDD8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~15_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~118_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~15_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~5 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~6_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|Mux27~5_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~5_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux27~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~6 .lut_mask = 16'hD4F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux26~18_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux26~18_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~6_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux26~18_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux27~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~7 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux27~7_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux27~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux27~4_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~30_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux27~7_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux27~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~30_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux27~7_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~8 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux27~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux27~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux26~28_combout  & \EXECUTE_inst1|ULA_inst1|Mux27~8_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux26~28_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux27~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux27~9 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[4] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux27~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [4]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [3]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[3] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [3]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux28~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux28~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [3])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [3])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [3]),
	.datab(\MEM_WB_inst1|rdata_out [3]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux28~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux28~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[3]~3 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[3]~3_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [14])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [14]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[3]~3 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[3] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [3]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~83 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # ((!\ID_EX_inst1|reg1_out [3] & !\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [3]),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~83 .lut_mask = 16'h00AB;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~96 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [19])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [21]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [19]))

	.dataa(\ID_EX_inst1|reg2_out [19]),
	.datab(\ID_EX_inst1|reg2_out [21]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~96 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~135 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~103_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~135 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[26] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [26]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [26]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[26] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [26]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux5~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux5~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [26])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [26])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [26]),
	.datab(\MEM_WB_inst1|rdata_out [26]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux5~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux5~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[26]~26 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[26]~26_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [37])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [37]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[26]~26 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[26] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [26]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~74 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [24])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [26]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [24]))

	.dataa(\ID_EX_inst1|reg2_out [24]),
	.datab(\ID_EX_inst1|reg2_out [26]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~74 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[25] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [25]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [25]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[25] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [25]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux6~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux6~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [25])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [25])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [25]),
	.datab(\MEM_WB_inst1|rdata_out [25]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux6~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux6~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[25]~25 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[25]~25_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [36])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [36]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[25]~25 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[25] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [25]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~92 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [23])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [25]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [23]))

	.dataa(\ID_EX_inst1|reg2_out [23]),
	.datab(\ID_EX_inst1|reg2_out [25]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~92 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~136 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~92_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~136 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~107 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout )))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~81_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~83_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~107 .lut_mask = 16'hEAC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[28] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [28]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [28]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[28] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [28]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux3~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux3~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [28])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [28])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [28]),
	.datab(\MEM_WB_inst1|rdata_out [28]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux3~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux3~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[28]~28 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[28]~28_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [39])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [39]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[28]~28 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[28] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [28]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~108 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [27])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [28]))))) # (!\ID_EX_inst1|reg1_out [0] & 
// (\ID_EX_inst1|reg2_out [27]))

	.dataa(\ID_EX_inst1|reg2_out [27]),
	.datab(\ID_EX_inst1|reg2_out [28]),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~108 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~109 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout 
//  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~109 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~110 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & \EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout 
// )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~106_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~107_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~109_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~110 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~72 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~72 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~165 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout ) # ((\ID_EX_inst1|reg1_out [1] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout )))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~72_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~165 .lut_mask = 16'hF2F0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~68 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [3]) # (\ID_EX_inst1|reg1_out [2])))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|reg1_out [2]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~68 .lut_mask = 16'h00EE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~13_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~13 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~14_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~14 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~15_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~14_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~13_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~14_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~14_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~14_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~15 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~16 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~16_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~15_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~15_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~16 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~17_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~16_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~16_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux28~12_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~16_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~12_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~16_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~17 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~18 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~18_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~12_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~117_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~12_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~18 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~19 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~19_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~18_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|Mux28~18_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~18_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~19 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~20 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~20_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~21_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~17_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux28~19_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux28~21_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~19_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~21_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~19_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~20 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[3] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux28~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [3]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [21]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[21] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [21]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux10~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux10~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [21])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [21])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [21]),
	.datab(\MEM_WB_inst1|rdata_out [21]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux10~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux10~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[21]~21 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[21]~21_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [32])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [32]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[21]~21 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[21] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [21]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux9~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[22]~22 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[22]~22_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [33])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [33]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[22]~22 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[22] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [22]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~60 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [20]) # ((\ID_EX_inst1|reg1_out [21]) # (\ID_EX_inst1|reg1_out [22]))))

	.dataa(\ID_EX_inst1|reg1_out [20]),
	.datab(\ID_EX_inst1|reg1_out [21]),
	.datac(\ID_EX_inst1|reg1_out [22]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~60 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux7~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[24]~24 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[24]~24_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [35])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [35]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[24]~24 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[24] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [24]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux6~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[25]~25 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[25]~25_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [36])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [36]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[25]~25 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[25] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [25]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~61 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [23]) # ((\ID_EX_inst1|reg1_out [24]) # (\ID_EX_inst1|reg1_out [25]))))

	.dataa(\ID_EX_inst1|reg1_out [23]),
	.datab(\ID_EX_inst1|reg1_out [24]),
	.datac(\ID_EX_inst1|reg1_out [25]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~61 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux4~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[27]~27 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[27]~27_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [38])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [38]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[27]~27 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[27] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [27]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[27] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [27]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [27]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[27] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [27]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux4~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux4~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [27])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [27])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [27]),
	.datab(\MEM_WB_inst1|rdata_out [27]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux4~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux4~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[27]~27 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[27]~27_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [38])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [38]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[27]~27 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[27] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [27]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux3~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[28]~28 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[28]~28_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [39])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [39]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[28]~28 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg1_out[28] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r1[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg1_out [28]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~62 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [26]) # ((\ID_EX_inst1|reg1_out [27]) # (\ID_EX_inst1|reg1_out [28]))))

	.dataa(\ID_EX_inst1|reg1_out [26]),
	.datab(\ID_EX_inst1|reg1_out [27]),
	.datac(\ID_EX_inst1|reg1_out [28]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~62 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~63 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout 
// )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~59_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~60_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~61_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~63 .lut_mask = 16'hFFFE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~64 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout 
// )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~58_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~64 .lut_mask = 16'hFFFE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~164 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~164 .lut_mask = 16'h0101;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~7_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout 
// ))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~7 .lut_mask = 16'hA8AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~21 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~21_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout )))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~21_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~21 .lut_mask = 16'h10F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~9_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~116_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~9_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~7 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~8_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux29~7_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|Mux29~7_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux29~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~8 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux29~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux29~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux29~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~21_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux29~8_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux29~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux29~8_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux29~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~21_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux29~8_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux29~9 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUresultado_out[2] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Mux29~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUresultado_out [2]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [8]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[8] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [8]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux23~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux23~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [8])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [8])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [8]),
	.datab(\MEM_WB_inst1|rdata_out [8]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux23~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux23~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[8]~8 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[8]~8_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [19])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [19]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[8]~8 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[8] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[8]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [8]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[8]~15 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[8]~15_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[8]~8_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [8])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[8]~8_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [8]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[8]~15 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[8]~16 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[8]~16_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[8]~15_combout  & ((\IF_ID_inst1|Instrucao_out [6]))) # (!\FETCH_inst1|wire_Mux_to_PC[8]~15_combout  & (\FETCH_inst1|PC_4[8]~12_combout )))) 
// # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[8]~15_combout ))))

	.dataa(\FETCH_inst1|PC_4[8]~12_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[8]~15_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [6]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[8]~16 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[8] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[8]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [8]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h0000000000000000000000000000000000000000000000010001000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[5] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [5]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[5] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [5]));

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[7] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[7]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [7]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[7]~13 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[7]~13_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[7]~10_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [7])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[7]~10_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [7]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[7]~13 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[7]~14 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[7]~14_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[7]~13_combout  & ((\IF_ID_inst1|Instrucao_out [5]))) # (!\FETCH_inst1|wire_Mux_to_PC[7]~13_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[7]~7_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[7]~13_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[7]~7_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[7]~13_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [5]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[7]~14 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[7] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[7]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [7]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[12] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [12]));

cycloneii_lcell_ff \ID_EX_inst1|rd_out[1] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rd_out [1]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[4] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]));

cycloneii_lcell_ff \ID_EX_inst1|rt_out[1] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rt_out [1]));

cycloneii_lcell_comb \EXECUTE_inst1|Mux3~0 (
// Equation(s):
// \EXECUTE_inst1|Mux3~0_combout  = (\ID_EX_inst1|MemparaReg_WB [1]) # ((\ID_EX_inst1|RegDst_EX [0] & (\ID_EX_inst1|rd_out [1])) # (!\ID_EX_inst1|RegDst_EX [0] & ((\ID_EX_inst1|rt_out [1]))))

	.dataa(\ID_EX_inst1|MemparaReg_WB [1]),
	.datab(\ID_EX_inst1|rd_out [1]),
	.datac(\ID_EX_inst1|rt_out [1]),
	.datad(\ID_EX_inst1|RegDst_EX [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|Mux3~0 .lut_mask = 16'hEEFA;
defparam \EXECUTE_inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|rdOut_out[1] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|rdOut_out [1]));

cycloneii_lcell_ff \MEM_WB_inst1|rdOut_out[1] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|rdOut_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdOut_out [1]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux25~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[6]~6 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[6]~6_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [17])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [17]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[6]~6 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[6] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [6]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[6] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [6]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [6]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[6] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [6]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux25~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux25~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [6])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [6])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [6]),
	.datab(\MEM_WB_inst1|rdata_out [6]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux25~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux25~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[6]~6 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[6]~6_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [17])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [17]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[6]~6 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[6] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[6]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [6]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[6]~11 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[6]~11_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[6]~6_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [6])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[6]~6_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [6]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[6]~11 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[6]~12 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[6]~12_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[6]~11_combout  & ((\IF_ID_inst1|Instrucao_out [4]))) # (!\FETCH_inst1|wire_Mux_to_PC[6]~11_combout  & (\FETCH_inst1|PC_4[6]~8_combout )))) 
// # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[6]~11_combout ))))

	.dataa(\FETCH_inst1|PC_4[6]~8_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[6]~11_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [4]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[6]~12 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[6] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[6]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [6]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[3] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [3]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[3] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [3]));

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[5] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[5]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [5]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[5]~9 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[5]~9_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[5]~6_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [5])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[5]~6_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [5]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[5]~9 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[5]~10 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[5]~10_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[5]~9_combout  & ((\IF_ID_inst1|Instrucao_out [3]))) # (!\FETCH_inst1|wire_Mux_to_PC[5]~9_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[5]~5_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[5]~9_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[5]~5_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[5]~9_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [3]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[5]~10 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[5] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [5]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[11] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [11]));

cycloneii_lcell_ff \ID_EX_inst1|rd_out[0] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rd_out [0]));

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[2] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2]));

cycloneii_lcell_ff \ID_EX_inst1|rt_out[0] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|rt_out [0]));

cycloneii_lcell_comb \EXECUTE_inst1|Mux4~0 (
// Equation(s):
// \EXECUTE_inst1|Mux4~0_combout  = (\ID_EX_inst1|MemparaReg_WB [1]) # ((\ID_EX_inst1|RegDst_EX [0] & (\ID_EX_inst1|rd_out [0])) # (!\ID_EX_inst1|RegDst_EX [0] & ((\ID_EX_inst1|rt_out [0]))))

	.dataa(\ID_EX_inst1|MemparaReg_WB [1]),
	.datab(\ID_EX_inst1|rd_out [0]),
	.datac(\ID_EX_inst1|rt_out [0]),
	.datad(\ID_EX_inst1|RegDst_EX [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|Mux4~0 .lut_mask = 16'hEEFA;
defparam \EXECUTE_inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|rdOut_out[0] (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|rdOut_out [0]));

cycloneii_lcell_ff \MEM_WB_inst1|rdOut_out[0] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|rdOut_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdOut_out [0]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux27~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[4]~4 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[4]~4_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [15])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [15]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[4]~4 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[4] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [4]));

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[4] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [4]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [4]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[4] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [4]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux27~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux27~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [4])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [4])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [4]),
	.datab(\MEM_WB_inst1|rdata_out [4]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux27~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux27~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[4]~4 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[4]~4_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [15])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [15]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[4]~4 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[4] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[4]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [4]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[4]~7 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[4]~7_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[4]~4_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [4])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[4]~4_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [4]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[4]~7 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[4]~8 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[4]~8_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[4]~7_combout  & ((\IF_ID_inst1|Instrucao_out [2]))) # (!\FETCH_inst1|wire_Mux_to_PC[4]~7_combout  & (\FETCH_inst1|PC_4[4]~4_combout )))) # 
// (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[4]~7_combout ))))

	.dataa(\FETCH_inst1|PC_4[4]~4_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[4]~7_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [2]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[4]~8 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[4] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[4]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [4]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[27] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [27]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux13~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux13~1_combout  = (\DECODE_inst1|Controle_inst1|Mux13~0_combout  & ((\IF_ID_inst1|Instrucao_out [27]) # ((!\IF_ID_inst1|Instrucao_out [26] & !\DECODE_inst1|Controle_inst1|Jump~0_combout ))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~0_combout ),
	.datab(\IF_ID_inst1|Instrucao_out [27]),
	.datac(\IF_ID_inst1|Instrucao_out [26]),
	.datad(\DECODE_inst1|Controle_inst1|Jump~0_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux13~1 .lut_mask = 16'h888A;
defparam \DECODE_inst1|Controle_inst1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[3] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [3]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[3]~5 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[3]~5_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[3]~2_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [3])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[3]~2_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [3]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[3]~5 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[3]~6 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[3]~6_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[3]~5_combout  & ((\IF_ID_inst1|Instrucao_out [1]))) # (!\FETCH_inst1|wire_Mux_to_PC[3]~5_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[3]~3_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[3]~5_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[3]~3_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[3]~5_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [1]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[3]~6 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[3] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[3]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [3]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000001000100000001;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[1] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [1]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Equal1~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Equal1~0_combout  = (\IF_ID_inst1|Instrucao_out [3] & (!\IF_ID_inst1|Instrucao_out [1] & (!\IF_ID_inst1|Instrucao_out [2] & !\IF_ID_inst1|Instrucao_out [4])))

	.dataa(\IF_ID_inst1|Instrucao_out [3]),
	.datab(\IF_ID_inst1|Instrucao_out [1]),
	.datac(\IF_ID_inst1|Instrucao_out [2]),
	.datad(\IF_ID_inst1|Instrucao_out [4]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Equal1~0 .lut_mask = 16'h0002;
defparam \DECODE_inst1|Controle_inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Jump~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Jump~0_combout  = (\IF_ID_inst1|Instrucao_out [5]) # (!\DECODE_inst1|Controle_inst1|Equal1~0_combout )

	.dataa(\IF_ID_inst1|Instrucao_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\DECODE_inst1|Controle_inst1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Jump~0 .lut_mask = 16'hAAFF;
defparam \DECODE_inst1|Controle_inst1|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux8~0 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux8~0_combout  = (\IF_ID_inst1|Instrucao_out [28] & (\DECODE_inst1|Controle_inst1|Mux5~0_combout  & (!\IF_ID_inst1|Instrucao_out [27] & !\IF_ID_inst1|Instrucao_out [29])))

	.dataa(\IF_ID_inst1|Instrucao_out [28]),
	.datab(\DECODE_inst1|Controle_inst1|Mux5~0_combout ),
	.datac(\IF_ID_inst1|Instrucao_out [27]),
	.datad(\IF_ID_inst1|Instrucao_out [29]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux8~0 .lut_mask = 16'h0008;
defparam \DECODE_inst1|Controle_inst1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|BranchNot_MEM (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Controle_inst1|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|BranchNot_MEM~regout ));

cycloneii_lcell_ff \EX_MEM_inst1|BranchNot_MEM (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|BranchNot_MEM~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchNot_MEM~regout ));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~66 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg1_out [3]) # ((\ID_EX_inst1|reg1_out [1]) # (\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|reg1_out [1]),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~66 .lut_mask = 16'h00FE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~123 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout )))))

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~123 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~144 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout ) # ((\ID_EX_inst1|OrigAluB_EX~regout  & \ID_EX_inst1|rd_out [4]))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~123_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~144 .lut_mask = 16'hF8F8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~79 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~78_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~79 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~106 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
//  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~90_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~106 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~3_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~3 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[13] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [13]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [13]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[13] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [13]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux18~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux18~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [13])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [13])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [13]),
	.datab(\MEM_WB_inst1|rdata_out [13]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux18~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux18~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[13]~13 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[13]~13_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [24])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [24]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[13]~13 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[13] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [13]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [2])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [13])))

	.dataa(\ID_EX_inst1|rd_out [2]),
	.datab(\ID_EX_inst1|reg2_out [13]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~4_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~4 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux18~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux18~3_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux18~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux18~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~147_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux18~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux18~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux18~5_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux18~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~6 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux18~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux18~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux18~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~180_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux18~6_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~7 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux18~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux18~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux18~2_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~17_combout  & \EXECUTE_inst1|ULA_inst1|Mux18~7_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux18~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux18~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux18~8 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[20] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [20]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [20]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[20] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [20]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux11~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux11~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [20])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [20])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [20]),
	.datab(\MEM_WB_inst1|rdata_out [20]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux11~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux11~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[20]~20 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[20]~20_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [31])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [31]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[20]~20 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[20] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [20]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~76 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [18])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [20]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [18]))

	.dataa(\ID_EX_inst1|reg2_out [18]),
	.datab(\ID_EX_inst1|reg2_out [20]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~76 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~132 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~96_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~76_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~132 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~182 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout 
// )))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~132_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~182 .lut_mask = 16'hD080;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[16] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [16]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [16]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[16] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [16]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux15~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux15~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [16])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [16])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [16]),
	.datab(\MEM_WB_inst1|rdata_out [16]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux15~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux15~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[16]~16 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[16]~16_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [27])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [27]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[16]~16 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[16] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [16]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~88 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [17])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\ID_EX_inst1|reg2_out [16])))))

	.dataa(\ID_EX_inst1|reg2_out [17]),
	.datab(\ID_EX_inst1|reg2_out [16]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~88 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~89 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout 
// ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~87_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~88_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~89 .lut_mask = 16'hEEEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~183 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2]))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~182_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~183 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~93 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~93 .lut_mask = 16'h0AC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~94 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// (((!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~94 .lut_mask = 16'h8380;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~110 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
//  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~109_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~93_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~110 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~3_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~3 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[14] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [14]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [14]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[14] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [14]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux17~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux17~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [14])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [14])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [14]),
	.datab(\MEM_WB_inst1|rdata_out [14]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux17~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux17~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[14]~14 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[14]~14_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [25])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [25]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[14]~14 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[14] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [14]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [3])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [14])))

	.dataa(\ID_EX_inst1|rd_out [3]),
	.datab(\ID_EX_inst1|reg2_out [14]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~4_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~4 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux17~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux17~3_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux17~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux17~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~148_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux17~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux17~5_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~183_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux17~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~6 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux17~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux17~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux17~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~145_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux17~6_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~7 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux17~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux17~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux17~2_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~17_combout  & \EXECUTE_inst1|ULA_inst1|Mux17~7_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux17~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux17~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux17~8 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~12_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~12 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~22 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~22_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (\EXECUTE_inst1|ULA_inst1|Mux0~12_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux0~12_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~22 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~84 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~84 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~85 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout  & \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout 
// )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~147_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~84_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~93_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~85 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[4]~0 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|reg1_out [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|reg1_out [4]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[4]~0 .lut_mask = 16'h000F;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~23 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~23_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~23 .lut_mask = 16'hAAC0;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~128 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [18])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [16]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [18]))

	.dataa(\ID_EX_inst1|reg2_out [18]),
	.datab(\ID_EX_inst1|reg2_out [16]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~128 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[17] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [17]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [17]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[17] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [17]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux14~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux14~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [17])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [17])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [17]),
	.datab(\MEM_WB_inst1|rdata_out [17]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux14~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux14~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[17]~17 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[17]~17_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [28])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [28]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[17]~17 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[17] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [17]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~130 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [19])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [17]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [19]))

	.dataa(\ID_EX_inst1|reg2_out [19]),
	.datab(\ID_EX_inst1|reg2_out [17]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~130 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~179 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~179 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~141 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [22])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [20]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [22]))

	.dataa(\ID_EX_inst1|reg2_out [22]),
	.datab(\ID_EX_inst1|reg2_out [20]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~141 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [23])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [21]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [23]))

	.dataa(\ID_EX_inst1|reg2_out [23]),
	.datab(\ID_EX_inst1|reg2_out [21]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~177 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~143_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~177 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~24 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~24_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~177_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~24 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~25 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~25_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [28])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\ID_EX_inst1|reg2_out 
// [29])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\ID_EX_inst1|reg2_out [28]),
	.datac(\ID_EX_inst1|reg2_out [29]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~25 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~26 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~26_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\ID_EX_inst1|reg2_out [30])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\ID_EX_inst1|reg2_out 
// [31])))))

	.dataa(\ID_EX_inst1|reg2_out [30]),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~26 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~27 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~27_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux0~25_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|Mux0~26_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~182_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux0~25_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~26_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~27 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~31 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~31_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~24_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux0~27_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~24_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~27_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~31 .lut_mask = 16'hFDF0;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~28 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~28_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~32_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~31_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux0~32_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~31_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~28 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux0~29 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux0~29_combout  = (\EXECUTE_inst1|ULA_inst1|Mux0~21_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux0~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux0~23_combout ) # (\EXECUTE_inst1|ULA_inst1|Mux0~28_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux0~21_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux0~22_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~23_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~28_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux0~29 .lut_mask = 16'hEEEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~1_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux23~14_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux18~8_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux17~8_combout  & !\EXECUTE_inst1|ULA_inst1|Mux0~29_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux23~14_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux18~8_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux17~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~29_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~1 .lut_mask = 16'h0001;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [17])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [17]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~99 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [0])))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(vcc),
	.datac(\ID_EX_inst1|reg1_out [0]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~99 .lut_mask = 16'h00AF;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~169 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (!\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((!\ID_EX_inst1|reg2_out [16]) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\ID_EX_inst1|reg2_out [16]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~169 .lut_mask = 16'h2777;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~123 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (((\ID_EX_inst1|reg2_out [17] & \EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout )))

	.dataa(\ID_EX_inst1|reg2_out [17]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~169_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~123 .lut_mask = 16'h008F;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[15] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [15]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [15]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[15] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [15]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux16~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux16~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [15])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [15])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [15]),
	.datab(\MEM_WB_inst1|rdata_out [15]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux16~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux16~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[15]~15 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[15]~15_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [26])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [26]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[15]~15 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[15] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [15]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[15]~8 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [15])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [15]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[15]~8 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~124 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~124 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~125 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout 
// ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~105_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~125 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux28~22 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux28~22_combout  = (\ID_EX_inst1|OrigAluA_EX~regout ) # ((\ID_EX_inst1|reg1_out [4]) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ) # (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux28~22 .lut_mask = 16'hFFFE;
defparam \EXECUTE_inst1|ULA_inst1|Mux28~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~5_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~163_combout ),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~5 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~17_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] $ (((\ID_EX_inst1|OrigAluA_EX~regout ) # ((\ID_EX_inst1|reg1_out [4]) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ))))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~17 .lut_mask = 16'h01FE;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~6_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~6 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux14~5_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~6 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux14~6_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux14~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux14~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~122_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~125_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux14~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~7 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~7_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [0] & \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))

	.dataa(vcc),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~7 .lut_mask = 16'h03CC;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~8_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]) # ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~8 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux14~7_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~84_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~8 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~8_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux14~8_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux14~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~9 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~9_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~9 .lut_mask = 16'hEEEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~10_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~10 .lut_mask = 16'hA8AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux14~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux14~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~4_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~9_combout  & \EXECUTE_inst1|ULA_inst1|Mux14~10_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~9_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux14~11 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[18] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [18]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [18]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[18] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [18]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux13~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux13~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [18])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [18])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [18]),
	.datab(\MEM_WB_inst1|rdata_out [18]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux13~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux13~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[18]~18 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[18]~18_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [29])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [29]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[18]~18 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[18] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [18]));

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [18])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [18]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~107 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~107 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~108 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~108 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~126 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout  = (\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~107_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~108_combout ),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~126 .lut_mask = 16'h00A8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~124 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  = (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [2])))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(vcc),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~124 .lut_mask = 16'h00AF;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~127 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [17])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [15]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [17]))

	.dataa(\ID_EX_inst1|reg2_out [17]),
	.datab(\ID_EX_inst1|reg2_out [15]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~127 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~129 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~126_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~174_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~129 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~3_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout ),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~3 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux13~3_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~174_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux13~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~4 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux13~4_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux13~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux13~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~5 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux13~5_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~97_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux13~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~6 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux13~6_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux13~6_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux13~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~7 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux13~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux13~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux13~2_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux13~7_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux13~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux13~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux13~8 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~2_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux29~9_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux28~20_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux14~11_combout  & !\EXECUTE_inst1|ULA_inst1|Mux13~8_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux29~9_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~20_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux14~11_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux13~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~2 .lut_mask = 16'h0001;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~2_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~2 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux26~28 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux26~28_combout  = (((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])) # (!\EXECUTE_inst1|ULA_inst1|Mux7~2_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~5_combout )

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux26~28_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux26~28 .lut_mask = 16'h1FFF;
defparam \EXECUTE_inst1|ULA_inst1|Mux26~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~4_combout  = ((!\EXECUTE_inst1|ULA_inst1|Mux27~8_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux26~26_combout  & !\EXECUTE_inst1|ULA_inst1|Mux25~9_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux26~28_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux27~8_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux26~26_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux25~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux26~28_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~4 .lut_mask = 16'h01FF;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~17_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~17 .lut_mask = 16'hA2AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[25]~23 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [25])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [25]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[25]~23 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~77 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~77_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [25]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [25]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~77_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~77 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~74 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~74_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [24]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [24]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~74_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~74 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~71 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~71_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [23]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [23]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~71_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~71 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~68 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~68_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [22]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [22]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~68_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~68 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~65 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~65_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [21]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [21]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~65_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~65 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~62 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~62_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [20]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [20]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~62 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|reg2_out[19] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|reg2_out [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|reg2_out [19]));

cycloneii_ram_block \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\EX_MEM_inst1|EscreveMem_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_inst1|reg2_out [19]}),
	.portaaddr({\EX_MEM_inst1|ALUresultado_out [9],\EX_MEM_inst1|ALUresultado_out [8],\EX_MEM_inst1|ALUresultado_out [7],\EX_MEM_inst1|ALUresultado_out [6],\EX_MEM_inst1|ALUresultado_out [5],\EX_MEM_inst1|ALUresultado_out [4],\EX_MEM_inst1|ALUresultado_out [3],\EX_MEM_inst1|ALUresultado_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 255;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 256;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 8;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \MEM_WB_inst1|rdata_out[19] (
	.clk(\clk~combout ),
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_inst1|rdata_out [19]));

cycloneii_lcell_comb \WRITEBACK_inst1|Mux12~0 (
// Equation(s):
// \WRITEBACK_inst1|Mux12~0_combout  = (!\MEM_WB_inst1|MemparaReg_WB [1] & ((\MEM_WB_inst1|MemparaReg_WB [0] & (\MEM_WB_inst1|ALUresult_out [19])) # (!\MEM_WB_inst1|MemparaReg_WB [0] & ((\MEM_WB_inst1|rdata_out [19])))))

	.dataa(\MEM_WB_inst1|ALUresult_out [19]),
	.datab(\MEM_WB_inst1|rdata_out [19]),
	.datac(\MEM_WB_inst1|MemparaReg_WB [0]),
	.datad(\MEM_WB_inst1|MemparaReg_WB [1]),
	.cin(gnd),
	.combout(\WRITEBACK_inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WRITEBACK_inst1|Mux12~0 .lut_mask = 16'h00AC;
defparam \WRITEBACK_inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux12~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r2[19]~19 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r2[19]~19_combout  = (!\DECODE_inst1|Breg_inst1|Equal1~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~45_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [30])) # (!\DECODE_inst1|Breg_inst1|registrador~45_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [30]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r2[19]~19 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \ID_EX_inst1|reg2_out[19] (
	.clk(\clk~combout ),
	.datain(\DECODE_inst1|Breg_inst1|r2[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|reg2_out [19]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~59 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~59_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [19]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [19]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~59_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~59 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~56 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~56_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [18]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [18]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~56_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~56 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~53 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~53_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [17]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [17]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~53_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~53 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~50 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~50_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [16]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [16]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~50_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~50 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~47 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~47_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [15]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [15]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~47_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~47 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~44 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~44_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [3]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [14]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [14]),
	.datac(\ID_EX_inst1|rd_out [3]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~44 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~41 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~41_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [2]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [13]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [13]),
	.datac(\ID_EX_inst1|rd_out [2]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~41_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~41 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~38 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~38_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [1]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [12]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [12]),
	.datac(\ID_EX_inst1|rd_out [1]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~38_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~38 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~35 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~35_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [0]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [11]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [11]),
	.datac(\ID_EX_inst1|rd_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~35 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[10] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [10]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[10] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [10]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~32 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~32_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [10]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [10]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [10]),
	.datac(\ID_EX_inst1|Immediate_out [10]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~32 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[9] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [9]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[9] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [9]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~29 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~29_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [9]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [9]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [9]),
	.datac(\ID_EX_inst1|Immediate_out [9]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~29 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[8] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [8]));

cycloneii_lcell_ff \ID_EX_inst1|Immediate_out[8] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|Instrucao_out [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|Immediate_out [8]));

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~26 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~26_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|Immediate_out [8]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [8]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [8]),
	.datac(\ID_EX_inst1|Immediate_out [8]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~26 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~33 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~33_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~32_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~31  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~32_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~31 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~32_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~31 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~32_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~31 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~34  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~32_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~31 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~31 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~32_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~31 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~33_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~34 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~33 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~36 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~36_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~35_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~34 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~37  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~35_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~34 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~35_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~34 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~34 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~36_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~37 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~36 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~39 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~39_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~38_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~37  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~38_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~37 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~38_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~37 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~38_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~37 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~40  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~38_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~37 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~37 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~38_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~37 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~39_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~40 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~39 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~60 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~60_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~59_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~58 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~61  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~59_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~58 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~59_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~58 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~58 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~60_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~61 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~60 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~63 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~63_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~62_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~61  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~62_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~61 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~62_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~61 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~62_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~61 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~64  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~62_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~61 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~61 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~62_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~61 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~63_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~64 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~63 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~63 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~66 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~66_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~65_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~64 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~67  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~65_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~64 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~65_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~64 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~64 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~66_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~67 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~66 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~69 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~69_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~68_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~67  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~68_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~67 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~68_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~67 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~68_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~67 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~70  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~68_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~67 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~67 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~68_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~67 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~69_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~70 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~69 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~69 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~75 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~75_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~74_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~73  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~74_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~73 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~74_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~73 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~74_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~73 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~76  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~74_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~73 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~73 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~74_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~73 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~75_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~76 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~75 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~75 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~78 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~78_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~77_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~76 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~79  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~77_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~76 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~77_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~76 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~76 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~78_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~79 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~78 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~78_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~137_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~78_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~5 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~6_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux6~5_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & (\EXECUTE_inst1|ULA_inst1|Mux6~5_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux6~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~6 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~2_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux6~6_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~119_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux6~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~7 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux6~7_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux6~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux6~4_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux6~7_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux6~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux6~7_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~8 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~5_combout  = (\ID_EX_inst1|OrigAluA_EX~regout ) # ((\ID_EX_inst1|reg1_out [3]) # (\ID_EX_inst1|reg1_out [4]))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [3]),
	.datac(\ID_EX_inst1|reg1_out [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~5 .lut_mask = 16'hFEFE;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [21])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [19]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [21]))

	.dataa(\ID_EX_inst1|reg2_out [21]),
	.datab(\ID_EX_inst1|reg2_out [19]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~137_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~141_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~4_combout  = (\ID_EX_inst1|OrigAluA_EX~regout ) # ((\ID_EX_inst1|reg1_out [4]) # ((\ID_EX_inst1|reg1_out [2] & !\ID_EX_inst1|reg1_out [3])))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\ID_EX_inst1|reg1_out [2]),
	.datad(\ID_EX_inst1|reg1_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~4 .lut_mask = 16'hEEFE;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~4_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~181_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~2 .lut_mask = 16'hFC22;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~12_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~2_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & (\ID_EX_inst1|rd_out [4])))) # 
// (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\EXECUTE_inst1|ULA_inst1|Mux5~2_combout ))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~12 .lut_mask = 16'hFD08;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~3_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout ) # (\EXECUTE_inst1|ULA_inst1|Mux5~12_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~129_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux5~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~3 .lut_mask = 16'h5454;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux5~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux5~12_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux7~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~12_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux5~12_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~4 .lut_mask = 16'hBC00;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~9_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~9 .lut_mask = 16'h08AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[26]~22 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [26])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [26]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[26]~22 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~5 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~4_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux5~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux5~5_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux5~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~6 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~80 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~80_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [26]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [26]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~80_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~80 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~81 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~81_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~80_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~79  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~80_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~79 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~80_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~79 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~80_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~79 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~82  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~80_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~79 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~79 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~80_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~79 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~81_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~82 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~81 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~81 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~81_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~138_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~81_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~7 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~8_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~7_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & (\EXECUTE_inst1|ULA_inst1|Mux5~7_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux5~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~8 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~17_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux5~6_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~8_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux5~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~9 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~10_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux5~9_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux5~9_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux5~9_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux5~9_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~10 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~3_combout  = (((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [3])

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~3 .lut_mask = 16'h1FFF;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~7_combout  = ((!\EXECUTE_inst1|ULA_inst1|Mux7~15_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux6~8_combout  & !\EXECUTE_inst1|ULA_inst1|Mux5~10_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~3_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~15_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux6~8_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux5~10_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~7 .lut_mask = 16'h01FF;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~140 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout )))) # (!\ID_EX_inst1|reg1_out [1] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [1]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~77_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~108_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~140 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~121 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout  & (!\ID_EX_inst1|OrigAluB_EX~regout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~148_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout ),
	.datac(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~121 .lut_mask = 16'hAAAE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[27]~21 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [27])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [27]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[27]~21 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~83 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~83_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [27]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [27]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~83_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~83 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~84 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~84_combout  = ((\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  $ (\EXECUTE_inst1|ULA_inst1|Add2~83_combout  $ (!\EXECUTE_inst1|ULA_inst1|Add2~82 )))) # (GND)
// \EXECUTE_inst1|ULA_inst1|Add2~85  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~83_combout ) # (!\EXECUTE_inst1|ULA_inst1|Add2~82 ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~83_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~82 )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~82 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~84_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~85 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~84 .lut_mask = 16'h698E;
defparam \EXECUTE_inst1|ULA_inst1|Add2~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~84_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~139_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~84_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~6 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~7_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux4~6_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & (\EXECUTE_inst1|ULA_inst1|Mux4~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux4~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~7 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~2_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux4~7_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux4~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~8 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux4~8_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux4~8_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux4~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux4~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux4~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux4~8_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~9 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [29])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [29]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~144 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout  = \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout  $ (((\ID_EX_inst1|reg1_out [29] & !\ID_EX_inst1|OrigAluA_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [29]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~144 .lut_mask = 16'hD2D2;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~7_combout  = (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ) # ((!\EXECUTE_inst1|ULA_inst1|Mux0~12_combout ) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux0~12_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~7 .lut_mask = 16'h00BF;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~6_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & (((!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~6 .lut_mask = 16'h02CE;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux3~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~6_combout  & ((\EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux2~3_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux2~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|aux_OUT~144_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~4 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ULA_inst1|Mux2~4_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux2~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & (((\EXECUTE_inst1|ULA_inst1|Mux2~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~144_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~89 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~89_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [29]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [29]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~89_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~89 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~86 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~86_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|rd_out [4]))) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|reg2_out [28]))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|reg2_out [28]),
	.datac(\ID_EX_inst1|rd_out [4]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~86_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~86 .lut_mask = 16'h1BE4;
defparam \EXECUTE_inst1|ULA_inst1|Add2~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Add2~87 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Add2~87_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~86_combout  & (\EXECUTE_inst1|ULA_inst1|Add2~85  & VCC)) # (!\EXECUTE_inst1|ULA_inst1|Add2~86_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|Add2~85 )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~86_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~85 )) # (!\EXECUTE_inst1|ULA_inst1|Add2~86_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Add2~85 ) # (GND)))))
// \EXECUTE_inst1|ULA_inst1|Add2~88  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & (!\EXECUTE_inst1|ULA_inst1|Add2~86_combout  & !\EXECUTE_inst1|ULA_inst1|Add2~85 )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & 
// ((!\EXECUTE_inst1|ULA_inst1|Add2~85 ) # (!\EXECUTE_inst1|ULA_inst1|Add2~86_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|Add2~85 ),
	.combout(\EXECUTE_inst1|ULA_inst1|Add2~87_combout ),
	.cout(\EXECUTE_inst1|ULA_inst1|Add2~88 ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Add2~87 .lut_mask = 16'h9617;
defparam \EXECUTE_inst1|ULA_inst1|Add2~87 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~90_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~145_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~90_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~6 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~7_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux2~6_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  & (\EXECUTE_inst1|ULA_inst1|Mux2~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux2~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~7 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux2~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux2~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux3~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux2~5_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux2~7_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux3~10_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux2~7_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux3~10_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux2~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux2~7_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux2~8 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [30])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~4_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout  & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout  & 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ) # 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~4 .lut_mask = 16'h2AE8;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~5_combout  = \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] $ (((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~5 .lut_mask = 16'hD2D2;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~93_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux1~4_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Add2~93_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux1~4_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux30~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~5 .lut_mask = 16'hFA0C;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~53 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout  & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~53 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~6_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & (\ID_EX_inst1|reg2_out [31])) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & ((\ID_EX_inst1|reg2_out 
// [30]))))) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\ID_EX_inst1|reg2_out [31]))

	.dataa(\ID_EX_inst1|reg2_out [31]),
	.datab(\ID_EX_inst1|reg2_out [30]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~6 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~8_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux31~9_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|Mux1~6_combout )))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux1~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~8 .lut_mask = 16'h00D8;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux1~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux1~7_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux1~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux1~8_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux1~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux1~3_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux1~5_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux1~3_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux1~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux1~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux1~7 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~8_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux2~8_combout  & (!\EXECUTE_inst1|ULA_inst1|Mux1~7_combout  & ((!\EXECUTE_inst1|ULA_inst1|Mux4~9_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux4~9_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux2~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux1~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~8 .lut_mask = 16'h0007;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~9_combout  = (\EXECUTE_inst1|ULA_inst1|Equal0~6_combout  & (\EXECUTE_inst1|ULA_inst1|Equal0~7_combout  & (\EXECUTE_inst1|ULA_inst1|Equal0~8_combout  & !\EXECUTE_inst1|ULA_inst1|Mux24~13_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Equal0~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Equal0~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Equal0~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux24~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~9 .lut_mask = 16'h0080;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux8~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux8~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~4 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [23])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [23]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~144 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~178_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~179_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~144 .lut_mask = 16'hAAEA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~10_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~168_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~10 .lut_mask = 16'h0D00;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux8~10_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~144_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux8~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~5 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux8~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux8~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux8~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~113_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~144_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~6 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux8~6_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~117_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux8~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~7 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux8~7_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux8~7_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux8~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~8 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux8~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux8~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux8~4_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux8~8_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux8~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux8~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux8~9 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~10_combout  = (\EXECUTE_inst1|ULA_inst1|Equal0~3_combout  & (\EXECUTE_inst1|ULA_inst1|Equal0~4_combout  & (\EXECUTE_inst1|ULA_inst1|Equal0~9_combout  & !\EXECUTE_inst1|ULA_inst1|Mux8~9_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Equal0~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Equal0~4_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Equal0~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux8~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~10 .lut_mask = 16'h0080;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Equal0~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Equal0~11_combout  = (\EXECUTE_inst1|ULA_inst1|Equal0~0_combout  & (\EXECUTE_inst1|ULA_inst1|Equal0~1_combout  & (\EXECUTE_inst1|ULA_inst1|Equal0~2_combout  & \EXECUTE_inst1|ULA_inst1|Equal0~10_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Equal0~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Equal0~1_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Equal0~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Equal0~11 .lut_mask = 16'h8000;
defparam \EXECUTE_inst1|ULA_inst1|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|ALUzero_out (
	.clk(\clk~combout ),
	.datain(\EXECUTE_inst1|ULA_inst1|Equal0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|ALUzero_out~regout ));

cycloneii_lcell_comb \FETCH_inst1|PC_inst1|q[1]~0 (
// Equation(s):
// \FETCH_inst1|PC_inst1|q[1]~0_combout  = (\EX_MEM_inst1|ALUzero_out~regout  & (\EX_MEM_inst1|Branch_MEM~regout )) # (!\EX_MEM_inst1|ALUzero_out~regout  & ((\EX_MEM_inst1|BranchNot_MEM~regout )))

	.dataa(\EX_MEM_inst1|Branch_MEM~regout ),
	.datab(\EX_MEM_inst1|BranchNot_MEM~regout ),
	.datac(vcc),
	.datad(\EX_MEM_inst1|ALUzero_out~regout ),
	.cin(gnd),
	.combout(\FETCH_inst1|PC_inst1|q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|PC_inst1|q[1]~0 .lut_mask = 16'hAACC;
defparam \FETCH_inst1|PC_inst1|q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_inst1|q[3]~2 (
// Equation(s):
// \FETCH_inst1|PC_inst1|q[3]~2_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\DECODE_inst1|Controle_inst1|Jump~0_combout ) # ((!\DECODE_inst1|Controle_inst1|Mux14~1_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (((!\FETCH_inst1|PC_inst1|q[1]~0_combout ))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Jump~0_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux14~1_combout ),
	.datad(\FETCH_inst1|PC_inst1|q[1]~0_combout ),
	.cin(gnd),
	.combout(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|PC_inst1|q[3]~2 .lut_mask = 16'h8ADF;
defparam \FETCH_inst1|PC_inst1|q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[2] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[2]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [2]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[2]~3 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[2]~3_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[2]~2_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [2])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[2]~2_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [2]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[2]~3 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[2]~4 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[2]~4_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[2]~3_combout  & ((\IF_ID_inst1|Instrucao_out [0]))) # (!\FETCH_inst1|wire_Mux_to_PC[2]~3_combout  & (\FETCH_inst1|PC_4[2]~0_combout )))) # 
// (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[2]~3_combout ))))

	.dataa(\FETCH_inst1|PC_4[2]~0_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[2]~3_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [0]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[2]~4 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[2] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[2]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [2]));

cycloneii_ram_block \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\FETCH_inst1|PC_inst1|q [9],\FETCH_inst1|PC_inst1|q [8],\FETCH_inst1|PC_inst1|q [7],\FETCH_inst1|PC_inst1|q [6],\FETCH_inst1|PC_inst1|q [5],\FETCH_inst1|PC_inst1|q [4],\FETCH_inst1|PC_inst1|q [3],\FETCH_inst1|PC_inst1|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 255;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 256;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 8;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000100000000;
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|Instrucao_out[28] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|Instrucao_out [28]));

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux14~1 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux14~1_combout  = (\DECODE_inst1|Controle_inst1|Mux14~0_combout  & !\IF_ID_inst1|Instrucao_out [28])

	.dataa(\DECODE_inst1|Controle_inst1|Mux14~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_inst1|Instrucao_out [28]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux14~1 .lut_mask = 16'h00AA;
defparam \DECODE_inst1|Controle_inst1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[1]~0 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[1]~0_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (\DECODE_inst1|Controle_inst1|Mux14~1_combout  & (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & !\DECODE_inst1|Controle_inst1|Jump~0_combout )))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux14~1_combout ),
	.datac(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.datad(\DECODE_inst1|Controle_inst1|Jump~0_combout ),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[1]~0 .lut_mask = 16'h0008;
defparam \FETCH_inst1|wire_Mux_to_PC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[0] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_inst1|q [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [0]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[0] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [0]));

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[0] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|PC_4_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [0]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[0]~1 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[0]~1_combout  = (\DECODE_inst1|Breg_inst1|r1[0]~32_combout  & ((\FETCH_inst1|wire_Mux_to_PC[1]~0_combout ) # ((\EX_MEM_inst1|BranchAddr_out [0] & !\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # 
// (!\DECODE_inst1|Breg_inst1|r1[0]~32_combout  & (((\EX_MEM_inst1|BranchAddr_out [0] & !\DECODE_inst1|Controle_inst1|Mux13~1_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[0]~32_combout ),
	.datab(\FETCH_inst1|wire_Mux_to_PC[1]~0_combout ),
	.datac(\EX_MEM_inst1|BranchAddr_out [0]),
	.datad(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[0]~1 .lut_mask = 16'h88F8;
defparam \FETCH_inst1|wire_Mux_to_PC[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Controle_inst1|Mux13~2 (
// Equation(s):
// \DECODE_inst1|Controle_inst1|Mux13~2_combout  = (\DECODE_inst1|Controle_inst1|Equal1~0_combout  & (!\IF_ID_inst1|Instrucao_out [26] & !\IF_ID_inst1|Instrucao_out [5]))

	.dataa(\DECODE_inst1|Controle_inst1|Equal1~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_inst1|Instrucao_out [26]),
	.datad(\IF_ID_inst1|Instrucao_out [5]),
	.cin(gnd),
	.combout(\DECODE_inst1|Controle_inst1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Controle_inst1|Mux13~2 .lut_mask = 16'h000A;
defparam \DECODE_inst1|Controle_inst1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|PC_inst1|q[1]~1 (
// Equation(s):
// \FETCH_inst1|PC_inst1|q[1]~1_combout  = (\FETCH_inst1|PC_inst1|q[1]~0_combout ) # ((\DECODE_inst1|Controle_inst1|Mux13~0_combout  & ((\IF_ID_inst1|Instrucao_out [27]) # (\DECODE_inst1|Controle_inst1|Mux13~2_combout ))))

	.dataa(\FETCH_inst1|PC_inst1|q[1]~0_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~0_combout ),
	.datac(\IF_ID_inst1|Instrucao_out [27]),
	.datad(\DECODE_inst1|Controle_inst1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\FETCH_inst1|PC_inst1|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|PC_inst1|q[1]~1 .lut_mask = 16'hEEEA;
defparam \FETCH_inst1|PC_inst1|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[0] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FETCH_inst1|PC_inst1|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [0]));

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[1] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_inst1|q [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [1]));

cycloneii_lcell_ff \ID_EX_inst1|PC_4_out[1] (
	.clk(\clk~combout ),
	.datain(\IF_ID_inst1|PC_4_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_inst1|PC_4_out [1]));

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[1] (
	.clk(\clk~combout ),
	.datain(\ID_EX_inst1|PC_4_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [1]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[1]~2 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[1]~2_combout  = (\DECODE_inst1|Breg_inst1|r1[1]~33_combout  & ((\FETCH_inst1|wire_Mux_to_PC[1]~0_combout ) # ((\EX_MEM_inst1|BranchAddr_out [1] & !\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # 
// (!\DECODE_inst1|Breg_inst1|r1[1]~33_combout  & (((\EX_MEM_inst1|BranchAddr_out [1] & !\DECODE_inst1|Controle_inst1|Mux13~1_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[1]~33_combout ),
	.datab(\FETCH_inst1|wire_Mux_to_PC[1]~0_combout ),
	.datac(\EX_MEM_inst1|BranchAddr_out [1]),
	.datad(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[1]~2 .lut_mask = 16'h88F8;
defparam \FETCH_inst1|wire_Mux_to_PC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[1] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FETCH_inst1|PC_inst1|q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [1]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux21~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[10]~10 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[10]~10_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [21])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [21]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[10]~10 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[10]~46 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[10]~46_combout  = ((\ID_EX_inst1|PC_4_out [10] $ (\ID_EX_inst1|Immediate_out [8] $ (!\EX_MEM_inst1|BranchAddr_out[9]~45 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[10]~47  = CARRY((\ID_EX_inst1|PC_4_out [10] & ((\ID_EX_inst1|Immediate_out [8]) # (!\EX_MEM_inst1|BranchAddr_out[9]~45 ))) # (!\ID_EX_inst1|PC_4_out [10] & (\ID_EX_inst1|Immediate_out [8] & !\EX_MEM_inst1|BranchAddr_out[9]~45 
// )))

	.dataa(\ID_EX_inst1|PC_4_out [10]),
	.datab(\ID_EX_inst1|Immediate_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[9]~45 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[10]~46_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[10]~47 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[10]~46 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[10] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[10]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [10]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[10]~19 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[10]~19_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[10]~10_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [10])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[10]~10_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [10]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[10]~19 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[10]~20 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[10]~20_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[10]~19_combout  & ((\IF_ID_inst1|Instrucao_out [8]))) # (!\FETCH_inst1|wire_Mux_to_PC[10]~19_combout  & (\FETCH_inst1|PC_4[10]~16_combout 
// )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[10]~19_combout ))))

	.dataa(\FETCH_inst1|PC_4[10]~16_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[10]~19_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [8]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[10]~20 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[10] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[10]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [10]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[10]~16 (
// Equation(s):
// \FETCH_inst1|PC_4[10]~16_combout  = (\FETCH_inst1|PC_inst1|q [10] & (\FETCH_inst1|PC_4[9]~15  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [10] & (!\FETCH_inst1|PC_4[9]~15  & VCC))
// \FETCH_inst1|PC_4[10]~17  = CARRY((\FETCH_inst1|PC_inst1|q [10] & !\FETCH_inst1|PC_4[9]~15 ))

	.dataa(\FETCH_inst1|PC_inst1|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[9]~15 ),
	.combout(\FETCH_inst1|PC_4[10]~16_combout ),
	.cout(\FETCH_inst1|PC_4[10]~17 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[10]~16 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[11]~48 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[11]~48_combout  = (\ID_EX_inst1|PC_4_out [11] & ((\ID_EX_inst1|Immediate_out [9] & (\EX_MEM_inst1|BranchAddr_out[10]~47  & VCC)) # (!\ID_EX_inst1|Immediate_out [9] & (!\EX_MEM_inst1|BranchAddr_out[10]~47 )))) # 
// (!\ID_EX_inst1|PC_4_out [11] & ((\ID_EX_inst1|Immediate_out [9] & (!\EX_MEM_inst1|BranchAddr_out[10]~47 )) # (!\ID_EX_inst1|Immediate_out [9] & ((\EX_MEM_inst1|BranchAddr_out[10]~47 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[11]~49  = CARRY((\ID_EX_inst1|PC_4_out [11] & (!\ID_EX_inst1|Immediate_out [9] & !\EX_MEM_inst1|BranchAddr_out[10]~47 )) # (!\ID_EX_inst1|PC_4_out [11] & ((!\EX_MEM_inst1|BranchAddr_out[10]~47 ) # (!\ID_EX_inst1|Immediate_out 
// [9]))))

	.dataa(\ID_EX_inst1|PC_4_out [11]),
	.datab(\ID_EX_inst1|Immediate_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[10]~47 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[11]~48_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[11]~49 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[11]~48 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[11] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[11]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [11]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[11]~21 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[11]~21_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[11]~18_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [11])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[11]~18_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [11]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[11]~21 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[11]~22 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[11]~22_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[11]~21_combout  & ((\IF_ID_inst1|Instrucao_out [9]))) # (!\FETCH_inst1|wire_Mux_to_PC[11]~21_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[11]~11_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[11]~21_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[11]~11_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[11]~21_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [9]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[11]~22 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[11] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[11]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [11]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[11]~18 (
// Equation(s):
// \FETCH_inst1|PC_4[11]~18_combout  = (\FETCH_inst1|PC_inst1|q [11] & (!\FETCH_inst1|PC_4[10]~17 )) # (!\FETCH_inst1|PC_inst1|q [11] & ((\FETCH_inst1|PC_4[10]~17 ) # (GND)))
// \FETCH_inst1|PC_4[11]~19  = CARRY((!\FETCH_inst1|PC_4[10]~17 ) # (!\FETCH_inst1|PC_inst1|q [11]))

	.dataa(\FETCH_inst1|PC_inst1|q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[10]~17 ),
	.combout(\FETCH_inst1|PC_4[11]~18_combout ),
	.cout(\FETCH_inst1|PC_4[11]~19 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[11]~18 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux19~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[12]~12 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[12]~12_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [23])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [23]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[12]~12 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[12]~50 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[12]~50_combout  = ((\ID_EX_inst1|PC_4_out [12] $ (\ID_EX_inst1|Immediate_out [10] $ (!\EX_MEM_inst1|BranchAddr_out[11]~49 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[12]~51  = CARRY((\ID_EX_inst1|PC_4_out [12] & ((\ID_EX_inst1|Immediate_out [10]) # (!\EX_MEM_inst1|BranchAddr_out[11]~49 ))) # (!\ID_EX_inst1|PC_4_out [12] & (\ID_EX_inst1|Immediate_out [10] & 
// !\EX_MEM_inst1|BranchAddr_out[11]~49 )))

	.dataa(\ID_EX_inst1|PC_4_out [12]),
	.datab(\ID_EX_inst1|Immediate_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[11]~49 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[12]~50_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[12]~51 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[12]~50 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[12] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[12]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [12]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[12]~23 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[12]~23_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[12]~12_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [12])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[12]~12_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [12]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[12]~23 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[12]~24 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[12]~24_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[12]~23_combout  & ((\IF_ID_inst1|Instrucao_out [10]))) # (!\FETCH_inst1|wire_Mux_to_PC[12]~23_combout  & (\FETCH_inst1|PC_4[12]~20_combout 
// )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[12]~23_combout ))))

	.dataa(\FETCH_inst1|PC_4[12]~20_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[12]~23_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [10]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[12]~24 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[12] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[12]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [12]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[12]~20 (
// Equation(s):
// \FETCH_inst1|PC_4[12]~20_combout  = (\FETCH_inst1|PC_inst1|q [12] & (\FETCH_inst1|PC_4[11]~19  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [12] & (!\FETCH_inst1|PC_4[11]~19  & VCC))
// \FETCH_inst1|PC_4[12]~21  = CARRY((\FETCH_inst1|PC_inst1|q [12] & !\FETCH_inst1|PC_4[11]~19 ))

	.dataa(\FETCH_inst1|PC_inst1|q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[11]~19 ),
	.combout(\FETCH_inst1|PC_4[12]~20_combout ),
	.cout(\FETCH_inst1|PC_4[12]~21 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[12]~20 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[13]~52 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[13]~52_combout  = (\ID_EX_inst1|PC_4_out [13] & ((\ID_EX_inst1|rd_out [0] & (\EX_MEM_inst1|BranchAddr_out[12]~51  & VCC)) # (!\ID_EX_inst1|rd_out [0] & (!\EX_MEM_inst1|BranchAddr_out[12]~51 )))) # (!\ID_EX_inst1|PC_4_out [13] 
// & ((\ID_EX_inst1|rd_out [0] & (!\EX_MEM_inst1|BranchAddr_out[12]~51 )) # (!\ID_EX_inst1|rd_out [0] & ((\EX_MEM_inst1|BranchAddr_out[12]~51 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[13]~53  = CARRY((\ID_EX_inst1|PC_4_out [13] & (!\ID_EX_inst1|rd_out [0] & !\EX_MEM_inst1|BranchAddr_out[12]~51 )) # (!\ID_EX_inst1|PC_4_out [13] & ((!\EX_MEM_inst1|BranchAddr_out[12]~51 ) # (!\ID_EX_inst1|rd_out [0]))))

	.dataa(\ID_EX_inst1|PC_4_out [13]),
	.datab(\ID_EX_inst1|rd_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[12]~51 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[13]~52_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[13]~53 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[13]~52 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[13] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[13]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [13]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[13]~25 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[13]~25_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[13]~22_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [13])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[13]~22_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [13]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[13]~25 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[13]~26 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[13]~26_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[13]~25_combout  & ((\IF_ID_inst1|Instrucao_out [11]))) # (!\FETCH_inst1|wire_Mux_to_PC[13]~25_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[13]~13_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[13]~25_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[13]~13_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[13]~25_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [11]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[13]~26 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[13] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[13]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [13]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[13]~22 (
// Equation(s):
// \FETCH_inst1|PC_4[13]~22_combout  = (\FETCH_inst1|PC_inst1|q [13] & (!\FETCH_inst1|PC_4[12]~21 )) # (!\FETCH_inst1|PC_inst1|q [13] & ((\FETCH_inst1|PC_4[12]~21 ) # (GND)))
// \FETCH_inst1|PC_4[13]~23  = CARRY((!\FETCH_inst1|PC_4[12]~21 ) # (!\FETCH_inst1|PC_inst1|q [13]))

	.dataa(\FETCH_inst1|PC_inst1|q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[12]~21 ),
	.combout(\FETCH_inst1|PC_4[13]~22_combout ),
	.cout(\FETCH_inst1|PC_4[13]~23 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[13]~22 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux17~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[14]~14 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[14]~14_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [25])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [25]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[14]~14 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[14]~54 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[14]~54_combout  = ((\ID_EX_inst1|PC_4_out [14] $ (\ID_EX_inst1|rd_out [1] $ (!\EX_MEM_inst1|BranchAddr_out[13]~53 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[14]~55  = CARRY((\ID_EX_inst1|PC_4_out [14] & ((\ID_EX_inst1|rd_out [1]) # (!\EX_MEM_inst1|BranchAddr_out[13]~53 ))) # (!\ID_EX_inst1|PC_4_out [14] & (\ID_EX_inst1|rd_out [1] & !\EX_MEM_inst1|BranchAddr_out[13]~53 )))

	.dataa(\ID_EX_inst1|PC_4_out [14]),
	.datab(\ID_EX_inst1|rd_out [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[13]~53 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[14]~54_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[14]~55 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[14]~54 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[14] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[14]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [14]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[14]~27 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[14]~27_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[14]~14_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [14])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[14]~14_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [14]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[14]~27 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[14]~28 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[14]~28_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[14]~27_combout  & ((\IF_ID_inst1|Instrucao_out [12]))) # (!\FETCH_inst1|wire_Mux_to_PC[14]~27_combout  & (\FETCH_inst1|PC_4[14]~24_combout 
// )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[14]~27_combout ))))

	.dataa(\FETCH_inst1|PC_4[14]~24_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[14]~27_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [12]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[14]~28 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[14] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[14]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [14]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[14]~24 (
// Equation(s):
// \FETCH_inst1|PC_4[14]~24_combout  = (\FETCH_inst1|PC_inst1|q [14] & (\FETCH_inst1|PC_4[13]~23  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [14] & (!\FETCH_inst1|PC_4[13]~23  & VCC))
// \FETCH_inst1|PC_4[14]~25  = CARRY((\FETCH_inst1|PC_inst1|q [14] & !\FETCH_inst1|PC_4[13]~23 ))

	.dataa(\FETCH_inst1|PC_inst1|q [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[13]~23 ),
	.combout(\FETCH_inst1|PC_4[14]~24_combout ),
	.cout(\FETCH_inst1|PC_4[14]~25 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[14]~24 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[15]~56 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[15]~56_combout  = (\ID_EX_inst1|PC_4_out [15] & ((\ID_EX_inst1|rd_out [2] & (\EX_MEM_inst1|BranchAddr_out[14]~55  & VCC)) # (!\ID_EX_inst1|rd_out [2] & (!\EX_MEM_inst1|BranchAddr_out[14]~55 )))) # (!\ID_EX_inst1|PC_4_out [15] 
// & ((\ID_EX_inst1|rd_out [2] & (!\EX_MEM_inst1|BranchAddr_out[14]~55 )) # (!\ID_EX_inst1|rd_out [2] & ((\EX_MEM_inst1|BranchAddr_out[14]~55 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[15]~57  = CARRY((\ID_EX_inst1|PC_4_out [15] & (!\ID_EX_inst1|rd_out [2] & !\EX_MEM_inst1|BranchAddr_out[14]~55 )) # (!\ID_EX_inst1|PC_4_out [15] & ((!\EX_MEM_inst1|BranchAddr_out[14]~55 ) # (!\ID_EX_inst1|rd_out [2]))))

	.dataa(\ID_EX_inst1|PC_4_out [15]),
	.datab(\ID_EX_inst1|rd_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[14]~55 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[15]~56_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[15]~57 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[15]~56 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[15] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[15]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [15]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[15]~29 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[15]~29_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[15]~26_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [15])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[15]~26_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [15]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[15]~29 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[15]~30 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[15]~30_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[15]~29_combout  & ((\IF_ID_inst1|Instrucao_out [13]))) # (!\FETCH_inst1|wire_Mux_to_PC[15]~29_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[15]~15_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[15]~29_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[15]~15_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[15]~29_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [13]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[15]~30 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[15] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[15]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [15]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[15]~26 (
// Equation(s):
// \FETCH_inst1|PC_4[15]~26_combout  = (\FETCH_inst1|PC_inst1|q [15] & (!\FETCH_inst1|PC_4[14]~25 )) # (!\FETCH_inst1|PC_inst1|q [15] & ((\FETCH_inst1|PC_4[14]~25 ) # (GND)))
// \FETCH_inst1|PC_4[15]~27  = CARRY((!\FETCH_inst1|PC_4[14]~25 ) # (!\FETCH_inst1|PC_inst1|q [15]))

	.dataa(\FETCH_inst1|PC_inst1|q [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[14]~25 ),
	.combout(\FETCH_inst1|PC_4[15]~26_combout ),
	.cout(\FETCH_inst1|PC_4[15]~27 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[15]~26 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux15~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[16]~16 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[16]~16_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [27])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [27]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[16]~16 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[16]~58 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[16]~58_combout  = ((\ID_EX_inst1|PC_4_out [16] $ (\ID_EX_inst1|rd_out [3] $ (!\EX_MEM_inst1|BranchAddr_out[15]~57 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[16]~59  = CARRY((\ID_EX_inst1|PC_4_out [16] & ((\ID_EX_inst1|rd_out [3]) # (!\EX_MEM_inst1|BranchAddr_out[15]~57 ))) # (!\ID_EX_inst1|PC_4_out [16] & (\ID_EX_inst1|rd_out [3] & !\EX_MEM_inst1|BranchAddr_out[15]~57 )))

	.dataa(\ID_EX_inst1|PC_4_out [16]),
	.datab(\ID_EX_inst1|rd_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[15]~57 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[16]~58_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[16]~59 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[16]~58 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[16] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[16]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [16]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[16]~31 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[16]~31_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[16]~16_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [16])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[16]~16_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [16]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[16]~31 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[16]~32 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[16]~32_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[16]~31_combout  & ((\IF_ID_inst1|Instrucao_out [14]))) # (!\FETCH_inst1|wire_Mux_to_PC[16]~31_combout  & (\FETCH_inst1|PC_4[16]~28_combout 
// )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[16]~31_combout ))))

	.dataa(\FETCH_inst1|PC_4[16]~28_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[16]~31_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [14]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[16]~32 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[16] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[16]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [16]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[16]~28 (
// Equation(s):
// \FETCH_inst1|PC_4[16]~28_combout  = (\FETCH_inst1|PC_inst1|q [16] & (\FETCH_inst1|PC_4[15]~27  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [16] & (!\FETCH_inst1|PC_4[15]~27  & VCC))
// \FETCH_inst1|PC_4[16]~29  = CARRY((\FETCH_inst1|PC_inst1|q [16] & !\FETCH_inst1|PC_4[15]~27 ))

	.dataa(\FETCH_inst1|PC_inst1|q [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[15]~27 ),
	.combout(\FETCH_inst1|PC_4[16]~28_combout ),
	.cout(\FETCH_inst1|PC_4[16]~29 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[16]~28 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[17]~60 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[17]~60_combout  = (\ID_EX_inst1|PC_4_out [17] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[16]~59  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[16]~59 )))) # (!\ID_EX_inst1|PC_4_out [17] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[16]~59 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[16]~59 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[17]~61  = CARRY((\ID_EX_inst1|PC_4_out [17] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[16]~59 )) # (!\ID_EX_inst1|PC_4_out [17] & ((!\EX_MEM_inst1|BranchAddr_out[16]~59 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [17]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[16]~59 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[17]~60_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[17]~61 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[17]~60 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[17] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[17]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [17]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[17]~33 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[17]~33_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[17]~30_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [17])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[17]~30_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [17]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[17]~33 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[17]~34 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[17]~34_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[17]~33_combout  & ((\IF_ID_inst1|Instrucao_out [15]))) # (!\FETCH_inst1|wire_Mux_to_PC[17]~33_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[17]~17_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[17]~33_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[17]~17_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[17]~33_combout ),
	.datad(\IF_ID_inst1|Instrucao_out [15]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[17]~34 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[17] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[17]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [17]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[17]~30 (
// Equation(s):
// \FETCH_inst1|PC_4[17]~30_combout  = (\FETCH_inst1|PC_inst1|q [17] & (!\FETCH_inst1|PC_4[16]~29 )) # (!\FETCH_inst1|PC_inst1|q [17] & ((\FETCH_inst1|PC_4[16]~29 ) # (GND)))
// \FETCH_inst1|PC_4[17]~31  = CARRY((!\FETCH_inst1|PC_4[16]~29 ) # (!\FETCH_inst1|PC_inst1|q [17]))

	.dataa(\FETCH_inst1|PC_inst1|q [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[16]~29 ),
	.combout(\FETCH_inst1|PC_4[17]~30_combout ),
	.cout(\FETCH_inst1|PC_4[17]~31 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[17]~30 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux13~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[18]~18 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[18]~18_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [29])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [29]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[18]~18 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[18]~62 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[18]~62_combout  = ((\ID_EX_inst1|PC_4_out [18] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[17]~61 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[18]~63  = CARRY((\ID_EX_inst1|PC_4_out [18] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[17]~61 ))) # (!\ID_EX_inst1|PC_4_out [18] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[17]~61 )))

	.dataa(\ID_EX_inst1|PC_4_out [18]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[17]~61 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[18]~62_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[18]~63 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[18]~62 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[18] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[18]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [18]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[18]~35 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[18]~35_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[18]~18_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [18])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[18]~18_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [18]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[18]~35 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[18]~36 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[18]~36_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[18]~35_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2]))) # (!\FETCH_inst1|wire_Mux_to_PC[18]~35_combout  & 
// (\FETCH_inst1|PC_4[18]~32_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[18]~35_combout ))))

	.dataa(\FETCH_inst1|PC_4[18]~32_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[18]~35_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[18]~36 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[18] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[18]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [18]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[18]~32 (
// Equation(s):
// \FETCH_inst1|PC_4[18]~32_combout  = (\FETCH_inst1|PC_inst1|q [18] & (\FETCH_inst1|PC_4[17]~31  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [18] & (!\FETCH_inst1|PC_4[17]~31  & VCC))
// \FETCH_inst1|PC_4[18]~33  = CARRY((\FETCH_inst1|PC_inst1|q [18] & !\FETCH_inst1|PC_4[17]~31 ))

	.dataa(\FETCH_inst1|PC_inst1|q [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[17]~31 ),
	.combout(\FETCH_inst1|PC_4[18]~32_combout ),
	.cout(\FETCH_inst1|PC_4[18]~33 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[18]~32 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[19]~64 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[19]~64_combout  = (\ID_EX_inst1|PC_4_out [19] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[18]~63  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[18]~63 )))) # (!\ID_EX_inst1|PC_4_out [19] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[18]~63 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[18]~63 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[19]~65  = CARRY((\ID_EX_inst1|PC_4_out [19] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[18]~63 )) # (!\ID_EX_inst1|PC_4_out [19] & ((!\EX_MEM_inst1|BranchAddr_out[18]~63 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [19]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[18]~63 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[19]~64_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[19]~65 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[19]~64 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[19] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[19]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [19]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[19]~37 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[19]~37_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[19]~34_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [19])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[19]~34_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [19]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[19]~37 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[19]~38 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[19]~38_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[19]~37_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]))) # (!\FETCH_inst1|wire_Mux_to_PC[19]~37_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[19]~19_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[19]~37_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[19]~19_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[19]~37_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [4]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[19]~38 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[19] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[19]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [19]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[19]~34 (
// Equation(s):
// \FETCH_inst1|PC_4[19]~34_combout  = (\FETCH_inst1|PC_inst1|q [19] & (!\FETCH_inst1|PC_4[18]~33 )) # (!\FETCH_inst1|PC_inst1|q [19] & ((\FETCH_inst1|PC_4[18]~33 ) # (GND)))
// \FETCH_inst1|PC_4[19]~35  = CARRY((!\FETCH_inst1|PC_4[18]~33 ) # (!\FETCH_inst1|PC_inst1|q [19]))

	.dataa(\FETCH_inst1|PC_inst1|q [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[18]~33 ),
	.combout(\FETCH_inst1|PC_4[19]~34_combout ),
	.cout(\FETCH_inst1|PC_4[19]~35 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[19]~34 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux11~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[20]~20 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[20]~20_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [31])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [31]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[20]~20 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[20]~66 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[20]~66_combout  = ((\ID_EX_inst1|PC_4_out [20] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[19]~65 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[20]~67  = CARRY((\ID_EX_inst1|PC_4_out [20] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[19]~65 ))) # (!\ID_EX_inst1|PC_4_out [20] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[19]~65 )))

	.dataa(\ID_EX_inst1|PC_4_out [20]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[19]~65 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[20]~66_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[20]~67 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[20]~66 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[20] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[20]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [20]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[20]~39 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[20]~39_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[20]~20_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [20])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[20]~20_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [20]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[20]~39 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[20]~40 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[20]~40_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[20]~39_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6]))) # (!\FETCH_inst1|wire_Mux_to_PC[20]~39_combout  & 
// (\FETCH_inst1|PC_4[20]~36_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[20]~39_combout ))))

	.dataa(\FETCH_inst1|PC_4[20]~36_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[20]~39_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [6]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[20]~40 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[20] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[20]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [20]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[20]~36 (
// Equation(s):
// \FETCH_inst1|PC_4[20]~36_combout  = (\FETCH_inst1|PC_inst1|q [20] & (\FETCH_inst1|PC_4[19]~35  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [20] & (!\FETCH_inst1|PC_4[19]~35  & VCC))
// \FETCH_inst1|PC_4[20]~37  = CARRY((\FETCH_inst1|PC_inst1|q [20] & !\FETCH_inst1|PC_4[19]~35 ))

	.dataa(\FETCH_inst1|PC_inst1|q [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[19]~35 ),
	.combout(\FETCH_inst1|PC_4[20]~36_combout ),
	.cout(\FETCH_inst1|PC_4[20]~37 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[20]~36 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[21]~68 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[21]~68_combout  = (\ID_EX_inst1|PC_4_out [21] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[20]~67  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[20]~67 )))) # (!\ID_EX_inst1|PC_4_out [21] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[20]~67 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[20]~67 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[21]~69  = CARRY((\ID_EX_inst1|PC_4_out [21] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[20]~67 )) # (!\ID_EX_inst1|PC_4_out [21] & ((!\EX_MEM_inst1|BranchAddr_out[20]~67 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [21]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[20]~67 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[21]~68_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[21]~69 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[21]~68 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[21] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[21]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [21]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[21]~41 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[21]~41_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[21]~38_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [21])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[21]~38_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [21]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[21]~41 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[21]~42 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[21]~42_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[21]~41_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]))) # (!\FETCH_inst1|wire_Mux_to_PC[21]~41_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[21]~21_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[21]~41_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[21]~21_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[21]~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[21]~42 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[21] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[21]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [21]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[21]~38 (
// Equation(s):
// \FETCH_inst1|PC_4[21]~38_combout  = (\FETCH_inst1|PC_inst1|q [21] & (!\FETCH_inst1|PC_4[20]~37 )) # (!\FETCH_inst1|PC_inst1|q [21] & ((\FETCH_inst1|PC_4[20]~37 ) # (GND)))
// \FETCH_inst1|PC_4[21]~39  = CARRY((!\FETCH_inst1|PC_4[20]~37 ) # (!\FETCH_inst1|PC_inst1|q [21]))

	.dataa(\FETCH_inst1|PC_inst1|q [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[20]~37 ),
	.combout(\FETCH_inst1|PC_4[21]~38_combout ),
	.cout(\FETCH_inst1|PC_4[21]~39 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[21]~38 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[22]~70 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[22]~70_combout  = ((\ID_EX_inst1|PC_4_out [22] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[21]~69 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[22]~71  = CARRY((\ID_EX_inst1|PC_4_out [22] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[21]~69 ))) # (!\ID_EX_inst1|PC_4_out [22] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[21]~69 )))

	.dataa(\ID_EX_inst1|PC_4_out [22]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[21]~69 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[22]~70_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[22]~71 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[22]~70 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[22] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[22]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [22]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[22]~43 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[22]~43_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[22]~22_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [22])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[22]~22_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [22]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[22]~43 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[22]~44 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[22]~44_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[22]~43_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10]))) # (!\FETCH_inst1|wire_Mux_to_PC[22]~43_combout  & 
// (\FETCH_inst1|PC_4[22]~40_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[22]~43_combout ))))

	.dataa(\FETCH_inst1|PC_4[22]~40_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[22]~43_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[22]~44 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[22] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[22]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [22]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[22]~40 (
// Equation(s):
// \FETCH_inst1|PC_4[22]~40_combout  = (\FETCH_inst1|PC_inst1|q [22] & (\FETCH_inst1|PC_4[21]~39  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [22] & (!\FETCH_inst1|PC_4[21]~39  & VCC))
// \FETCH_inst1|PC_4[22]~41  = CARRY((\FETCH_inst1|PC_inst1|q [22] & !\FETCH_inst1|PC_4[21]~39 ))

	.dataa(\FETCH_inst1|PC_inst1|q [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[21]~39 ),
	.combout(\FETCH_inst1|PC_4[22]~40_combout ),
	.cout(\FETCH_inst1|PC_4[22]~41 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[22]~40 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[23]~72 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[23]~72_combout  = (\ID_EX_inst1|PC_4_out [23] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[22]~71  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[22]~71 )))) # (!\ID_EX_inst1|PC_4_out [23] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[22]~71 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[22]~71 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[23]~73  = CARRY((\ID_EX_inst1|PC_4_out [23] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[22]~71 )) # (!\ID_EX_inst1|PC_4_out [23] & ((!\EX_MEM_inst1|BranchAddr_out[22]~71 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [23]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[22]~71 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[23]~72_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[23]~73 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[23]~72 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[23] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[23]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [23]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[23]~45 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[23]~45_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[23]~42_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [23])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[23]~42_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [23]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[23]~45 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[2] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[23]~46 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[23]~46_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[23]~45_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2]))) # (!\FETCH_inst1|wire_Mux_to_PC[23]~45_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[23]~23_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[23]~45_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[23]~23_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[23]~45_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[23]~46 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[23] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[23]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [23]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[23]~42 (
// Equation(s):
// \FETCH_inst1|PC_4[23]~42_combout  = (\FETCH_inst1|PC_inst1|q [23] & (!\FETCH_inst1|PC_4[22]~41 )) # (!\FETCH_inst1|PC_inst1|q [23] & ((\FETCH_inst1|PC_4[22]~41 ) # (GND)))
// \FETCH_inst1|PC_4[23]~43  = CARRY((!\FETCH_inst1|PC_4[22]~41 ) # (!\FETCH_inst1|PC_inst1|q [23]))

	.dataa(\FETCH_inst1|PC_inst1|q [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[22]~41 ),
	.combout(\FETCH_inst1|PC_4[23]~42_combout ),
	.cout(\FETCH_inst1|PC_4[23]~43 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[23]~42 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[24]~74 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[24]~74_combout  = ((\ID_EX_inst1|PC_4_out [24] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[23]~73 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[24]~75  = CARRY((\ID_EX_inst1|PC_4_out [24] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[23]~73 ))) # (!\ID_EX_inst1|PC_4_out [24] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[23]~73 )))

	.dataa(\ID_EX_inst1|PC_4_out [24]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[23]~73 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[24]~74_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[24]~75 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[24]~74 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[24] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[24]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [24]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[24]~47 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[24]~47_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[24]~24_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [24])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[24]~24_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [24]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[24]~47 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[4] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[24]~48 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[24]~48_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[24]~47_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4]))) # (!\FETCH_inst1|wire_Mux_to_PC[24]~47_combout  & 
// (\FETCH_inst1|PC_4[24]~44_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[24]~47_combout ))))

	.dataa(\FETCH_inst1|PC_4[24]~44_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[24]~47_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[24]~48 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[24] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[24]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [24]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[24]~44 (
// Equation(s):
// \FETCH_inst1|PC_4[24]~44_combout  = (\FETCH_inst1|PC_inst1|q [24] & (\FETCH_inst1|PC_4[23]~43  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [24] & (!\FETCH_inst1|PC_4[23]~43  & VCC))
// \FETCH_inst1|PC_4[24]~45  = CARRY((\FETCH_inst1|PC_inst1|q [24] & !\FETCH_inst1|PC_4[23]~43 ))

	.dataa(\FETCH_inst1|PC_inst1|q [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[23]~43 ),
	.combout(\FETCH_inst1|PC_4[24]~44_combout ),
	.cout(\FETCH_inst1|PC_4[24]~45 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[24]~44 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[25]~76 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[25]~76_combout  = (\ID_EX_inst1|PC_4_out [25] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[24]~75  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[24]~75 )))) # (!\ID_EX_inst1|PC_4_out [25] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[24]~75 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[24]~75 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[25]~77  = CARRY((\ID_EX_inst1|PC_4_out [25] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[24]~75 )) # (!\ID_EX_inst1|PC_4_out [25] & ((!\EX_MEM_inst1|BranchAddr_out[24]~75 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [25]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[24]~75 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[25]~76_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[25]~77 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[25]~76 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[25] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[25]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [25]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[25]~49 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[25]~49_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[25]~46_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [25])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[25]~46_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [25]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[25]~49 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[25]~50 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[25]~50_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[25]~49_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6]))) # (!\FETCH_inst1|wire_Mux_to_PC[25]~49_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[25]~25_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[25]~49_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[25]~25_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[25]~49_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[25]~50 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[25] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[25]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [25]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[25]~46 (
// Equation(s):
// \FETCH_inst1|PC_4[25]~46_combout  = (\FETCH_inst1|PC_inst1|q [25] & (!\FETCH_inst1|PC_4[24]~45 )) # (!\FETCH_inst1|PC_inst1|q [25] & ((\FETCH_inst1|PC_4[24]~45 ) # (GND)))
// \FETCH_inst1|PC_4[25]~47  = CARRY((!\FETCH_inst1|PC_4[24]~45 ) # (!\FETCH_inst1|PC_inst1|q [25]))

	.dataa(\FETCH_inst1|PC_inst1|q [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[24]~45 ),
	.combout(\FETCH_inst1|PC_4[25]~46_combout ),
	.cout(\FETCH_inst1|PC_4[25]~47 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[25]~46 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux5~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[26]~26 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[26]~26_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [37])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [37]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[26]~26 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[26]~78 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[26]~78_combout  = ((\ID_EX_inst1|PC_4_out [26] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[25]~77 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[26]~79  = CARRY((\ID_EX_inst1|PC_4_out [26] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[25]~77 ))) # (!\ID_EX_inst1|PC_4_out [26] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[25]~77 )))

	.dataa(\ID_EX_inst1|PC_4_out [26]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[25]~77 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[26]~78_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[26]~79 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[26]~78 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[26] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[26]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [26]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[26]~51 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[26]~51_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[26]~26_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [26])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[26]~26_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [26]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[26]~51 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[26]~52 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[26]~52_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[26]~51_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8]))) # (!\FETCH_inst1|wire_Mux_to_PC[26]~51_combout  & 
// (\FETCH_inst1|PC_4[26]~48_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[26]~51_combout ))))

	.dataa(\FETCH_inst1|PC_4[26]~48_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[26]~51_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[26]~52 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[26] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[26]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [26]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[26]~48 (
// Equation(s):
// \FETCH_inst1|PC_4[26]~48_combout  = (\FETCH_inst1|PC_inst1|q [26] & (\FETCH_inst1|PC_4[25]~47  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [26] & (!\FETCH_inst1|PC_4[25]~47  & VCC))
// \FETCH_inst1|PC_4[26]~49  = CARRY((\FETCH_inst1|PC_inst1|q [26] & !\FETCH_inst1|PC_4[25]~47 ))

	.dataa(\FETCH_inst1|PC_inst1|q [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[25]~47 ),
	.combout(\FETCH_inst1|PC_4[26]~48_combout ),
	.cout(\FETCH_inst1|PC_4[26]~49 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[26]~48 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[27]~80 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[27]~80_combout  = (\ID_EX_inst1|PC_4_out [27] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[26]~79  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[26]~79 )))) # (!\ID_EX_inst1|PC_4_out [27] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[26]~79 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[26]~79 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[27]~81  = CARRY((\ID_EX_inst1|PC_4_out [27] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[26]~79 )) # (!\ID_EX_inst1|PC_4_out [27] & ((!\EX_MEM_inst1|BranchAddr_out[26]~79 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [27]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[26]~79 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[27]~80_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[27]~81 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[27]~80 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[27] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[27]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [27]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[27]~53 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[27]~53_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|PC_inst1|q[3]~2_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|PC_inst1|q[3]~2_combout  & 
// (\FETCH_inst1|PC_4[27]~50_combout )) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\EX_MEM_inst1|BranchAddr_out [27])))))

	.dataa(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datab(\FETCH_inst1|PC_4[27]~50_combout ),
	.datac(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [27]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[27]~53 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[27]~54 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[27]~54_combout  = (\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\FETCH_inst1|wire_Mux_to_PC[27]~53_combout  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10]))) # (!\FETCH_inst1|wire_Mux_to_PC[27]~53_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[27]~27_combout )))) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & (((\FETCH_inst1|wire_Mux_to_PC[27]~53_combout ))))

	.dataa(\DECODE_inst1|Breg_inst1|r1[27]~27_combout ),
	.datab(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[27]~53_combout ),
	.datad(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[27]~54 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[27] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[27]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [27]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[27]~50 (
// Equation(s):
// \FETCH_inst1|PC_4[27]~50_combout  = (\FETCH_inst1|PC_inst1|q [27] & (!\FETCH_inst1|PC_4[26]~49 )) # (!\FETCH_inst1|PC_inst1|q [27] & ((\FETCH_inst1|PC_4[26]~49 ) # (GND)))
// \FETCH_inst1|PC_4[27]~51  = CARRY((!\FETCH_inst1|PC_4[26]~49 ) # (!\FETCH_inst1|PC_inst1|q [27]))

	.dataa(\FETCH_inst1|PC_inst1|q [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[26]~49 ),
	.combout(\FETCH_inst1|PC_4[27]~50_combout ),
	.cout(\FETCH_inst1|PC_4[27]~51 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[27]~50 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[28]~82 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[28]~82_combout  = ((\ID_EX_inst1|PC_4_out [28] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[27]~81 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[28]~83  = CARRY((\ID_EX_inst1|PC_4_out [28] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[27]~81 ))) # (!\ID_EX_inst1|PC_4_out [28] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[27]~81 )))

	.dataa(\ID_EX_inst1|PC_4_out [28]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[27]~81 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[28]~82_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[28]~83 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[28]~82 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[28] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[28]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [28]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[28]~55 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[28]~55_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[28]~28_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [28])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[28]~28_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [28]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[28]~55 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[28] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [28]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[28]~56 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[28]~56_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[28]~55_combout  & ((\IF_ID_inst1|PC_4_out [28]))) # (!\FETCH_inst1|wire_Mux_to_PC[28]~55_combout  & (\FETCH_inst1|PC_4[28]~52_combout )))) 
// # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[28]~55_combout ))))

	.dataa(\FETCH_inst1|PC_4[28]~52_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[28]~55_combout ),
	.datad(\IF_ID_inst1|PC_4_out [28]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[28]~56 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[28] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[28]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [28]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[28]~52 (
// Equation(s):
// \FETCH_inst1|PC_4[28]~52_combout  = (\FETCH_inst1|PC_inst1|q [28] & (\FETCH_inst1|PC_4[27]~51  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [28] & (!\FETCH_inst1|PC_4[27]~51  & VCC))
// \FETCH_inst1|PC_4[28]~53  = CARRY((\FETCH_inst1|PC_inst1|q [28] & !\FETCH_inst1|PC_4[27]~51 ))

	.dataa(\FETCH_inst1|PC_inst1|q [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[27]~51 ),
	.combout(\FETCH_inst1|PC_4[28]~52_combout ),
	.cout(\FETCH_inst1|PC_4[28]~53 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[28]~52 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux2~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[29]~29 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[29]~29_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [40])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [40]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[29]~29 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[29]~84 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[29]~84_combout  = (\ID_EX_inst1|PC_4_out [29] & ((\ID_EX_inst1|rd_out [4] & (\EX_MEM_inst1|BranchAddr_out[28]~83  & VCC)) # (!\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[28]~83 )))) # (!\ID_EX_inst1|PC_4_out [29] 
// & ((\ID_EX_inst1|rd_out [4] & (!\EX_MEM_inst1|BranchAddr_out[28]~83 )) # (!\ID_EX_inst1|rd_out [4] & ((\EX_MEM_inst1|BranchAddr_out[28]~83 ) # (GND)))))
// \EX_MEM_inst1|BranchAddr_out[29]~85  = CARRY((\ID_EX_inst1|PC_4_out [29] & (!\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[28]~83 )) # (!\ID_EX_inst1|PC_4_out [29] & ((!\EX_MEM_inst1|BranchAddr_out[28]~83 ) # (!\ID_EX_inst1|rd_out [4]))))

	.dataa(\ID_EX_inst1|PC_4_out [29]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[28]~83 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[29]~84_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[29]~85 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[29]~84 .lut_mask = 16'h9617;
defparam \EX_MEM_inst1|BranchAddr_out[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[29] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[29]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [29]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[29]~57 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[29]~57_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[29]~29_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [29])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[29]~29_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [29]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[29]~57 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[29] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [29]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[29]~58 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[29]~58_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[29]~57_combout  & ((\IF_ID_inst1|PC_4_out [29]))) # (!\FETCH_inst1|wire_Mux_to_PC[29]~57_combout  & (\FETCH_inst1|PC_4[29]~54_combout )))) 
// # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[29]~57_combout ))))

	.dataa(\FETCH_inst1|PC_4[29]~54_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[29]~57_combout ),
	.datad(\IF_ID_inst1|PC_4_out [29]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[29]~58 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[29] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[29]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [29]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[29]~54 (
// Equation(s):
// \FETCH_inst1|PC_4[29]~54_combout  = (\FETCH_inst1|PC_inst1|q [29] & (!\FETCH_inst1|PC_4[28]~53 )) # (!\FETCH_inst1|PC_inst1|q [29] & ((\FETCH_inst1|PC_4[28]~53 ) # (GND)))
// \FETCH_inst1|PC_4[29]~55  = CARRY((!\FETCH_inst1|PC_4[28]~53 ) # (!\FETCH_inst1|PC_inst1|q [29]))

	.dataa(\FETCH_inst1|PC_inst1|q [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[28]~53 ),
	.combout(\FETCH_inst1|PC_4[29]~54_combout ),
	.cout(\FETCH_inst1|PC_4[29]~55 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[29]~54 .lut_mask = 16'h5A5F;
defparam \FETCH_inst1|PC_4[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux1~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[30]~30 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[30]~30_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [41])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [41]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[30]~30 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[30]~86 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[30]~86_combout  = ((\ID_EX_inst1|PC_4_out [30] $ (\ID_EX_inst1|rd_out [4] $ (!\EX_MEM_inst1|BranchAddr_out[29]~85 )))) # (GND)
// \EX_MEM_inst1|BranchAddr_out[30]~87  = CARRY((\ID_EX_inst1|PC_4_out [30] & ((\ID_EX_inst1|rd_out [4]) # (!\EX_MEM_inst1|BranchAddr_out[29]~85 ))) # (!\ID_EX_inst1|PC_4_out [30] & (\ID_EX_inst1|rd_out [4] & !\EX_MEM_inst1|BranchAddr_out[29]~85 )))

	.dataa(\ID_EX_inst1|PC_4_out [30]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[29]~85 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[30]~86_combout ),
	.cout(\EX_MEM_inst1|BranchAddr_out[30]~87 ));
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[30]~86 .lut_mask = 16'h698E;
defparam \EX_MEM_inst1|BranchAddr_out[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[30] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[30]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [30]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[30]~59 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[30]~59_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[30]~30_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [30])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[30]~30_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [30]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[30]~59 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[30] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [30]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[30]~60 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[30]~60_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[30]~59_combout  & ((\IF_ID_inst1|PC_4_out [30]))) # (!\FETCH_inst1|wire_Mux_to_PC[30]~59_combout  & (\FETCH_inst1|PC_4[30]~56_combout )))) 
// # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[30]~59_combout ))))

	.dataa(\FETCH_inst1|PC_4[30]~56_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[30]~59_combout ),
	.datad(\IF_ID_inst1|PC_4_out [30]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[30]~60 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[30] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[30]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [30]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[30]~56 (
// Equation(s):
// \FETCH_inst1|PC_4[30]~56_combout  = (\FETCH_inst1|PC_inst1|q [30] & (\FETCH_inst1|PC_4[29]~55  $ (GND))) # (!\FETCH_inst1|PC_inst1|q [30] & (!\FETCH_inst1|PC_4[29]~55  & VCC))
// \FETCH_inst1|PC_4[30]~57  = CARRY((\FETCH_inst1|PC_inst1|q [30] & !\FETCH_inst1|PC_4[29]~55 ))

	.dataa(\FETCH_inst1|PC_inst1|q [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[29]~55 ),
	.combout(\FETCH_inst1|PC_4[30]~56_combout ),
	.cout(\FETCH_inst1|PC_4[30]~57 ));
// synopsys translate_off
defparam \FETCH_inst1|PC_4[30]~56 .lut_mask = 16'hA50A;
defparam \FETCH_inst1|PC_4[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux0~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[31]~31 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[31]~31_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [42])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [42]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[31]~31 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EX_MEM_inst1|BranchAddr_out[31]~88 (
// Equation(s):
// \EX_MEM_inst1|BranchAddr_out[31]~88_combout  = \ID_EX_inst1|PC_4_out [31] $ (\ID_EX_inst1|rd_out [4] $ (\EX_MEM_inst1|BranchAddr_out[30]~87 ))

	.dataa(\ID_EX_inst1|PC_4_out [31]),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_inst1|BranchAddr_out[30]~87 ),
	.combout(\EX_MEM_inst1|BranchAddr_out[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_inst1|BranchAddr_out[31]~88 .lut_mask = 16'h9696;
defparam \EX_MEM_inst1|BranchAddr_out[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \EX_MEM_inst1|BranchAddr_out[31] (
	.clk(\clk~combout ),
	.datain(\EX_MEM_inst1|BranchAddr_out[31]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_inst1|BranchAddr_out [31]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[31]~61 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[31]~61_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\DECODE_inst1|Controle_inst1|Mux13~1_combout )))) # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\DECODE_inst1|Controle_inst1|Mux13~1_combout  & 
// (\DECODE_inst1|Breg_inst1|r1[31]~31_combout )) # (!\DECODE_inst1|Controle_inst1|Mux13~1_combout  & ((\EX_MEM_inst1|BranchAddr_out [31])))))

	.dataa(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datab(\DECODE_inst1|Breg_inst1|r1[31]~31_combout ),
	.datac(\DECODE_inst1|Controle_inst1|Mux13~1_combout ),
	.datad(\EX_MEM_inst1|BranchAddr_out [31]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[31]~61 .lut_mask = 16'hE5E0;
defparam \FETCH_inst1|wire_Mux_to_PC[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \IF_ID_inst1|PC_4_out[31] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|PC_4[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_inst1|PC_4_out [31]));

cycloneii_lcell_comb \FETCH_inst1|wire_Mux_to_PC[31]~62 (
// Equation(s):
// \FETCH_inst1|wire_Mux_to_PC[31]~62_combout  = (\FETCH_inst1|PC_inst1|q[3]~2_combout  & ((\FETCH_inst1|wire_Mux_to_PC[31]~61_combout  & ((\IF_ID_inst1|PC_4_out [31]))) # (!\FETCH_inst1|wire_Mux_to_PC[31]~61_combout  & (\FETCH_inst1|PC_4[31]~58_combout )))) 
// # (!\FETCH_inst1|PC_inst1|q[3]~2_combout  & (((\FETCH_inst1|wire_Mux_to_PC[31]~61_combout ))))

	.dataa(\FETCH_inst1|PC_4[31]~58_combout ),
	.datab(\FETCH_inst1|PC_inst1|q[3]~2_combout ),
	.datac(\FETCH_inst1|wire_Mux_to_PC[31]~61_combout ),
	.datad(\IF_ID_inst1|PC_4_out [31]),
	.cin(gnd),
	.combout(\FETCH_inst1|wire_Mux_to_PC[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|wire_Mux_to_PC[31]~62 .lut_mask = 16'hF838;
defparam \FETCH_inst1|wire_Mux_to_PC[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \FETCH_inst1|PC_inst1|q[31] (
	.clk(\clk~combout ),
	.datain(\FETCH_inst1|wire_Mux_to_PC[31]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FETCH_inst1|PC_inst1|q [31]));

cycloneii_lcell_comb \FETCH_inst1|PC_4[31]~58 (
// Equation(s):
// \FETCH_inst1|PC_4[31]~58_combout  = \FETCH_inst1|PC_inst1|q [31] $ (\FETCH_inst1|PC_4[30]~57 )

	.dataa(\FETCH_inst1|PC_inst1|q [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FETCH_inst1|PC_4[30]~57 ),
	.combout(\FETCH_inst1|PC_4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \FETCH_inst1|PC_4[31]~58 .lut_mask = 16'h5A5A;
defparam \FETCH_inst1|PC_4[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~4_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] $ (((!\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~4 .lut_mask = 16'hF061;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~101 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [25])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [27]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [25]))

	.dataa(\ID_EX_inst1|reg2_out [25]),
	.datab(\ID_EX_inst1|reg2_out [27]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~101 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~157 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~101_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~74_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~157 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~158 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~156_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~157_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~158 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~104 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [17])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [19]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [17]))

	.dataa(\ID_EX_inst1|reg2_out [17]),
	.datab(\ID_EX_inst1|reg2_out [19]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~104 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~75 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [16])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [18]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [16]))

	.dataa(\ID_EX_inst1|reg2_out [16]),
	.datab(\ID_EX_inst1|reg2_out [18]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~75 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~160 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~104_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~160 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux23~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux23~15_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout 
// )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~159_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux23~15 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~161 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout  = (\ID_EX_inst1|reg1_out [3] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|Mux23~15_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout 
// )))) # (!\ID_EX_inst1|reg1_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux23~15_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux23~15_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~161 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~162 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout 
// )))))

	.dataa(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datab(\ID_EX_inst1|rd_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~162 .lut_mask = 16'h00D8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~105 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~98_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~162_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~105 .lut_mask = 16'h00EE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ULA_inst1|Mux31~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux31~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (((\EXECUTE_inst1|ULA_inst1|Mux31~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~65_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux31~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~5 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[31]~6 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout  = (\ID_EX_inst1|reg1_out [31] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[31]~6 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [28])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [28]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[24]~24 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [24])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [24]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[24]~24 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [22])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [22]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [21])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [21]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [20])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [20]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [19])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [19]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXB_to_ULA[16]~32 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [16])))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [16]),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[16]~32 .lut_mask = 16'hAACC;
defparam \EXECUTE_inst1|wire_MUXB_to_ULA[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~1_cout  = CARRY((!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~1_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~1 .lut_mask = 16'h0044;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~3_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~1_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// (!\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~1_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~1_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~3_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~3 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~5_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~3_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~3_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~3_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~5_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~5 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~7_cout  = CARRY((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~5_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (!\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~5_cout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~5_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~7_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~7 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~9_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~7_cout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~7_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~7_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~9_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~9 .lut_mask = 16'h008E;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~11_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~9_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout  & 
// (!\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~9_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[5]~30_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~9_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~11_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~11 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~13_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~11_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~11_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[6]~29_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~11_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~13_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~13 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~15_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~13_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout  & 
// (!\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~13_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[7]~28_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~13_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~15_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~15 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~17 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~17_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~15_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~15_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[8]~27_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~15_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~17_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~17 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~19 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~19_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~17_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout  
// & (!\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~17_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[9]~26_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~17_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~19_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~19 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~21 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~21_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~19_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~19_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~19_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~21_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~21 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~23 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~23_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~21_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~21_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~21_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~23_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~23 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~25 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~25_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~23_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~23_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~23_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~25_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~25 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~27 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~27_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~25_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout 
//  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~25_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[13]~22_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~25_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~27_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~27 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~29 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~29_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~27_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~27_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[14]~21_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~27_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~29_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~29 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~31 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~31_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~29_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout 
//  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~29_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~29_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~31_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~31 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~33 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~33_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~31_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~31_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~31_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~33_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~33 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~35 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~35_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~33_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~33_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[17]~18_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[17]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~33_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~35_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~35 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~37 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~37_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~35_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~35_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[18]~17_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[18]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~35_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~37_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~37 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~39 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~39_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~37_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~37_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~37_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~39_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~39 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~41 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~41_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~39_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~39_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~39_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~41_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~41 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~43 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~43_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~41_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~41_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~41_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~43_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~43 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~45 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~45_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~43_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~43_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~43_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~45_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~45 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~47 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~47_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~45_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~45_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[23]~12_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[23]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~45_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~47_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~47 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~49 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~49_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~47_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~47_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~47_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~49_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~49 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~51 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~51_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~49_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout  & (!\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~49_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[25]~10_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[25]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~49_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~51_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~51 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~53 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~53_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~51_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~51_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[26]~9_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[26]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~51_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~53_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~53 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~55 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~55_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~53_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout  
// & (!\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~53_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[27]~8_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[27]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~53_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~55_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~55 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~57 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~57_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~55_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~55_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~55_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~57_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~57 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~59 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~59_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  & ((!\EXECUTE_inst1|ULA_inst1|LessThan8~57_cout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout  
// & (!\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~57_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[29]~1_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[29]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~57_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~59_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~59 .lut_mask = 16'h002B;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~61 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~61_cout  = CARRY((\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout  & !\EXECUTE_inst1|ULA_inst1|LessThan8~59_cout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ) # (!\EXECUTE_inst1|ULA_inst1|LessThan8~59_cout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[30]~2_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[30]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~59_cout ),
	.combout(),
	.cout(\EXECUTE_inst1|ULA_inst1|LessThan8~61_cout ));
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~61 .lut_mask = 16'h004D;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|LessThan8~62 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|LessThan8~62_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout  & \EXECUTE_inst1|ULA_inst1|LessThan8~61_cout )) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & 
// ((\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ) # (\EXECUTE_inst1|ULA_inst1|LessThan8~61_cout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[31]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EXECUTE_inst1|ULA_inst1|LessThan8~61_cout ),
	.combout(\EXECUTE_inst1|ULA_inst1|LessThan8~62_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~62 .lut_mask = 16'hD4D4;
defparam \EXECUTE_inst1|ULA_inst1|LessThan8~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~11_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & \EXECUTE_inst1|ULA_inst1|LessThan8~62_combout ))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ULA_inst1|LessThan8~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~11 .lut_mask = 16'h2020;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~6_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout  & 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]) # 
// (\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[0]~0_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~6 .lut_mask = 16'h2EA8;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~7_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ULA_inst1|Mux31~6_combout ))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & 
// (\EXECUTE_inst1|ULA_inst1|Add2~3_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & (\EXECUTE_inst1|ULA_inst1|Add2~3_combout )) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & 
// ((\EXECUTE_inst1|ULA_inst1|Mux31~6_combout )))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~3_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~7 .lut_mask = 16'hED48;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~8_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2])))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux31~7_combout ) # 
// ((\EXECUTE_inst1|ULA_inst1|Mux31~11_combout  & \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux31~11_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~7_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~8 .lut_mask = 16'hF5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~10_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & ((\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & ((\ID_EX_inst1|reg2_out [31])))))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|reg2_out [31]),
	.datac(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~10 .lut_mask = 16'hAC00;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~12_combout  = (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout ) # (\EXECUTE_inst1|ULA_inst1|Mux30~10_combout ))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~105_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux30~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~12 .lut_mask = 16'h1110;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux31~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux31~10_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux31~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux31~12_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux31~8_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux31~5_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux31~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux31~5_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux31~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~12_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux31~10 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~2_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] $ (((!\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~2 .lut_mask = 16'hF061;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~168 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (\ID_EX_inst1|reg1_out [4])))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~168 .lut_mask = 16'h0E0E;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~115 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[9]~12_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~115 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~116 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~116 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~117 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~114_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~115_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~116_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~117 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~119 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[4]~7_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[3]~2_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~119 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~120 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[2]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~120 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~121 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~170_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~119_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~120_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~121 .lut_mask = 16'hAAFC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~122 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~117_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~121_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~122 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~123 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout  & 
// !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout )))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~111_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~168_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~123 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ULA_inst1|Mux30~2_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux30~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (((\EXECUTE_inst1|ULA_inst1|Mux30~2_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~67_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux30~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~123_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~3 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~4_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout  & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout  & 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ) # (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [2]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[1]~1_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~4 .lut_mask = 16'h2AE8;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~6_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~6_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux30~4_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Add2~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux30~4_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux30~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~6 .lut_mask = 16'hFA0C;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux30~7_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|Mux31~9_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux30~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~122_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~8 .lut_mask = 16'hAAAE;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux30~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux30~9_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux30~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux30~8_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux30~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux30~3_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux30~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux30~3_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux30~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux30~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux30~9 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux22~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux22~13_combout  = (\ID_EX_inst1|reg1_out [3] & (!\ID_EX_inst1|OrigAluA_EX~regout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & !\EXECUTE_inst1|ULA_inst1|Mux28~5_combout )))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux22~13 .lut_mask = 16'h0020;
defparam \EXECUTE_inst1|ULA_inst1|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~33_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~124_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~33_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~2 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux21~2_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & (\EXECUTE_inst1|ULA_inst1|Mux21~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux21~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~3 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~4_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux21~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux21~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~126_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux21~3_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~4 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~171 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~89_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~91_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~171 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~95_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~71_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~10_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout )))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~10 .lut_mask = 16'h0100;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[10]~25_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[10]~15_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~5 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux21~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux21~10_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux21~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux21~5_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~188_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux21~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux21~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~6 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux21~6_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~171_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux21~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~7 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux21~7_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux21~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux21~7_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~142_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux21~7_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~8 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux21~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux21~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux21~4_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~17_combout  & \EXECUTE_inst1|ULA_inst1|Mux21~8_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux21~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux21~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux21~9 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~36_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~125_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~36_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~2 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux20~2_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & (\EXECUTE_inst1|ULA_inst1|Mux20~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux20~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~3 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~4_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux20~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux20~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~129_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux20~3_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~4 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout  = (\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout  & !\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~10_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout )))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~10 .lut_mask = 16'h0100;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[11]~24_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[11]~14_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~5 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux20~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux20~10_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux20~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux20~5_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~146_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux20~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux20~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~6 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux20~6_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~121_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux20~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~7 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux20~7_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux20~7_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux20~7_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~175_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux20~7_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~8 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux20~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux20~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux20~4_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~17_combout  & \EXECUTE_inst1|ULA_inst1|Mux20~8_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux20~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux20~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux20~9 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~39_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~126_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~39_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~0 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~1_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux19~0_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & (\EXECUTE_inst1|ULA_inst1|Mux19~0_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux19~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~1 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~2_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux19~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux19~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~133_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux22~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux19~1_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~2 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~132 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~94_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~160_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~132 .lut_mask = 16'h0ACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~177 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout ) # ((\ID_EX_inst1|reg1_out [2] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout )))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~132_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~177 .lut_mask = 16'hF2F0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~75 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout ) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout 
// ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~166_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~73_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~74_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~75 .lut_mask = 16'hAAFE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~86 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout  = (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[7]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[8]~13_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~86 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~87 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout )))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[5]~6_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[6]~5_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~87 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~103 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout )))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout 
//  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~102_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~86_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~103 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~3_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~3 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~4_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout )))) # 
// (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[12]~23_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~4 .lut_mask = 16'h0F61;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux19~4_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux19~3_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux19~4_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~8_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux19~4_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~189_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux19~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~8_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux19~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~5 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux28~6_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux19~5_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~177_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux19~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~6 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux19~6_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux19~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux19~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux28~7_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux19~6_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~7 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux19~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux19~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux19~2_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux23~17_combout  & \EXECUTE_inst1|ULA_inst1|Mux19~7_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux19~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux23~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux19~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux19~8 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~0_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] $ (((!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~0 .lut_mask = 16'hF061;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~150 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout  & (!\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout 
// )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~53_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[4]~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~150 .lut_mask = 16'h0002;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~105 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout  = (\ID_EX_inst1|reg1_out [1] & ((\ID_EX_inst1|OrigAluA_EX~regout  & (\ID_EX_inst1|reg2_out [15])) # (!\ID_EX_inst1|OrigAluA_EX~regout  & ((\ID_EX_inst1|reg2_out [17]))))) # (!\ID_EX_inst1|reg1_out [1] & 
// (\ID_EX_inst1|reg2_out [15]))

	.dataa(\ID_EX_inst1|reg2_out [15]),
	.datab(\ID_EX_inst1|reg2_out [17]),
	.datac(\ID_EX_inst1|reg1_out [1]),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~105 .lut_mask = 16'hAACA;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~134 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout  = (\ID_EX_inst1|reg1_out [0] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout )))) # (!\ID_EX_inst1|reg1_out [0] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~75_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~105_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~134 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~151 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout  = (!\EXECUTE_inst1|ULA_inst1|Mux22~4_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~135_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~134_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~151 .lut_mask = 16'h00AC;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~186 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight1~140_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~136_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~186 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~190 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout ) # ((\ID_EX_inst1|reg1_out [3] & (!\ID_EX_inst1|OrigAluA_EX~regout  & \EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout )))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~151_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~186_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~190 .lut_mask = 16'hF2F0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~191 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout  = (!\ID_EX_inst1|OrigAluA_EX~regout  & (!\ID_EX_inst1|reg1_out [4] & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datab(\ID_EX_inst1|reg1_out [4]),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~191 .lut_mask = 16'h0001;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~152 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~149_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~150_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~152 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~1_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ULA_inst1|Mux16~0_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux16~0_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (((\EXECUTE_inst1|ULA_inst1|Mux16~0_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~114_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux16~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~152_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~1 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[15]~20 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  = (\ID_EX_inst1|reg1_out [15] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[15]~20 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~2_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout  & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout  & 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ) # 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[15]~20_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~2 .lut_mask = 16'h2AE8;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~48_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux16~2_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Add2~48_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux16~2_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux30~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~3 .lut_mask = 16'hFA0C;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ) # ((!\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~33_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~4 .lut_mask = 16'hAAEF;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~5_combout  = ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout  & !\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux16~4_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~190_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~5 .lut_mask = 16'h08FF;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux16~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux16~6_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux16~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux16~5_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux16~3_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux16~1_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux16~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux16~1_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux16~3_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux16~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux16~6 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux15~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux15~0_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout )))) 
// # (!\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] $ (((!\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1])))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux15~0 .lut_mask = 16'hF061;
defparam \EXECUTE_inst1|ULA_inst1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight0~153 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout )))) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~164_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~153 .lut_mask = 16'hEAC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight0~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux15~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux15~1_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & ((\EXECUTE_inst1|ULA_inst1|Mux15~0_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux15~0_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & (((\EXECUTE_inst1|ULA_inst1|Mux15~0_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~121_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux15~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight0~153_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux15~1 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|wire_MUXA_to_ULA[16]~19 (
// Equation(s):
// \EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  = (\ID_EX_inst1|reg1_out [16] & !\ID_EX_inst1|OrigAluA_EX~regout )

	.dataa(\ID_EX_inst1|reg1_out [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_inst1|OrigAluA_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[16]~19 .lut_mask = 16'h00AA;
defparam \EXECUTE_inst1|wire_MUXA_to_ULA[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux15~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux15~2_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout  & ((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))) # (!\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout  & 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout  & (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0] & ((\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ) # 
// (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]))))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[16]~19_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[16]~32_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux15~2 .lut_mask = 16'h2AE8;
defparam \EXECUTE_inst1|ULA_inst1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux15~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux15~3_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Add2~51_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux30~5_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux15~2_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Add2~51_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux15~2_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux30~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux15~3 .lut_mask = 16'hFA0C;
defparam \EXECUTE_inst1|ULA_inst1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux15~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux15~4_combout  = ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout  & !\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux16~4_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~161_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight0~191_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux31~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux15~4 .lut_mask = 16'h08FF;
defparam \EXECUTE_inst1|ULA_inst1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux15~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux15~5_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & ((\EXECUTE_inst1|ULA_inst1|Mux15~3_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux15~4_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux15~3_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux15~1_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((\EXECUTE_inst1|ULA_inst1|Mux15~3_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux15~1_combout ),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux15~3_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux15~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux15~5 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~0 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~0_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~60_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~131_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~60_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~0 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~1 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~1_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux12~0_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & (\EXECUTE_inst1|ULA_inst1|Mux12~0_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux12~0_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~1 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux12~1_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux12~1_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~2 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~131 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  
// & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~131 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~111 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~8_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[13]~9_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~111 .lut_mask = 16'hDC98;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout  & (\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout )) # (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout 
//  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ))))) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[12]~10_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[14]~11_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112 .lut_mask = 16'hAFC0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout ) # ((\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout )))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~108_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~131_combout ),
	.datac(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~3_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & !\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~165_combout ),
	.datab(vcc),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~3 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux12~3_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~131_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux12~3_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~4 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux12~4_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux12~4_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux12~4_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~99_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~132_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~5 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux12~5_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~110_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux12~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~6 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux12~6_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux12~6_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[19]~16_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[19]~29_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux12~6_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~7 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux12~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux12~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux12~2_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux12~7_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux12~2_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux12~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux12~8 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~63_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~132_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~63_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~9 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~10_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~9_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & (\EXECUTE_inst1|ULA_inst1|Mux11~9_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~10 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux11~10_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux11~10_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~11 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~118 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout  = (\ID_EX_inst1|reg1_out [0] & (\ID_EX_inst1|reg2_out [15] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|OrigAluB_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(\ID_EX_inst1|reg2_out [15]),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~118 .lut_mask = 16'h0008;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~119 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout  = (\ID_EX_inst1|OrigAluB_EX~regout  & (\ID_EX_inst1|rd_out [4])) # (!\ID_EX_inst1|OrigAluB_EX~regout  & (((\ID_EX_inst1|reg2_out [16] & !\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ))))

	.dataa(\ID_EX_inst1|rd_out [4]),
	.datab(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datac(\ID_EX_inst1|reg2_out [16]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~119 .lut_mask = 16'h88B8;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~120 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout ) # ((!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout ) # 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~117_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~118_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~119_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~120 .lut_mask = 16'hAAFE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~133 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & (\ID_EX_inst1|reg2_out [18])) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout  & 
// ((\ID_EX_inst1|reg2_out [20])))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~99_combout ),
	.datab(\ID_EX_inst1|reg2_out [18]),
	.datac(\ID_EX_inst1|reg2_out [20]),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[1]~4_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~133 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout  = (\ID_EX_inst1|reg1_out [0] & (!\ID_EX_inst1|OrigAluA_EX~regout  & !\ID_EX_inst1|OrigAluB_EX~regout ))

	.dataa(\ID_EX_inst1|reg1_out [0]),
	.datab(vcc),
	.datac(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datad(\ID_EX_inst1|OrigAluB_EX~regout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134 .lut_mask = 16'h000A;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~135 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~133_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~130_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~134_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~135 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~175 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout  = (\ID_EX_inst1|reg1_out [2] & ((\ID_EX_inst1|OrigAluA_EX~regout  & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ))) # (!\ID_EX_inst1|OrigAluA_EX~regout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout )))) # (!\ID_EX_inst1|reg1_out [2] & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ))))

	.dataa(\ID_EX_inst1|reg1_out [2]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~120_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~135_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~175 .lut_mask = 16'hFD20;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~18 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~18_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout  & (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~75_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~18 .lut_mask = 16'h00D0;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~12_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux11~18_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~134_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux11~18_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~12 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~13_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux11~12_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~12_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~12_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~103_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~175_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~12_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~13 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~14_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux11~13_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~137_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux11~13_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~14 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~15_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~14_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux11~14_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[20]~15_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[20]~28_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~14_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~15 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux11~16 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux11~16_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~11_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux11~15_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux11~11_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux11~16 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~66_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~133_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~66_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~2 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux10~2_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & (\EXECUTE_inst1|ULA_inst1|Mux10~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux10~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~3 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux10~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux10~3_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~4 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~139 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout ) # (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~138_combout ),
	.datab(\EXECUTE_inst1|wire_MUXA_to_ULA[2]~5_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~123_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~139 .lut_mask = 16'hEEE2;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~10_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~10 .lut_mask = 16'h0D00;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux10~10_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~138_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux10~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~5 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux10~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux10~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux10~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~106_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~139_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux10~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~6 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux10~6_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~138_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux10~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~7 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux10~7_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux10~7_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[21]~14_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[21]~27_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux10~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~8 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux10~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux10~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux10~4_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux10~8_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux10~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux10~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux10~9 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~2 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~2_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~69_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~134_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~69_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~2 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~3 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~3_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux9~2_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & (\EXECUTE_inst1|ULA_inst1|Mux9~2_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux9~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~3 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~4 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~4_combout  = (\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux9~3_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux14~1_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux9~3_combout ),
	.datac(vcc),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~4 .lut_mask = 16'hAAEE;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~140 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout  = (\EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout  & ((\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout )) # (!\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout  
// & ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~128_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~127_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~128_combout ),
	.datad(\EXECUTE_inst1|wire_MUXA_to_ULA[0]~3_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~140 .lut_mask = 16'h88A0;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftLeft0~142 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout  = (\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout ) # ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout  & 
// \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout )))

	.dataa(\EXECUTE_inst1|wire_MUXB_to_ULA[15]~16_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~140_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftRight0~124_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~176_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~142 .lut_mask = 16'hFEEE;
defparam \EXECUTE_inst1|ULA_inst1|ShiftLeft0~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~10_combout  = (!\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout  & ((\ID_EX_inst1|OrigAluA_EX~regout ) # (!\ID_EX_inst1|reg1_out [3]))))

	.dataa(\ID_EX_inst1|reg1_out [3]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~64_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~167_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~10 .lut_mask = 16'h0D00;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~5 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~5_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux9~10_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~17_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~141_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux9~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~17_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~5 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~6 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~6_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux9~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~22_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux9~5_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux9~5_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~110_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftLeft0~142_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~22_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux9~5_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~6 .lut_mask = 16'hFC0A;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~7 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~7_combout  = (\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & (\EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout  & 
// ((\EXECUTE_inst1|ULA_inst1|Mux9~6_combout ))))) # (!\EXECUTE_inst1|ULA_inst1|Mux11~7_combout  & (((!\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~139_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux9~6_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux11~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~7 .lut_mask = 16'hA0CF;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux9~7_combout  & (((!\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  & !\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux9~7_combout  & (\EXECUTE_inst1|ULA_inst1|Mux0~13_combout  & (\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout  $ (\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[22]~13_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[22]~26_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux9~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~8 .lut_mask = 16'h16F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux9~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux9~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux9~4_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux14~10_combout  & \EXECUTE_inst1|ULA_inst1|Mux9~8_combout ))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux9~4_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux14~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux9~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux9~9 .lut_mask = 16'hEAEA;
defparam \EXECUTE_inst1|ULA_inst1|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|ShiftRight1~118 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout  = ((\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout  & (!\ID_EX_inst1|OrigAluB_EX~regout  & !\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ))) # (!\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight0~158_combout ),
	.datab(\ID_EX_inst1|OrigAluB_EX~regout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux22~4_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|ShiftRight1~141_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~118 .lut_mask = 16'h02FF;
defparam \EXECUTE_inst1|ULA_inst1|ShiftRight1~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~12_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~75_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~136_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~75_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~12 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~13_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~12_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout  & (\EXECUTE_inst1|ULA_inst1|Mux7~12_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[24]~11_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[24]~24_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~12_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~13 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~14 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~14_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~2_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout )) # (!\EXECUTE_inst1|ULA_inst1|Mux7~2_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~13_combout )))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|ShiftRight1~118_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~2_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux7~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~14 .lut_mask = 16'hE5E0;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~15 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~15_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux7~14_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~14_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux7~11_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux7~17_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux7~14_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~11_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~17_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux7~14_combout ),
	.datad(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~15 .lut_mask = 16'hF838;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux7~16 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux7~16_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~3_combout  & \EXECUTE_inst1|ULA_inst1|Mux7~15_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux7~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux7~16 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux6~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux6~9_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~3_combout  & \EXECUTE_inst1|ULA_inst1|Mux6~8_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux6~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux6~9 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux5~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux5~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~3_combout  & \EXECUTE_inst1|ULA_inst1|Mux5~10_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux5~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux5~11 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux4~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux4~10_combout  = (\EXECUTE_inst1|ULA_inst1|Mux7~3_combout  & \EXECUTE_inst1|ULA_inst1|Mux4~9_combout )

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux7~3_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux4~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux4~10 .lut_mask = 16'h8888;
defparam \EXECUTE_inst1|ULA_inst1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|aux_OUT~141 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout  = \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout  $ (((\ID_EX_inst1|reg1_out [28] & !\ID_EX_inst1|OrigAluA_EX~regout )))

	.dataa(\ID_EX_inst1|reg1_out [28]),
	.datab(\ID_EX_inst1|OrigAluA_EX~regout ),
	.datac(\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~141 .lut_mask = 16'hD2D2;
defparam \EXECUTE_inst1|ULA_inst1|aux_OUT~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~8 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~8_combout  = (\EXECUTE_inst1|ULA_inst1|Mux3~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~6_combout  & ((\EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~6_combout  & 
// (\EXECUTE_inst1|ULA_inst1|Mux3~5_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~7_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux3~5_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|aux_OUT~141_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~7_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~8 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~9 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~9_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & ((\EXECUTE_inst1|ULA_inst1|Mux3~8_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux3~8_combout  & 
// (\EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout )))) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2] & (((\EXECUTE_inst1|ULA_inst1|Mux3~8_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|ShiftRight1~143_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[31]~17_combout ),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux3~8_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~9 .lut_mask = 16'hCFA0;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~10 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~10_combout  = (\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3] & (((!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1] & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0])) # (!\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out 
// [2])))

	.dataa(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.datab(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [1]),
	.datac(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [0]),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [2]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~10 .lut_mask = 16'h02AA;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~11 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~11_combout  = (\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & ((\EXECUTE_inst1|ULA_inst1|Add2~87_combout ))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~10_combout  & 
// (!\EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout )))) # (!\EXECUTE_inst1|ULA_inst1|Mux28~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ))))

	.dataa(\EXECUTE_inst1|ULA_inst1|aux_OUT~142_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Add2~87_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux28~9_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~11 .lut_mask = 16'hCF50;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~12 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~12_combout  = (\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~11_combout ) # ((\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout  & \EXECUTE_inst1|ULA_inst1|Mux0~13_combout )))) # 
// (!\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout  & (\EXECUTE_inst1|ULA_inst1|Mux3~11_combout  & ((\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ) # (!\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ))))

	.dataa(\EXECUTE_inst1|wire_MUXA_to_ULA[28]~7_combout ),
	.datab(\EXECUTE_inst1|wire_MUXB_to_ULA[28]~20_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~11_combout ),
	.datad(\EXECUTE_inst1|ULA_inst1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~12 .lut_mask = 16'hE8F0;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \EXECUTE_inst1|ULA_inst1|Mux3~13 (
// Equation(s):
// \EXECUTE_inst1|ULA_inst1|Mux3~13_combout  = (\EXECUTE_inst1|ULA_inst1|Mux3~9_combout  & ((\EXECUTE_inst1|ULA_inst1|Mux3~10_combout ) # ((\EXECUTE_inst1|ULA_inst1|Mux3~12_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3])))) # 
// (!\EXECUTE_inst1|ULA_inst1|Mux3~9_combout  & (((\EXECUTE_inst1|ULA_inst1|Mux3~12_combout  & !\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]))))

	.dataa(\EXECUTE_inst1|ULA_inst1|Mux3~9_combout ),
	.datab(\EXECUTE_inst1|ULA_inst1|Mux3~10_combout ),
	.datac(\EXECUTE_inst1|ULA_inst1|Mux3~12_combout ),
	.datad(\EXECUTE_inst1|ControleULA_inst1|ALUctrl_out [3]),
	.cin(gnd),
	.combout(\EXECUTE_inst1|ULA_inst1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXECUTE_inst1|ULA_inst1|Mux3~13 .lut_mask = 16'h88F8;
defparam \EXECUTE_inst1|ULA_inst1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[16] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [16]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux26~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[5]~5 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[5]~5_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [16])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [16]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[5]~5 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[18] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [18]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux24~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[7]~7 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[7]~7_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [18])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [18]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[7]~7 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[20] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [20]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux22~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[9]~9 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[9]~9_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [20])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout  
// & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [20]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[9]~9 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[22] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [22]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux20~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[11]~11 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[11]~11_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [22])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [22]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[11]~11 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[24] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [24]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux18~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[13]~13 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[13]~13_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [24])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [24]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[13]~13 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[26] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [26]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux16~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[15]~15 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[15]~15_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [26])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [26]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[15]~15 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[28] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [28]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux14~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[17]~17 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[17]~17_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [28])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [28]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[17]~17 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[30] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [30]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux12~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[19]~19 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[19]~19_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [30])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [30]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[19]~19 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[34] (
	.clk(\clk~combout ),
	.datain(\WRITEBACK_inst1|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [34]));

cycloneii_ram_block \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\MEM_WB_inst1|EscreveReg_WB~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WRITEBACK_inst1|Mux8~0_combout }),
	.portaaddr({\MEM_WB_inst1|rdOut_out [4],\MEM_WB_inst1|rdOut_out [3],\MEM_WB_inst1|rdOut_out [2],\MEM_WB_inst1|rdOut_out [1],\MEM_WB_inst1|rdOut_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23],\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22],
\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \DECODE_inst1|Breg_inst1|r1[23]~23 (
// Equation(s):
// \DECODE_inst1|Breg_inst1|r1[23]~23_combout  = (!\DECODE_inst1|Breg_inst1|Equal0~1_combout  & ((\DECODE_inst1|Breg_inst1|registrador~41_combout  & (\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [34])) # (!\DECODE_inst1|Breg_inst1|registrador~41_combout 
//  & ((\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout )))))

	.dataa(\DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass [34]),
	.datab(\DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(\DECODE_inst1|Breg_inst1|registrador~41_combout ),
	.datad(\DECODE_inst1|Breg_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODE_inst1|Breg_inst1|r1[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DECODE_inst1|Breg_inst1|r1[23]~23 .lut_mask = 16'h00AC;
defparam \DECODE_inst1|Breg_inst1|r1[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \PC_4[0]~I (
	.datain(\FETCH_inst1|PC_inst1|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[0]));
// synopsys translate_off
defparam \PC_4[0]~I .input_async_reset = "none";
defparam \PC_4[0]~I .input_power_up = "low";
defparam \PC_4[0]~I .input_register_mode = "none";
defparam \PC_4[0]~I .input_sync_reset = "none";
defparam \PC_4[0]~I .oe_async_reset = "none";
defparam \PC_4[0]~I .oe_power_up = "low";
defparam \PC_4[0]~I .oe_register_mode = "none";
defparam \PC_4[0]~I .oe_sync_reset = "none";
defparam \PC_4[0]~I .operation_mode = "output";
defparam \PC_4[0]~I .output_async_reset = "none";
defparam \PC_4[0]~I .output_power_up = "low";
defparam \PC_4[0]~I .output_register_mode = "none";
defparam \PC_4[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[1]~I (
	.datain(\FETCH_inst1|PC_inst1|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[1]));
// synopsys translate_off
defparam \PC_4[1]~I .input_async_reset = "none";
defparam \PC_4[1]~I .input_power_up = "low";
defparam \PC_4[1]~I .input_register_mode = "none";
defparam \PC_4[1]~I .input_sync_reset = "none";
defparam \PC_4[1]~I .oe_async_reset = "none";
defparam \PC_4[1]~I .oe_power_up = "low";
defparam \PC_4[1]~I .oe_register_mode = "none";
defparam \PC_4[1]~I .oe_sync_reset = "none";
defparam \PC_4[1]~I .operation_mode = "output";
defparam \PC_4[1]~I .output_async_reset = "none";
defparam \PC_4[1]~I .output_power_up = "low";
defparam \PC_4[1]~I .output_register_mode = "none";
defparam \PC_4[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[2]~I (
	.datain(\FETCH_inst1|PC_4[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[2]));
// synopsys translate_off
defparam \PC_4[2]~I .input_async_reset = "none";
defparam \PC_4[2]~I .input_power_up = "low";
defparam \PC_4[2]~I .input_register_mode = "none";
defparam \PC_4[2]~I .input_sync_reset = "none";
defparam \PC_4[2]~I .oe_async_reset = "none";
defparam \PC_4[2]~I .oe_power_up = "low";
defparam \PC_4[2]~I .oe_register_mode = "none";
defparam \PC_4[2]~I .oe_sync_reset = "none";
defparam \PC_4[2]~I .operation_mode = "output";
defparam \PC_4[2]~I .output_async_reset = "none";
defparam \PC_4[2]~I .output_power_up = "low";
defparam \PC_4[2]~I .output_register_mode = "none";
defparam \PC_4[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[3]~I (
	.datain(\FETCH_inst1|PC_4[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[3]));
// synopsys translate_off
defparam \PC_4[3]~I .input_async_reset = "none";
defparam \PC_4[3]~I .input_power_up = "low";
defparam \PC_4[3]~I .input_register_mode = "none";
defparam \PC_4[3]~I .input_sync_reset = "none";
defparam \PC_4[3]~I .oe_async_reset = "none";
defparam \PC_4[3]~I .oe_power_up = "low";
defparam \PC_4[3]~I .oe_register_mode = "none";
defparam \PC_4[3]~I .oe_sync_reset = "none";
defparam \PC_4[3]~I .operation_mode = "output";
defparam \PC_4[3]~I .output_async_reset = "none";
defparam \PC_4[3]~I .output_power_up = "low";
defparam \PC_4[3]~I .output_register_mode = "none";
defparam \PC_4[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[4]~I (
	.datain(\FETCH_inst1|PC_4[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[4]));
// synopsys translate_off
defparam \PC_4[4]~I .input_async_reset = "none";
defparam \PC_4[4]~I .input_power_up = "low";
defparam \PC_4[4]~I .input_register_mode = "none";
defparam \PC_4[4]~I .input_sync_reset = "none";
defparam \PC_4[4]~I .oe_async_reset = "none";
defparam \PC_4[4]~I .oe_power_up = "low";
defparam \PC_4[4]~I .oe_register_mode = "none";
defparam \PC_4[4]~I .oe_sync_reset = "none";
defparam \PC_4[4]~I .operation_mode = "output";
defparam \PC_4[4]~I .output_async_reset = "none";
defparam \PC_4[4]~I .output_power_up = "low";
defparam \PC_4[4]~I .output_register_mode = "none";
defparam \PC_4[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[5]~I (
	.datain(\FETCH_inst1|PC_4[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[5]));
// synopsys translate_off
defparam \PC_4[5]~I .input_async_reset = "none";
defparam \PC_4[5]~I .input_power_up = "low";
defparam \PC_4[5]~I .input_register_mode = "none";
defparam \PC_4[5]~I .input_sync_reset = "none";
defparam \PC_4[5]~I .oe_async_reset = "none";
defparam \PC_4[5]~I .oe_power_up = "low";
defparam \PC_4[5]~I .oe_register_mode = "none";
defparam \PC_4[5]~I .oe_sync_reset = "none";
defparam \PC_4[5]~I .operation_mode = "output";
defparam \PC_4[5]~I .output_async_reset = "none";
defparam \PC_4[5]~I .output_power_up = "low";
defparam \PC_4[5]~I .output_register_mode = "none";
defparam \PC_4[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[6]~I (
	.datain(\FETCH_inst1|PC_4[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[6]));
// synopsys translate_off
defparam \PC_4[6]~I .input_async_reset = "none";
defparam \PC_4[6]~I .input_power_up = "low";
defparam \PC_4[6]~I .input_register_mode = "none";
defparam \PC_4[6]~I .input_sync_reset = "none";
defparam \PC_4[6]~I .oe_async_reset = "none";
defparam \PC_4[6]~I .oe_power_up = "low";
defparam \PC_4[6]~I .oe_register_mode = "none";
defparam \PC_4[6]~I .oe_sync_reset = "none";
defparam \PC_4[6]~I .operation_mode = "output";
defparam \PC_4[6]~I .output_async_reset = "none";
defparam \PC_4[6]~I .output_power_up = "low";
defparam \PC_4[6]~I .output_register_mode = "none";
defparam \PC_4[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[7]~I (
	.datain(\FETCH_inst1|PC_4[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[7]));
// synopsys translate_off
defparam \PC_4[7]~I .input_async_reset = "none";
defparam \PC_4[7]~I .input_power_up = "low";
defparam \PC_4[7]~I .input_register_mode = "none";
defparam \PC_4[7]~I .input_sync_reset = "none";
defparam \PC_4[7]~I .oe_async_reset = "none";
defparam \PC_4[7]~I .oe_power_up = "low";
defparam \PC_4[7]~I .oe_register_mode = "none";
defparam \PC_4[7]~I .oe_sync_reset = "none";
defparam \PC_4[7]~I .operation_mode = "output";
defparam \PC_4[7]~I .output_async_reset = "none";
defparam \PC_4[7]~I .output_power_up = "low";
defparam \PC_4[7]~I .output_register_mode = "none";
defparam \PC_4[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[8]~I (
	.datain(\FETCH_inst1|PC_4[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[8]));
// synopsys translate_off
defparam \PC_4[8]~I .input_async_reset = "none";
defparam \PC_4[8]~I .input_power_up = "low";
defparam \PC_4[8]~I .input_register_mode = "none";
defparam \PC_4[8]~I .input_sync_reset = "none";
defparam \PC_4[8]~I .oe_async_reset = "none";
defparam \PC_4[8]~I .oe_power_up = "low";
defparam \PC_4[8]~I .oe_register_mode = "none";
defparam \PC_4[8]~I .oe_sync_reset = "none";
defparam \PC_4[8]~I .operation_mode = "output";
defparam \PC_4[8]~I .output_async_reset = "none";
defparam \PC_4[8]~I .output_power_up = "low";
defparam \PC_4[8]~I .output_register_mode = "none";
defparam \PC_4[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[9]~I (
	.datain(\FETCH_inst1|PC_4[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[9]));
// synopsys translate_off
defparam \PC_4[9]~I .input_async_reset = "none";
defparam \PC_4[9]~I .input_power_up = "low";
defparam \PC_4[9]~I .input_register_mode = "none";
defparam \PC_4[9]~I .input_sync_reset = "none";
defparam \PC_4[9]~I .oe_async_reset = "none";
defparam \PC_4[9]~I .oe_power_up = "low";
defparam \PC_4[9]~I .oe_register_mode = "none";
defparam \PC_4[9]~I .oe_sync_reset = "none";
defparam \PC_4[9]~I .operation_mode = "output";
defparam \PC_4[9]~I .output_async_reset = "none";
defparam \PC_4[9]~I .output_power_up = "low";
defparam \PC_4[9]~I .output_register_mode = "none";
defparam \PC_4[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[10]~I (
	.datain(\FETCH_inst1|PC_4[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[10]));
// synopsys translate_off
defparam \PC_4[10]~I .input_async_reset = "none";
defparam \PC_4[10]~I .input_power_up = "low";
defparam \PC_4[10]~I .input_register_mode = "none";
defparam \PC_4[10]~I .input_sync_reset = "none";
defparam \PC_4[10]~I .oe_async_reset = "none";
defparam \PC_4[10]~I .oe_power_up = "low";
defparam \PC_4[10]~I .oe_register_mode = "none";
defparam \PC_4[10]~I .oe_sync_reset = "none";
defparam \PC_4[10]~I .operation_mode = "output";
defparam \PC_4[10]~I .output_async_reset = "none";
defparam \PC_4[10]~I .output_power_up = "low";
defparam \PC_4[10]~I .output_register_mode = "none";
defparam \PC_4[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[11]~I (
	.datain(\FETCH_inst1|PC_4[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[11]));
// synopsys translate_off
defparam \PC_4[11]~I .input_async_reset = "none";
defparam \PC_4[11]~I .input_power_up = "low";
defparam \PC_4[11]~I .input_register_mode = "none";
defparam \PC_4[11]~I .input_sync_reset = "none";
defparam \PC_4[11]~I .oe_async_reset = "none";
defparam \PC_4[11]~I .oe_power_up = "low";
defparam \PC_4[11]~I .oe_register_mode = "none";
defparam \PC_4[11]~I .oe_sync_reset = "none";
defparam \PC_4[11]~I .operation_mode = "output";
defparam \PC_4[11]~I .output_async_reset = "none";
defparam \PC_4[11]~I .output_power_up = "low";
defparam \PC_4[11]~I .output_register_mode = "none";
defparam \PC_4[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[12]~I (
	.datain(\FETCH_inst1|PC_4[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[12]));
// synopsys translate_off
defparam \PC_4[12]~I .input_async_reset = "none";
defparam \PC_4[12]~I .input_power_up = "low";
defparam \PC_4[12]~I .input_register_mode = "none";
defparam \PC_4[12]~I .input_sync_reset = "none";
defparam \PC_4[12]~I .oe_async_reset = "none";
defparam \PC_4[12]~I .oe_power_up = "low";
defparam \PC_4[12]~I .oe_register_mode = "none";
defparam \PC_4[12]~I .oe_sync_reset = "none";
defparam \PC_4[12]~I .operation_mode = "output";
defparam \PC_4[12]~I .output_async_reset = "none";
defparam \PC_4[12]~I .output_power_up = "low";
defparam \PC_4[12]~I .output_register_mode = "none";
defparam \PC_4[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[13]~I (
	.datain(\FETCH_inst1|PC_4[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[13]));
// synopsys translate_off
defparam \PC_4[13]~I .input_async_reset = "none";
defparam \PC_4[13]~I .input_power_up = "low";
defparam \PC_4[13]~I .input_register_mode = "none";
defparam \PC_4[13]~I .input_sync_reset = "none";
defparam \PC_4[13]~I .oe_async_reset = "none";
defparam \PC_4[13]~I .oe_power_up = "low";
defparam \PC_4[13]~I .oe_register_mode = "none";
defparam \PC_4[13]~I .oe_sync_reset = "none";
defparam \PC_4[13]~I .operation_mode = "output";
defparam \PC_4[13]~I .output_async_reset = "none";
defparam \PC_4[13]~I .output_power_up = "low";
defparam \PC_4[13]~I .output_register_mode = "none";
defparam \PC_4[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[14]~I (
	.datain(\FETCH_inst1|PC_4[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[14]));
// synopsys translate_off
defparam \PC_4[14]~I .input_async_reset = "none";
defparam \PC_4[14]~I .input_power_up = "low";
defparam \PC_4[14]~I .input_register_mode = "none";
defparam \PC_4[14]~I .input_sync_reset = "none";
defparam \PC_4[14]~I .oe_async_reset = "none";
defparam \PC_4[14]~I .oe_power_up = "low";
defparam \PC_4[14]~I .oe_register_mode = "none";
defparam \PC_4[14]~I .oe_sync_reset = "none";
defparam \PC_4[14]~I .operation_mode = "output";
defparam \PC_4[14]~I .output_async_reset = "none";
defparam \PC_4[14]~I .output_power_up = "low";
defparam \PC_4[14]~I .output_register_mode = "none";
defparam \PC_4[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[15]~I (
	.datain(\FETCH_inst1|PC_4[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[15]));
// synopsys translate_off
defparam \PC_4[15]~I .input_async_reset = "none";
defparam \PC_4[15]~I .input_power_up = "low";
defparam \PC_4[15]~I .input_register_mode = "none";
defparam \PC_4[15]~I .input_sync_reset = "none";
defparam \PC_4[15]~I .oe_async_reset = "none";
defparam \PC_4[15]~I .oe_power_up = "low";
defparam \PC_4[15]~I .oe_register_mode = "none";
defparam \PC_4[15]~I .oe_sync_reset = "none";
defparam \PC_4[15]~I .operation_mode = "output";
defparam \PC_4[15]~I .output_async_reset = "none";
defparam \PC_4[15]~I .output_power_up = "low";
defparam \PC_4[15]~I .output_register_mode = "none";
defparam \PC_4[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[16]~I (
	.datain(\FETCH_inst1|PC_4[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[16]));
// synopsys translate_off
defparam \PC_4[16]~I .input_async_reset = "none";
defparam \PC_4[16]~I .input_power_up = "low";
defparam \PC_4[16]~I .input_register_mode = "none";
defparam \PC_4[16]~I .input_sync_reset = "none";
defparam \PC_4[16]~I .oe_async_reset = "none";
defparam \PC_4[16]~I .oe_power_up = "low";
defparam \PC_4[16]~I .oe_register_mode = "none";
defparam \PC_4[16]~I .oe_sync_reset = "none";
defparam \PC_4[16]~I .operation_mode = "output";
defparam \PC_4[16]~I .output_async_reset = "none";
defparam \PC_4[16]~I .output_power_up = "low";
defparam \PC_4[16]~I .output_register_mode = "none";
defparam \PC_4[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[17]~I (
	.datain(\FETCH_inst1|PC_4[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[17]));
// synopsys translate_off
defparam \PC_4[17]~I .input_async_reset = "none";
defparam \PC_4[17]~I .input_power_up = "low";
defparam \PC_4[17]~I .input_register_mode = "none";
defparam \PC_4[17]~I .input_sync_reset = "none";
defparam \PC_4[17]~I .oe_async_reset = "none";
defparam \PC_4[17]~I .oe_power_up = "low";
defparam \PC_4[17]~I .oe_register_mode = "none";
defparam \PC_4[17]~I .oe_sync_reset = "none";
defparam \PC_4[17]~I .operation_mode = "output";
defparam \PC_4[17]~I .output_async_reset = "none";
defparam \PC_4[17]~I .output_power_up = "low";
defparam \PC_4[17]~I .output_register_mode = "none";
defparam \PC_4[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[18]~I (
	.datain(\FETCH_inst1|PC_4[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[18]));
// synopsys translate_off
defparam \PC_4[18]~I .input_async_reset = "none";
defparam \PC_4[18]~I .input_power_up = "low";
defparam \PC_4[18]~I .input_register_mode = "none";
defparam \PC_4[18]~I .input_sync_reset = "none";
defparam \PC_4[18]~I .oe_async_reset = "none";
defparam \PC_4[18]~I .oe_power_up = "low";
defparam \PC_4[18]~I .oe_register_mode = "none";
defparam \PC_4[18]~I .oe_sync_reset = "none";
defparam \PC_4[18]~I .operation_mode = "output";
defparam \PC_4[18]~I .output_async_reset = "none";
defparam \PC_4[18]~I .output_power_up = "low";
defparam \PC_4[18]~I .output_register_mode = "none";
defparam \PC_4[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[19]~I (
	.datain(\FETCH_inst1|PC_4[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[19]));
// synopsys translate_off
defparam \PC_4[19]~I .input_async_reset = "none";
defparam \PC_4[19]~I .input_power_up = "low";
defparam \PC_4[19]~I .input_register_mode = "none";
defparam \PC_4[19]~I .input_sync_reset = "none";
defparam \PC_4[19]~I .oe_async_reset = "none";
defparam \PC_4[19]~I .oe_power_up = "low";
defparam \PC_4[19]~I .oe_register_mode = "none";
defparam \PC_4[19]~I .oe_sync_reset = "none";
defparam \PC_4[19]~I .operation_mode = "output";
defparam \PC_4[19]~I .output_async_reset = "none";
defparam \PC_4[19]~I .output_power_up = "low";
defparam \PC_4[19]~I .output_register_mode = "none";
defparam \PC_4[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[20]~I (
	.datain(\FETCH_inst1|PC_4[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[20]));
// synopsys translate_off
defparam \PC_4[20]~I .input_async_reset = "none";
defparam \PC_4[20]~I .input_power_up = "low";
defparam \PC_4[20]~I .input_register_mode = "none";
defparam \PC_4[20]~I .input_sync_reset = "none";
defparam \PC_4[20]~I .oe_async_reset = "none";
defparam \PC_4[20]~I .oe_power_up = "low";
defparam \PC_4[20]~I .oe_register_mode = "none";
defparam \PC_4[20]~I .oe_sync_reset = "none";
defparam \PC_4[20]~I .operation_mode = "output";
defparam \PC_4[20]~I .output_async_reset = "none";
defparam \PC_4[20]~I .output_power_up = "low";
defparam \PC_4[20]~I .output_register_mode = "none";
defparam \PC_4[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[21]~I (
	.datain(\FETCH_inst1|PC_4[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[21]));
// synopsys translate_off
defparam \PC_4[21]~I .input_async_reset = "none";
defparam \PC_4[21]~I .input_power_up = "low";
defparam \PC_4[21]~I .input_register_mode = "none";
defparam \PC_4[21]~I .input_sync_reset = "none";
defparam \PC_4[21]~I .oe_async_reset = "none";
defparam \PC_4[21]~I .oe_power_up = "low";
defparam \PC_4[21]~I .oe_register_mode = "none";
defparam \PC_4[21]~I .oe_sync_reset = "none";
defparam \PC_4[21]~I .operation_mode = "output";
defparam \PC_4[21]~I .output_async_reset = "none";
defparam \PC_4[21]~I .output_power_up = "low";
defparam \PC_4[21]~I .output_register_mode = "none";
defparam \PC_4[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[22]~I (
	.datain(\FETCH_inst1|PC_4[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[22]));
// synopsys translate_off
defparam \PC_4[22]~I .input_async_reset = "none";
defparam \PC_4[22]~I .input_power_up = "low";
defparam \PC_4[22]~I .input_register_mode = "none";
defparam \PC_4[22]~I .input_sync_reset = "none";
defparam \PC_4[22]~I .oe_async_reset = "none";
defparam \PC_4[22]~I .oe_power_up = "low";
defparam \PC_4[22]~I .oe_register_mode = "none";
defparam \PC_4[22]~I .oe_sync_reset = "none";
defparam \PC_4[22]~I .operation_mode = "output";
defparam \PC_4[22]~I .output_async_reset = "none";
defparam \PC_4[22]~I .output_power_up = "low";
defparam \PC_4[22]~I .output_register_mode = "none";
defparam \PC_4[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[23]~I (
	.datain(\FETCH_inst1|PC_4[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[23]));
// synopsys translate_off
defparam \PC_4[23]~I .input_async_reset = "none";
defparam \PC_4[23]~I .input_power_up = "low";
defparam \PC_4[23]~I .input_register_mode = "none";
defparam \PC_4[23]~I .input_sync_reset = "none";
defparam \PC_4[23]~I .oe_async_reset = "none";
defparam \PC_4[23]~I .oe_power_up = "low";
defparam \PC_4[23]~I .oe_register_mode = "none";
defparam \PC_4[23]~I .oe_sync_reset = "none";
defparam \PC_4[23]~I .operation_mode = "output";
defparam \PC_4[23]~I .output_async_reset = "none";
defparam \PC_4[23]~I .output_power_up = "low";
defparam \PC_4[23]~I .output_register_mode = "none";
defparam \PC_4[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[24]~I (
	.datain(\FETCH_inst1|PC_4[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[24]));
// synopsys translate_off
defparam \PC_4[24]~I .input_async_reset = "none";
defparam \PC_4[24]~I .input_power_up = "low";
defparam \PC_4[24]~I .input_register_mode = "none";
defparam \PC_4[24]~I .input_sync_reset = "none";
defparam \PC_4[24]~I .oe_async_reset = "none";
defparam \PC_4[24]~I .oe_power_up = "low";
defparam \PC_4[24]~I .oe_register_mode = "none";
defparam \PC_4[24]~I .oe_sync_reset = "none";
defparam \PC_4[24]~I .operation_mode = "output";
defparam \PC_4[24]~I .output_async_reset = "none";
defparam \PC_4[24]~I .output_power_up = "low";
defparam \PC_4[24]~I .output_register_mode = "none";
defparam \PC_4[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[25]~I (
	.datain(\FETCH_inst1|PC_4[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[25]));
// synopsys translate_off
defparam \PC_4[25]~I .input_async_reset = "none";
defparam \PC_4[25]~I .input_power_up = "low";
defparam \PC_4[25]~I .input_register_mode = "none";
defparam \PC_4[25]~I .input_sync_reset = "none";
defparam \PC_4[25]~I .oe_async_reset = "none";
defparam \PC_4[25]~I .oe_power_up = "low";
defparam \PC_4[25]~I .oe_register_mode = "none";
defparam \PC_4[25]~I .oe_sync_reset = "none";
defparam \PC_4[25]~I .operation_mode = "output";
defparam \PC_4[25]~I .output_async_reset = "none";
defparam \PC_4[25]~I .output_power_up = "low";
defparam \PC_4[25]~I .output_register_mode = "none";
defparam \PC_4[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[26]~I (
	.datain(\FETCH_inst1|PC_4[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[26]));
// synopsys translate_off
defparam \PC_4[26]~I .input_async_reset = "none";
defparam \PC_4[26]~I .input_power_up = "low";
defparam \PC_4[26]~I .input_register_mode = "none";
defparam \PC_4[26]~I .input_sync_reset = "none";
defparam \PC_4[26]~I .oe_async_reset = "none";
defparam \PC_4[26]~I .oe_power_up = "low";
defparam \PC_4[26]~I .oe_register_mode = "none";
defparam \PC_4[26]~I .oe_sync_reset = "none";
defparam \PC_4[26]~I .operation_mode = "output";
defparam \PC_4[26]~I .output_async_reset = "none";
defparam \PC_4[26]~I .output_power_up = "low";
defparam \PC_4[26]~I .output_register_mode = "none";
defparam \PC_4[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[27]~I (
	.datain(\FETCH_inst1|PC_4[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[27]));
// synopsys translate_off
defparam \PC_4[27]~I .input_async_reset = "none";
defparam \PC_4[27]~I .input_power_up = "low";
defparam \PC_4[27]~I .input_register_mode = "none";
defparam \PC_4[27]~I .input_sync_reset = "none";
defparam \PC_4[27]~I .oe_async_reset = "none";
defparam \PC_4[27]~I .oe_power_up = "low";
defparam \PC_4[27]~I .oe_register_mode = "none";
defparam \PC_4[27]~I .oe_sync_reset = "none";
defparam \PC_4[27]~I .operation_mode = "output";
defparam \PC_4[27]~I .output_async_reset = "none";
defparam \PC_4[27]~I .output_power_up = "low";
defparam \PC_4[27]~I .output_register_mode = "none";
defparam \PC_4[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[28]~I (
	.datain(\FETCH_inst1|PC_4[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[28]));
// synopsys translate_off
defparam \PC_4[28]~I .input_async_reset = "none";
defparam \PC_4[28]~I .input_power_up = "low";
defparam \PC_4[28]~I .input_register_mode = "none";
defparam \PC_4[28]~I .input_sync_reset = "none";
defparam \PC_4[28]~I .oe_async_reset = "none";
defparam \PC_4[28]~I .oe_power_up = "low";
defparam \PC_4[28]~I .oe_register_mode = "none";
defparam \PC_4[28]~I .oe_sync_reset = "none";
defparam \PC_4[28]~I .operation_mode = "output";
defparam \PC_4[28]~I .output_async_reset = "none";
defparam \PC_4[28]~I .output_power_up = "low";
defparam \PC_4[28]~I .output_register_mode = "none";
defparam \PC_4[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[29]~I (
	.datain(\FETCH_inst1|PC_4[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[29]));
// synopsys translate_off
defparam \PC_4[29]~I .input_async_reset = "none";
defparam \PC_4[29]~I .input_power_up = "low";
defparam \PC_4[29]~I .input_register_mode = "none";
defparam \PC_4[29]~I .input_sync_reset = "none";
defparam \PC_4[29]~I .oe_async_reset = "none";
defparam \PC_4[29]~I .oe_power_up = "low";
defparam \PC_4[29]~I .oe_register_mode = "none";
defparam \PC_4[29]~I .oe_sync_reset = "none";
defparam \PC_4[29]~I .operation_mode = "output";
defparam \PC_4[29]~I .output_async_reset = "none";
defparam \PC_4[29]~I .output_power_up = "low";
defparam \PC_4[29]~I .output_register_mode = "none";
defparam \PC_4[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[30]~I (
	.datain(\FETCH_inst1|PC_4[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[30]));
// synopsys translate_off
defparam \PC_4[30]~I .input_async_reset = "none";
defparam \PC_4[30]~I .input_power_up = "low";
defparam \PC_4[30]~I .input_register_mode = "none";
defparam \PC_4[30]~I .input_sync_reset = "none";
defparam \PC_4[30]~I .oe_async_reset = "none";
defparam \PC_4[30]~I .oe_power_up = "low";
defparam \PC_4[30]~I .oe_register_mode = "none";
defparam \PC_4[30]~I .oe_sync_reset = "none";
defparam \PC_4[30]~I .operation_mode = "output";
defparam \PC_4[30]~I .output_async_reset = "none";
defparam \PC_4[30]~I .output_power_up = "low";
defparam \PC_4[30]~I .output_register_mode = "none";
defparam \PC_4[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PC_4[31]~I (
	.datain(\FETCH_inst1|PC_4[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_4[31]));
// synopsys translate_off
defparam \PC_4[31]~I .input_async_reset = "none";
defparam \PC_4[31]~I .input_power_up = "low";
defparam \PC_4[31]~I .input_register_mode = "none";
defparam \PC_4[31]~I .input_sync_reset = "none";
defparam \PC_4[31]~I .oe_async_reset = "none";
defparam \PC_4[31]~I .oe_power_up = "low";
defparam \PC_4[31]~I .oe_register_mode = "none";
defparam \PC_4[31]~I .oe_sync_reset = "none";
defparam \PC_4[31]~I .operation_mode = "output";
defparam \PC_4[31]~I .output_async_reset = "none";
defparam \PC_4[31]~I .output_power_up = "low";
defparam \PC_4[31]~I .output_register_mode = "none";
defparam \PC_4[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[0]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[0]));
// synopsys translate_off
defparam \instrucao[0]~I .input_async_reset = "none";
defparam \instrucao[0]~I .input_power_up = "low";
defparam \instrucao[0]~I .input_register_mode = "none";
defparam \instrucao[0]~I .input_sync_reset = "none";
defparam \instrucao[0]~I .oe_async_reset = "none";
defparam \instrucao[0]~I .oe_power_up = "low";
defparam \instrucao[0]~I .oe_register_mode = "none";
defparam \instrucao[0]~I .oe_sync_reset = "none";
defparam \instrucao[0]~I .operation_mode = "output";
defparam \instrucao[0]~I .output_async_reset = "none";
defparam \instrucao[0]~I .output_power_up = "low";
defparam \instrucao[0]~I .output_register_mode = "none";
defparam \instrucao[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[1]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[1]));
// synopsys translate_off
defparam \instrucao[1]~I .input_async_reset = "none";
defparam \instrucao[1]~I .input_power_up = "low";
defparam \instrucao[1]~I .input_register_mode = "none";
defparam \instrucao[1]~I .input_sync_reset = "none";
defparam \instrucao[1]~I .oe_async_reset = "none";
defparam \instrucao[1]~I .oe_power_up = "low";
defparam \instrucao[1]~I .oe_register_mode = "none";
defparam \instrucao[1]~I .oe_sync_reset = "none";
defparam \instrucao[1]~I .operation_mode = "output";
defparam \instrucao[1]~I .output_async_reset = "none";
defparam \instrucao[1]~I .output_power_up = "low";
defparam \instrucao[1]~I .output_register_mode = "none";
defparam \instrucao[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[2]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[2]));
// synopsys translate_off
defparam \instrucao[2]~I .input_async_reset = "none";
defparam \instrucao[2]~I .input_power_up = "low";
defparam \instrucao[2]~I .input_register_mode = "none";
defparam \instrucao[2]~I .input_sync_reset = "none";
defparam \instrucao[2]~I .oe_async_reset = "none";
defparam \instrucao[2]~I .oe_power_up = "low";
defparam \instrucao[2]~I .oe_register_mode = "none";
defparam \instrucao[2]~I .oe_sync_reset = "none";
defparam \instrucao[2]~I .operation_mode = "output";
defparam \instrucao[2]~I .output_async_reset = "none";
defparam \instrucao[2]~I .output_power_up = "low";
defparam \instrucao[2]~I .output_register_mode = "none";
defparam \instrucao[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[3]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[3]));
// synopsys translate_off
defparam \instrucao[3]~I .input_async_reset = "none";
defparam \instrucao[3]~I .input_power_up = "low";
defparam \instrucao[3]~I .input_register_mode = "none";
defparam \instrucao[3]~I .input_sync_reset = "none";
defparam \instrucao[3]~I .oe_async_reset = "none";
defparam \instrucao[3]~I .oe_power_up = "low";
defparam \instrucao[3]~I .oe_register_mode = "none";
defparam \instrucao[3]~I .oe_sync_reset = "none";
defparam \instrucao[3]~I .operation_mode = "output";
defparam \instrucao[3]~I .output_async_reset = "none";
defparam \instrucao[3]~I .output_power_up = "low";
defparam \instrucao[3]~I .output_register_mode = "none";
defparam \instrucao[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[4]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[4]));
// synopsys translate_off
defparam \instrucao[4]~I .input_async_reset = "none";
defparam \instrucao[4]~I .input_power_up = "low";
defparam \instrucao[4]~I .input_register_mode = "none";
defparam \instrucao[4]~I .input_sync_reset = "none";
defparam \instrucao[4]~I .oe_async_reset = "none";
defparam \instrucao[4]~I .oe_power_up = "low";
defparam \instrucao[4]~I .oe_register_mode = "none";
defparam \instrucao[4]~I .oe_sync_reset = "none";
defparam \instrucao[4]~I .operation_mode = "output";
defparam \instrucao[4]~I .output_async_reset = "none";
defparam \instrucao[4]~I .output_power_up = "low";
defparam \instrucao[4]~I .output_register_mode = "none";
defparam \instrucao[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[5]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[5]));
// synopsys translate_off
defparam \instrucao[5]~I .input_async_reset = "none";
defparam \instrucao[5]~I .input_power_up = "low";
defparam \instrucao[5]~I .input_register_mode = "none";
defparam \instrucao[5]~I .input_sync_reset = "none";
defparam \instrucao[5]~I .oe_async_reset = "none";
defparam \instrucao[5]~I .oe_power_up = "low";
defparam \instrucao[5]~I .oe_register_mode = "none";
defparam \instrucao[5]~I .oe_sync_reset = "none";
defparam \instrucao[5]~I .operation_mode = "output";
defparam \instrucao[5]~I .output_async_reset = "none";
defparam \instrucao[5]~I .output_power_up = "low";
defparam \instrucao[5]~I .output_register_mode = "none";
defparam \instrucao[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[6]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[6]));
// synopsys translate_off
defparam \instrucao[6]~I .input_async_reset = "none";
defparam \instrucao[6]~I .input_power_up = "low";
defparam \instrucao[6]~I .input_register_mode = "none";
defparam \instrucao[6]~I .input_sync_reset = "none";
defparam \instrucao[6]~I .oe_async_reset = "none";
defparam \instrucao[6]~I .oe_power_up = "low";
defparam \instrucao[6]~I .oe_register_mode = "none";
defparam \instrucao[6]~I .oe_sync_reset = "none";
defparam \instrucao[6]~I .operation_mode = "output";
defparam \instrucao[6]~I .output_async_reset = "none";
defparam \instrucao[6]~I .output_power_up = "low";
defparam \instrucao[6]~I .output_register_mode = "none";
defparam \instrucao[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[7]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[7]));
// synopsys translate_off
defparam \instrucao[7]~I .input_async_reset = "none";
defparam \instrucao[7]~I .input_power_up = "low";
defparam \instrucao[7]~I .input_register_mode = "none";
defparam \instrucao[7]~I .input_sync_reset = "none";
defparam \instrucao[7]~I .oe_async_reset = "none";
defparam \instrucao[7]~I .oe_power_up = "low";
defparam \instrucao[7]~I .oe_register_mode = "none";
defparam \instrucao[7]~I .oe_sync_reset = "none";
defparam \instrucao[7]~I .operation_mode = "output";
defparam \instrucao[7]~I .output_async_reset = "none";
defparam \instrucao[7]~I .output_power_up = "low";
defparam \instrucao[7]~I .output_register_mode = "none";
defparam \instrucao[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[8]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[8]));
// synopsys translate_off
defparam \instrucao[8]~I .input_async_reset = "none";
defparam \instrucao[8]~I .input_power_up = "low";
defparam \instrucao[8]~I .input_register_mode = "none";
defparam \instrucao[8]~I .input_sync_reset = "none";
defparam \instrucao[8]~I .oe_async_reset = "none";
defparam \instrucao[8]~I .oe_power_up = "low";
defparam \instrucao[8]~I .oe_register_mode = "none";
defparam \instrucao[8]~I .oe_sync_reset = "none";
defparam \instrucao[8]~I .operation_mode = "output";
defparam \instrucao[8]~I .output_async_reset = "none";
defparam \instrucao[8]~I .output_power_up = "low";
defparam \instrucao[8]~I .output_register_mode = "none";
defparam \instrucao[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[9]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[9]));
// synopsys translate_off
defparam \instrucao[9]~I .input_async_reset = "none";
defparam \instrucao[9]~I .input_power_up = "low";
defparam \instrucao[9]~I .input_register_mode = "none";
defparam \instrucao[9]~I .input_sync_reset = "none";
defparam \instrucao[9]~I .oe_async_reset = "none";
defparam \instrucao[9]~I .oe_power_up = "low";
defparam \instrucao[9]~I .oe_register_mode = "none";
defparam \instrucao[9]~I .oe_sync_reset = "none";
defparam \instrucao[9]~I .operation_mode = "output";
defparam \instrucao[9]~I .output_async_reset = "none";
defparam \instrucao[9]~I .output_power_up = "low";
defparam \instrucao[9]~I .output_register_mode = "none";
defparam \instrucao[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[10]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[10]));
// synopsys translate_off
defparam \instrucao[10]~I .input_async_reset = "none";
defparam \instrucao[10]~I .input_power_up = "low";
defparam \instrucao[10]~I .input_register_mode = "none";
defparam \instrucao[10]~I .input_sync_reset = "none";
defparam \instrucao[10]~I .oe_async_reset = "none";
defparam \instrucao[10]~I .oe_power_up = "low";
defparam \instrucao[10]~I .oe_register_mode = "none";
defparam \instrucao[10]~I .oe_sync_reset = "none";
defparam \instrucao[10]~I .operation_mode = "output";
defparam \instrucao[10]~I .output_async_reset = "none";
defparam \instrucao[10]~I .output_power_up = "low";
defparam \instrucao[10]~I .output_register_mode = "none";
defparam \instrucao[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[11]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[11]));
// synopsys translate_off
defparam \instrucao[11]~I .input_async_reset = "none";
defparam \instrucao[11]~I .input_power_up = "low";
defparam \instrucao[11]~I .input_register_mode = "none";
defparam \instrucao[11]~I .input_sync_reset = "none";
defparam \instrucao[11]~I .oe_async_reset = "none";
defparam \instrucao[11]~I .oe_power_up = "low";
defparam \instrucao[11]~I .oe_register_mode = "none";
defparam \instrucao[11]~I .oe_sync_reset = "none";
defparam \instrucao[11]~I .operation_mode = "output";
defparam \instrucao[11]~I .output_async_reset = "none";
defparam \instrucao[11]~I .output_power_up = "low";
defparam \instrucao[11]~I .output_register_mode = "none";
defparam \instrucao[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[12]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[12]));
// synopsys translate_off
defparam \instrucao[12]~I .input_async_reset = "none";
defparam \instrucao[12]~I .input_power_up = "low";
defparam \instrucao[12]~I .input_register_mode = "none";
defparam \instrucao[12]~I .input_sync_reset = "none";
defparam \instrucao[12]~I .oe_async_reset = "none";
defparam \instrucao[12]~I .oe_power_up = "low";
defparam \instrucao[12]~I .oe_register_mode = "none";
defparam \instrucao[12]~I .oe_sync_reset = "none";
defparam \instrucao[12]~I .operation_mode = "output";
defparam \instrucao[12]~I .output_async_reset = "none";
defparam \instrucao[12]~I .output_power_up = "low";
defparam \instrucao[12]~I .output_register_mode = "none";
defparam \instrucao[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[13]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[13]));
// synopsys translate_off
defparam \instrucao[13]~I .input_async_reset = "none";
defparam \instrucao[13]~I .input_power_up = "low";
defparam \instrucao[13]~I .input_register_mode = "none";
defparam \instrucao[13]~I .input_sync_reset = "none";
defparam \instrucao[13]~I .oe_async_reset = "none";
defparam \instrucao[13]~I .oe_power_up = "low";
defparam \instrucao[13]~I .oe_register_mode = "none";
defparam \instrucao[13]~I .oe_sync_reset = "none";
defparam \instrucao[13]~I .operation_mode = "output";
defparam \instrucao[13]~I .output_async_reset = "none";
defparam \instrucao[13]~I .output_power_up = "low";
defparam \instrucao[13]~I .output_register_mode = "none";
defparam \instrucao[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[14]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[14]));
// synopsys translate_off
defparam \instrucao[14]~I .input_async_reset = "none";
defparam \instrucao[14]~I .input_power_up = "low";
defparam \instrucao[14]~I .input_register_mode = "none";
defparam \instrucao[14]~I .input_sync_reset = "none";
defparam \instrucao[14]~I .oe_async_reset = "none";
defparam \instrucao[14]~I .oe_power_up = "low";
defparam \instrucao[14]~I .oe_register_mode = "none";
defparam \instrucao[14]~I .oe_sync_reset = "none";
defparam \instrucao[14]~I .operation_mode = "output";
defparam \instrucao[14]~I .output_async_reset = "none";
defparam \instrucao[14]~I .output_power_up = "low";
defparam \instrucao[14]~I .output_register_mode = "none";
defparam \instrucao[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[15]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[15]));
// synopsys translate_off
defparam \instrucao[15]~I .input_async_reset = "none";
defparam \instrucao[15]~I .input_power_up = "low";
defparam \instrucao[15]~I .input_register_mode = "none";
defparam \instrucao[15]~I .input_sync_reset = "none";
defparam \instrucao[15]~I .oe_async_reset = "none";
defparam \instrucao[15]~I .oe_power_up = "low";
defparam \instrucao[15]~I .oe_register_mode = "none";
defparam \instrucao[15]~I .oe_sync_reset = "none";
defparam \instrucao[15]~I .operation_mode = "output";
defparam \instrucao[15]~I .output_async_reset = "none";
defparam \instrucao[15]~I .output_power_up = "low";
defparam \instrucao[15]~I .output_register_mode = "none";
defparam \instrucao[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[16]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[16]));
// synopsys translate_off
defparam \instrucao[16]~I .input_async_reset = "none";
defparam \instrucao[16]~I .input_power_up = "low";
defparam \instrucao[16]~I .input_register_mode = "none";
defparam \instrucao[16]~I .input_sync_reset = "none";
defparam \instrucao[16]~I .oe_async_reset = "none";
defparam \instrucao[16]~I .oe_power_up = "low";
defparam \instrucao[16]~I .oe_register_mode = "none";
defparam \instrucao[16]~I .oe_sync_reset = "none";
defparam \instrucao[16]~I .operation_mode = "output";
defparam \instrucao[16]~I .output_async_reset = "none";
defparam \instrucao[16]~I .output_power_up = "low";
defparam \instrucao[16]~I .output_register_mode = "none";
defparam \instrucao[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[17]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[17]));
// synopsys translate_off
defparam \instrucao[17]~I .input_async_reset = "none";
defparam \instrucao[17]~I .input_power_up = "low";
defparam \instrucao[17]~I .input_register_mode = "none";
defparam \instrucao[17]~I .input_sync_reset = "none";
defparam \instrucao[17]~I .oe_async_reset = "none";
defparam \instrucao[17]~I .oe_power_up = "low";
defparam \instrucao[17]~I .oe_register_mode = "none";
defparam \instrucao[17]~I .oe_sync_reset = "none";
defparam \instrucao[17]~I .operation_mode = "output";
defparam \instrucao[17]~I .output_async_reset = "none";
defparam \instrucao[17]~I .output_power_up = "low";
defparam \instrucao[17]~I .output_register_mode = "none";
defparam \instrucao[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[18]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[18]));
// synopsys translate_off
defparam \instrucao[18]~I .input_async_reset = "none";
defparam \instrucao[18]~I .input_power_up = "low";
defparam \instrucao[18]~I .input_register_mode = "none";
defparam \instrucao[18]~I .input_sync_reset = "none";
defparam \instrucao[18]~I .oe_async_reset = "none";
defparam \instrucao[18]~I .oe_power_up = "low";
defparam \instrucao[18]~I .oe_register_mode = "none";
defparam \instrucao[18]~I .oe_sync_reset = "none";
defparam \instrucao[18]~I .operation_mode = "output";
defparam \instrucao[18]~I .output_async_reset = "none";
defparam \instrucao[18]~I .output_power_up = "low";
defparam \instrucao[18]~I .output_register_mode = "none";
defparam \instrucao[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[19]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[19]));
// synopsys translate_off
defparam \instrucao[19]~I .input_async_reset = "none";
defparam \instrucao[19]~I .input_power_up = "low";
defparam \instrucao[19]~I .input_register_mode = "none";
defparam \instrucao[19]~I .input_sync_reset = "none";
defparam \instrucao[19]~I .oe_async_reset = "none";
defparam \instrucao[19]~I .oe_power_up = "low";
defparam \instrucao[19]~I .oe_register_mode = "none";
defparam \instrucao[19]~I .oe_sync_reset = "none";
defparam \instrucao[19]~I .operation_mode = "output";
defparam \instrucao[19]~I .output_async_reset = "none";
defparam \instrucao[19]~I .output_power_up = "low";
defparam \instrucao[19]~I .output_register_mode = "none";
defparam \instrucao[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[20]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[20]));
// synopsys translate_off
defparam \instrucao[20]~I .input_async_reset = "none";
defparam \instrucao[20]~I .input_power_up = "low";
defparam \instrucao[20]~I .input_register_mode = "none";
defparam \instrucao[20]~I .input_sync_reset = "none";
defparam \instrucao[20]~I .oe_async_reset = "none";
defparam \instrucao[20]~I .oe_power_up = "low";
defparam \instrucao[20]~I .oe_register_mode = "none";
defparam \instrucao[20]~I .oe_sync_reset = "none";
defparam \instrucao[20]~I .operation_mode = "output";
defparam \instrucao[20]~I .output_async_reset = "none";
defparam \instrucao[20]~I .output_power_up = "low";
defparam \instrucao[20]~I .output_register_mode = "none";
defparam \instrucao[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[21]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[21]));
// synopsys translate_off
defparam \instrucao[21]~I .input_async_reset = "none";
defparam \instrucao[21]~I .input_power_up = "low";
defparam \instrucao[21]~I .input_register_mode = "none";
defparam \instrucao[21]~I .input_sync_reset = "none";
defparam \instrucao[21]~I .oe_async_reset = "none";
defparam \instrucao[21]~I .oe_power_up = "low";
defparam \instrucao[21]~I .oe_register_mode = "none";
defparam \instrucao[21]~I .oe_sync_reset = "none";
defparam \instrucao[21]~I .operation_mode = "output";
defparam \instrucao[21]~I .output_async_reset = "none";
defparam \instrucao[21]~I .output_power_up = "low";
defparam \instrucao[21]~I .output_register_mode = "none";
defparam \instrucao[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[22]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[22]));
// synopsys translate_off
defparam \instrucao[22]~I .input_async_reset = "none";
defparam \instrucao[22]~I .input_power_up = "low";
defparam \instrucao[22]~I .input_register_mode = "none";
defparam \instrucao[22]~I .input_sync_reset = "none";
defparam \instrucao[22]~I .oe_async_reset = "none";
defparam \instrucao[22]~I .oe_power_up = "low";
defparam \instrucao[22]~I .oe_register_mode = "none";
defparam \instrucao[22]~I .oe_sync_reset = "none";
defparam \instrucao[22]~I .operation_mode = "output";
defparam \instrucao[22]~I .output_async_reset = "none";
defparam \instrucao[22]~I .output_power_up = "low";
defparam \instrucao[22]~I .output_register_mode = "none";
defparam \instrucao[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[23]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[23]));
// synopsys translate_off
defparam \instrucao[23]~I .input_async_reset = "none";
defparam \instrucao[23]~I .input_power_up = "low";
defparam \instrucao[23]~I .input_register_mode = "none";
defparam \instrucao[23]~I .input_sync_reset = "none";
defparam \instrucao[23]~I .oe_async_reset = "none";
defparam \instrucao[23]~I .oe_power_up = "low";
defparam \instrucao[23]~I .oe_register_mode = "none";
defparam \instrucao[23]~I .oe_sync_reset = "none";
defparam \instrucao[23]~I .operation_mode = "output";
defparam \instrucao[23]~I .output_async_reset = "none";
defparam \instrucao[23]~I .output_power_up = "low";
defparam \instrucao[23]~I .output_register_mode = "none";
defparam \instrucao[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[24]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[24]));
// synopsys translate_off
defparam \instrucao[24]~I .input_async_reset = "none";
defparam \instrucao[24]~I .input_power_up = "low";
defparam \instrucao[24]~I .input_register_mode = "none";
defparam \instrucao[24]~I .input_sync_reset = "none";
defparam \instrucao[24]~I .oe_async_reset = "none";
defparam \instrucao[24]~I .oe_power_up = "low";
defparam \instrucao[24]~I .oe_register_mode = "none";
defparam \instrucao[24]~I .oe_sync_reset = "none";
defparam \instrucao[24]~I .operation_mode = "output";
defparam \instrucao[24]~I .output_async_reset = "none";
defparam \instrucao[24]~I .output_power_up = "low";
defparam \instrucao[24]~I .output_register_mode = "none";
defparam \instrucao[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[25]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[25]));
// synopsys translate_off
defparam \instrucao[25]~I .input_async_reset = "none";
defparam \instrucao[25]~I .input_power_up = "low";
defparam \instrucao[25]~I .input_register_mode = "none";
defparam \instrucao[25]~I .input_sync_reset = "none";
defparam \instrucao[25]~I .oe_async_reset = "none";
defparam \instrucao[25]~I .oe_power_up = "low";
defparam \instrucao[25]~I .oe_register_mode = "none";
defparam \instrucao[25]~I .oe_sync_reset = "none";
defparam \instrucao[25]~I .operation_mode = "output";
defparam \instrucao[25]~I .output_async_reset = "none";
defparam \instrucao[25]~I .output_power_up = "low";
defparam \instrucao[25]~I .output_register_mode = "none";
defparam \instrucao[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[26]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[26]));
// synopsys translate_off
defparam \instrucao[26]~I .input_async_reset = "none";
defparam \instrucao[26]~I .input_power_up = "low";
defparam \instrucao[26]~I .input_register_mode = "none";
defparam \instrucao[26]~I .input_sync_reset = "none";
defparam \instrucao[26]~I .oe_async_reset = "none";
defparam \instrucao[26]~I .oe_power_up = "low";
defparam \instrucao[26]~I .oe_register_mode = "none";
defparam \instrucao[26]~I .oe_sync_reset = "none";
defparam \instrucao[26]~I .operation_mode = "output";
defparam \instrucao[26]~I .output_async_reset = "none";
defparam \instrucao[26]~I .output_power_up = "low";
defparam \instrucao[26]~I .output_register_mode = "none";
defparam \instrucao[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[27]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[27]));
// synopsys translate_off
defparam \instrucao[27]~I .input_async_reset = "none";
defparam \instrucao[27]~I .input_power_up = "low";
defparam \instrucao[27]~I .input_register_mode = "none";
defparam \instrucao[27]~I .input_sync_reset = "none";
defparam \instrucao[27]~I .oe_async_reset = "none";
defparam \instrucao[27]~I .oe_power_up = "low";
defparam \instrucao[27]~I .oe_register_mode = "none";
defparam \instrucao[27]~I .oe_sync_reset = "none";
defparam \instrucao[27]~I .operation_mode = "output";
defparam \instrucao[27]~I .output_async_reset = "none";
defparam \instrucao[27]~I .output_power_up = "low";
defparam \instrucao[27]~I .output_register_mode = "none";
defparam \instrucao[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[28]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[28]));
// synopsys translate_off
defparam \instrucao[28]~I .input_async_reset = "none";
defparam \instrucao[28]~I .input_power_up = "low";
defparam \instrucao[28]~I .input_register_mode = "none";
defparam \instrucao[28]~I .input_sync_reset = "none";
defparam \instrucao[28]~I .oe_async_reset = "none";
defparam \instrucao[28]~I .oe_power_up = "low";
defparam \instrucao[28]~I .oe_register_mode = "none";
defparam \instrucao[28]~I .oe_sync_reset = "none";
defparam \instrucao[28]~I .operation_mode = "output";
defparam \instrucao[28]~I .output_async_reset = "none";
defparam \instrucao[28]~I .output_power_up = "low";
defparam \instrucao[28]~I .output_register_mode = "none";
defparam \instrucao[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[29]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[29]));
// synopsys translate_off
defparam \instrucao[29]~I .input_async_reset = "none";
defparam \instrucao[29]~I .input_power_up = "low";
defparam \instrucao[29]~I .input_register_mode = "none";
defparam \instrucao[29]~I .input_sync_reset = "none";
defparam \instrucao[29]~I .oe_async_reset = "none";
defparam \instrucao[29]~I .oe_power_up = "low";
defparam \instrucao[29]~I .oe_register_mode = "none";
defparam \instrucao[29]~I .oe_sync_reset = "none";
defparam \instrucao[29]~I .operation_mode = "output";
defparam \instrucao[29]~I .output_async_reset = "none";
defparam \instrucao[29]~I .output_power_up = "low";
defparam \instrucao[29]~I .output_register_mode = "none";
defparam \instrucao[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[30]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[30]));
// synopsys translate_off
defparam \instrucao[30]~I .input_async_reset = "none";
defparam \instrucao[30]~I .input_power_up = "low";
defparam \instrucao[30]~I .input_register_mode = "none";
defparam \instrucao[30]~I .input_sync_reset = "none";
defparam \instrucao[30]~I .oe_async_reset = "none";
defparam \instrucao[30]~I .oe_power_up = "low";
defparam \instrucao[30]~I .oe_register_mode = "none";
defparam \instrucao[30]~I .oe_sync_reset = "none";
defparam \instrucao[30]~I .operation_mode = "output";
defparam \instrucao[30]~I .output_async_reset = "none";
defparam \instrucao[30]~I .output_power_up = "low";
defparam \instrucao[30]~I .output_register_mode = "none";
defparam \instrucao[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \instrucao[31]~I (
	.datain(\FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instrucao[31]));
// synopsys translate_off
defparam \instrucao[31]~I .input_async_reset = "none";
defparam \instrucao[31]~I .input_power_up = "low";
defparam \instrucao[31]~I .input_register_mode = "none";
defparam \instrucao[31]~I .input_sync_reset = "none";
defparam \instrucao[31]~I .oe_async_reset = "none";
defparam \instrucao[31]~I .oe_power_up = "low";
defparam \instrucao[31]~I .oe_register_mode = "none";
defparam \instrucao[31]~I .oe_sync_reset = "none";
defparam \instrucao[31]~I .operation_mode = "output";
defparam \instrucao[31]~I .output_async_reset = "none";
defparam \instrucao[31]~I .output_power_up = "low";
defparam \instrucao[31]~I .output_register_mode = "none";
defparam \instrucao[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[0]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux31~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[0]));
// synopsys translate_off
defparam \resultadoULA[0]~I .input_async_reset = "none";
defparam \resultadoULA[0]~I .input_power_up = "low";
defparam \resultadoULA[0]~I .input_register_mode = "none";
defparam \resultadoULA[0]~I .input_sync_reset = "none";
defparam \resultadoULA[0]~I .oe_async_reset = "none";
defparam \resultadoULA[0]~I .oe_power_up = "low";
defparam \resultadoULA[0]~I .oe_register_mode = "none";
defparam \resultadoULA[0]~I .oe_sync_reset = "none";
defparam \resultadoULA[0]~I .operation_mode = "output";
defparam \resultadoULA[0]~I .output_async_reset = "none";
defparam \resultadoULA[0]~I .output_power_up = "low";
defparam \resultadoULA[0]~I .output_register_mode = "none";
defparam \resultadoULA[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[1]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux30~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[1]));
// synopsys translate_off
defparam \resultadoULA[1]~I .input_async_reset = "none";
defparam \resultadoULA[1]~I .input_power_up = "low";
defparam \resultadoULA[1]~I .input_register_mode = "none";
defparam \resultadoULA[1]~I .input_sync_reset = "none";
defparam \resultadoULA[1]~I .oe_async_reset = "none";
defparam \resultadoULA[1]~I .oe_power_up = "low";
defparam \resultadoULA[1]~I .oe_register_mode = "none";
defparam \resultadoULA[1]~I .oe_sync_reset = "none";
defparam \resultadoULA[1]~I .operation_mode = "output";
defparam \resultadoULA[1]~I .output_async_reset = "none";
defparam \resultadoULA[1]~I .output_power_up = "low";
defparam \resultadoULA[1]~I .output_register_mode = "none";
defparam \resultadoULA[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[2]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux29~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[2]));
// synopsys translate_off
defparam \resultadoULA[2]~I .input_async_reset = "none";
defparam \resultadoULA[2]~I .input_power_up = "low";
defparam \resultadoULA[2]~I .input_register_mode = "none";
defparam \resultadoULA[2]~I .input_sync_reset = "none";
defparam \resultadoULA[2]~I .oe_async_reset = "none";
defparam \resultadoULA[2]~I .oe_power_up = "low";
defparam \resultadoULA[2]~I .oe_register_mode = "none";
defparam \resultadoULA[2]~I .oe_sync_reset = "none";
defparam \resultadoULA[2]~I .operation_mode = "output";
defparam \resultadoULA[2]~I .output_async_reset = "none";
defparam \resultadoULA[2]~I .output_power_up = "low";
defparam \resultadoULA[2]~I .output_register_mode = "none";
defparam \resultadoULA[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[3]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux28~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[3]));
// synopsys translate_off
defparam \resultadoULA[3]~I .input_async_reset = "none";
defparam \resultadoULA[3]~I .input_power_up = "low";
defparam \resultadoULA[3]~I .input_register_mode = "none";
defparam \resultadoULA[3]~I .input_sync_reset = "none";
defparam \resultadoULA[3]~I .oe_async_reset = "none";
defparam \resultadoULA[3]~I .oe_power_up = "low";
defparam \resultadoULA[3]~I .oe_register_mode = "none";
defparam \resultadoULA[3]~I .oe_sync_reset = "none";
defparam \resultadoULA[3]~I .operation_mode = "output";
defparam \resultadoULA[3]~I .output_async_reset = "none";
defparam \resultadoULA[3]~I .output_power_up = "low";
defparam \resultadoULA[3]~I .output_register_mode = "none";
defparam \resultadoULA[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[4]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux27~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[4]));
// synopsys translate_off
defparam \resultadoULA[4]~I .input_async_reset = "none";
defparam \resultadoULA[4]~I .input_power_up = "low";
defparam \resultadoULA[4]~I .input_register_mode = "none";
defparam \resultadoULA[4]~I .input_sync_reset = "none";
defparam \resultadoULA[4]~I .oe_async_reset = "none";
defparam \resultadoULA[4]~I .oe_power_up = "low";
defparam \resultadoULA[4]~I .oe_register_mode = "none";
defparam \resultadoULA[4]~I .oe_sync_reset = "none";
defparam \resultadoULA[4]~I .operation_mode = "output";
defparam \resultadoULA[4]~I .output_async_reset = "none";
defparam \resultadoULA[4]~I .output_power_up = "low";
defparam \resultadoULA[4]~I .output_register_mode = "none";
defparam \resultadoULA[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[5]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux26~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[5]));
// synopsys translate_off
defparam \resultadoULA[5]~I .input_async_reset = "none";
defparam \resultadoULA[5]~I .input_power_up = "low";
defparam \resultadoULA[5]~I .input_register_mode = "none";
defparam \resultadoULA[5]~I .input_sync_reset = "none";
defparam \resultadoULA[5]~I .oe_async_reset = "none";
defparam \resultadoULA[5]~I .oe_power_up = "low";
defparam \resultadoULA[5]~I .oe_register_mode = "none";
defparam \resultadoULA[5]~I .oe_sync_reset = "none";
defparam \resultadoULA[5]~I .operation_mode = "output";
defparam \resultadoULA[5]~I .output_async_reset = "none";
defparam \resultadoULA[5]~I .output_power_up = "low";
defparam \resultadoULA[5]~I .output_register_mode = "none";
defparam \resultadoULA[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[6]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux25~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[6]));
// synopsys translate_off
defparam \resultadoULA[6]~I .input_async_reset = "none";
defparam \resultadoULA[6]~I .input_power_up = "low";
defparam \resultadoULA[6]~I .input_register_mode = "none";
defparam \resultadoULA[6]~I .input_sync_reset = "none";
defparam \resultadoULA[6]~I .oe_async_reset = "none";
defparam \resultadoULA[6]~I .oe_power_up = "low";
defparam \resultadoULA[6]~I .oe_register_mode = "none";
defparam \resultadoULA[6]~I .oe_sync_reset = "none";
defparam \resultadoULA[6]~I .operation_mode = "output";
defparam \resultadoULA[6]~I .output_async_reset = "none";
defparam \resultadoULA[6]~I .output_power_up = "low";
defparam \resultadoULA[6]~I .output_register_mode = "none";
defparam \resultadoULA[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[7]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux24~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[7]));
// synopsys translate_off
defparam \resultadoULA[7]~I .input_async_reset = "none";
defparam \resultadoULA[7]~I .input_power_up = "low";
defparam \resultadoULA[7]~I .input_register_mode = "none";
defparam \resultadoULA[7]~I .input_sync_reset = "none";
defparam \resultadoULA[7]~I .oe_async_reset = "none";
defparam \resultadoULA[7]~I .oe_power_up = "low";
defparam \resultadoULA[7]~I .oe_register_mode = "none";
defparam \resultadoULA[7]~I .oe_sync_reset = "none";
defparam \resultadoULA[7]~I .operation_mode = "output";
defparam \resultadoULA[7]~I .output_async_reset = "none";
defparam \resultadoULA[7]~I .output_power_up = "low";
defparam \resultadoULA[7]~I .output_register_mode = "none";
defparam \resultadoULA[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[8]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux23~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[8]));
// synopsys translate_off
defparam \resultadoULA[8]~I .input_async_reset = "none";
defparam \resultadoULA[8]~I .input_power_up = "low";
defparam \resultadoULA[8]~I .input_register_mode = "none";
defparam \resultadoULA[8]~I .input_sync_reset = "none";
defparam \resultadoULA[8]~I .oe_async_reset = "none";
defparam \resultadoULA[8]~I .oe_power_up = "low";
defparam \resultadoULA[8]~I .oe_register_mode = "none";
defparam \resultadoULA[8]~I .oe_sync_reset = "none";
defparam \resultadoULA[8]~I .operation_mode = "output";
defparam \resultadoULA[8]~I .output_async_reset = "none";
defparam \resultadoULA[8]~I .output_power_up = "low";
defparam \resultadoULA[8]~I .output_register_mode = "none";
defparam \resultadoULA[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[9]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux22~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[9]));
// synopsys translate_off
defparam \resultadoULA[9]~I .input_async_reset = "none";
defparam \resultadoULA[9]~I .input_power_up = "low";
defparam \resultadoULA[9]~I .input_register_mode = "none";
defparam \resultadoULA[9]~I .input_sync_reset = "none";
defparam \resultadoULA[9]~I .oe_async_reset = "none";
defparam \resultadoULA[9]~I .oe_power_up = "low";
defparam \resultadoULA[9]~I .oe_register_mode = "none";
defparam \resultadoULA[9]~I .oe_sync_reset = "none";
defparam \resultadoULA[9]~I .operation_mode = "output";
defparam \resultadoULA[9]~I .output_async_reset = "none";
defparam \resultadoULA[9]~I .output_power_up = "low";
defparam \resultadoULA[9]~I .output_register_mode = "none";
defparam \resultadoULA[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[10]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux21~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[10]));
// synopsys translate_off
defparam \resultadoULA[10]~I .input_async_reset = "none";
defparam \resultadoULA[10]~I .input_power_up = "low";
defparam \resultadoULA[10]~I .input_register_mode = "none";
defparam \resultadoULA[10]~I .input_sync_reset = "none";
defparam \resultadoULA[10]~I .oe_async_reset = "none";
defparam \resultadoULA[10]~I .oe_power_up = "low";
defparam \resultadoULA[10]~I .oe_register_mode = "none";
defparam \resultadoULA[10]~I .oe_sync_reset = "none";
defparam \resultadoULA[10]~I .operation_mode = "output";
defparam \resultadoULA[10]~I .output_async_reset = "none";
defparam \resultadoULA[10]~I .output_power_up = "low";
defparam \resultadoULA[10]~I .output_register_mode = "none";
defparam \resultadoULA[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[11]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux20~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[11]));
// synopsys translate_off
defparam \resultadoULA[11]~I .input_async_reset = "none";
defparam \resultadoULA[11]~I .input_power_up = "low";
defparam \resultadoULA[11]~I .input_register_mode = "none";
defparam \resultadoULA[11]~I .input_sync_reset = "none";
defparam \resultadoULA[11]~I .oe_async_reset = "none";
defparam \resultadoULA[11]~I .oe_power_up = "low";
defparam \resultadoULA[11]~I .oe_register_mode = "none";
defparam \resultadoULA[11]~I .oe_sync_reset = "none";
defparam \resultadoULA[11]~I .operation_mode = "output";
defparam \resultadoULA[11]~I .output_async_reset = "none";
defparam \resultadoULA[11]~I .output_power_up = "low";
defparam \resultadoULA[11]~I .output_register_mode = "none";
defparam \resultadoULA[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[12]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux19~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[12]));
// synopsys translate_off
defparam \resultadoULA[12]~I .input_async_reset = "none";
defparam \resultadoULA[12]~I .input_power_up = "low";
defparam \resultadoULA[12]~I .input_register_mode = "none";
defparam \resultadoULA[12]~I .input_sync_reset = "none";
defparam \resultadoULA[12]~I .oe_async_reset = "none";
defparam \resultadoULA[12]~I .oe_power_up = "low";
defparam \resultadoULA[12]~I .oe_register_mode = "none";
defparam \resultadoULA[12]~I .oe_sync_reset = "none";
defparam \resultadoULA[12]~I .operation_mode = "output";
defparam \resultadoULA[12]~I .output_async_reset = "none";
defparam \resultadoULA[12]~I .output_power_up = "low";
defparam \resultadoULA[12]~I .output_register_mode = "none";
defparam \resultadoULA[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[13]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux18~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[13]));
// synopsys translate_off
defparam \resultadoULA[13]~I .input_async_reset = "none";
defparam \resultadoULA[13]~I .input_power_up = "low";
defparam \resultadoULA[13]~I .input_register_mode = "none";
defparam \resultadoULA[13]~I .input_sync_reset = "none";
defparam \resultadoULA[13]~I .oe_async_reset = "none";
defparam \resultadoULA[13]~I .oe_power_up = "low";
defparam \resultadoULA[13]~I .oe_register_mode = "none";
defparam \resultadoULA[13]~I .oe_sync_reset = "none";
defparam \resultadoULA[13]~I .operation_mode = "output";
defparam \resultadoULA[13]~I .output_async_reset = "none";
defparam \resultadoULA[13]~I .output_power_up = "low";
defparam \resultadoULA[13]~I .output_register_mode = "none";
defparam \resultadoULA[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[14]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux17~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[14]));
// synopsys translate_off
defparam \resultadoULA[14]~I .input_async_reset = "none";
defparam \resultadoULA[14]~I .input_power_up = "low";
defparam \resultadoULA[14]~I .input_register_mode = "none";
defparam \resultadoULA[14]~I .input_sync_reset = "none";
defparam \resultadoULA[14]~I .oe_async_reset = "none";
defparam \resultadoULA[14]~I .oe_power_up = "low";
defparam \resultadoULA[14]~I .oe_register_mode = "none";
defparam \resultadoULA[14]~I .oe_sync_reset = "none";
defparam \resultadoULA[14]~I .operation_mode = "output";
defparam \resultadoULA[14]~I .output_async_reset = "none";
defparam \resultadoULA[14]~I .output_power_up = "low";
defparam \resultadoULA[14]~I .output_register_mode = "none";
defparam \resultadoULA[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[15]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux16~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[15]));
// synopsys translate_off
defparam \resultadoULA[15]~I .input_async_reset = "none";
defparam \resultadoULA[15]~I .input_power_up = "low";
defparam \resultadoULA[15]~I .input_register_mode = "none";
defparam \resultadoULA[15]~I .input_sync_reset = "none";
defparam \resultadoULA[15]~I .oe_async_reset = "none";
defparam \resultadoULA[15]~I .oe_power_up = "low";
defparam \resultadoULA[15]~I .oe_register_mode = "none";
defparam \resultadoULA[15]~I .oe_sync_reset = "none";
defparam \resultadoULA[15]~I .operation_mode = "output";
defparam \resultadoULA[15]~I .output_async_reset = "none";
defparam \resultadoULA[15]~I .output_power_up = "low";
defparam \resultadoULA[15]~I .output_register_mode = "none";
defparam \resultadoULA[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[16]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux15~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[16]));
// synopsys translate_off
defparam \resultadoULA[16]~I .input_async_reset = "none";
defparam \resultadoULA[16]~I .input_power_up = "low";
defparam \resultadoULA[16]~I .input_register_mode = "none";
defparam \resultadoULA[16]~I .input_sync_reset = "none";
defparam \resultadoULA[16]~I .oe_async_reset = "none";
defparam \resultadoULA[16]~I .oe_power_up = "low";
defparam \resultadoULA[16]~I .oe_register_mode = "none";
defparam \resultadoULA[16]~I .oe_sync_reset = "none";
defparam \resultadoULA[16]~I .operation_mode = "output";
defparam \resultadoULA[16]~I .output_async_reset = "none";
defparam \resultadoULA[16]~I .output_power_up = "low";
defparam \resultadoULA[16]~I .output_register_mode = "none";
defparam \resultadoULA[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[17]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux14~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[17]));
// synopsys translate_off
defparam \resultadoULA[17]~I .input_async_reset = "none";
defparam \resultadoULA[17]~I .input_power_up = "low";
defparam \resultadoULA[17]~I .input_register_mode = "none";
defparam \resultadoULA[17]~I .input_sync_reset = "none";
defparam \resultadoULA[17]~I .oe_async_reset = "none";
defparam \resultadoULA[17]~I .oe_power_up = "low";
defparam \resultadoULA[17]~I .oe_register_mode = "none";
defparam \resultadoULA[17]~I .oe_sync_reset = "none";
defparam \resultadoULA[17]~I .operation_mode = "output";
defparam \resultadoULA[17]~I .output_async_reset = "none";
defparam \resultadoULA[17]~I .output_power_up = "low";
defparam \resultadoULA[17]~I .output_register_mode = "none";
defparam \resultadoULA[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[18]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux13~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[18]));
// synopsys translate_off
defparam \resultadoULA[18]~I .input_async_reset = "none";
defparam \resultadoULA[18]~I .input_power_up = "low";
defparam \resultadoULA[18]~I .input_register_mode = "none";
defparam \resultadoULA[18]~I .input_sync_reset = "none";
defparam \resultadoULA[18]~I .oe_async_reset = "none";
defparam \resultadoULA[18]~I .oe_power_up = "low";
defparam \resultadoULA[18]~I .oe_register_mode = "none";
defparam \resultadoULA[18]~I .oe_sync_reset = "none";
defparam \resultadoULA[18]~I .operation_mode = "output";
defparam \resultadoULA[18]~I .output_async_reset = "none";
defparam \resultadoULA[18]~I .output_power_up = "low";
defparam \resultadoULA[18]~I .output_register_mode = "none";
defparam \resultadoULA[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[19]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux12~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[19]));
// synopsys translate_off
defparam \resultadoULA[19]~I .input_async_reset = "none";
defparam \resultadoULA[19]~I .input_power_up = "low";
defparam \resultadoULA[19]~I .input_register_mode = "none";
defparam \resultadoULA[19]~I .input_sync_reset = "none";
defparam \resultadoULA[19]~I .oe_async_reset = "none";
defparam \resultadoULA[19]~I .oe_power_up = "low";
defparam \resultadoULA[19]~I .oe_register_mode = "none";
defparam \resultadoULA[19]~I .oe_sync_reset = "none";
defparam \resultadoULA[19]~I .operation_mode = "output";
defparam \resultadoULA[19]~I .output_async_reset = "none";
defparam \resultadoULA[19]~I .output_power_up = "low";
defparam \resultadoULA[19]~I .output_register_mode = "none";
defparam \resultadoULA[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[20]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux11~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[20]));
// synopsys translate_off
defparam \resultadoULA[20]~I .input_async_reset = "none";
defparam \resultadoULA[20]~I .input_power_up = "low";
defparam \resultadoULA[20]~I .input_register_mode = "none";
defparam \resultadoULA[20]~I .input_sync_reset = "none";
defparam \resultadoULA[20]~I .oe_async_reset = "none";
defparam \resultadoULA[20]~I .oe_power_up = "low";
defparam \resultadoULA[20]~I .oe_register_mode = "none";
defparam \resultadoULA[20]~I .oe_sync_reset = "none";
defparam \resultadoULA[20]~I .operation_mode = "output";
defparam \resultadoULA[20]~I .output_async_reset = "none";
defparam \resultadoULA[20]~I .output_power_up = "low";
defparam \resultadoULA[20]~I .output_register_mode = "none";
defparam \resultadoULA[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[21]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux10~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[21]));
// synopsys translate_off
defparam \resultadoULA[21]~I .input_async_reset = "none";
defparam \resultadoULA[21]~I .input_power_up = "low";
defparam \resultadoULA[21]~I .input_register_mode = "none";
defparam \resultadoULA[21]~I .input_sync_reset = "none";
defparam \resultadoULA[21]~I .oe_async_reset = "none";
defparam \resultadoULA[21]~I .oe_power_up = "low";
defparam \resultadoULA[21]~I .oe_register_mode = "none";
defparam \resultadoULA[21]~I .oe_sync_reset = "none";
defparam \resultadoULA[21]~I .operation_mode = "output";
defparam \resultadoULA[21]~I .output_async_reset = "none";
defparam \resultadoULA[21]~I .output_power_up = "low";
defparam \resultadoULA[21]~I .output_register_mode = "none";
defparam \resultadoULA[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[22]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux9~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[22]));
// synopsys translate_off
defparam \resultadoULA[22]~I .input_async_reset = "none";
defparam \resultadoULA[22]~I .input_power_up = "low";
defparam \resultadoULA[22]~I .input_register_mode = "none";
defparam \resultadoULA[22]~I .input_sync_reset = "none";
defparam \resultadoULA[22]~I .oe_async_reset = "none";
defparam \resultadoULA[22]~I .oe_power_up = "low";
defparam \resultadoULA[22]~I .oe_register_mode = "none";
defparam \resultadoULA[22]~I .oe_sync_reset = "none";
defparam \resultadoULA[22]~I .operation_mode = "output";
defparam \resultadoULA[22]~I .output_async_reset = "none";
defparam \resultadoULA[22]~I .output_power_up = "low";
defparam \resultadoULA[22]~I .output_register_mode = "none";
defparam \resultadoULA[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[23]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux8~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[23]));
// synopsys translate_off
defparam \resultadoULA[23]~I .input_async_reset = "none";
defparam \resultadoULA[23]~I .input_power_up = "low";
defparam \resultadoULA[23]~I .input_register_mode = "none";
defparam \resultadoULA[23]~I .input_sync_reset = "none";
defparam \resultadoULA[23]~I .oe_async_reset = "none";
defparam \resultadoULA[23]~I .oe_power_up = "low";
defparam \resultadoULA[23]~I .oe_register_mode = "none";
defparam \resultadoULA[23]~I .oe_sync_reset = "none";
defparam \resultadoULA[23]~I .operation_mode = "output";
defparam \resultadoULA[23]~I .output_async_reset = "none";
defparam \resultadoULA[23]~I .output_power_up = "low";
defparam \resultadoULA[23]~I .output_register_mode = "none";
defparam \resultadoULA[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[24]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux7~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[24]));
// synopsys translate_off
defparam \resultadoULA[24]~I .input_async_reset = "none";
defparam \resultadoULA[24]~I .input_power_up = "low";
defparam \resultadoULA[24]~I .input_register_mode = "none";
defparam \resultadoULA[24]~I .input_sync_reset = "none";
defparam \resultadoULA[24]~I .oe_async_reset = "none";
defparam \resultadoULA[24]~I .oe_power_up = "low";
defparam \resultadoULA[24]~I .oe_register_mode = "none";
defparam \resultadoULA[24]~I .oe_sync_reset = "none";
defparam \resultadoULA[24]~I .operation_mode = "output";
defparam \resultadoULA[24]~I .output_async_reset = "none";
defparam \resultadoULA[24]~I .output_power_up = "low";
defparam \resultadoULA[24]~I .output_register_mode = "none";
defparam \resultadoULA[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[25]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux6~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[25]));
// synopsys translate_off
defparam \resultadoULA[25]~I .input_async_reset = "none";
defparam \resultadoULA[25]~I .input_power_up = "low";
defparam \resultadoULA[25]~I .input_register_mode = "none";
defparam \resultadoULA[25]~I .input_sync_reset = "none";
defparam \resultadoULA[25]~I .oe_async_reset = "none";
defparam \resultadoULA[25]~I .oe_power_up = "low";
defparam \resultadoULA[25]~I .oe_register_mode = "none";
defparam \resultadoULA[25]~I .oe_sync_reset = "none";
defparam \resultadoULA[25]~I .operation_mode = "output";
defparam \resultadoULA[25]~I .output_async_reset = "none";
defparam \resultadoULA[25]~I .output_power_up = "low";
defparam \resultadoULA[25]~I .output_register_mode = "none";
defparam \resultadoULA[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[26]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux5~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[26]));
// synopsys translate_off
defparam \resultadoULA[26]~I .input_async_reset = "none";
defparam \resultadoULA[26]~I .input_power_up = "low";
defparam \resultadoULA[26]~I .input_register_mode = "none";
defparam \resultadoULA[26]~I .input_sync_reset = "none";
defparam \resultadoULA[26]~I .oe_async_reset = "none";
defparam \resultadoULA[26]~I .oe_power_up = "low";
defparam \resultadoULA[26]~I .oe_register_mode = "none";
defparam \resultadoULA[26]~I .oe_sync_reset = "none";
defparam \resultadoULA[26]~I .operation_mode = "output";
defparam \resultadoULA[26]~I .output_async_reset = "none";
defparam \resultadoULA[26]~I .output_power_up = "low";
defparam \resultadoULA[26]~I .output_register_mode = "none";
defparam \resultadoULA[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[27]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux4~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[27]));
// synopsys translate_off
defparam \resultadoULA[27]~I .input_async_reset = "none";
defparam \resultadoULA[27]~I .input_power_up = "low";
defparam \resultadoULA[27]~I .input_register_mode = "none";
defparam \resultadoULA[27]~I .input_sync_reset = "none";
defparam \resultadoULA[27]~I .oe_async_reset = "none";
defparam \resultadoULA[27]~I .oe_power_up = "low";
defparam \resultadoULA[27]~I .oe_register_mode = "none";
defparam \resultadoULA[27]~I .oe_sync_reset = "none";
defparam \resultadoULA[27]~I .operation_mode = "output";
defparam \resultadoULA[27]~I .output_async_reset = "none";
defparam \resultadoULA[27]~I .output_power_up = "low";
defparam \resultadoULA[27]~I .output_register_mode = "none";
defparam \resultadoULA[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[28]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux3~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[28]));
// synopsys translate_off
defparam \resultadoULA[28]~I .input_async_reset = "none";
defparam \resultadoULA[28]~I .input_power_up = "low";
defparam \resultadoULA[28]~I .input_register_mode = "none";
defparam \resultadoULA[28]~I .input_sync_reset = "none";
defparam \resultadoULA[28]~I .oe_async_reset = "none";
defparam \resultadoULA[28]~I .oe_power_up = "low";
defparam \resultadoULA[28]~I .oe_register_mode = "none";
defparam \resultadoULA[28]~I .oe_sync_reset = "none";
defparam \resultadoULA[28]~I .operation_mode = "output";
defparam \resultadoULA[28]~I .output_async_reset = "none";
defparam \resultadoULA[28]~I .output_power_up = "low";
defparam \resultadoULA[28]~I .output_register_mode = "none";
defparam \resultadoULA[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[29]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux2~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[29]));
// synopsys translate_off
defparam \resultadoULA[29]~I .input_async_reset = "none";
defparam \resultadoULA[29]~I .input_power_up = "low";
defparam \resultadoULA[29]~I .input_register_mode = "none";
defparam \resultadoULA[29]~I .input_sync_reset = "none";
defparam \resultadoULA[29]~I .oe_async_reset = "none";
defparam \resultadoULA[29]~I .oe_power_up = "low";
defparam \resultadoULA[29]~I .oe_register_mode = "none";
defparam \resultadoULA[29]~I .oe_sync_reset = "none";
defparam \resultadoULA[29]~I .operation_mode = "output";
defparam \resultadoULA[29]~I .output_async_reset = "none";
defparam \resultadoULA[29]~I .output_power_up = "low";
defparam \resultadoULA[29]~I .output_register_mode = "none";
defparam \resultadoULA[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[30]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux1~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[30]));
// synopsys translate_off
defparam \resultadoULA[30]~I .input_async_reset = "none";
defparam \resultadoULA[30]~I .input_power_up = "low";
defparam \resultadoULA[30]~I .input_register_mode = "none";
defparam \resultadoULA[30]~I .input_sync_reset = "none";
defparam \resultadoULA[30]~I .oe_async_reset = "none";
defparam \resultadoULA[30]~I .oe_power_up = "low";
defparam \resultadoULA[30]~I .oe_register_mode = "none";
defparam \resultadoULA[30]~I .oe_sync_reset = "none";
defparam \resultadoULA[30]~I .operation_mode = "output";
defparam \resultadoULA[30]~I .output_async_reset = "none";
defparam \resultadoULA[30]~I .output_power_up = "low";
defparam \resultadoULA[30]~I .output_register_mode = "none";
defparam \resultadoULA[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \resultadoULA[31]~I (
	.datain(\EXECUTE_inst1|ULA_inst1|Mux0~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resultadoULA[31]));
// synopsys translate_off
defparam \resultadoULA[31]~I .input_async_reset = "none";
defparam \resultadoULA[31]~I .input_power_up = "low";
defparam \resultadoULA[31]~I .input_register_mode = "none";
defparam \resultadoULA[31]~I .input_sync_reset = "none";
defparam \resultadoULA[31]~I .oe_async_reset = "none";
defparam \resultadoULA[31]~I .oe_power_up = "low";
defparam \resultadoULA[31]~I .oe_register_mode = "none";
defparam \resultadoULA[31]~I .oe_sync_reset = "none";
defparam \resultadoULA[31]~I .operation_mode = "output";
defparam \resultadoULA[31]~I .output_async_reset = "none";
defparam \resultadoULA[31]~I .output_power_up = "low";
defparam \resultadoULA[31]~I .output_register_mode = "none";
defparam \resultadoULA[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[0]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[0]));
// synopsys translate_off
defparam \MemOut[0]~I .input_async_reset = "none";
defparam \MemOut[0]~I .input_power_up = "low";
defparam \MemOut[0]~I .input_register_mode = "none";
defparam \MemOut[0]~I .input_sync_reset = "none";
defparam \MemOut[0]~I .oe_async_reset = "none";
defparam \MemOut[0]~I .oe_power_up = "low";
defparam \MemOut[0]~I .oe_register_mode = "none";
defparam \MemOut[0]~I .oe_sync_reset = "none";
defparam \MemOut[0]~I .operation_mode = "output";
defparam \MemOut[0]~I .output_async_reset = "none";
defparam \MemOut[0]~I .output_power_up = "low";
defparam \MemOut[0]~I .output_register_mode = "none";
defparam \MemOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[1]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[1]));
// synopsys translate_off
defparam \MemOut[1]~I .input_async_reset = "none";
defparam \MemOut[1]~I .input_power_up = "low";
defparam \MemOut[1]~I .input_register_mode = "none";
defparam \MemOut[1]~I .input_sync_reset = "none";
defparam \MemOut[1]~I .oe_async_reset = "none";
defparam \MemOut[1]~I .oe_power_up = "low";
defparam \MemOut[1]~I .oe_register_mode = "none";
defparam \MemOut[1]~I .oe_sync_reset = "none";
defparam \MemOut[1]~I .operation_mode = "output";
defparam \MemOut[1]~I .output_async_reset = "none";
defparam \MemOut[1]~I .output_power_up = "low";
defparam \MemOut[1]~I .output_register_mode = "none";
defparam \MemOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[2]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[2]));
// synopsys translate_off
defparam \MemOut[2]~I .input_async_reset = "none";
defparam \MemOut[2]~I .input_power_up = "low";
defparam \MemOut[2]~I .input_register_mode = "none";
defparam \MemOut[2]~I .input_sync_reset = "none";
defparam \MemOut[2]~I .oe_async_reset = "none";
defparam \MemOut[2]~I .oe_power_up = "low";
defparam \MemOut[2]~I .oe_register_mode = "none";
defparam \MemOut[2]~I .oe_sync_reset = "none";
defparam \MemOut[2]~I .operation_mode = "output";
defparam \MemOut[2]~I .output_async_reset = "none";
defparam \MemOut[2]~I .output_power_up = "low";
defparam \MemOut[2]~I .output_register_mode = "none";
defparam \MemOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[3]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[3]));
// synopsys translate_off
defparam \MemOut[3]~I .input_async_reset = "none";
defparam \MemOut[3]~I .input_power_up = "low";
defparam \MemOut[3]~I .input_register_mode = "none";
defparam \MemOut[3]~I .input_sync_reset = "none";
defparam \MemOut[3]~I .oe_async_reset = "none";
defparam \MemOut[3]~I .oe_power_up = "low";
defparam \MemOut[3]~I .oe_register_mode = "none";
defparam \MemOut[3]~I .oe_sync_reset = "none";
defparam \MemOut[3]~I .operation_mode = "output";
defparam \MemOut[3]~I .output_async_reset = "none";
defparam \MemOut[3]~I .output_power_up = "low";
defparam \MemOut[3]~I .output_register_mode = "none";
defparam \MemOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[4]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[4]));
// synopsys translate_off
defparam \MemOut[4]~I .input_async_reset = "none";
defparam \MemOut[4]~I .input_power_up = "low";
defparam \MemOut[4]~I .input_register_mode = "none";
defparam \MemOut[4]~I .input_sync_reset = "none";
defparam \MemOut[4]~I .oe_async_reset = "none";
defparam \MemOut[4]~I .oe_power_up = "low";
defparam \MemOut[4]~I .oe_register_mode = "none";
defparam \MemOut[4]~I .oe_sync_reset = "none";
defparam \MemOut[4]~I .operation_mode = "output";
defparam \MemOut[4]~I .output_async_reset = "none";
defparam \MemOut[4]~I .output_power_up = "low";
defparam \MemOut[4]~I .output_register_mode = "none";
defparam \MemOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[5]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[5]));
// synopsys translate_off
defparam \MemOut[5]~I .input_async_reset = "none";
defparam \MemOut[5]~I .input_power_up = "low";
defparam \MemOut[5]~I .input_register_mode = "none";
defparam \MemOut[5]~I .input_sync_reset = "none";
defparam \MemOut[5]~I .oe_async_reset = "none";
defparam \MemOut[5]~I .oe_power_up = "low";
defparam \MemOut[5]~I .oe_register_mode = "none";
defparam \MemOut[5]~I .oe_sync_reset = "none";
defparam \MemOut[5]~I .operation_mode = "output";
defparam \MemOut[5]~I .output_async_reset = "none";
defparam \MemOut[5]~I .output_power_up = "low";
defparam \MemOut[5]~I .output_register_mode = "none";
defparam \MemOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[6]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[6]));
// synopsys translate_off
defparam \MemOut[6]~I .input_async_reset = "none";
defparam \MemOut[6]~I .input_power_up = "low";
defparam \MemOut[6]~I .input_register_mode = "none";
defparam \MemOut[6]~I .input_sync_reset = "none";
defparam \MemOut[6]~I .oe_async_reset = "none";
defparam \MemOut[6]~I .oe_power_up = "low";
defparam \MemOut[6]~I .oe_register_mode = "none";
defparam \MemOut[6]~I .oe_sync_reset = "none";
defparam \MemOut[6]~I .operation_mode = "output";
defparam \MemOut[6]~I .output_async_reset = "none";
defparam \MemOut[6]~I .output_power_up = "low";
defparam \MemOut[6]~I .output_register_mode = "none";
defparam \MemOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[7]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[7]));
// synopsys translate_off
defparam \MemOut[7]~I .input_async_reset = "none";
defparam \MemOut[7]~I .input_power_up = "low";
defparam \MemOut[7]~I .input_register_mode = "none";
defparam \MemOut[7]~I .input_sync_reset = "none";
defparam \MemOut[7]~I .oe_async_reset = "none";
defparam \MemOut[7]~I .oe_power_up = "low";
defparam \MemOut[7]~I .oe_register_mode = "none";
defparam \MemOut[7]~I .oe_sync_reset = "none";
defparam \MemOut[7]~I .operation_mode = "output";
defparam \MemOut[7]~I .output_async_reset = "none";
defparam \MemOut[7]~I .output_power_up = "low";
defparam \MemOut[7]~I .output_register_mode = "none";
defparam \MemOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[8]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[8]));
// synopsys translate_off
defparam \MemOut[8]~I .input_async_reset = "none";
defparam \MemOut[8]~I .input_power_up = "low";
defparam \MemOut[8]~I .input_register_mode = "none";
defparam \MemOut[8]~I .input_sync_reset = "none";
defparam \MemOut[8]~I .oe_async_reset = "none";
defparam \MemOut[8]~I .oe_power_up = "low";
defparam \MemOut[8]~I .oe_register_mode = "none";
defparam \MemOut[8]~I .oe_sync_reset = "none";
defparam \MemOut[8]~I .operation_mode = "output";
defparam \MemOut[8]~I .output_async_reset = "none";
defparam \MemOut[8]~I .output_power_up = "low";
defparam \MemOut[8]~I .output_register_mode = "none";
defparam \MemOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[9]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[9]));
// synopsys translate_off
defparam \MemOut[9]~I .input_async_reset = "none";
defparam \MemOut[9]~I .input_power_up = "low";
defparam \MemOut[9]~I .input_register_mode = "none";
defparam \MemOut[9]~I .input_sync_reset = "none";
defparam \MemOut[9]~I .oe_async_reset = "none";
defparam \MemOut[9]~I .oe_power_up = "low";
defparam \MemOut[9]~I .oe_register_mode = "none";
defparam \MemOut[9]~I .oe_sync_reset = "none";
defparam \MemOut[9]~I .operation_mode = "output";
defparam \MemOut[9]~I .output_async_reset = "none";
defparam \MemOut[9]~I .output_power_up = "low";
defparam \MemOut[9]~I .output_register_mode = "none";
defparam \MemOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[10]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[10]));
// synopsys translate_off
defparam \MemOut[10]~I .input_async_reset = "none";
defparam \MemOut[10]~I .input_power_up = "low";
defparam \MemOut[10]~I .input_register_mode = "none";
defparam \MemOut[10]~I .input_sync_reset = "none";
defparam \MemOut[10]~I .oe_async_reset = "none";
defparam \MemOut[10]~I .oe_power_up = "low";
defparam \MemOut[10]~I .oe_register_mode = "none";
defparam \MemOut[10]~I .oe_sync_reset = "none";
defparam \MemOut[10]~I .operation_mode = "output";
defparam \MemOut[10]~I .output_async_reset = "none";
defparam \MemOut[10]~I .output_power_up = "low";
defparam \MemOut[10]~I .output_register_mode = "none";
defparam \MemOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[11]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[11]));
// synopsys translate_off
defparam \MemOut[11]~I .input_async_reset = "none";
defparam \MemOut[11]~I .input_power_up = "low";
defparam \MemOut[11]~I .input_register_mode = "none";
defparam \MemOut[11]~I .input_sync_reset = "none";
defparam \MemOut[11]~I .oe_async_reset = "none";
defparam \MemOut[11]~I .oe_power_up = "low";
defparam \MemOut[11]~I .oe_register_mode = "none";
defparam \MemOut[11]~I .oe_sync_reset = "none";
defparam \MemOut[11]~I .operation_mode = "output";
defparam \MemOut[11]~I .output_async_reset = "none";
defparam \MemOut[11]~I .output_power_up = "low";
defparam \MemOut[11]~I .output_register_mode = "none";
defparam \MemOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[12]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[12]));
// synopsys translate_off
defparam \MemOut[12]~I .input_async_reset = "none";
defparam \MemOut[12]~I .input_power_up = "low";
defparam \MemOut[12]~I .input_register_mode = "none";
defparam \MemOut[12]~I .input_sync_reset = "none";
defparam \MemOut[12]~I .oe_async_reset = "none";
defparam \MemOut[12]~I .oe_power_up = "low";
defparam \MemOut[12]~I .oe_register_mode = "none";
defparam \MemOut[12]~I .oe_sync_reset = "none";
defparam \MemOut[12]~I .operation_mode = "output";
defparam \MemOut[12]~I .output_async_reset = "none";
defparam \MemOut[12]~I .output_power_up = "low";
defparam \MemOut[12]~I .output_register_mode = "none";
defparam \MemOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[13]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[13]));
// synopsys translate_off
defparam \MemOut[13]~I .input_async_reset = "none";
defparam \MemOut[13]~I .input_power_up = "low";
defparam \MemOut[13]~I .input_register_mode = "none";
defparam \MemOut[13]~I .input_sync_reset = "none";
defparam \MemOut[13]~I .oe_async_reset = "none";
defparam \MemOut[13]~I .oe_power_up = "low";
defparam \MemOut[13]~I .oe_register_mode = "none";
defparam \MemOut[13]~I .oe_sync_reset = "none";
defparam \MemOut[13]~I .operation_mode = "output";
defparam \MemOut[13]~I .output_async_reset = "none";
defparam \MemOut[13]~I .output_power_up = "low";
defparam \MemOut[13]~I .output_register_mode = "none";
defparam \MemOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[14]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[14]));
// synopsys translate_off
defparam \MemOut[14]~I .input_async_reset = "none";
defparam \MemOut[14]~I .input_power_up = "low";
defparam \MemOut[14]~I .input_register_mode = "none";
defparam \MemOut[14]~I .input_sync_reset = "none";
defparam \MemOut[14]~I .oe_async_reset = "none";
defparam \MemOut[14]~I .oe_power_up = "low";
defparam \MemOut[14]~I .oe_register_mode = "none";
defparam \MemOut[14]~I .oe_sync_reset = "none";
defparam \MemOut[14]~I .operation_mode = "output";
defparam \MemOut[14]~I .output_async_reset = "none";
defparam \MemOut[14]~I .output_power_up = "low";
defparam \MemOut[14]~I .output_register_mode = "none";
defparam \MemOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[15]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[15]));
// synopsys translate_off
defparam \MemOut[15]~I .input_async_reset = "none";
defparam \MemOut[15]~I .input_power_up = "low";
defparam \MemOut[15]~I .input_register_mode = "none";
defparam \MemOut[15]~I .input_sync_reset = "none";
defparam \MemOut[15]~I .oe_async_reset = "none";
defparam \MemOut[15]~I .oe_power_up = "low";
defparam \MemOut[15]~I .oe_register_mode = "none";
defparam \MemOut[15]~I .oe_sync_reset = "none";
defparam \MemOut[15]~I .operation_mode = "output";
defparam \MemOut[15]~I .output_async_reset = "none";
defparam \MemOut[15]~I .output_power_up = "low";
defparam \MemOut[15]~I .output_register_mode = "none";
defparam \MemOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[16]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[16]));
// synopsys translate_off
defparam \MemOut[16]~I .input_async_reset = "none";
defparam \MemOut[16]~I .input_power_up = "low";
defparam \MemOut[16]~I .input_register_mode = "none";
defparam \MemOut[16]~I .input_sync_reset = "none";
defparam \MemOut[16]~I .oe_async_reset = "none";
defparam \MemOut[16]~I .oe_power_up = "low";
defparam \MemOut[16]~I .oe_register_mode = "none";
defparam \MemOut[16]~I .oe_sync_reset = "none";
defparam \MemOut[16]~I .operation_mode = "output";
defparam \MemOut[16]~I .output_async_reset = "none";
defparam \MemOut[16]~I .output_power_up = "low";
defparam \MemOut[16]~I .output_register_mode = "none";
defparam \MemOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[17]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[17]));
// synopsys translate_off
defparam \MemOut[17]~I .input_async_reset = "none";
defparam \MemOut[17]~I .input_power_up = "low";
defparam \MemOut[17]~I .input_register_mode = "none";
defparam \MemOut[17]~I .input_sync_reset = "none";
defparam \MemOut[17]~I .oe_async_reset = "none";
defparam \MemOut[17]~I .oe_power_up = "low";
defparam \MemOut[17]~I .oe_register_mode = "none";
defparam \MemOut[17]~I .oe_sync_reset = "none";
defparam \MemOut[17]~I .operation_mode = "output";
defparam \MemOut[17]~I .output_async_reset = "none";
defparam \MemOut[17]~I .output_power_up = "low";
defparam \MemOut[17]~I .output_register_mode = "none";
defparam \MemOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[18]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[18]));
// synopsys translate_off
defparam \MemOut[18]~I .input_async_reset = "none";
defparam \MemOut[18]~I .input_power_up = "low";
defparam \MemOut[18]~I .input_register_mode = "none";
defparam \MemOut[18]~I .input_sync_reset = "none";
defparam \MemOut[18]~I .oe_async_reset = "none";
defparam \MemOut[18]~I .oe_power_up = "low";
defparam \MemOut[18]~I .oe_register_mode = "none";
defparam \MemOut[18]~I .oe_sync_reset = "none";
defparam \MemOut[18]~I .operation_mode = "output";
defparam \MemOut[18]~I .output_async_reset = "none";
defparam \MemOut[18]~I .output_power_up = "low";
defparam \MemOut[18]~I .output_register_mode = "none";
defparam \MemOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[19]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[19]));
// synopsys translate_off
defparam \MemOut[19]~I .input_async_reset = "none";
defparam \MemOut[19]~I .input_power_up = "low";
defparam \MemOut[19]~I .input_register_mode = "none";
defparam \MemOut[19]~I .input_sync_reset = "none";
defparam \MemOut[19]~I .oe_async_reset = "none";
defparam \MemOut[19]~I .oe_power_up = "low";
defparam \MemOut[19]~I .oe_register_mode = "none";
defparam \MemOut[19]~I .oe_sync_reset = "none";
defparam \MemOut[19]~I .operation_mode = "output";
defparam \MemOut[19]~I .output_async_reset = "none";
defparam \MemOut[19]~I .output_power_up = "low";
defparam \MemOut[19]~I .output_register_mode = "none";
defparam \MemOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[20]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[20]));
// synopsys translate_off
defparam \MemOut[20]~I .input_async_reset = "none";
defparam \MemOut[20]~I .input_power_up = "low";
defparam \MemOut[20]~I .input_register_mode = "none";
defparam \MemOut[20]~I .input_sync_reset = "none";
defparam \MemOut[20]~I .oe_async_reset = "none";
defparam \MemOut[20]~I .oe_power_up = "low";
defparam \MemOut[20]~I .oe_register_mode = "none";
defparam \MemOut[20]~I .oe_sync_reset = "none";
defparam \MemOut[20]~I .operation_mode = "output";
defparam \MemOut[20]~I .output_async_reset = "none";
defparam \MemOut[20]~I .output_power_up = "low";
defparam \MemOut[20]~I .output_register_mode = "none";
defparam \MemOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[21]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[21]));
// synopsys translate_off
defparam \MemOut[21]~I .input_async_reset = "none";
defparam \MemOut[21]~I .input_power_up = "low";
defparam \MemOut[21]~I .input_register_mode = "none";
defparam \MemOut[21]~I .input_sync_reset = "none";
defparam \MemOut[21]~I .oe_async_reset = "none";
defparam \MemOut[21]~I .oe_power_up = "low";
defparam \MemOut[21]~I .oe_register_mode = "none";
defparam \MemOut[21]~I .oe_sync_reset = "none";
defparam \MemOut[21]~I .operation_mode = "output";
defparam \MemOut[21]~I .output_async_reset = "none";
defparam \MemOut[21]~I .output_power_up = "low";
defparam \MemOut[21]~I .output_register_mode = "none";
defparam \MemOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[22]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[22]));
// synopsys translate_off
defparam \MemOut[22]~I .input_async_reset = "none";
defparam \MemOut[22]~I .input_power_up = "low";
defparam \MemOut[22]~I .input_register_mode = "none";
defparam \MemOut[22]~I .input_sync_reset = "none";
defparam \MemOut[22]~I .oe_async_reset = "none";
defparam \MemOut[22]~I .oe_power_up = "low";
defparam \MemOut[22]~I .oe_register_mode = "none";
defparam \MemOut[22]~I .oe_sync_reset = "none";
defparam \MemOut[22]~I .operation_mode = "output";
defparam \MemOut[22]~I .output_async_reset = "none";
defparam \MemOut[22]~I .output_power_up = "low";
defparam \MemOut[22]~I .output_register_mode = "none";
defparam \MemOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[23]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[23]));
// synopsys translate_off
defparam \MemOut[23]~I .input_async_reset = "none";
defparam \MemOut[23]~I .input_power_up = "low";
defparam \MemOut[23]~I .input_register_mode = "none";
defparam \MemOut[23]~I .input_sync_reset = "none";
defparam \MemOut[23]~I .oe_async_reset = "none";
defparam \MemOut[23]~I .oe_power_up = "low";
defparam \MemOut[23]~I .oe_register_mode = "none";
defparam \MemOut[23]~I .oe_sync_reset = "none";
defparam \MemOut[23]~I .operation_mode = "output";
defparam \MemOut[23]~I .output_async_reset = "none";
defparam \MemOut[23]~I .output_power_up = "low";
defparam \MemOut[23]~I .output_register_mode = "none";
defparam \MemOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[24]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[24]));
// synopsys translate_off
defparam \MemOut[24]~I .input_async_reset = "none";
defparam \MemOut[24]~I .input_power_up = "low";
defparam \MemOut[24]~I .input_register_mode = "none";
defparam \MemOut[24]~I .input_sync_reset = "none";
defparam \MemOut[24]~I .oe_async_reset = "none";
defparam \MemOut[24]~I .oe_power_up = "low";
defparam \MemOut[24]~I .oe_register_mode = "none";
defparam \MemOut[24]~I .oe_sync_reset = "none";
defparam \MemOut[24]~I .operation_mode = "output";
defparam \MemOut[24]~I .output_async_reset = "none";
defparam \MemOut[24]~I .output_power_up = "low";
defparam \MemOut[24]~I .output_register_mode = "none";
defparam \MemOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[25]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[25]));
// synopsys translate_off
defparam \MemOut[25]~I .input_async_reset = "none";
defparam \MemOut[25]~I .input_power_up = "low";
defparam \MemOut[25]~I .input_register_mode = "none";
defparam \MemOut[25]~I .input_sync_reset = "none";
defparam \MemOut[25]~I .oe_async_reset = "none";
defparam \MemOut[25]~I .oe_power_up = "low";
defparam \MemOut[25]~I .oe_register_mode = "none";
defparam \MemOut[25]~I .oe_sync_reset = "none";
defparam \MemOut[25]~I .operation_mode = "output";
defparam \MemOut[25]~I .output_async_reset = "none";
defparam \MemOut[25]~I .output_power_up = "low";
defparam \MemOut[25]~I .output_register_mode = "none";
defparam \MemOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[26]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[26]));
// synopsys translate_off
defparam \MemOut[26]~I .input_async_reset = "none";
defparam \MemOut[26]~I .input_power_up = "low";
defparam \MemOut[26]~I .input_register_mode = "none";
defparam \MemOut[26]~I .input_sync_reset = "none";
defparam \MemOut[26]~I .oe_async_reset = "none";
defparam \MemOut[26]~I .oe_power_up = "low";
defparam \MemOut[26]~I .oe_register_mode = "none";
defparam \MemOut[26]~I .oe_sync_reset = "none";
defparam \MemOut[26]~I .operation_mode = "output";
defparam \MemOut[26]~I .output_async_reset = "none";
defparam \MemOut[26]~I .output_power_up = "low";
defparam \MemOut[26]~I .output_register_mode = "none";
defparam \MemOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[27]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[27]));
// synopsys translate_off
defparam \MemOut[27]~I .input_async_reset = "none";
defparam \MemOut[27]~I .input_power_up = "low";
defparam \MemOut[27]~I .input_register_mode = "none";
defparam \MemOut[27]~I .input_sync_reset = "none";
defparam \MemOut[27]~I .oe_async_reset = "none";
defparam \MemOut[27]~I .oe_power_up = "low";
defparam \MemOut[27]~I .oe_register_mode = "none";
defparam \MemOut[27]~I .oe_sync_reset = "none";
defparam \MemOut[27]~I .operation_mode = "output";
defparam \MemOut[27]~I .output_async_reset = "none";
defparam \MemOut[27]~I .output_power_up = "low";
defparam \MemOut[27]~I .output_register_mode = "none";
defparam \MemOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[28]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[28]));
// synopsys translate_off
defparam \MemOut[28]~I .input_async_reset = "none";
defparam \MemOut[28]~I .input_power_up = "low";
defparam \MemOut[28]~I .input_register_mode = "none";
defparam \MemOut[28]~I .input_sync_reset = "none";
defparam \MemOut[28]~I .oe_async_reset = "none";
defparam \MemOut[28]~I .oe_power_up = "low";
defparam \MemOut[28]~I .oe_register_mode = "none";
defparam \MemOut[28]~I .oe_sync_reset = "none";
defparam \MemOut[28]~I .operation_mode = "output";
defparam \MemOut[28]~I .output_async_reset = "none";
defparam \MemOut[28]~I .output_power_up = "low";
defparam \MemOut[28]~I .output_register_mode = "none";
defparam \MemOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[29]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[29]));
// synopsys translate_off
defparam \MemOut[29]~I .input_async_reset = "none";
defparam \MemOut[29]~I .input_power_up = "low";
defparam \MemOut[29]~I .input_register_mode = "none";
defparam \MemOut[29]~I .input_sync_reset = "none";
defparam \MemOut[29]~I .oe_async_reset = "none";
defparam \MemOut[29]~I .oe_power_up = "low";
defparam \MemOut[29]~I .oe_register_mode = "none";
defparam \MemOut[29]~I .oe_sync_reset = "none";
defparam \MemOut[29]~I .operation_mode = "output";
defparam \MemOut[29]~I .output_async_reset = "none";
defparam \MemOut[29]~I .output_power_up = "low";
defparam \MemOut[29]~I .output_register_mode = "none";
defparam \MemOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[30]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[30]));
// synopsys translate_off
defparam \MemOut[30]~I .input_async_reset = "none";
defparam \MemOut[30]~I .input_power_up = "low";
defparam \MemOut[30]~I .input_register_mode = "none";
defparam \MemOut[30]~I .input_sync_reset = "none";
defparam \MemOut[30]~I .oe_async_reset = "none";
defparam \MemOut[30]~I .oe_power_up = "low";
defparam \MemOut[30]~I .oe_register_mode = "none";
defparam \MemOut[30]~I .oe_sync_reset = "none";
defparam \MemOut[30]~I .operation_mode = "output";
defparam \MemOut[30]~I .output_async_reset = "none";
defparam \MemOut[30]~I .output_power_up = "low";
defparam \MemOut[30]~I .output_register_mode = "none";
defparam \MemOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[31]~I (
	.datain(\MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[31]));
// synopsys translate_off
defparam \MemOut[31]~I .input_async_reset = "none";
defparam \MemOut[31]~I .input_power_up = "low";
defparam \MemOut[31]~I .input_register_mode = "none";
defparam \MemOut[31]~I .input_sync_reset = "none";
defparam \MemOut[31]~I .oe_async_reset = "none";
defparam \MemOut[31]~I .oe_power_up = "low";
defparam \MemOut[31]~I .oe_register_mode = "none";
defparam \MemOut[31]~I .oe_sync_reset = "none";
defparam \MemOut[31]~I .operation_mode = "output";
defparam \MemOut[31]~I .output_async_reset = "none";
defparam \MemOut[31]~I .output_power_up = "low";
defparam \MemOut[31]~I .output_register_mode = "none";
defparam \MemOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[0]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[0]));
// synopsys translate_off
defparam \reg1Out[0]~I .input_async_reset = "none";
defparam \reg1Out[0]~I .input_power_up = "low";
defparam \reg1Out[0]~I .input_register_mode = "none";
defparam \reg1Out[0]~I .input_sync_reset = "none";
defparam \reg1Out[0]~I .oe_async_reset = "none";
defparam \reg1Out[0]~I .oe_power_up = "low";
defparam \reg1Out[0]~I .oe_register_mode = "none";
defparam \reg1Out[0]~I .oe_sync_reset = "none";
defparam \reg1Out[0]~I .operation_mode = "output";
defparam \reg1Out[0]~I .output_async_reset = "none";
defparam \reg1Out[0]~I .output_power_up = "low";
defparam \reg1Out[0]~I .output_register_mode = "none";
defparam \reg1Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[1]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[1]));
// synopsys translate_off
defparam \reg1Out[1]~I .input_async_reset = "none";
defparam \reg1Out[1]~I .input_power_up = "low";
defparam \reg1Out[1]~I .input_register_mode = "none";
defparam \reg1Out[1]~I .input_sync_reset = "none";
defparam \reg1Out[1]~I .oe_async_reset = "none";
defparam \reg1Out[1]~I .oe_power_up = "low";
defparam \reg1Out[1]~I .oe_register_mode = "none";
defparam \reg1Out[1]~I .oe_sync_reset = "none";
defparam \reg1Out[1]~I .operation_mode = "output";
defparam \reg1Out[1]~I .output_async_reset = "none";
defparam \reg1Out[1]~I .output_power_up = "low";
defparam \reg1Out[1]~I .output_register_mode = "none";
defparam \reg1Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[2]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[2]));
// synopsys translate_off
defparam \reg1Out[2]~I .input_async_reset = "none";
defparam \reg1Out[2]~I .input_power_up = "low";
defparam \reg1Out[2]~I .input_register_mode = "none";
defparam \reg1Out[2]~I .input_sync_reset = "none";
defparam \reg1Out[2]~I .oe_async_reset = "none";
defparam \reg1Out[2]~I .oe_power_up = "low";
defparam \reg1Out[2]~I .oe_register_mode = "none";
defparam \reg1Out[2]~I .oe_sync_reset = "none";
defparam \reg1Out[2]~I .operation_mode = "output";
defparam \reg1Out[2]~I .output_async_reset = "none";
defparam \reg1Out[2]~I .output_power_up = "low";
defparam \reg1Out[2]~I .output_register_mode = "none";
defparam \reg1Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[3]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[3]));
// synopsys translate_off
defparam \reg1Out[3]~I .input_async_reset = "none";
defparam \reg1Out[3]~I .input_power_up = "low";
defparam \reg1Out[3]~I .input_register_mode = "none";
defparam \reg1Out[3]~I .input_sync_reset = "none";
defparam \reg1Out[3]~I .oe_async_reset = "none";
defparam \reg1Out[3]~I .oe_power_up = "low";
defparam \reg1Out[3]~I .oe_register_mode = "none";
defparam \reg1Out[3]~I .oe_sync_reset = "none";
defparam \reg1Out[3]~I .operation_mode = "output";
defparam \reg1Out[3]~I .output_async_reset = "none";
defparam \reg1Out[3]~I .output_power_up = "low";
defparam \reg1Out[3]~I .output_register_mode = "none";
defparam \reg1Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[4]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[4]));
// synopsys translate_off
defparam \reg1Out[4]~I .input_async_reset = "none";
defparam \reg1Out[4]~I .input_power_up = "low";
defparam \reg1Out[4]~I .input_register_mode = "none";
defparam \reg1Out[4]~I .input_sync_reset = "none";
defparam \reg1Out[4]~I .oe_async_reset = "none";
defparam \reg1Out[4]~I .oe_power_up = "low";
defparam \reg1Out[4]~I .oe_register_mode = "none";
defparam \reg1Out[4]~I .oe_sync_reset = "none";
defparam \reg1Out[4]~I .operation_mode = "output";
defparam \reg1Out[4]~I .output_async_reset = "none";
defparam \reg1Out[4]~I .output_power_up = "low";
defparam \reg1Out[4]~I .output_register_mode = "none";
defparam \reg1Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[5]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[5]));
// synopsys translate_off
defparam \reg1Out[5]~I .input_async_reset = "none";
defparam \reg1Out[5]~I .input_power_up = "low";
defparam \reg1Out[5]~I .input_register_mode = "none";
defparam \reg1Out[5]~I .input_sync_reset = "none";
defparam \reg1Out[5]~I .oe_async_reset = "none";
defparam \reg1Out[5]~I .oe_power_up = "low";
defparam \reg1Out[5]~I .oe_register_mode = "none";
defparam \reg1Out[5]~I .oe_sync_reset = "none";
defparam \reg1Out[5]~I .operation_mode = "output";
defparam \reg1Out[5]~I .output_async_reset = "none";
defparam \reg1Out[5]~I .output_power_up = "low";
defparam \reg1Out[5]~I .output_register_mode = "none";
defparam \reg1Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[6]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[6]));
// synopsys translate_off
defparam \reg1Out[6]~I .input_async_reset = "none";
defparam \reg1Out[6]~I .input_power_up = "low";
defparam \reg1Out[6]~I .input_register_mode = "none";
defparam \reg1Out[6]~I .input_sync_reset = "none";
defparam \reg1Out[6]~I .oe_async_reset = "none";
defparam \reg1Out[6]~I .oe_power_up = "low";
defparam \reg1Out[6]~I .oe_register_mode = "none";
defparam \reg1Out[6]~I .oe_sync_reset = "none";
defparam \reg1Out[6]~I .operation_mode = "output";
defparam \reg1Out[6]~I .output_async_reset = "none";
defparam \reg1Out[6]~I .output_power_up = "low";
defparam \reg1Out[6]~I .output_register_mode = "none";
defparam \reg1Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[7]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[7]));
// synopsys translate_off
defparam \reg1Out[7]~I .input_async_reset = "none";
defparam \reg1Out[7]~I .input_power_up = "low";
defparam \reg1Out[7]~I .input_register_mode = "none";
defparam \reg1Out[7]~I .input_sync_reset = "none";
defparam \reg1Out[7]~I .oe_async_reset = "none";
defparam \reg1Out[7]~I .oe_power_up = "low";
defparam \reg1Out[7]~I .oe_register_mode = "none";
defparam \reg1Out[7]~I .oe_sync_reset = "none";
defparam \reg1Out[7]~I .operation_mode = "output";
defparam \reg1Out[7]~I .output_async_reset = "none";
defparam \reg1Out[7]~I .output_power_up = "low";
defparam \reg1Out[7]~I .output_register_mode = "none";
defparam \reg1Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[8]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[8]));
// synopsys translate_off
defparam \reg1Out[8]~I .input_async_reset = "none";
defparam \reg1Out[8]~I .input_power_up = "low";
defparam \reg1Out[8]~I .input_register_mode = "none";
defparam \reg1Out[8]~I .input_sync_reset = "none";
defparam \reg1Out[8]~I .oe_async_reset = "none";
defparam \reg1Out[8]~I .oe_power_up = "low";
defparam \reg1Out[8]~I .oe_register_mode = "none";
defparam \reg1Out[8]~I .oe_sync_reset = "none";
defparam \reg1Out[8]~I .operation_mode = "output";
defparam \reg1Out[8]~I .output_async_reset = "none";
defparam \reg1Out[8]~I .output_power_up = "low";
defparam \reg1Out[8]~I .output_register_mode = "none";
defparam \reg1Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[9]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[9]));
// synopsys translate_off
defparam \reg1Out[9]~I .input_async_reset = "none";
defparam \reg1Out[9]~I .input_power_up = "low";
defparam \reg1Out[9]~I .input_register_mode = "none";
defparam \reg1Out[9]~I .input_sync_reset = "none";
defparam \reg1Out[9]~I .oe_async_reset = "none";
defparam \reg1Out[9]~I .oe_power_up = "low";
defparam \reg1Out[9]~I .oe_register_mode = "none";
defparam \reg1Out[9]~I .oe_sync_reset = "none";
defparam \reg1Out[9]~I .operation_mode = "output";
defparam \reg1Out[9]~I .output_async_reset = "none";
defparam \reg1Out[9]~I .output_power_up = "low";
defparam \reg1Out[9]~I .output_register_mode = "none";
defparam \reg1Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[10]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[10]));
// synopsys translate_off
defparam \reg1Out[10]~I .input_async_reset = "none";
defparam \reg1Out[10]~I .input_power_up = "low";
defparam \reg1Out[10]~I .input_register_mode = "none";
defparam \reg1Out[10]~I .input_sync_reset = "none";
defparam \reg1Out[10]~I .oe_async_reset = "none";
defparam \reg1Out[10]~I .oe_power_up = "low";
defparam \reg1Out[10]~I .oe_register_mode = "none";
defparam \reg1Out[10]~I .oe_sync_reset = "none";
defparam \reg1Out[10]~I .operation_mode = "output";
defparam \reg1Out[10]~I .output_async_reset = "none";
defparam \reg1Out[10]~I .output_power_up = "low";
defparam \reg1Out[10]~I .output_register_mode = "none";
defparam \reg1Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[11]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[11]));
// synopsys translate_off
defparam \reg1Out[11]~I .input_async_reset = "none";
defparam \reg1Out[11]~I .input_power_up = "low";
defparam \reg1Out[11]~I .input_register_mode = "none";
defparam \reg1Out[11]~I .input_sync_reset = "none";
defparam \reg1Out[11]~I .oe_async_reset = "none";
defparam \reg1Out[11]~I .oe_power_up = "low";
defparam \reg1Out[11]~I .oe_register_mode = "none";
defparam \reg1Out[11]~I .oe_sync_reset = "none";
defparam \reg1Out[11]~I .operation_mode = "output";
defparam \reg1Out[11]~I .output_async_reset = "none";
defparam \reg1Out[11]~I .output_power_up = "low";
defparam \reg1Out[11]~I .output_register_mode = "none";
defparam \reg1Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[12]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[12]));
// synopsys translate_off
defparam \reg1Out[12]~I .input_async_reset = "none";
defparam \reg1Out[12]~I .input_power_up = "low";
defparam \reg1Out[12]~I .input_register_mode = "none";
defparam \reg1Out[12]~I .input_sync_reset = "none";
defparam \reg1Out[12]~I .oe_async_reset = "none";
defparam \reg1Out[12]~I .oe_power_up = "low";
defparam \reg1Out[12]~I .oe_register_mode = "none";
defparam \reg1Out[12]~I .oe_sync_reset = "none";
defparam \reg1Out[12]~I .operation_mode = "output";
defparam \reg1Out[12]~I .output_async_reset = "none";
defparam \reg1Out[12]~I .output_power_up = "low";
defparam \reg1Out[12]~I .output_register_mode = "none";
defparam \reg1Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[13]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[13]));
// synopsys translate_off
defparam \reg1Out[13]~I .input_async_reset = "none";
defparam \reg1Out[13]~I .input_power_up = "low";
defparam \reg1Out[13]~I .input_register_mode = "none";
defparam \reg1Out[13]~I .input_sync_reset = "none";
defparam \reg1Out[13]~I .oe_async_reset = "none";
defparam \reg1Out[13]~I .oe_power_up = "low";
defparam \reg1Out[13]~I .oe_register_mode = "none";
defparam \reg1Out[13]~I .oe_sync_reset = "none";
defparam \reg1Out[13]~I .operation_mode = "output";
defparam \reg1Out[13]~I .output_async_reset = "none";
defparam \reg1Out[13]~I .output_power_up = "low";
defparam \reg1Out[13]~I .output_register_mode = "none";
defparam \reg1Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[14]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[14]));
// synopsys translate_off
defparam \reg1Out[14]~I .input_async_reset = "none";
defparam \reg1Out[14]~I .input_power_up = "low";
defparam \reg1Out[14]~I .input_register_mode = "none";
defparam \reg1Out[14]~I .input_sync_reset = "none";
defparam \reg1Out[14]~I .oe_async_reset = "none";
defparam \reg1Out[14]~I .oe_power_up = "low";
defparam \reg1Out[14]~I .oe_register_mode = "none";
defparam \reg1Out[14]~I .oe_sync_reset = "none";
defparam \reg1Out[14]~I .operation_mode = "output";
defparam \reg1Out[14]~I .output_async_reset = "none";
defparam \reg1Out[14]~I .output_power_up = "low";
defparam \reg1Out[14]~I .output_register_mode = "none";
defparam \reg1Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[15]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[15]));
// synopsys translate_off
defparam \reg1Out[15]~I .input_async_reset = "none";
defparam \reg1Out[15]~I .input_power_up = "low";
defparam \reg1Out[15]~I .input_register_mode = "none";
defparam \reg1Out[15]~I .input_sync_reset = "none";
defparam \reg1Out[15]~I .oe_async_reset = "none";
defparam \reg1Out[15]~I .oe_power_up = "low";
defparam \reg1Out[15]~I .oe_register_mode = "none";
defparam \reg1Out[15]~I .oe_sync_reset = "none";
defparam \reg1Out[15]~I .operation_mode = "output";
defparam \reg1Out[15]~I .output_async_reset = "none";
defparam \reg1Out[15]~I .output_power_up = "low";
defparam \reg1Out[15]~I .output_register_mode = "none";
defparam \reg1Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[16]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[16]));
// synopsys translate_off
defparam \reg1Out[16]~I .input_async_reset = "none";
defparam \reg1Out[16]~I .input_power_up = "low";
defparam \reg1Out[16]~I .input_register_mode = "none";
defparam \reg1Out[16]~I .input_sync_reset = "none";
defparam \reg1Out[16]~I .oe_async_reset = "none";
defparam \reg1Out[16]~I .oe_power_up = "low";
defparam \reg1Out[16]~I .oe_register_mode = "none";
defparam \reg1Out[16]~I .oe_sync_reset = "none";
defparam \reg1Out[16]~I .operation_mode = "output";
defparam \reg1Out[16]~I .output_async_reset = "none";
defparam \reg1Out[16]~I .output_power_up = "low";
defparam \reg1Out[16]~I .output_register_mode = "none";
defparam \reg1Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[17]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[17]));
// synopsys translate_off
defparam \reg1Out[17]~I .input_async_reset = "none";
defparam \reg1Out[17]~I .input_power_up = "low";
defparam \reg1Out[17]~I .input_register_mode = "none";
defparam \reg1Out[17]~I .input_sync_reset = "none";
defparam \reg1Out[17]~I .oe_async_reset = "none";
defparam \reg1Out[17]~I .oe_power_up = "low";
defparam \reg1Out[17]~I .oe_register_mode = "none";
defparam \reg1Out[17]~I .oe_sync_reset = "none";
defparam \reg1Out[17]~I .operation_mode = "output";
defparam \reg1Out[17]~I .output_async_reset = "none";
defparam \reg1Out[17]~I .output_power_up = "low";
defparam \reg1Out[17]~I .output_register_mode = "none";
defparam \reg1Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[18]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[18]));
// synopsys translate_off
defparam \reg1Out[18]~I .input_async_reset = "none";
defparam \reg1Out[18]~I .input_power_up = "low";
defparam \reg1Out[18]~I .input_register_mode = "none";
defparam \reg1Out[18]~I .input_sync_reset = "none";
defparam \reg1Out[18]~I .oe_async_reset = "none";
defparam \reg1Out[18]~I .oe_power_up = "low";
defparam \reg1Out[18]~I .oe_register_mode = "none";
defparam \reg1Out[18]~I .oe_sync_reset = "none";
defparam \reg1Out[18]~I .operation_mode = "output";
defparam \reg1Out[18]~I .output_async_reset = "none";
defparam \reg1Out[18]~I .output_power_up = "low";
defparam \reg1Out[18]~I .output_register_mode = "none";
defparam \reg1Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[19]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[19]));
// synopsys translate_off
defparam \reg1Out[19]~I .input_async_reset = "none";
defparam \reg1Out[19]~I .input_power_up = "low";
defparam \reg1Out[19]~I .input_register_mode = "none";
defparam \reg1Out[19]~I .input_sync_reset = "none";
defparam \reg1Out[19]~I .oe_async_reset = "none";
defparam \reg1Out[19]~I .oe_power_up = "low";
defparam \reg1Out[19]~I .oe_register_mode = "none";
defparam \reg1Out[19]~I .oe_sync_reset = "none";
defparam \reg1Out[19]~I .operation_mode = "output";
defparam \reg1Out[19]~I .output_async_reset = "none";
defparam \reg1Out[19]~I .output_power_up = "low";
defparam \reg1Out[19]~I .output_register_mode = "none";
defparam \reg1Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[20]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[20]));
// synopsys translate_off
defparam \reg1Out[20]~I .input_async_reset = "none";
defparam \reg1Out[20]~I .input_power_up = "low";
defparam \reg1Out[20]~I .input_register_mode = "none";
defparam \reg1Out[20]~I .input_sync_reset = "none";
defparam \reg1Out[20]~I .oe_async_reset = "none";
defparam \reg1Out[20]~I .oe_power_up = "low";
defparam \reg1Out[20]~I .oe_register_mode = "none";
defparam \reg1Out[20]~I .oe_sync_reset = "none";
defparam \reg1Out[20]~I .operation_mode = "output";
defparam \reg1Out[20]~I .output_async_reset = "none";
defparam \reg1Out[20]~I .output_power_up = "low";
defparam \reg1Out[20]~I .output_register_mode = "none";
defparam \reg1Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[21]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[21]));
// synopsys translate_off
defparam \reg1Out[21]~I .input_async_reset = "none";
defparam \reg1Out[21]~I .input_power_up = "low";
defparam \reg1Out[21]~I .input_register_mode = "none";
defparam \reg1Out[21]~I .input_sync_reset = "none";
defparam \reg1Out[21]~I .oe_async_reset = "none";
defparam \reg1Out[21]~I .oe_power_up = "low";
defparam \reg1Out[21]~I .oe_register_mode = "none";
defparam \reg1Out[21]~I .oe_sync_reset = "none";
defparam \reg1Out[21]~I .operation_mode = "output";
defparam \reg1Out[21]~I .output_async_reset = "none";
defparam \reg1Out[21]~I .output_power_up = "low";
defparam \reg1Out[21]~I .output_register_mode = "none";
defparam \reg1Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[22]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[22]));
// synopsys translate_off
defparam \reg1Out[22]~I .input_async_reset = "none";
defparam \reg1Out[22]~I .input_power_up = "low";
defparam \reg1Out[22]~I .input_register_mode = "none";
defparam \reg1Out[22]~I .input_sync_reset = "none";
defparam \reg1Out[22]~I .oe_async_reset = "none";
defparam \reg1Out[22]~I .oe_power_up = "low";
defparam \reg1Out[22]~I .oe_register_mode = "none";
defparam \reg1Out[22]~I .oe_sync_reset = "none";
defparam \reg1Out[22]~I .operation_mode = "output";
defparam \reg1Out[22]~I .output_async_reset = "none";
defparam \reg1Out[22]~I .output_power_up = "low";
defparam \reg1Out[22]~I .output_register_mode = "none";
defparam \reg1Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[23]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[23]));
// synopsys translate_off
defparam \reg1Out[23]~I .input_async_reset = "none";
defparam \reg1Out[23]~I .input_power_up = "low";
defparam \reg1Out[23]~I .input_register_mode = "none";
defparam \reg1Out[23]~I .input_sync_reset = "none";
defparam \reg1Out[23]~I .oe_async_reset = "none";
defparam \reg1Out[23]~I .oe_power_up = "low";
defparam \reg1Out[23]~I .oe_register_mode = "none";
defparam \reg1Out[23]~I .oe_sync_reset = "none";
defparam \reg1Out[23]~I .operation_mode = "output";
defparam \reg1Out[23]~I .output_async_reset = "none";
defparam \reg1Out[23]~I .output_power_up = "low";
defparam \reg1Out[23]~I .output_register_mode = "none";
defparam \reg1Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[24]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[24]));
// synopsys translate_off
defparam \reg1Out[24]~I .input_async_reset = "none";
defparam \reg1Out[24]~I .input_power_up = "low";
defparam \reg1Out[24]~I .input_register_mode = "none";
defparam \reg1Out[24]~I .input_sync_reset = "none";
defparam \reg1Out[24]~I .oe_async_reset = "none";
defparam \reg1Out[24]~I .oe_power_up = "low";
defparam \reg1Out[24]~I .oe_register_mode = "none";
defparam \reg1Out[24]~I .oe_sync_reset = "none";
defparam \reg1Out[24]~I .operation_mode = "output";
defparam \reg1Out[24]~I .output_async_reset = "none";
defparam \reg1Out[24]~I .output_power_up = "low";
defparam \reg1Out[24]~I .output_register_mode = "none";
defparam \reg1Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[25]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[25]));
// synopsys translate_off
defparam \reg1Out[25]~I .input_async_reset = "none";
defparam \reg1Out[25]~I .input_power_up = "low";
defparam \reg1Out[25]~I .input_register_mode = "none";
defparam \reg1Out[25]~I .input_sync_reset = "none";
defparam \reg1Out[25]~I .oe_async_reset = "none";
defparam \reg1Out[25]~I .oe_power_up = "low";
defparam \reg1Out[25]~I .oe_register_mode = "none";
defparam \reg1Out[25]~I .oe_sync_reset = "none";
defparam \reg1Out[25]~I .operation_mode = "output";
defparam \reg1Out[25]~I .output_async_reset = "none";
defparam \reg1Out[25]~I .output_power_up = "low";
defparam \reg1Out[25]~I .output_register_mode = "none";
defparam \reg1Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[26]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[26]));
// synopsys translate_off
defparam \reg1Out[26]~I .input_async_reset = "none";
defparam \reg1Out[26]~I .input_power_up = "low";
defparam \reg1Out[26]~I .input_register_mode = "none";
defparam \reg1Out[26]~I .input_sync_reset = "none";
defparam \reg1Out[26]~I .oe_async_reset = "none";
defparam \reg1Out[26]~I .oe_power_up = "low";
defparam \reg1Out[26]~I .oe_register_mode = "none";
defparam \reg1Out[26]~I .oe_sync_reset = "none";
defparam \reg1Out[26]~I .operation_mode = "output";
defparam \reg1Out[26]~I .output_async_reset = "none";
defparam \reg1Out[26]~I .output_power_up = "low";
defparam \reg1Out[26]~I .output_register_mode = "none";
defparam \reg1Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[27]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[27]));
// synopsys translate_off
defparam \reg1Out[27]~I .input_async_reset = "none";
defparam \reg1Out[27]~I .input_power_up = "low";
defparam \reg1Out[27]~I .input_register_mode = "none";
defparam \reg1Out[27]~I .input_sync_reset = "none";
defparam \reg1Out[27]~I .oe_async_reset = "none";
defparam \reg1Out[27]~I .oe_power_up = "low";
defparam \reg1Out[27]~I .oe_register_mode = "none";
defparam \reg1Out[27]~I .oe_sync_reset = "none";
defparam \reg1Out[27]~I .operation_mode = "output";
defparam \reg1Out[27]~I .output_async_reset = "none";
defparam \reg1Out[27]~I .output_power_up = "low";
defparam \reg1Out[27]~I .output_register_mode = "none";
defparam \reg1Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[28]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[28]));
// synopsys translate_off
defparam \reg1Out[28]~I .input_async_reset = "none";
defparam \reg1Out[28]~I .input_power_up = "low";
defparam \reg1Out[28]~I .input_register_mode = "none";
defparam \reg1Out[28]~I .input_sync_reset = "none";
defparam \reg1Out[28]~I .oe_async_reset = "none";
defparam \reg1Out[28]~I .oe_power_up = "low";
defparam \reg1Out[28]~I .oe_register_mode = "none";
defparam \reg1Out[28]~I .oe_sync_reset = "none";
defparam \reg1Out[28]~I .operation_mode = "output";
defparam \reg1Out[28]~I .output_async_reset = "none";
defparam \reg1Out[28]~I .output_power_up = "low";
defparam \reg1Out[28]~I .output_register_mode = "none";
defparam \reg1Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[29]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[29]));
// synopsys translate_off
defparam \reg1Out[29]~I .input_async_reset = "none";
defparam \reg1Out[29]~I .input_power_up = "low";
defparam \reg1Out[29]~I .input_register_mode = "none";
defparam \reg1Out[29]~I .input_sync_reset = "none";
defparam \reg1Out[29]~I .oe_async_reset = "none";
defparam \reg1Out[29]~I .oe_power_up = "low";
defparam \reg1Out[29]~I .oe_register_mode = "none";
defparam \reg1Out[29]~I .oe_sync_reset = "none";
defparam \reg1Out[29]~I .operation_mode = "output";
defparam \reg1Out[29]~I .output_async_reset = "none";
defparam \reg1Out[29]~I .output_power_up = "low";
defparam \reg1Out[29]~I .output_register_mode = "none";
defparam \reg1Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[30]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[30]));
// synopsys translate_off
defparam \reg1Out[30]~I .input_async_reset = "none";
defparam \reg1Out[30]~I .input_power_up = "low";
defparam \reg1Out[30]~I .input_register_mode = "none";
defparam \reg1Out[30]~I .input_sync_reset = "none";
defparam \reg1Out[30]~I .oe_async_reset = "none";
defparam \reg1Out[30]~I .oe_power_up = "low";
defparam \reg1Out[30]~I .oe_register_mode = "none";
defparam \reg1Out[30]~I .oe_sync_reset = "none";
defparam \reg1Out[30]~I .operation_mode = "output";
defparam \reg1Out[30]~I .output_async_reset = "none";
defparam \reg1Out[30]~I .output_power_up = "low";
defparam \reg1Out[30]~I .output_register_mode = "none";
defparam \reg1Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg1Out[31]~I (
	.datain(\DECODE_inst1|Breg_inst1|r1[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg1Out[31]));
// synopsys translate_off
defparam \reg1Out[31]~I .input_async_reset = "none";
defparam \reg1Out[31]~I .input_power_up = "low";
defparam \reg1Out[31]~I .input_register_mode = "none";
defparam \reg1Out[31]~I .input_sync_reset = "none";
defparam \reg1Out[31]~I .oe_async_reset = "none";
defparam \reg1Out[31]~I .oe_power_up = "low";
defparam \reg1Out[31]~I .oe_register_mode = "none";
defparam \reg1Out[31]~I .oe_sync_reset = "none";
defparam \reg1Out[31]~I .operation_mode = "output";
defparam \reg1Out[31]~I .output_async_reset = "none";
defparam \reg1Out[31]~I .output_power_up = "low";
defparam \reg1Out[31]~I .output_register_mode = "none";
defparam \reg1Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[0]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[0]));
// synopsys translate_off
defparam \reg2Out[0]~I .input_async_reset = "none";
defparam \reg2Out[0]~I .input_power_up = "low";
defparam \reg2Out[0]~I .input_register_mode = "none";
defparam \reg2Out[0]~I .input_sync_reset = "none";
defparam \reg2Out[0]~I .oe_async_reset = "none";
defparam \reg2Out[0]~I .oe_power_up = "low";
defparam \reg2Out[0]~I .oe_register_mode = "none";
defparam \reg2Out[0]~I .oe_sync_reset = "none";
defparam \reg2Out[0]~I .operation_mode = "output";
defparam \reg2Out[0]~I .output_async_reset = "none";
defparam \reg2Out[0]~I .output_power_up = "low";
defparam \reg2Out[0]~I .output_register_mode = "none";
defparam \reg2Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[1]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[1]));
// synopsys translate_off
defparam \reg2Out[1]~I .input_async_reset = "none";
defparam \reg2Out[1]~I .input_power_up = "low";
defparam \reg2Out[1]~I .input_register_mode = "none";
defparam \reg2Out[1]~I .input_sync_reset = "none";
defparam \reg2Out[1]~I .oe_async_reset = "none";
defparam \reg2Out[1]~I .oe_power_up = "low";
defparam \reg2Out[1]~I .oe_register_mode = "none";
defparam \reg2Out[1]~I .oe_sync_reset = "none";
defparam \reg2Out[1]~I .operation_mode = "output";
defparam \reg2Out[1]~I .output_async_reset = "none";
defparam \reg2Out[1]~I .output_power_up = "low";
defparam \reg2Out[1]~I .output_register_mode = "none";
defparam \reg2Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[2]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[2]));
// synopsys translate_off
defparam \reg2Out[2]~I .input_async_reset = "none";
defparam \reg2Out[2]~I .input_power_up = "low";
defparam \reg2Out[2]~I .input_register_mode = "none";
defparam \reg2Out[2]~I .input_sync_reset = "none";
defparam \reg2Out[2]~I .oe_async_reset = "none";
defparam \reg2Out[2]~I .oe_power_up = "low";
defparam \reg2Out[2]~I .oe_register_mode = "none";
defparam \reg2Out[2]~I .oe_sync_reset = "none";
defparam \reg2Out[2]~I .operation_mode = "output";
defparam \reg2Out[2]~I .output_async_reset = "none";
defparam \reg2Out[2]~I .output_power_up = "low";
defparam \reg2Out[2]~I .output_register_mode = "none";
defparam \reg2Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[3]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[3]));
// synopsys translate_off
defparam \reg2Out[3]~I .input_async_reset = "none";
defparam \reg2Out[3]~I .input_power_up = "low";
defparam \reg2Out[3]~I .input_register_mode = "none";
defparam \reg2Out[3]~I .input_sync_reset = "none";
defparam \reg2Out[3]~I .oe_async_reset = "none";
defparam \reg2Out[3]~I .oe_power_up = "low";
defparam \reg2Out[3]~I .oe_register_mode = "none";
defparam \reg2Out[3]~I .oe_sync_reset = "none";
defparam \reg2Out[3]~I .operation_mode = "output";
defparam \reg2Out[3]~I .output_async_reset = "none";
defparam \reg2Out[3]~I .output_power_up = "low";
defparam \reg2Out[3]~I .output_register_mode = "none";
defparam \reg2Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[4]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[4]));
// synopsys translate_off
defparam \reg2Out[4]~I .input_async_reset = "none";
defparam \reg2Out[4]~I .input_power_up = "low";
defparam \reg2Out[4]~I .input_register_mode = "none";
defparam \reg2Out[4]~I .input_sync_reset = "none";
defparam \reg2Out[4]~I .oe_async_reset = "none";
defparam \reg2Out[4]~I .oe_power_up = "low";
defparam \reg2Out[4]~I .oe_register_mode = "none";
defparam \reg2Out[4]~I .oe_sync_reset = "none";
defparam \reg2Out[4]~I .operation_mode = "output";
defparam \reg2Out[4]~I .output_async_reset = "none";
defparam \reg2Out[4]~I .output_power_up = "low";
defparam \reg2Out[4]~I .output_register_mode = "none";
defparam \reg2Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[5]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[5]));
// synopsys translate_off
defparam \reg2Out[5]~I .input_async_reset = "none";
defparam \reg2Out[5]~I .input_power_up = "low";
defparam \reg2Out[5]~I .input_register_mode = "none";
defparam \reg2Out[5]~I .input_sync_reset = "none";
defparam \reg2Out[5]~I .oe_async_reset = "none";
defparam \reg2Out[5]~I .oe_power_up = "low";
defparam \reg2Out[5]~I .oe_register_mode = "none";
defparam \reg2Out[5]~I .oe_sync_reset = "none";
defparam \reg2Out[5]~I .operation_mode = "output";
defparam \reg2Out[5]~I .output_async_reset = "none";
defparam \reg2Out[5]~I .output_power_up = "low";
defparam \reg2Out[5]~I .output_register_mode = "none";
defparam \reg2Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[6]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[6]));
// synopsys translate_off
defparam \reg2Out[6]~I .input_async_reset = "none";
defparam \reg2Out[6]~I .input_power_up = "low";
defparam \reg2Out[6]~I .input_register_mode = "none";
defparam \reg2Out[6]~I .input_sync_reset = "none";
defparam \reg2Out[6]~I .oe_async_reset = "none";
defparam \reg2Out[6]~I .oe_power_up = "low";
defparam \reg2Out[6]~I .oe_register_mode = "none";
defparam \reg2Out[6]~I .oe_sync_reset = "none";
defparam \reg2Out[6]~I .operation_mode = "output";
defparam \reg2Out[6]~I .output_async_reset = "none";
defparam \reg2Out[6]~I .output_power_up = "low";
defparam \reg2Out[6]~I .output_register_mode = "none";
defparam \reg2Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[7]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[7]));
// synopsys translate_off
defparam \reg2Out[7]~I .input_async_reset = "none";
defparam \reg2Out[7]~I .input_power_up = "low";
defparam \reg2Out[7]~I .input_register_mode = "none";
defparam \reg2Out[7]~I .input_sync_reset = "none";
defparam \reg2Out[7]~I .oe_async_reset = "none";
defparam \reg2Out[7]~I .oe_power_up = "low";
defparam \reg2Out[7]~I .oe_register_mode = "none";
defparam \reg2Out[7]~I .oe_sync_reset = "none";
defparam \reg2Out[7]~I .operation_mode = "output";
defparam \reg2Out[7]~I .output_async_reset = "none";
defparam \reg2Out[7]~I .output_power_up = "low";
defparam \reg2Out[7]~I .output_register_mode = "none";
defparam \reg2Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[8]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[8]));
// synopsys translate_off
defparam \reg2Out[8]~I .input_async_reset = "none";
defparam \reg2Out[8]~I .input_power_up = "low";
defparam \reg2Out[8]~I .input_register_mode = "none";
defparam \reg2Out[8]~I .input_sync_reset = "none";
defparam \reg2Out[8]~I .oe_async_reset = "none";
defparam \reg2Out[8]~I .oe_power_up = "low";
defparam \reg2Out[8]~I .oe_register_mode = "none";
defparam \reg2Out[8]~I .oe_sync_reset = "none";
defparam \reg2Out[8]~I .operation_mode = "output";
defparam \reg2Out[8]~I .output_async_reset = "none";
defparam \reg2Out[8]~I .output_power_up = "low";
defparam \reg2Out[8]~I .output_register_mode = "none";
defparam \reg2Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[9]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[9]));
// synopsys translate_off
defparam \reg2Out[9]~I .input_async_reset = "none";
defparam \reg2Out[9]~I .input_power_up = "low";
defparam \reg2Out[9]~I .input_register_mode = "none";
defparam \reg2Out[9]~I .input_sync_reset = "none";
defparam \reg2Out[9]~I .oe_async_reset = "none";
defparam \reg2Out[9]~I .oe_power_up = "low";
defparam \reg2Out[9]~I .oe_register_mode = "none";
defparam \reg2Out[9]~I .oe_sync_reset = "none";
defparam \reg2Out[9]~I .operation_mode = "output";
defparam \reg2Out[9]~I .output_async_reset = "none";
defparam \reg2Out[9]~I .output_power_up = "low";
defparam \reg2Out[9]~I .output_register_mode = "none";
defparam \reg2Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[10]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[10]));
// synopsys translate_off
defparam \reg2Out[10]~I .input_async_reset = "none";
defparam \reg2Out[10]~I .input_power_up = "low";
defparam \reg2Out[10]~I .input_register_mode = "none";
defparam \reg2Out[10]~I .input_sync_reset = "none";
defparam \reg2Out[10]~I .oe_async_reset = "none";
defparam \reg2Out[10]~I .oe_power_up = "low";
defparam \reg2Out[10]~I .oe_register_mode = "none";
defparam \reg2Out[10]~I .oe_sync_reset = "none";
defparam \reg2Out[10]~I .operation_mode = "output";
defparam \reg2Out[10]~I .output_async_reset = "none";
defparam \reg2Out[10]~I .output_power_up = "low";
defparam \reg2Out[10]~I .output_register_mode = "none";
defparam \reg2Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[11]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[11]));
// synopsys translate_off
defparam \reg2Out[11]~I .input_async_reset = "none";
defparam \reg2Out[11]~I .input_power_up = "low";
defparam \reg2Out[11]~I .input_register_mode = "none";
defparam \reg2Out[11]~I .input_sync_reset = "none";
defparam \reg2Out[11]~I .oe_async_reset = "none";
defparam \reg2Out[11]~I .oe_power_up = "low";
defparam \reg2Out[11]~I .oe_register_mode = "none";
defparam \reg2Out[11]~I .oe_sync_reset = "none";
defparam \reg2Out[11]~I .operation_mode = "output";
defparam \reg2Out[11]~I .output_async_reset = "none";
defparam \reg2Out[11]~I .output_power_up = "low";
defparam \reg2Out[11]~I .output_register_mode = "none";
defparam \reg2Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[12]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[12]));
// synopsys translate_off
defparam \reg2Out[12]~I .input_async_reset = "none";
defparam \reg2Out[12]~I .input_power_up = "low";
defparam \reg2Out[12]~I .input_register_mode = "none";
defparam \reg2Out[12]~I .input_sync_reset = "none";
defparam \reg2Out[12]~I .oe_async_reset = "none";
defparam \reg2Out[12]~I .oe_power_up = "low";
defparam \reg2Out[12]~I .oe_register_mode = "none";
defparam \reg2Out[12]~I .oe_sync_reset = "none";
defparam \reg2Out[12]~I .operation_mode = "output";
defparam \reg2Out[12]~I .output_async_reset = "none";
defparam \reg2Out[12]~I .output_power_up = "low";
defparam \reg2Out[12]~I .output_register_mode = "none";
defparam \reg2Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[13]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[13]));
// synopsys translate_off
defparam \reg2Out[13]~I .input_async_reset = "none";
defparam \reg2Out[13]~I .input_power_up = "low";
defparam \reg2Out[13]~I .input_register_mode = "none";
defparam \reg2Out[13]~I .input_sync_reset = "none";
defparam \reg2Out[13]~I .oe_async_reset = "none";
defparam \reg2Out[13]~I .oe_power_up = "low";
defparam \reg2Out[13]~I .oe_register_mode = "none";
defparam \reg2Out[13]~I .oe_sync_reset = "none";
defparam \reg2Out[13]~I .operation_mode = "output";
defparam \reg2Out[13]~I .output_async_reset = "none";
defparam \reg2Out[13]~I .output_power_up = "low";
defparam \reg2Out[13]~I .output_register_mode = "none";
defparam \reg2Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[14]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[14]));
// synopsys translate_off
defparam \reg2Out[14]~I .input_async_reset = "none";
defparam \reg2Out[14]~I .input_power_up = "low";
defparam \reg2Out[14]~I .input_register_mode = "none";
defparam \reg2Out[14]~I .input_sync_reset = "none";
defparam \reg2Out[14]~I .oe_async_reset = "none";
defparam \reg2Out[14]~I .oe_power_up = "low";
defparam \reg2Out[14]~I .oe_register_mode = "none";
defparam \reg2Out[14]~I .oe_sync_reset = "none";
defparam \reg2Out[14]~I .operation_mode = "output";
defparam \reg2Out[14]~I .output_async_reset = "none";
defparam \reg2Out[14]~I .output_power_up = "low";
defparam \reg2Out[14]~I .output_register_mode = "none";
defparam \reg2Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[15]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[15]));
// synopsys translate_off
defparam \reg2Out[15]~I .input_async_reset = "none";
defparam \reg2Out[15]~I .input_power_up = "low";
defparam \reg2Out[15]~I .input_register_mode = "none";
defparam \reg2Out[15]~I .input_sync_reset = "none";
defparam \reg2Out[15]~I .oe_async_reset = "none";
defparam \reg2Out[15]~I .oe_power_up = "low";
defparam \reg2Out[15]~I .oe_register_mode = "none";
defparam \reg2Out[15]~I .oe_sync_reset = "none";
defparam \reg2Out[15]~I .operation_mode = "output";
defparam \reg2Out[15]~I .output_async_reset = "none";
defparam \reg2Out[15]~I .output_power_up = "low";
defparam \reg2Out[15]~I .output_register_mode = "none";
defparam \reg2Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[16]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[16]));
// synopsys translate_off
defparam \reg2Out[16]~I .input_async_reset = "none";
defparam \reg2Out[16]~I .input_power_up = "low";
defparam \reg2Out[16]~I .input_register_mode = "none";
defparam \reg2Out[16]~I .input_sync_reset = "none";
defparam \reg2Out[16]~I .oe_async_reset = "none";
defparam \reg2Out[16]~I .oe_power_up = "low";
defparam \reg2Out[16]~I .oe_register_mode = "none";
defparam \reg2Out[16]~I .oe_sync_reset = "none";
defparam \reg2Out[16]~I .operation_mode = "output";
defparam \reg2Out[16]~I .output_async_reset = "none";
defparam \reg2Out[16]~I .output_power_up = "low";
defparam \reg2Out[16]~I .output_register_mode = "none";
defparam \reg2Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[17]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[17]));
// synopsys translate_off
defparam \reg2Out[17]~I .input_async_reset = "none";
defparam \reg2Out[17]~I .input_power_up = "low";
defparam \reg2Out[17]~I .input_register_mode = "none";
defparam \reg2Out[17]~I .input_sync_reset = "none";
defparam \reg2Out[17]~I .oe_async_reset = "none";
defparam \reg2Out[17]~I .oe_power_up = "low";
defparam \reg2Out[17]~I .oe_register_mode = "none";
defparam \reg2Out[17]~I .oe_sync_reset = "none";
defparam \reg2Out[17]~I .operation_mode = "output";
defparam \reg2Out[17]~I .output_async_reset = "none";
defparam \reg2Out[17]~I .output_power_up = "low";
defparam \reg2Out[17]~I .output_register_mode = "none";
defparam \reg2Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[18]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[18]));
// synopsys translate_off
defparam \reg2Out[18]~I .input_async_reset = "none";
defparam \reg2Out[18]~I .input_power_up = "low";
defparam \reg2Out[18]~I .input_register_mode = "none";
defparam \reg2Out[18]~I .input_sync_reset = "none";
defparam \reg2Out[18]~I .oe_async_reset = "none";
defparam \reg2Out[18]~I .oe_power_up = "low";
defparam \reg2Out[18]~I .oe_register_mode = "none";
defparam \reg2Out[18]~I .oe_sync_reset = "none";
defparam \reg2Out[18]~I .operation_mode = "output";
defparam \reg2Out[18]~I .output_async_reset = "none";
defparam \reg2Out[18]~I .output_power_up = "low";
defparam \reg2Out[18]~I .output_register_mode = "none";
defparam \reg2Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[19]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[19]));
// synopsys translate_off
defparam \reg2Out[19]~I .input_async_reset = "none";
defparam \reg2Out[19]~I .input_power_up = "low";
defparam \reg2Out[19]~I .input_register_mode = "none";
defparam \reg2Out[19]~I .input_sync_reset = "none";
defparam \reg2Out[19]~I .oe_async_reset = "none";
defparam \reg2Out[19]~I .oe_power_up = "low";
defparam \reg2Out[19]~I .oe_register_mode = "none";
defparam \reg2Out[19]~I .oe_sync_reset = "none";
defparam \reg2Out[19]~I .operation_mode = "output";
defparam \reg2Out[19]~I .output_async_reset = "none";
defparam \reg2Out[19]~I .output_power_up = "low";
defparam \reg2Out[19]~I .output_register_mode = "none";
defparam \reg2Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[20]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[20]));
// synopsys translate_off
defparam \reg2Out[20]~I .input_async_reset = "none";
defparam \reg2Out[20]~I .input_power_up = "low";
defparam \reg2Out[20]~I .input_register_mode = "none";
defparam \reg2Out[20]~I .input_sync_reset = "none";
defparam \reg2Out[20]~I .oe_async_reset = "none";
defparam \reg2Out[20]~I .oe_power_up = "low";
defparam \reg2Out[20]~I .oe_register_mode = "none";
defparam \reg2Out[20]~I .oe_sync_reset = "none";
defparam \reg2Out[20]~I .operation_mode = "output";
defparam \reg2Out[20]~I .output_async_reset = "none";
defparam \reg2Out[20]~I .output_power_up = "low";
defparam \reg2Out[20]~I .output_register_mode = "none";
defparam \reg2Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[21]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[21]));
// synopsys translate_off
defparam \reg2Out[21]~I .input_async_reset = "none";
defparam \reg2Out[21]~I .input_power_up = "low";
defparam \reg2Out[21]~I .input_register_mode = "none";
defparam \reg2Out[21]~I .input_sync_reset = "none";
defparam \reg2Out[21]~I .oe_async_reset = "none";
defparam \reg2Out[21]~I .oe_power_up = "low";
defparam \reg2Out[21]~I .oe_register_mode = "none";
defparam \reg2Out[21]~I .oe_sync_reset = "none";
defparam \reg2Out[21]~I .operation_mode = "output";
defparam \reg2Out[21]~I .output_async_reset = "none";
defparam \reg2Out[21]~I .output_power_up = "low";
defparam \reg2Out[21]~I .output_register_mode = "none";
defparam \reg2Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[22]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[22]));
// synopsys translate_off
defparam \reg2Out[22]~I .input_async_reset = "none";
defparam \reg2Out[22]~I .input_power_up = "low";
defparam \reg2Out[22]~I .input_register_mode = "none";
defparam \reg2Out[22]~I .input_sync_reset = "none";
defparam \reg2Out[22]~I .oe_async_reset = "none";
defparam \reg2Out[22]~I .oe_power_up = "low";
defparam \reg2Out[22]~I .oe_register_mode = "none";
defparam \reg2Out[22]~I .oe_sync_reset = "none";
defparam \reg2Out[22]~I .operation_mode = "output";
defparam \reg2Out[22]~I .output_async_reset = "none";
defparam \reg2Out[22]~I .output_power_up = "low";
defparam \reg2Out[22]~I .output_register_mode = "none";
defparam \reg2Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[23]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[23]));
// synopsys translate_off
defparam \reg2Out[23]~I .input_async_reset = "none";
defparam \reg2Out[23]~I .input_power_up = "low";
defparam \reg2Out[23]~I .input_register_mode = "none";
defparam \reg2Out[23]~I .input_sync_reset = "none";
defparam \reg2Out[23]~I .oe_async_reset = "none";
defparam \reg2Out[23]~I .oe_power_up = "low";
defparam \reg2Out[23]~I .oe_register_mode = "none";
defparam \reg2Out[23]~I .oe_sync_reset = "none";
defparam \reg2Out[23]~I .operation_mode = "output";
defparam \reg2Out[23]~I .output_async_reset = "none";
defparam \reg2Out[23]~I .output_power_up = "low";
defparam \reg2Out[23]~I .output_register_mode = "none";
defparam \reg2Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[24]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[24]));
// synopsys translate_off
defparam \reg2Out[24]~I .input_async_reset = "none";
defparam \reg2Out[24]~I .input_power_up = "low";
defparam \reg2Out[24]~I .input_register_mode = "none";
defparam \reg2Out[24]~I .input_sync_reset = "none";
defparam \reg2Out[24]~I .oe_async_reset = "none";
defparam \reg2Out[24]~I .oe_power_up = "low";
defparam \reg2Out[24]~I .oe_register_mode = "none";
defparam \reg2Out[24]~I .oe_sync_reset = "none";
defparam \reg2Out[24]~I .operation_mode = "output";
defparam \reg2Out[24]~I .output_async_reset = "none";
defparam \reg2Out[24]~I .output_power_up = "low";
defparam \reg2Out[24]~I .output_register_mode = "none";
defparam \reg2Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[25]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[25]));
// synopsys translate_off
defparam \reg2Out[25]~I .input_async_reset = "none";
defparam \reg2Out[25]~I .input_power_up = "low";
defparam \reg2Out[25]~I .input_register_mode = "none";
defparam \reg2Out[25]~I .input_sync_reset = "none";
defparam \reg2Out[25]~I .oe_async_reset = "none";
defparam \reg2Out[25]~I .oe_power_up = "low";
defparam \reg2Out[25]~I .oe_register_mode = "none";
defparam \reg2Out[25]~I .oe_sync_reset = "none";
defparam \reg2Out[25]~I .operation_mode = "output";
defparam \reg2Out[25]~I .output_async_reset = "none";
defparam \reg2Out[25]~I .output_power_up = "low";
defparam \reg2Out[25]~I .output_register_mode = "none";
defparam \reg2Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[26]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[26]));
// synopsys translate_off
defparam \reg2Out[26]~I .input_async_reset = "none";
defparam \reg2Out[26]~I .input_power_up = "low";
defparam \reg2Out[26]~I .input_register_mode = "none";
defparam \reg2Out[26]~I .input_sync_reset = "none";
defparam \reg2Out[26]~I .oe_async_reset = "none";
defparam \reg2Out[26]~I .oe_power_up = "low";
defparam \reg2Out[26]~I .oe_register_mode = "none";
defparam \reg2Out[26]~I .oe_sync_reset = "none";
defparam \reg2Out[26]~I .operation_mode = "output";
defparam \reg2Out[26]~I .output_async_reset = "none";
defparam \reg2Out[26]~I .output_power_up = "low";
defparam \reg2Out[26]~I .output_register_mode = "none";
defparam \reg2Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[27]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[27]));
// synopsys translate_off
defparam \reg2Out[27]~I .input_async_reset = "none";
defparam \reg2Out[27]~I .input_power_up = "low";
defparam \reg2Out[27]~I .input_register_mode = "none";
defparam \reg2Out[27]~I .input_sync_reset = "none";
defparam \reg2Out[27]~I .oe_async_reset = "none";
defparam \reg2Out[27]~I .oe_power_up = "low";
defparam \reg2Out[27]~I .oe_register_mode = "none";
defparam \reg2Out[27]~I .oe_sync_reset = "none";
defparam \reg2Out[27]~I .operation_mode = "output";
defparam \reg2Out[27]~I .output_async_reset = "none";
defparam \reg2Out[27]~I .output_power_up = "low";
defparam \reg2Out[27]~I .output_register_mode = "none";
defparam \reg2Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[28]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[28]));
// synopsys translate_off
defparam \reg2Out[28]~I .input_async_reset = "none";
defparam \reg2Out[28]~I .input_power_up = "low";
defparam \reg2Out[28]~I .input_register_mode = "none";
defparam \reg2Out[28]~I .input_sync_reset = "none";
defparam \reg2Out[28]~I .oe_async_reset = "none";
defparam \reg2Out[28]~I .oe_power_up = "low";
defparam \reg2Out[28]~I .oe_register_mode = "none";
defparam \reg2Out[28]~I .oe_sync_reset = "none";
defparam \reg2Out[28]~I .operation_mode = "output";
defparam \reg2Out[28]~I .output_async_reset = "none";
defparam \reg2Out[28]~I .output_power_up = "low";
defparam \reg2Out[28]~I .output_register_mode = "none";
defparam \reg2Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[29]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[29]));
// synopsys translate_off
defparam \reg2Out[29]~I .input_async_reset = "none";
defparam \reg2Out[29]~I .input_power_up = "low";
defparam \reg2Out[29]~I .input_register_mode = "none";
defparam \reg2Out[29]~I .input_sync_reset = "none";
defparam \reg2Out[29]~I .oe_async_reset = "none";
defparam \reg2Out[29]~I .oe_power_up = "low";
defparam \reg2Out[29]~I .oe_register_mode = "none";
defparam \reg2Out[29]~I .oe_sync_reset = "none";
defparam \reg2Out[29]~I .operation_mode = "output";
defparam \reg2Out[29]~I .output_async_reset = "none";
defparam \reg2Out[29]~I .output_power_up = "low";
defparam \reg2Out[29]~I .output_register_mode = "none";
defparam \reg2Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[30]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[30]));
// synopsys translate_off
defparam \reg2Out[30]~I .input_async_reset = "none";
defparam \reg2Out[30]~I .input_power_up = "low";
defparam \reg2Out[30]~I .input_register_mode = "none";
defparam \reg2Out[30]~I .input_sync_reset = "none";
defparam \reg2Out[30]~I .oe_async_reset = "none";
defparam \reg2Out[30]~I .oe_power_up = "low";
defparam \reg2Out[30]~I .oe_register_mode = "none";
defparam \reg2Out[30]~I .oe_sync_reset = "none";
defparam \reg2Out[30]~I .operation_mode = "output";
defparam \reg2Out[30]~I .output_async_reset = "none";
defparam \reg2Out[30]~I .output_power_up = "low";
defparam \reg2Out[30]~I .output_register_mode = "none";
defparam \reg2Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \reg2Out[31]~I (
	.datain(\DECODE_inst1|Breg_inst1|r2[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg2Out[31]));
// synopsys translate_off
defparam \reg2Out[31]~I .input_async_reset = "none";
defparam \reg2Out[31]~I .input_power_up = "low";
defparam \reg2Out[31]~I .input_register_mode = "none";
defparam \reg2Out[31]~I .input_sync_reset = "none";
defparam \reg2Out[31]~I .oe_async_reset = "none";
defparam \reg2Out[31]~I .oe_power_up = "low";
defparam \reg2Out[31]~I .oe_register_mode = "none";
defparam \reg2Out[31]~I .oe_sync_reset = "none";
defparam \reg2Out[31]~I .operation_mode = "output";
defparam \reg2Out[31]~I .output_async_reset = "none";
defparam \reg2Out[31]~I .output_power_up = "low";
defparam \reg2Out[31]~I .output_register_mode = "none";
defparam \reg2Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
