Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Apr  6 14:47:08 2017
| Host         : brian-Linux-16-04 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file modulator_ipi_wrapper_control_sets_placed.rpt
| Design       : modulator_ipi_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|    Clock Signal   |                    Enable Signal                   |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG | modulator_ipi_i/frequency_trigger_0/inst/freq_trig |                                                            |                3 |              8 |
|  clk_in_IBUF_BUFG | modulator_ipi_i/pwm_0/inst/freq_ce/count_r_0       | modulator_ipi_i/pwm_0/inst/freq_ce/count_r_reg[11]         |                4 |             12 |
|  clk_in_IBUF_BUFG | modulator_ipi_i/pwm_0/inst/freq_ce/E[0]            |                                                            |                3 |             12 |
|  clk_in_IBUF_BUFG |                                                    |                                                            |                6 |             14 |
|  clk_in_IBUF_BUFG |                                                    | modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0       |                8 |             32 |
|  clk_in_IBUF_BUFG |                                                    | modulator_ipi_i/frequency_trigger_0/inst/freq_trig_i_1_n_0 |                8 |             32 |
+-------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     1 |
| 12     |                     2 |
| 14     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


