{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731194276402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731194276402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 20:17:56 2024 " "Processing started: Sat Nov 09 20:17:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731194276402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731194276402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marca_passo -c marca_passo " "Command: quartus_map --read_settings_files=on --write_settings_files=off marca_passo -c marca_passo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731194276402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731194276855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marca_passo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marca_passo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marca_passo-behav " "Found design unit 1: marca_passo-behav" {  } { { "marca_passo.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/marca_passo.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277646 ""} { "Info" "ISGN_ENTITY_NAME" "1 marca_passo " "Found entity 1: marca_passo" {  } { { "marca_passo.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/marca_passo.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731194277646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFlipFlop-behav " "Found design unit 1: dFlipFlop-behav" {  } { { "dFlipFlop.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/dFlipFlop.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277649 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/dFlipFlop.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731194277649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behav " "Found design unit 1: registrador-behav" {  } { { "registrador.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/registrador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277651 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/registrador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731194277651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito-behav " "Found design unit 1: circuito-behav" {  } { { "circuito.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/circuito.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277654 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito " "Found entity 1: circuito" {  } { { "circuito.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/circuito.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731194277654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731194277654 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "pe2 marca_passo.vhd(17) " "VHDL Association List error at marca_passo.vhd(17): formal \"pe2\" does not exist" {  } { { "marca_passo.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/marca_passo.vhd" 17 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1731194277664 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "e2 marca_passo.vhd(17) " "VHDL error at marca_passo.vhd(17): formal port or parameter \"e2\" must have actual or default value" {  } { { "marca_passo.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/marca_passo.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1731194277665 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "e2 marca_passo.vhd(10) " "HDL error at marca_passo.vhd(10): see declaration for object \"e2\"" {  } { { "marca_passo.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-3-SD/marca-passo-portas-logicas/marca_passo.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731194277666 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731194277823 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 09 20:17:57 2024 " "Processing ended: Sat Nov 09 20:17:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731194277823 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731194277823 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731194277823 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731194277823 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731194278453 ""}
