# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 6.4e-05 4096 0.5 8570 279296 82.3219 62.0332 10308 1854.33 12306.9 12307.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 6.4e-05 4096 0.5 8570 279072 82.6136 62.1364 12237.2 1860.7 14242.8 14243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 6.4e-05 4096 0.5 8570 279360 82.2797 62.0364 12751.1 1856.33 14751.9 14752.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 6.4e-05 4096 0.5 8570 279168 82.2629 62.0346 11875.1 1859.23 13878.9 13879.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 6.4e-05 4096 0.5 8570 279200 82.9247 62.2017 12039 1861.35 14045.7 14045.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 6.4e-05 4096 0.5 8570 279104 82.4614 62.1292 12276.4 1862.82 14284.1 14284.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 6.4e-05 4096 0.5 8570 278880 82.5565 62.0961 12392.5 1855.65 14393.1 14393.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 6.4e-05 4096 0.5 8570 279040 82.4977 62.1236 12000.6 1861 14006.4 14006.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 6.4e-05 4096 0.5 8570 278784 82.2768 62.019 12116.3 1859.26 14120.1 14120.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 6.4e-05 4096 0.5 8570 278400 82.8308 62.2567 12922.2 1857.41 14924.9 14925.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 6.4e-05 4096 0.5 8570 277504 82.4094 62.073 14978.1 1855.94 16978.7 16978.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 6.4e-05 4096 0.5 8580 279424 82.4031 62.0476 10546.6 1861.16 12552.5 12552.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 6.4e-05 4096 0.5 8580 279200 82.8291 62.1449 10610.5 1860.3 12616 12616.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 6.4e-05 4096 0.5 8580 279360 82.5003 62.1251 10589.9 1859.76 12594.5 12594.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 6.4e-05 4096 0.5 8580 279104 82.7963 62.1967 10769.4 1854.98 12769.6 12769.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 6.4e-05 4096 0.5 8580 279296 82.4599 62.0539 10700.8 1854.76 12700.3 12700.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 6.4e-05 4096 0.5 8580 279072 82.6418 62.1599 12433.4 1855.17 14433.6 14433.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 6.4e-05 4096 0.5 8580 279040 82.5304 62.1557 12107.6 1856.31 14108.9 14109.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 6.4e-05 4096 0.5 8580 279168 82.1237 62.0515 12877.3 1856.1 14877.8 14878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 6.4e-05 4096 0.5 8580 279200 82.9806 62.2962 12816.9 1861.37 14823.8 14824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 6.4e-05 4096 0.5 8580 279104 82.4409 62.1679 12921.8 1853.59 14920.2 14920.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 6.4e-05 4096 0.5 8580 278880 82.6259 62.1412 12769.8 1860.21 14775 14775.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 6.4e-05 4096 0.5 8580 279040 82.4568 62.1295 12229.6 1856.6 14231 14231.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 6.4e-05 4096 0.5 8580 278784 82.2408 62.0085 14096.9 1855.11 16096.5 16096.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 6.4e-05 4096 0.5 8580 278400 82.8244 62.2428 14301.5 1858.6 16305.4 16305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 6.4e-05 4096 0.5 8580 277504 82.4084 62.0716 12946.5 1856.64 14947.9 14948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 6.4e-05 4096 0.5 8580 279296 82.441 62.0782 9943.73 1856.94 11945.4 11945.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 6.4e-05 4096 0.5 8580 279200 82.7861 62.1356 11160.3 1856.62 13162.1 13162.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 6.4e-05 4096 0.5 8580 279168 82.56 62.1382 10370.1 1856.45 12371.5 12371.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 6.4e-05 4096 0.5 8580 279104 82.8183 62.1728 10513.9 1856.66 12515.8 12516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 6.4e-05 4096 0.5 8580 279040 82.5081 62.1076 10338.9 1856.65 12340.4 12340.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 6.4e-05 4096 0.5 8580 279072 82.6272 62.1581 13001.4 1854.51 15000.9 15001.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 6.4e-05 4096 0.5 8580 278784 82.5045 62.1931 8997.9 1864.33 11007.2 11007.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 6.4e-05 4096 0.5 8580 279040 82.5123 62.162 12629.3 1856.28 14630.5 14630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 6.4e-05 4096 0.5 8580 279040 82.3244 62.1482 8774.5 1856.27 10775.5 10775.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 6.4e-05 4096 0.5 8580 278784 82.3279 62.0947 11840 1863.67 13848.3 13848.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 6.4e-05 4096 0.5 8580 278016 82.5419 62.1587 8370.56 1857.54 10373 10373.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 6.4e-05 4096 0.5 8580 279200 82.9607 62.2789 12298.2 1861.2 14304.9 14305.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 6.4e-05 4096 0.5 8580 278400 82.8085 62.2411 8585.28 1857.65 10588.2 10588.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 6.4e-05 4096 0.5 8580 279104 82.3699 62.1327 15554.7 1861.99 17561.4 17561.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 6.4e-05 4096 0.5 8580 278656 82.1963 62.0408 10294.3 1854.56 12293.3 12293.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 6.4e-05 4096 0.5 8580 278880 82.6093 62.1288 15014.9 1852.22 17012.1 17012.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 6.4e-05 4096 0.5 8580 278400 82.5744 62.2179 10114.2 1860.8 12120 12120.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 6.4e-05 4096 0.5 8580 279040 82.4051 62.1224 14668.3 1857.65 16670.7 16670.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 6.4e-05 4096 0.5 8580 277504 82.4233 62.0711 9755.17 1855.91 11755.8 11756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 6.4e-05 4096 0.5 8580 278016 82.5683 62.1582 12773.3 1863.66 14781.9 14782.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 6.4e-05 4096 0.5 8580 278016 82.3343 62.1925 8860.04 1860.02 10864.8 10865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 6.4e-05 4096 0.5 8580 278400 82.8388 62.2551 13053 1863.69 15062 15062.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 6.4e-05 4096 0.5 8580 278400 82.3254 62.186 9467.14 1864.57 11476.4 11476.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 6.4e-05 4096 0.5 8592 279168 82.4192 62.1413 9846.9 1861.3 11853 11853.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 6.4e-05 4096 0.5 8592 279040 82.8949 62.1953 10343.8 1855.79 12344.9 12345.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 6.4e-05 4096 0.5 8592 279168 82.475 62.174 10203.1 1855.57 12203.6 12203.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 6.4e-05 4096 0.5 8592 278784 82.3605 62.1133 6586.72 1856.72 8588.14 8588.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 6.4e-05 4096 0.5 8592 278880 82.7257 62.2242 11798.4 1854.97 13798.6 13798.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 6.4e-05 4096 0.5 8592 278656 82.45 62.2198 7423.14 1858.69 9426.74 9426.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 6.4e-05 4096 0.5 8592 279040 82.3726 62.1013 11075.6 1857.05 13077.3 13077.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 6.4e-05 4096 0.5 8592 279040 82.3416 62.0928 7120.68 1857.02 9122.36 9122.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 6.4e-05 4096 0.5 8592 278784 82.7452 62.2427 12517.9 1855.89 14519 14519.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 6.4e-05 4096 0.5 8592 278784 82.4991 62.1859 8758.08 1856.45 10759.4 10759.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 6.4e-05 4096 0.5 8592 279040 82.443 62.1493 11936.4 1863.51 13944.8 13945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 6.4e-05 4096 0.5 8592 279040 82.3112 62.1554 8480.61 1857.6 10482.9 10483.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 6.4e-05 4096 0.5 8592 278784 82.2803 62.1265 15043.2 1861.31 17049.2 17049.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 6.4e-05 4096 0.5 8592 278016 82.5855 62.138 9803.89 1857.36 11806.2 11806.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 6.4e-05 4096 0.5 8592 279200 82.8723 62.2588 14953 1856.22 16954.6 16954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 6.4e-05 4096 0.5 8592 278400 82.8331 62.2452 10080 1860.62 12086 12086.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 6.4e-05 4096 0.5 8592 278656 82.4356 62.2134 14650.6 1858.79 16654.2 16654.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 6.4e-05 4096 0.5 8592 277760 82.2625 62.1381 9597.15 1865.3 11607.1 11607.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 6.4e-05 4096 0.5 8592 278400 82.7484 62.2428 14098.7 1862.87 16106.8 16107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 6.4e-05 4096 0.5 8592 278400 82.2695 62.1529 9099.57 1857.63 11101.8 11102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 6.4e-05 4096 0.5 8592 279040 82.3873 62.0948 13501.5 1854.8 15501 15501.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 6.4e-05 4096 0.5 8592 277504 82.1656 62.0225 9188.97 1861.51 11194.9 11195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 6.4e-05 4096 0.5 8575 279296 82.3014 62.0894 11074.4 1856.29 13075.3 13075.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 6.4e-05 4096 0.5 8575 279200 82.7679 62.1514 9941.27 1855.4 11941.8 11942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 6.4e-05 4096 0.5 8575 279040 82.5244 62.1779 6402.11 1854.72 8401.75 8401.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 6.4e-05 4096 0.5 8575 279168 82.4124 62.1466 10601 1861.94 12607.8 12607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 6.4e-05 4096 0.5 8575 278784 82.3679 62.0983 6851.12 1856.11 8851.93 8852.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 6.4e-05 4096 0.5 8575 279104 82.5881 62.1705 11322.4 1857.86 13325.2 13325.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 6.4e-05 4096 0.5 8575 279104 82.4246 62.1568 7139.21 1856.11 9140.12 9140.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 6.4e-05 4096 0.5 8575 279040 82.3913 62.0831 11524.2 1855.75 13524.6 13524.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 6.4e-05 4096 0.5 8575 279040 82.4566 62.1402 7432.18 1861.63 9438.64 9438.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 6.4e-05 4096 0.5 8575 279072 82.584 62.1115 12554.2 1855.11 14554.3 14554.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 6.4e-05 4096 0.5 8575 278784 82.5173 62.1772 8951.26 1863.08 10959.3 10959.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 6.4e-05 4096 0.5 8575 279040 82.4287 62.1656 12135.3 1856.8 14137 14137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 6.4e-05 4096 0.5 8575 279040 82.3572 62.1461 8481.96 1863.23 10489.9 10490.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 6.4e-05 4096 0.5 8575 278784 82.2744 62.0994 14692.7 1860.69 16698 16698.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 6.4e-05 4096 0.5 8575 278016 82.5171 62.1545 9872.71 1859.25 11876.9 11877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 6.4e-05 4096 0.5 8575 279200 82.9401 62.3124 14872.4 1857.22 16875.1 16875.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 6.4e-05 4096 0.5 8575 278400 82.8181 62.2589 9891.7 1855.91 11892.9 11893.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 6.4e-05 4096 0.5 8575 279104 82.4027 62.1225 14279.5 1861.69 16286 16286.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 6.4e-05 4096 0.5 8575 278656 82.1846 62.042 9276.93 1854.42 11275.8 11276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 6.4e-05 4096 0.5 8575 278880 82.5098 62.081 13765.4 1858.99 15769.2 15769.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 6.4e-05 4096 0.5 8575 278400 82.549 62.2023 9213.58 1858.16 11216.7 11216.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 6.4e-05 4096 0.5 8575 279040 82.3989 62.1313 13241.3 1856.48 15242.6 15242.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 6.4e-05 4096 0.5 8575 277504 82.4496 62.0756 9427.19 1861.51 11433.5 11433.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 6.4e-05 4096 0.5 8576 279296 82.3143 62.0848 9658.45 1861.89 11665 11665.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 6.4e-05 4096 0.5 8576 279040 82.4046 62.0739 6210.76 1857.54 8212.99 8213.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 6.4e-05 4096 0.5 8576 279200 82.6666 62.1494 9896.69 1853.75 11895.5 11895.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 6.4e-05 4096 0.5 8576 279040 82.5014 62.1884 6391.29 1857.16 8393.37 8393.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 6.4e-05 4096 0.5 8576 279168 82.4271 62.1364 10712 1855.94 12712.7 12712.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 6.4e-05 4096 0.5 8576 278784 82.3183 62.1059 6805.88 1862.51 8813.04 8813.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 6.4e-05 4096 0.5 8576 279104 82.6134 62.1548 10463.1 1855.51 12463.6 12463.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 6.4e-05 4096 0.5 8576 279104 82.3584 62.1708 6735.67 1861.67 8742.09 8742.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 6.4e-05 4096 0.5 8576 278208 82.7106 62.2172 5515.75 1855.89 7516.79 7516.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 6.4e-05 4096 0.5 8576 279040 82.4252 62.0666 10359 1856.28 12360 12360.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 6.4e-05 4096 0.5 8576 279040 82.4759 62.141 6806.6 1857.25 8808.69 8808.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 6.4e-05 4096 0.5 8576 278016 82.6216 62.1521 5595.78 1862.67 7603.44 7603.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 6.4e-05 4096 0.5 8576 279072 82.5967 62.1554 15035.6 1860.06 17040.6 17040.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 6.4e-05 4096 0.5 8576 278784 82.4856 62.1855 9831.64 1858.63 11835.2 11835.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 6.4e-05 4096 0.5 8576 278208 82.8868 62.2836 7994.04 1857.78 9997.22 9997.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 6.4e-05 4096 0.5 8576 279040 82.4161 62.1612 14210.4 1855.93 16211.2 16211.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 6.4e-05 4096 0.5 8576 279040 82.2963 62.1483 9526.08 1857.59 11528.3 11528.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 6.4e-05 4096 0.5 8576 278400 82.5619 62.2104 8029.23 1858.48 10032.7 10032.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 6.4e-05 4096 0.5 8576 278784 82.3058 62.1141 13338.6 1858.04 15341.3 15341.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 6.4e-05 4096 0.5 8576 278016 82.5766 62.1543 8708.86 1856.85 10710.7 10710.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 6.4e-05 4096 0.5 8576 278784 82.4277 62.1706 7500.64 1864.52 9509.98 9510.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 6.4e-05 4096 0.5 8576 279200 82.9286 62.2887 13194.3 1856.96 15196.7 15196.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 6.4e-05 4096 0.5 8576 278400 82.8006 62.2424 9313.32 1857.78 11316.4 11316.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 6.4e-05 4096 0.5 8576 278400 83.0623 62.318 7672.06 1859.17 9676.84 9677.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 6.4e-05 4096 0.5 8576 279104 82.3823 62.13 12943.7 1855.64 14944 14944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 6.4e-05 4096 0.5 8576 278656 82.2061 62.0422 9047.67 1854.17 11046.3 11046.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 6.4e-05 4096 0.5 8576 278208 82.6312 62.2005 7398.69 1862.83 9406.57 9406.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 6.4e-05 4096 0.5 8576 278880 82.5162 62.0928 12772.9 1855.82 14773.6 14773.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 6.4e-05 4096 0.5 8576 278400 82.5393 62.2306 8951.13 1857.69 10953.8 10954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 6.4e-05 4096 0.5 8576 277920 82.5414 62.0708 7578.77 1858.84 9582.45 9582.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 6.4e-05 4096 0.5 8576 279040 82.4388 62.1277 12627.7 1874.61 14647.1 14647.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 6.4e-05 4096 0.5 8576 277504 82.4089 62.0453 8537.84 1855.47 10538 10538.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 6.4e-05 4096 0.5 8576 278016 82.327 62.1625 7857.25 1865.66 9867.61 9867.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 6.4e-05 4096 0.5 8600 279040 82.3344 62.1259 9858.14 1857.01 11859.8 11860
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 6.4e-05 4096 0.5 8600 278784 82.4624 62.1481 6344.99 1862.31 8352.12 8352.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 6.4e-05 4096 0.5 8600 278880 82.673 62.2008 11285.4 1859.86 13290.4 13290.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 6.4e-05 4096 0.5 8600 278720 82.4325 62.183 7119.38 1862.85 9127.06 9127.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 6.4e-05 4096 0.5 8600 278400 82.5993 62.1998 5794.31 1858.36 7797.68 7797.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 6.4e-05 4096 0.5 8600 278976 82.4578 62.159 10323 1857.49 12325.3 12325.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 6.4e-05 4096 0.5 8600 278784 82.2427 62.1085 6714.06 1862.87 8721.51 8721.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 6.4e-05 4096 0.5 8600 278784 82.2403 62.122 5537.29 1857.56 7539.42 7539.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 6.4e-05 4096 0.5 8600 278656 82.7493 62.2587 14659.3 1857.63 16662.2 16662.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 6.4e-05 4096 0.5 8600 278656 82.4318 62.2206 9216.34 1856.43 11217.6 11217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 6.4e-05 4096 0.5 8600 278208 82.6913 62.213 7509.22 1857.32 9511.68 9511.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 6.4e-05 4096 0.5 8600 278784 82.4052 62.1543 13520.2 1858.04 15523 15523.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 6.4e-05 4096 0.5 8600 278528 82.4954 62.1841 8386.82 1859.78 10391.5 10391.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 6.4e-05 4096 0.5 8600 278016 82.2648 62.0863 6852.39 1857.72 8854.68 8854.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 6.4e-05 4096 0.5 8600 278784 82.6068 62.1773 14014.1 1857.81 16016.9 16017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 6.4e-05 4096 0.5 8600 278784 82.2614 62.122 9045.26 1858.3 11048.2 11048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 6.4e-05 4096 0.5 8600 278208 82.5624 62.21 7996.61 1855.75 9997.35 9997.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 6.4e-05 4096 0.5 8600 278784 82.1425 62.1544 7195.55 1865.73 9205.8 9205.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 6.4e-05 4096 0.5 8600 278720 82.3755 62.1754 13100.1 1858.52 15103.4 15103.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 6.4e-05 4096 0.5 8600 278400 82.236 62.2182 9041.28 1865.42 11051.4 11051.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 6.4e-05 4096 0.5 8600 278400 82.2496 62.1746 7544.54 1856.72 9545.92 9546.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 6.4e-05 4096 0.5 8600 276480 82.3818 62.1801 7505.01 1863.72 9513.52 9513.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 6.4e-05 4096 0.5 8600 278784 82.2228 62.1073 12533.7 1856.92 14535.2 14535.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 6.4e-05 4096 0.5 8600 278016 82.2398 62.0674 8827.27 1859.25 10831 10831.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 6.4e-05 4096 0.5 8600 278784 82.1286 62.1563 7281.06 1864.55 9290.12 9290.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 6.4e-05 4096 0.5 8600 278016 82.2811 62.1496 6770.18 1859.81 8774.64 8774.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 6.4e-05 4096 0.5 8600 278800 82.9861 62.3448 12881.9 1858.81 14886.3 14886.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 6.4e-05 4096 0.5 8600 278400 82.4321 62.1892 8754.24 1859.29 10758.4 10758.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 6.4e-05 4096 0.5 8600 278400 82.7343 62.2634 7881.45 1859.82 9886.48 9886.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 6.4e-05 4096 0.5 8600 278400 82.3943 62.1927 6965.6 1859.7 8970.1 8970.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 6.4e-05 4096 0.5 8592 279168 82.3094 62.1182 10632.2 1861.32 12638.2 12638.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 6.4e-05 4096 0.5 8592 279040 82.3601 62.1207 6774.58 1860.91 8780.2 8780.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 6.4e-05 4096 0.5 8592 278784 82.301 62.1313 5601.22 1855.88 7601.76 7601.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 6.4e-05 4096 0.5 8592 279040 82.762 62.232 10289.6 1860.69 12295.5 12295.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 6.4e-05 4096 0.5 8592 279040 82.3904 62.1531 6702.95 1856.72 8704.43 8704.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 6.4e-05 4096 0.5 8592 278400 82.7381 62.2222 5489.83 1856.77 7491.79 7491.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 6.4e-05 4096 0.5 8592 278976 82.4691 62.2041 14254.9 1861.76 16261.6 16261.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 6.4e-05 4096 0.5 8592 278784 82.2969 62.1349 8959.62 1861.28 10965.6 10965.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 6.4e-05 4096 0.5 8592 278784 82.4811 62.1844 7266.54 1863.1 9274.53 9274.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 6.4e-05 4096 0.5 8592 278016 82.5571 62.157 6106.85 1856.01 8107.8 8107.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 6.4e-05 4096 0.5 8592 278880 82.6983 62.2308 13151.4 1862.3 15158.9 15159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 6.4e-05 4096 0.5 8592 278656 82.4554 62.2778 8330.15 1862.87 10338 10338.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 6.4e-05 4096 0.5 8592 278208 82.6719 62.2295 6841.73 1862.29 8849.14 8849.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 6.4e-05 4096 0.5 8592 277760 82.2093 62.1735 6160.53 1860.83 8165.98 8166.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 6.4e-05 4096 0.5 8592 279040 82.3197 62.1088 12553 1856.38 14554 14554.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 6.4e-05 4096 0.5 8592 279040 82.392 62.1147 8035.95 1858.35 10039 10039.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 6.4e-05 4096 0.5 8592 278016 82.5521 62.1544 6621.4 1858.05 8624.38 8624.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 6.4e-05 4096 0.5 8592 277504 82.1701 62.0269 5791.07 1854.37 7789.85 7790.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 6.4e-05 4096 0.5 8592 278784 82.714 62.2137 12723.5 1856.67 14725.3 14725.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 6.4e-05 4096 0.5 8592 278784 82.4907 62.2018 8790.08 1856.24 10791.2 10791.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 6.4e-05 4096 0.5 8592 278208 82.5854 62.2102 7414.91 1875.45 9435.39 9435.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 6.4e-05 4096 0.5 8592 278784 82.1395 62.1707 7416.84 1863.4 9424.78 9424.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 6.4e-05 4096 0.5 8592 279040 82.4196 62.1529 12585.4 1854.97 14585.2 14585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 6.4e-05 4096 0.5 8592 279040 82.3412 62.1446 8915.65 1857.61 10918 10918.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 6.4e-05 4096 0.5 8592 278400 82.2636 62.1473 7364.68 1858.47 9367.78 9367.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 6.4e-05 4096 0.5 8592 277760 82.0266 61.9049 6767.25 1852.47 8763.88 8764.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 6.4e-05 4096 0.5 8600 279040 82.2821 62.149 11162.8 1863.26 13170.7 13170.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 6.4e-05 4096 0.5 8600 278784 82.4693 62.144 7065.68 1859.28 9069.79 9069.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 6.4e-05 4096 0.5 8600 278784 82.2055 62.1132 5782.25 1861.63 7788.43 7788.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 6.4e-05 4096 0.5 8600 278880 82.7212 62.2203 10328.7 1857.23 12331.1 12331.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 6.4e-05 4096 0.5 8600 278720 82.4143 62.1815 6620.75 1864.1 8629.67 8629.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 6.4e-05 4096 0.5 8600 278400 82.5231 62.1993 5519.44 1861.6 7525.97 7526.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 6.4e-05 4096 0.5 8600 278400 82.2526 62.1909 4747.75 1862.01 6754.43 6754.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 6.4e-05 4096 0.5 8600 278976 82.3665 62.1505 14028.6 1863.07 16036.4 16036.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 6.4e-05 4096 0.5 8600 278784 82.1592 62.1022 8679.02 1856.47 10680 10680.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 6.4e-05 4096 0.5 8600 278784 82.2448 62.1356 7124 1857.49 9126.1 9126.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 6.4e-05 4096 0.5 8600 278016 82.2045 62.0872 6057.74 1859.23 8061.48 8061.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 6.4e-05 4096 0.5 8600 278880 82.6597 62.1786 12900.2 1856.42 14901.6 14901.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 6.4e-05 4096 0.5 8600 278656 82.4545 62.2021 8186.13 1863.94 10194.9 10195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 6.4e-05 4096 0.5 8600 278208 82.6841 62.1997 6698.66 1856.66 8700.43 8700.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 6.4e-05 4096 0.5 8600 277760 82.2224 62.1509 6025.05 1864.04 8033.68 8033.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 6.4e-05 4096 0.5 8600 278784 82.3789 62.1543 12550.7 1858.02 14553.4 14553.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 6.4e-05 4096 0.5 8600 278528 82.446 62.1786 8134.4 1857.97 10137.2 10137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 6.4e-05 4096 0.5 8600 278016 82.2759 62.0912 6771.24 1858 8773.82 8773.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 6.4e-05 4096 0.5 8600 277504 82.1884 62.0301 5937.91 1861.52 7943.87 7944.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 6.4e-05 4096 0.5 8600 278784 82.6267 62.1796 13174.5 1857.93 15177.5 15177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 6.4e-05 4096 0.5 8600 278784 82.3045 62.1419 9361.44 1861.8 11367.9 11368.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 6.4e-05 4096 0.5 8600 278208 82.5975 62.2127 7689.3 1862.62 9696.96 9697.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 6.4e-05 4096 0.5 8600 278784 82.122 62.168 7222.62 1858.51 9225.63 9225.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 6.4e-05 4096 0.5 8600 276480 82.6763 62.2901 6585.41 1858 8588.6 8588.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 6.4e-05 4096 0.5 8600 278720 82.4208 62.2036 12718.9 1864 14727.7 14727.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 6.4e-05 4096 0.5 8600 278400 82.2183 62.195 8665.55 1865.44 10675.6 10675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 6.4e-05 4096 0.5 8600 278400 82.2888 62.1466 7565.95 1864.08 9574.69 9574.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 6.4e-05 4096 0.5 8600 276480 82.3737 62.1786 6787.03 1858.9 8790.7 8790.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 6.4e-05 4096 0.5 8600 278400 82.3028 62.1917 6605.34 1860.73 8610.78 8610.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 6.4e-05 4096 0.5 8580 278784 82.5005 62.1881 10227.6 1858.21 12230.7 12230.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 6.4e-05 4096 0.5 8580 278528 82.6207 62.1809 6657.64 1859.76 8662.42 8662.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 6.4e-05 4096 0.5 8580 278400 82.4671 62.2414 5407.1 1858.56 7410.59 7410.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 6.4e-05 4096 0.5 8580 278528 82.6503 62.2202 4679.43 1864.39 6688.9 6689.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 6.4e-05 4096 0.5 8580 278560 82.8445 62.2867 13976 1863.28 15984.6 15984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 6.4e-05 4096 0.5 8580 278400 82.7287 62.2798 8672.21 1859.63 10677.1 10677.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 6.4e-05 4096 0.5 8580 277920 82.8972 62.3484 7106.73 1860.12 9112.32 9112.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 6.4e-05 4096 0.5 8580 278400 82.4976 62.2406 6033.4 1860.73 8039.08 8039.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 6.4e-05 4096 0.5 8580 278592 82.6327 62.2633 12896.5 1857.07 14898.7 14898.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 6.4e-05 4096 0.5 8580 278400 82.4439 62.1975 8055.82 1863.4 10064.1 10064.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 6.4e-05 4096 0.5 8580 278208 82.6779 62.2776 6640.88 1860.63 8646.68 8646.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 6.4e-05 4096 0.5 8580 278016 82.5322 62.1699 5972.4 1863.49 7980.81 7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 6.4e-05 4096 0.5 8580 277440 82.812 62.3596 5171.97 1863.63 7181 7181.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 6.4e-05 4096 0.5 8580 278432 82.9257 62.3 12290.9 1858.53 14294.9 14295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 6.4e-05 4096 0.5 8580 278208 82.6962 62.3483 7776.85 1858.42 9780.54 9780.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 6.4e-05 4096 0.5 8580 277536 82.855 62.3135 6550.64 1861.48 8557.52 8557.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 6.4e-05 4096 0.5 8580 277760 82.5559 62.2258 5750.01 1865.35 7760.35 7760.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 6.4e-05 4096 0.5 8580 276640 82.7698 62.3121 5049.9 1877.69 7072.89 7073.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 6.4e-05 4096 0.5 8580 278528 82.5987 62.2162 11415.1 1863.69 13423.9 13424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 6.4e-05 4096 0.5 8580 278528 82.6394 62.2255 7675.06 1859.11 9679.26 9679.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 6.4e-05 4096 0.5 8580 278016 82.5787 62.1393 6356.85 1858.89 8360.68 8360.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 6.4e-05 4096 0.5 8580 277504 82.4076 62.0607 5732.77 1855.95 7733.42 7733.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 6.4e-05 4096 0.5 8580 276480 82.6636 62.2072 5216.54 1860.3 7221.93 7222.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 6.4e-05 4096 0.5 8576 279296 82.209 62.0884 10026.7 1861.86 12033 12033.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 6.4e-05 4096 0.5 8576 279040 82.3605 62.0732 6431.4 1860.97 8437.02 8437.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 6.4e-05 4096 0.5 8576 278784 82.3099 62.0928 5324.05 1858.16 7326.83 7327.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 6.4e-05 4096 0.5 8576 279040 82.4597 62.1335 4587.69 1863 6595.5 6595.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 6.4e-05 4096 0.5 8576 279200 82.551 62.1661 13444.3 1862.53 15452.5 15452.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 6.4e-05 4096 0.5 8576 279040 82.4439 62.1706 8147.44 1856.75 10149 10149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 6.4e-05 4096 0.5 8576 278880 82.477 62.1202 6756.7 1854.66 8756.17 8756.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 6.4e-05 4096 0.5 8576 279040 82.3129 62.1425 5805.69 1857.15 7807.51 7807.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 6.4e-05 4096 0.5 8576 278400 82.8146 62.2485 5315.39 1858.03 7318.7 7318.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 6.4e-05 4096 0.5 8576 279168 82.3274 62.1257 12400.8 1860.79 14406.3 14406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 6.4e-05 4096 0.5 8576 278784 82.3111 62.0994 7768.81 1856.95 9770.4 9770.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 6.4e-05 4096 0.5 8576 278784 82.5476 62.196 6389.59 1857.37 8391.93 8392.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 6.4e-05 4096 0.5 8576 278016 82.5572 62.1659 5611.82 1863.57 7620.33 7620.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 6.4e-05 4096 0.5 8576 278400 82.5671 62.2279 4977.23 1863.97 6986.22 6986.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 6.4e-05 4096 0.5 8576 279104 82.5874 62.1457 11608.3 1859.8 13613 13613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 6.4e-05 4096 0.5 8576 279104 82.4241 62.1179 7430.29 1856.01 9431.07 9431.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 6.4e-05 4096 0.5 8576 278208 82.6457 62.2033 6267.26 1856.24 8268.56 8268.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 6.4e-05 4096 0.5 8576 278656 82.1707 62.0396 5497.91 1854.03 7496.38 7496.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 6.4e-05 4096 0.5 8576 277760 82.5504 62.1158 4857.52 1859.82 6862.22 6862.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 6.4e-05 4096 0.5 8576 279040 82.3309 62.0803 11295 1856.35 13296 13296.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 6.4e-05 4096 0.5 8576 279040 82.4214 62.1601 7455.36 1862.47 9462.64 9462.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 6.4e-05 4096 0.5 8576 278016 82.5445 62.1437 6151.69 1859.23 8155.83 8156.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 6.4e-05 4096 0.5 8576 277504 82.4339 62.0849 5540.31 1860.62 7545.67 7545.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 6.4e-05 4096 0.5 8576 277760 82.2774 61.9392 5084.94 1852 7081.37 7081.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 6.4e-05 4096 0.5 8576 278016 82.31 62.1629 4752.95 1860.92 6758.56 6758.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1790 6.4e-05 4096 0.5 8576 279040 82.4765 62.1605 9990.77 1861.79 11997.4 11997.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 6.4e-05 4096 0.5 8576 279040 82.282 62.1423 11191.9 1861.99 13198.5 13198.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 6.4e-05 4096 0.5 8576 278784 82.4597 62.1421 7237.26 1863.54 9245.62 9245.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 6.4e-05 4096 0.5 8576 278784 82.3199 62.114 5907.99 1854.98 7907.62 7907.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 6.4e-05 4096 0.5 8576 278528 82.6365 62.2243 5271.22 1860.94 7277.24 7277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 6.4e-05 4096 0.5 8576 278400 82.5341 62.2934 4820.07 1860.82 6825.94 6826.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 6.4e-05 4096 0.5 8576 278016 82.5238 62.1801 4452.71 1858.02 6455.64 6455.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 6.4e-05 4096 0.5 8576 277760 82.5036 62.2109 4166.47 1859.68 6171.09 6171.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 6.4e-05 4096 0.5 8576 277504 82.3652 62.0591 3965.62 1854.73 5964.99 5965.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1790 6.4e-05 4096 0.5 8580 277760 82.5092 62.2184 3863.01 1861.06 5869.02 5869.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1790 6.4e-05 4096 0.5 8576 278656 82.1693 62.0359 3789.03 1854.9 5788.35 5788.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1790 6.4e-05 4096 0.5 8600 277760 82.558 62.1073 3894.5 1861.09 5900.47 5900.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1790 6.4e-05 4096 0.5 8592 277760 82.5203 62.1164 3868.9 1856.16 5869.92 5870.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1790 6.4e-05 4096 0.5 8576 279040 82.4531 62.1361 4473.64 1864.14 6482.59 6482.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1790 6.4e-05 4096 0.5 8576 276480 82.65 62.2785 6668.59 1866.68 8680.41 8680.59
