//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33492891
// Cuda compilation tools, release 12.3, V12.3.103
// Based on NVVM 7.0.1
//

.version 8.3
.target sm_52
.address_size 64

	// .globl	_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;

.visible .entry _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii(
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_0,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_1,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_2,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_3,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_4,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_5,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_6,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_7,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_8,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_9,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_10,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_11,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_12,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_13,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_14,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_15,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_16,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_17,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_18,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_19,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_20,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_21,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_22,
	.param .u64 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_23,
	.param .f32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_24,
	.param .f32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_25,
	.param .f32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_26,
	.param .f32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_27,
	.param .f32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_28,
	.param .u32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_29,
	.param .u32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_30,
	.param .u32 _Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_31
)
{
	.reg .pred 	%p<3567>;
	.reg .f32 	%f<854>;
	.reg .b32 	%r<3161>;
	.reg .f64 	%fd<4046>;
	.reg .b64 	%rd<311>;


	ld.param.u64 	%rd67, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_0];
	ld.param.u64 	%rd68, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_1];
	ld.param.u64 	%rd69, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_2];
	ld.param.u64 	%rd70, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_3];
	ld.param.u64 	%rd71, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_4];
	ld.param.u64 	%rd72, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_5];
	ld.param.u64 	%rd73, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_6];
	ld.param.u64 	%rd74, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_7];
	ld.param.u64 	%rd90, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_23];
	ld.param.f32 	%f164, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_25];
	ld.param.f32 	%f165, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_26];
	ld.param.f32 	%f166, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_27];
	ld.param.f32 	%f167, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_28];
	ld.param.u32 	%r172, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_29];
	ld.param.u32 	%r173, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_30];
	ld.param.u32 	%r174, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_31];
	mov.u32 	%r175, %ctaid.z;
	mov.u32 	%r176, %ntid.z;
	mov.u32 	%r177, %tid.z;
	mad.lo.s32 	%r178, %r176, %r175, %r177;
	add.s32 	%r3158, %r178, 1;
	add.s32 	%r179, %r174, -1;
	setp.ge.s32 	%p118, %r3158, %r179;
	@%p118 bra 	$L__BB0_2206;

	div.rn.f32 	%f1, %f164, %f165;
	mul.f32 	%f2, %f1, 0f00000000;
	div.rn.f32 	%f3, %f164, %f166;
	mul.f32 	%f4, %f3, 0f00000000;
	div.rn.f32 	%f5, %f164, %f167;
	mul.f32 	%f6, %f5, 0f00000000;
	cvt.f64.f32 	%fd1752, %f1;
	mul.f64 	%fd1, %fd1752, 0d3FE0000000000000;
	cvt.f64.f32 	%fd1753, %f3;
	mul.f64 	%fd2, %fd1753, 0d3FE0000000000000;
	cvt.f64.f32 	%fd1754, %f5;
	mul.f64 	%fd3, %fd1754, 0d3FE0000000000000;
	mul.f64 	%fd4, %fd1, 0d0000000000000000;
	mul.f64 	%fd5, %fd2, 0d0000000000000000;
	mul.f64 	%fd6, %fd3, 0d0000000000000000;
	cvta.to.global.u64 	%rd34, %rd90;
	cvta.to.global.u64 	%rd159, %rd67;
	cvta.to.global.u64 	%rd178, %rd68;
	cvta.to.global.u64 	%rd191, %rd69;
	cvta.to.global.u64 	%rd204, %rd70;
	cvta.to.global.u64 	%rd212, %rd71;
	cvta.to.global.u64 	%rd219, %rd72;
	cvta.to.global.u64 	%rd226, %rd73;
	cvta.to.global.u64 	%rd237, %rd74;

$L__BB0_2:
	mov.u32 	%r180, %tid.x;
	mov.u32 	%r181, %ctaid.x;
	mov.u32 	%r182, %ntid.x;
	mad.lo.s32 	%r183, %r182, %r181, %r180;
	add.s32 	%r3159, %r183, 1;
	add.s32 	%r185, %r172, -1;
	setp.ge.s32 	%p119, %r3159, %r185;
	@%p119 bra 	$L__BB0_2205;

$L__BB0_3:
	mov.u32 	%r190, %tid.y;
	mov.u32 	%r191, %ctaid.y;
	mov.u32 	%r192, %ntid.y;
	mad.lo.s32 	%r193, %r192, %r191, %r190;
	add.s32 	%r3160, %r193, 1;
	add.s32 	%r195, %r173, -1;
	setp.ge.s32 	%p120, %r3160, %r195;
	@%p120 bra 	$L__BB0_2204;

	mov.f64 	%fd1755, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd1755;
	}
	and.b32  	%r6, %r5, 2146435072;
	setp.eq.s32 	%p121, %r6, 1062207488;
	and.b32  	%r7, %r5, 2147483647;
	setp.gt.s32 	%p122, %r5, -1;
	selp.b32 	%r8, 2146435072, 0, %p122;
	or.b32  	%r9, %r8, -2147483648;
	cvt.f64.f32 	%fd1756, %f165;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd1756;
	}
	abs.f64 	%fd7, %fd1756;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8, [retval0+0];
	} // callseq 0
	setp.lt.s32 	%p123, %r10, 0;
	and.pred  	%p1, %p123, %p121;
	cvt.f64.f32 	%fd1758, %f166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd1758;
	}
	abs.f64 	%fd9, %fd1758;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd10, [retval0+0];
	} // callseq 1
	setp.lt.s32 	%p124, %r12, 0;
	and.pred  	%p2, %p124, %p121;
	cvt.f64.f32 	%fd1760, %f167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd1760;
	}
	abs.f64 	%fd11, %fd1760;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd12, [retval0+0];
	} // callseq 2
	setp.lt.s32 	%p125, %r14, 0;
	and.pred  	%p3, %p125, %p121;

$L__BB0_5:
	ld.param.u64 	%rd289, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_12];
	ld.param.u64 	%rd288, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_16];
	ld.param.u64 	%rd287, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_11];
	ld.param.u64 	%rd286, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_10];
	ld.param.u64 	%rd285, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_9];
	ld.param.u64 	%rd284, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_8];
	mul.lo.s32 	%r203, %r173, %r172;
	mul.lo.s32 	%r204, %r3158, %r203;
	mul.lo.s32 	%r205, %r3159, %r173;
	add.s32 	%r18, %r205, %r204;
	add.s32 	%r206, %r3160, %r18;
	cvt.s64.s32 	%rd1, %r206;
	cvta.to.global.u64 	%rd91, %rd284;
	mul.wide.s32 	%rd92, %r206, 4;
	add.s64 	%rd2, %rd91, %rd92;
	cvta.to.global.u64 	%rd93, %rd285;
	add.s64 	%rd3, %rd93, %rd92;
	sub.s32 	%r207, %r205, %r173;
	add.s32 	%r208, %r207, %r204;
	add.s32 	%r209, %r208, %r3160;
	cvt.s64.s32 	%rd4, %r209;
	mul.wide.s32 	%rd94, %r209, 4;
	add.s64 	%rd5, %rd93, %rd94;
	ld.global.f32 	%f168, [%rd5];
	ld.global.f32 	%f169, [%rd3];
	sub.f32 	%f170, %f169, %f168;
	mul.f32 	%f171, %f1, %f170;
	ld.global.f32 	%f172, [%rd2];
	sub.f32 	%f173, %f172, %f171;
	cvta.to.global.u64 	%rd95, %rd286;
	add.s64 	%rd6, %rd95, %rd92;
	ld.global.f32 	%f174, [%rd6+-4];
	ld.global.f32 	%f175, [%rd6];
	sub.f32 	%f176, %f175, %f174;
	mul.f32 	%f177, %f3, %f176;
	sub.f32 	%f178, %f173, %f177;
	cvta.to.global.u64 	%rd96, %rd287;
	add.s64 	%rd7, %rd96, %rd92;
	sub.s32 	%r210, %r204, %r203;
	add.s32 	%r19, %r205, %r210;
	add.s32 	%r211, %r19, %r3160;
	cvt.s64.s32 	%rd8, %r211;
	mul.wide.s32 	%rd97, %r211, 4;
	add.s64 	%rd9, %rd96, %rd97;
	ld.global.f32 	%f179, [%rd9];
	ld.global.f32 	%f180, [%rd7];
	sub.f32 	%f181, %f180, %f179;
	mul.f32 	%f182, %f5, %f181;
	sub.f32 	%f183, %f178, %f182;
	cvta.to.global.u64 	%rd98, %rd288;
	add.s64 	%rd10, %rd98, %rd92;
	st.global.f32 	[%rd10], %f183;
	ld.global.f32 	%f7, [%rd3];
	cvta.to.global.u64 	%rd99, %rd289;
	add.s64 	%rd11, %rd99, %rd92;
	ld.global.f32 	%f8, [%rd11];
	cvt.f64.f32 	%fd13, %f8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd13;
	}
	abs.f64 	%fd14, %fd13;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd14;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3598, [retval0+0];
	} // callseq 3
	setp.lt.s32 	%p126, %r20, 0;
	and.pred  	%p4, %p126, %p121;
	not.pred 	%p128, %p4;
	mov.f64 	%fd3577, %fd3598;
	@%p128 bra 	$L__BB0_7;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd3598;
	}
	xor.b32  	%r213, %r212, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r214, %temp}, %fd3598;
	}
	mov.b64 	%fd3577, {%r214, %r213};

$L__BB0_7:
	setp.eq.f32 	%p129, %f8, 0f00000000;
	@%p129 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_8;

$L__BB0_11:
	setp.lt.s32 	%p132, %r5, 0;
	mov.u32 	%r215, 0;
	selp.b32 	%r216, %r20, 0, %p121;
	or.b32  	%r217, %r216, 2146435072;
	selp.b32 	%r218, %r217, %r216, %p132;
	mov.b64 	%fd3577, {%r215, %r218};
	bra.uni 	$L__BB0_12;

$L__BB0_8:
	setp.gt.s32 	%p130, %r20, -1;
	@%p130 bra 	$L__BB0_12;

	mov.f64 	%fd1762, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1763, %fd1762;
	setp.eq.f64 	%p131, %fd1763, 0d4000000000000000;
	@%p131 bra 	$L__BB0_12;

	mov.f64 	%fd3577, 0dFFF8000000000000;

$L__BB0_12:
	add.f64 	%fd1765, %fd13, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd1765;
	}
	and.b32  	%r21, %r219, 2146435072;
	setp.ne.s32 	%p134, %r21, 2146435072;
	@%p134 bra 	$L__BB0_19;

	setp.gtu.f64 	%p135, %fd14, 0d7FF0000000000000;
	@%p135 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_14;

$L__BB0_18:
	mov.f64 	%fd1767, 0d4000000000000000;
	add.rn.f64 	%fd3577, %fd13, %fd1767;
	bra.uni 	$L__BB0_19;

$L__BB0_14:
	setp.eq.s32 	%p136, %r7, 2146435072;
	mov.f64 	%fd1766, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r220, %temp}, %fd1766;
	}
	setp.eq.s32 	%p137, %r220, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_15;

$L__BB0_17:
	setp.lt.s32 	%p144, %r5, 0;
	mov.u32 	%r225, 0;
	setp.gt.f64 	%p145, %fd14, 0d3FF0000000000000;
	selp.b32 	%r226, 2146435072, 0, %p145;
	xor.b32  	%r227, %r226, 2146435072;
	selp.b32 	%r228, %r227, %r226, %p144;
	setp.eq.f32 	%p146, %f8, 0fBF800000;
	selp.b32 	%r229, 1072693248, %r228, %p146;
	mov.b64 	%fd3577, {%r225, %r229};
	bra.uni 	$L__BB0_19;

$L__BB0_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd13;
	}
	and.b32  	%r222, %r20, 2147483647;
	setp.ne.s32 	%p139, %r222, 2146435072;
	setp.ne.s32 	%p140, %r221, 0;
	or.pred  	%p141, %p139, %p140;
	@%p141 bra 	$L__BB0_19;

	setp.ne.s32 	%p142, %r7, 1071644672;
	and.pred  	%p143, %p142, %p4;
	selp.b32 	%r223, %r9, %r8, %p143;
	mov.u32 	%r224, 0;
	mov.b64 	%fd3577, {%r224, %r223};

$L__BB0_19:
	ld.param.u64 	%rd290, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_13];
	cvta.to.global.u64 	%rd100, %rd290;
	shl.b64 	%rd101, %rd1, 2;
	add.s64 	%rd12, %rd100, %rd101;
	ld.global.f32 	%f9, [%rd12];
	cvt.f64.f32 	%fd24, %f9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd24;
	}
	abs.f64 	%fd25, %fd24;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd25;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3580, [retval0+0];
	} // callseq 4
	setp.lt.s32 	%p147, %r22, 0;
	and.pred  	%p5, %p147, %p121;
	not.pred 	%p149, %p5;
	@%p149 bra 	$L__BB0_21;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r230}, %fd3580;
	}
	xor.b32  	%r231, %r230, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r232, %temp}, %fd3580;
	}
	mov.b64 	%fd3580, {%r232, %r231};

$L__BB0_21:
	setp.eq.f32 	%p150, %f9, 0f00000000;
	@%p150 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_22;

$L__BB0_25:
	setp.lt.s32 	%p153, %r5, 0;
	mov.u32 	%r233, 0;
	selp.b32 	%r234, %r22, 0, %p121;
	or.b32  	%r235, %r234, 2146435072;
	selp.b32 	%r236, %r235, %r234, %p153;
	mov.b64 	%fd3580, {%r233, %r236};
	bra.uni 	$L__BB0_26;

$L__BB0_22:
	setp.gt.s32 	%p151, %r22, -1;
	@%p151 bra 	$L__BB0_26;

	mov.f64 	%fd1768, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1769, %fd1768;
	setp.eq.f64 	%p152, %fd1769, 0d4000000000000000;
	@%p152 bra 	$L__BB0_26;

	mov.f64 	%fd3580, 0dFFF8000000000000;

$L__BB0_26:
	add.f64 	%fd1771, %fd24, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd1771;
	}
	and.b32  	%r238, %r237, 2146435072;
	setp.ne.s32 	%p155, %r238, 2146435072;
	@%p155 bra 	$L__BB0_33;

	setp.gtu.f64 	%p156, %fd25, 0d7FF0000000000000;
	@%p156 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_28;

$L__BB0_32:
	mov.f64 	%fd1773, 0d4000000000000000;
	add.rn.f64 	%fd3580, %fd24, %fd1773;
	bra.uni 	$L__BB0_33;

$L__BB0_28:
	setp.eq.s32 	%p157, %r7, 2146435072;
	mov.f64 	%fd1772, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r239, %temp}, %fd1772;
	}
	setp.eq.s32 	%p158, %r239, 0;
	and.pred  	%p159, %p157, %p158;
	@%p159 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_29;

$L__BB0_31:
	setp.lt.s32 	%p165, %r5, 0;
	mov.u32 	%r244, 0;
	setp.gt.f64 	%p166, %fd25, 0d3FF0000000000000;
	selp.b32 	%r245, 2146435072, 0, %p166;
	xor.b32  	%r246, %r245, 2146435072;
	selp.b32 	%r247, %r246, %r245, %p165;
	setp.eq.f32 	%p167, %f9, 0fBF800000;
	selp.b32 	%r248, 1072693248, %r247, %p167;
	mov.b64 	%fd3580, {%r244, %r248};
	bra.uni 	$L__BB0_33;

$L__BB0_29:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r240, %temp}, %fd24;
	}
	and.b32  	%r241, %r22, 2147483647;
	setp.ne.s32 	%p160, %r241, 2146435072;
	setp.ne.s32 	%p161, %r240, 0;
	or.pred  	%p162, %p160, %p161;
	@%p162 bra 	$L__BB0_33;

	setp.ne.s32 	%p163, %r7, 1071644672;
	and.pred  	%p164, %p163, %p5;
	selp.b32 	%r242, %r9, %r8, %p164;
	mov.u32 	%r243, 0;
	mov.b64 	%fd3580, {%r243, %r242};

$L__BB0_33:
	ld.param.u64 	%rd291, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_14];
	setp.eq.f32 	%p168, %f9, 0f3F800000;
	selp.f64 	%fd1774, 0d3FF0000000000000, %fd3580, %p168;
	setp.eq.f32 	%p169, %f8, 0f3F800000;
	selp.f64 	%fd1775, 0d3FF0000000000000, %fd3577, %p169;
	add.f64 	%fd35, %fd1775, %fd1774;
	cvta.to.global.u64 	%rd102, %rd291;
	add.s64 	%rd13, %rd102, %rd101;
	ld.global.f32 	%f10, [%rd13];
	cvt.f64.f32 	%fd36, %f10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd36;
	}
	abs.f64 	%fd37, %fd36;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3583, [retval0+0];
	} // callseq 5
	setp.lt.s32 	%p170, %r23, 0;
	and.pred  	%p6, %p170, %p121;
	not.pred 	%p172, %p6;
	@%p172 bra 	$L__BB0_35;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd3583;
	}
	xor.b32  	%r250, %r249, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r251, %temp}, %fd3583;
	}
	mov.b64 	%fd3583, {%r251, %r250};

$L__BB0_35:
	setp.eq.f32 	%p173, %f10, 0f00000000;
	@%p173 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_36;

$L__BB0_39:
	setp.lt.s32 	%p176, %r5, 0;
	mov.u32 	%r252, 0;
	selp.b32 	%r253, %r23, 0, %p121;
	or.b32  	%r254, %r253, 2146435072;
	selp.b32 	%r255, %r254, %r253, %p176;
	mov.b64 	%fd3583, {%r252, %r255};
	bra.uni 	$L__BB0_40;

$L__BB0_36:
	setp.gt.s32 	%p174, %r23, -1;
	@%p174 bra 	$L__BB0_40;

	mov.f64 	%fd1776, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1777, %fd1776;
	setp.eq.f64 	%p175, %fd1777, 0d4000000000000000;
	@%p175 bra 	$L__BB0_40;

	mov.f64 	%fd3583, 0dFFF8000000000000;

$L__BB0_40:
	add.f64 	%fd1779, %fd36, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd1779;
	}
	and.b32  	%r257, %r256, 2146435072;
	setp.ne.s32 	%p178, %r257, 2146435072;
	@%p178 bra 	$L__BB0_47;

	setp.gtu.f64 	%p179, %fd37, 0d7FF0000000000000;
	@%p179 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_42;

$L__BB0_46:
	mov.f64 	%fd1781, 0d4000000000000000;
	add.rn.f64 	%fd3583, %fd36, %fd1781;
	bra.uni 	$L__BB0_47;

$L__BB0_42:
	setp.eq.s32 	%p180, %r7, 2146435072;
	mov.f64 	%fd1780, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r258, %temp}, %fd1780;
	}
	setp.eq.s32 	%p181, %r258, 0;
	and.pred  	%p182, %p180, %p181;
	@%p182 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_43;

$L__BB0_45:
	setp.lt.s32 	%p188, %r5, 0;
	mov.u32 	%r263, 0;
	setp.gt.f64 	%p189, %fd37, 0d3FF0000000000000;
	selp.b32 	%r264, 2146435072, 0, %p189;
	xor.b32  	%r265, %r264, 2146435072;
	selp.b32 	%r266, %r265, %r264, %p188;
	setp.eq.f32 	%p190, %f10, 0fBF800000;
	selp.b32 	%r267, 1072693248, %r266, %p190;
	mov.b64 	%fd3583, {%r263, %r267};
	bra.uni 	$L__BB0_47;

$L__BB0_43:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r259, %temp}, %fd36;
	}
	and.b32  	%r260, %r23, 2147483647;
	setp.ne.s32 	%p183, %r260, 2146435072;
	setp.ne.s32 	%p184, %r259, 0;
	or.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_47;

	setp.ne.s32 	%p186, %r7, 1071644672;
	and.pred  	%p187, %p186, %p6;
	selp.b32 	%r261, %r9, %r8, %p187;
	mov.u32 	%r262, 0;
	mov.b64 	%fd3583, {%r262, %r261};

$L__BB0_47:
	setp.eq.f32 	%p191, %f10, 0f3F800000;
	selp.f64 	%fd1782, 0d3FF0000000000000, %fd3583, %p191;
	add.f64 	%fd47, %fd35, %fd1782;
	ld.global.f32 	%f184, [%rd2];
	cvt.f64.f32 	%fd1783, %f184;
	rcp.rn.f64 	%fd48, %fd1783;
	cvt.f64.f32 	%fd49, %f7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd49;
	}
	abs.f64 	%fd50, %fd49;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd50;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3595, [retval0+0];
	} // callseq 6
	setp.lt.s32 	%p192, %r24, 0;
	and.pred  	%p7, %p192, %p121;
	not.pred 	%p194, %p7;
	mov.f64 	%fd3586, %fd3595;
	@%p194 bra 	$L__BB0_49;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd3595;
	}
	xor.b32  	%r269, %r268, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd3595;
	}
	mov.b64 	%fd3586, {%r270, %r269};

$L__BB0_49:
	setp.eq.f32 	%p195, %f7, 0f00000000;
	@%p195 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_50;

$L__BB0_53:
	setp.lt.s32 	%p198, %r5, 0;
	mov.u32 	%r271, 0;
	selp.b32 	%r272, %r24, 0, %p121;
	or.b32  	%r273, %r272, 2146435072;
	selp.b32 	%r274, %r273, %r272, %p198;
	mov.b64 	%fd3586, {%r271, %r274};
	bra.uni 	$L__BB0_54;

$L__BB0_50:
	setp.gt.s32 	%p196, %r24, -1;
	@%p196 bra 	$L__BB0_54;

	mov.f64 	%fd1784, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1785, %fd1784;
	setp.eq.f64 	%p197, %fd1785, 0d4000000000000000;
	@%p197 bra 	$L__BB0_54;

	mov.f64 	%fd3586, 0dFFF8000000000000;

$L__BB0_54:
	add.f64 	%fd1787, %fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r275}, %fd1787;
	}
	and.b32  	%r25, %r275, 2146435072;
	setp.ne.s32 	%p200, %r25, 2146435072;
	@%p200 bra 	$L__BB0_61;

	setp.gtu.f64 	%p201, %fd50, 0d7FF0000000000000;
	@%p201 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_56;

$L__BB0_60:
	mov.f64 	%fd1789, 0d4000000000000000;
	add.rn.f64 	%fd3586, %fd49, %fd1789;
	bra.uni 	$L__BB0_61;

$L__BB0_56:
	setp.eq.s32 	%p202, %r7, 2146435072;
	mov.f64 	%fd1788, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r276, %temp}, %fd1788;
	}
	setp.eq.s32 	%p203, %r276, 0;
	and.pred  	%p204, %p202, %p203;
	@%p204 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_57;

$L__BB0_59:
	setp.lt.s32 	%p210, %r5, 0;
	mov.u32 	%r281, 0;
	setp.gt.f64 	%p211, %fd50, 0d3FF0000000000000;
	selp.b32 	%r282, 2146435072, 0, %p211;
	xor.b32  	%r283, %r282, 2146435072;
	selp.b32 	%r284, %r283, %r282, %p210;
	setp.eq.f32 	%p212, %f7, 0fBF800000;
	selp.b32 	%r285, 1072693248, %r284, %p212;
	mov.b64 	%fd3586, {%r281, %r285};
	bra.uni 	$L__BB0_61;

$L__BB0_57:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd49;
	}
	and.b32  	%r278, %r24, 2147483647;
	setp.ne.s32 	%p205, %r278, 2146435072;
	setp.ne.s32 	%p206, %r277, 0;
	or.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB0_61;

	setp.ne.s32 	%p208, %r7, 1071644672;
	and.pred  	%p209, %p208, %p7;
	selp.b32 	%r279, %r9, %r8, %p209;
	mov.u32 	%r280, 0;
	mov.b64 	%fd3586, {%r280, %r279};

$L__BB0_61:
	ld.global.f32 	%f11, [%rd6];
	cvt.f64.f32 	%fd60, %f11;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd60;
	}
	abs.f64 	%fd61, %fd60;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd61;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3589, [retval0+0];
	} // callseq 7
	setp.lt.s32 	%p213, %r26, 0;
	and.pred  	%p8, %p213, %p121;
	not.pred 	%p215, %p8;
	@%p215 bra 	$L__BB0_63;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd3589;
	}
	xor.b32  	%r287, %r286, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r288, %temp}, %fd3589;
	}
	mov.b64 	%fd3589, {%r288, %r287};

$L__BB0_63:
	setp.eq.f32 	%p216, %f11, 0f00000000;
	@%p216 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_64;

$L__BB0_67:
	setp.lt.s32 	%p219, %r5, 0;
	mov.u32 	%r289, 0;
	selp.b32 	%r290, %r26, 0, %p121;
	or.b32  	%r291, %r290, 2146435072;
	selp.b32 	%r292, %r291, %r290, %p219;
	mov.b64 	%fd3589, {%r289, %r292};
	bra.uni 	$L__BB0_68;

$L__BB0_64:
	setp.gt.s32 	%p217, %r26, -1;
	@%p217 bra 	$L__BB0_68;

	mov.f64 	%fd1790, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1791, %fd1790;
	setp.eq.f64 	%p218, %fd1791, 0d4000000000000000;
	@%p218 bra 	$L__BB0_68;

	mov.f64 	%fd3589, 0dFFF8000000000000;

$L__BB0_68:
	add.f64 	%fd1793, %fd60, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r293}, %fd1793;
	}
	and.b32  	%r294, %r293, 2146435072;
	setp.ne.s32 	%p221, %r294, 2146435072;
	@%p221 bra 	$L__BB0_75;

	setp.gtu.f64 	%p222, %fd61, 0d7FF0000000000000;
	@%p222 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_70;

$L__BB0_74:
	mov.f64 	%fd1795, 0d4000000000000000;
	add.rn.f64 	%fd3589, %fd60, %fd1795;
	bra.uni 	$L__BB0_75;

$L__BB0_70:
	setp.eq.s32 	%p223, %r7, 2146435072;
	mov.f64 	%fd1794, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r295, %temp}, %fd1794;
	}
	setp.eq.s32 	%p224, %r295, 0;
	and.pred  	%p225, %p223, %p224;
	@%p225 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_71;

$L__BB0_73:
	setp.lt.s32 	%p231, %r5, 0;
	mov.u32 	%r300, 0;
	setp.gt.f64 	%p232, %fd61, 0d3FF0000000000000;
	selp.b32 	%r301, 2146435072, 0, %p232;
	xor.b32  	%r302, %r301, 2146435072;
	selp.b32 	%r303, %r302, %r301, %p231;
	setp.eq.f32 	%p233, %f11, 0fBF800000;
	selp.b32 	%r304, 1072693248, %r303, %p233;
	mov.b64 	%fd3589, {%r300, %r304};
	bra.uni 	$L__BB0_75;

$L__BB0_71:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r296, %temp}, %fd60;
	}
	and.b32  	%r297, %r26, 2147483647;
	setp.ne.s32 	%p226, %r297, 2146435072;
	setp.ne.s32 	%p227, %r296, 0;
	or.pred  	%p228, %p226, %p227;
	@%p228 bra 	$L__BB0_75;

	setp.ne.s32 	%p229, %r7, 1071644672;
	and.pred  	%p230, %p229, %p8;
	selp.b32 	%r298, %r9, %r8, %p230;
	mov.u32 	%r299, 0;
	mov.b64 	%fd3589, {%r299, %r298};

$L__BB0_75:
	setp.eq.f32 	%p234, %f11, 0f3F800000;
	selp.f64 	%fd1796, 0d3FF0000000000000, %fd3589, %p234;
	setp.eq.f32 	%p235, %f7, 0f3F800000;
	selp.f64 	%fd1797, 0d3FF0000000000000, %fd3586, %p235;
	add.f64 	%fd71, %fd1797, %fd1796;
	ld.global.f32 	%f12, [%rd7];
	cvt.f64.f32 	%fd72, %f12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd72;
	}
	abs.f64 	%fd73, %fd72;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd73;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3592, [retval0+0];
	} // callseq 8
	setp.lt.s32 	%p236, %r27, 0;
	and.pred  	%p9, %p236, %p121;
	not.pred 	%p238, %p9;
	@%p238 bra 	$L__BB0_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd3592;
	}
	xor.b32  	%r306, %r305, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r307, %temp}, %fd3592;
	}
	mov.b64 	%fd3592, {%r307, %r306};

$L__BB0_77:
	setp.eq.f32 	%p239, %f12, 0f00000000;
	@%p239 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_78;

$L__BB0_81:
	setp.lt.s32 	%p242, %r5, 0;
	mov.u32 	%r308, 0;
	selp.b32 	%r309, %r27, 0, %p121;
	or.b32  	%r310, %r309, 2146435072;
	selp.b32 	%r311, %r310, %r309, %p242;
	mov.b64 	%fd3592, {%r308, %r311};
	bra.uni 	$L__BB0_82;

$L__BB0_78:
	setp.gt.s32 	%p240, %r27, -1;
	@%p240 bra 	$L__BB0_82;

	mov.f64 	%fd1798, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1799, %fd1798;
	setp.eq.f64 	%p241, %fd1799, 0d4000000000000000;
	@%p241 bra 	$L__BB0_82;

	mov.f64 	%fd3592, 0dFFF8000000000000;

$L__BB0_82:
	add.f64 	%fd1801, %fd72, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd1801;
	}
	and.b32  	%r313, %r312, 2146435072;
	setp.ne.s32 	%p244, %r313, 2146435072;
	@%p244 bra 	$L__BB0_89;

	setp.gtu.f64 	%p245, %fd73, 0d7FF0000000000000;
	@%p245 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_84;

$L__BB0_88:
	mov.f64 	%fd1803, 0d4000000000000000;
	add.rn.f64 	%fd3592, %fd72, %fd1803;
	bra.uni 	$L__BB0_89;

$L__BB0_84:
	setp.eq.s32 	%p246, %r7, 2146435072;
	mov.f64 	%fd1802, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r314, %temp}, %fd1802;
	}
	setp.eq.s32 	%p247, %r314, 0;
	and.pred  	%p248, %p246, %p247;
	@%p248 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_85;

$L__BB0_87:
	setp.lt.s32 	%p254, %r5, 0;
	mov.u32 	%r319, 0;
	setp.gt.f64 	%p255, %fd73, 0d3FF0000000000000;
	selp.b32 	%r320, 2146435072, 0, %p255;
	xor.b32  	%r321, %r320, 2146435072;
	selp.b32 	%r322, %r321, %r320, %p254;
	setp.eq.f32 	%p256, %f12, 0fBF800000;
	selp.b32 	%r323, 1072693248, %r322, %p256;
	mov.b64 	%fd3592, {%r319, %r323};
	bra.uni 	$L__BB0_89;

$L__BB0_85:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r315, %temp}, %fd72;
	}
	and.b32  	%r316, %r27, 2147483647;
	setp.ne.s32 	%p249, %r316, 2146435072;
	setp.ne.s32 	%p250, %r315, 0;
	or.pred  	%p251, %p249, %p250;
	@%p251 bra 	$L__BB0_89;

	setp.ne.s32 	%p252, %r7, 1071644672;
	and.pred  	%p253, %p252, %p9;
	selp.b32 	%r317, %r9, %r8, %p253;
	mov.u32 	%r318, 0;
	mov.b64 	%fd3592, {%r318, %r317};

$L__BB0_89:
	setp.eq.f32 	%p257, %f12, 0f3F800000;
	selp.f64 	%fd1804, 0d3FF0000000000000, %fd3592, %p257;
	add.f64 	%fd83, %fd71, %fd1804;
	@%p194 bra 	$L__BB0_91;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd3595;
	}
	xor.b32  	%r325, %r324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd3595;
	}
	mov.b64 	%fd3595, {%r326, %r325};

$L__BB0_91:
	@%p195 bra 	$L__BB0_95;
	bra.uni 	$L__BB0_92;

$L__BB0_95:
	setp.lt.s32 	%p262, %r5, 0;
	mov.u32 	%r327, 0;
	selp.b32 	%r328, %r24, 0, %p121;
	or.b32  	%r329, %r328, 2146435072;
	selp.b32 	%r330, %r329, %r328, %p262;
	mov.b64 	%fd3595, {%r327, %r330};
	bra.uni 	$L__BB0_96;

$L__BB0_92:
	setp.gt.s32 	%p260, %r24, -1;
	@%p260 bra 	$L__BB0_96;

	mov.f64 	%fd1805, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1806, %fd1805;
	setp.eq.f64 	%p261, %fd1806, 0d4000000000000000;
	@%p261 bra 	$L__BB0_96;

	mov.f64 	%fd3595, 0dFFF8000000000000;

$L__BB0_96:
	@%p200 bra 	$L__BB0_103;

	setp.gtu.f64 	%p265, %fd50, 0d7FF0000000000000;
	@%p265 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_98;

$L__BB0_102:
	mov.f64 	%fd1809, 0d4000000000000000;
	add.rn.f64 	%fd3595, %fd49, %fd1809;
	bra.uni 	$L__BB0_103;

$L__BB0_98:
	setp.eq.s32 	%p266, %r7, 2146435072;
	mov.f64 	%fd1808, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r331, %temp}, %fd1808;
	}
	setp.eq.s32 	%p267, %r331, 0;
	and.pred  	%p268, %p266, %p267;
	@%p268 bra 	$L__BB0_101;
	bra.uni 	$L__BB0_99;

$L__BB0_101:
	setp.lt.s32 	%p274, %r5, 0;
	mov.u32 	%r336, 0;
	setp.gt.f64 	%p275, %fd50, 0d3FF0000000000000;
	selp.b32 	%r337, 2146435072, 0, %p275;
	xor.b32  	%r338, %r337, 2146435072;
	selp.b32 	%r339, %r338, %r337, %p274;
	setp.eq.f32 	%p276, %f7, 0fBF800000;
	selp.b32 	%r340, 1072693248, %r339, %p276;
	mov.b64 	%fd3595, {%r336, %r340};
	bra.uni 	$L__BB0_103;

$L__BB0_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r332, %temp}, %fd49;
	}
	and.b32  	%r333, %r24, 2147483647;
	setp.ne.s32 	%p269, %r333, 2146435072;
	setp.ne.s32 	%p270, %r332, 0;
	or.pred  	%p271, %p269, %p270;
	@%p271 bra 	$L__BB0_103;

	setp.ne.s32 	%p272, %r7, 1071644672;
	and.pred  	%p273, %p272, %p7;
	selp.b32 	%r334, %r9, %r8, %p273;
	mov.u32 	%r335, 0;
	mov.b64 	%fd3595, {%r335, %r334};

$L__BB0_103:
	@%p128 bra 	$L__BB0_105;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r341}, %fd3598;
	}
	xor.b32  	%r342, %r341, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r343, %temp}, %fd3598;
	}
	mov.b64 	%fd3598, {%r343, %r342};

$L__BB0_105:
	@%p129 bra 	$L__BB0_109;
	bra.uni 	$L__BB0_106;

$L__BB0_109:
	setp.lt.s32 	%p281, %r5, 0;
	mov.u32 	%r344, 0;
	selp.b32 	%r345, %r20, 0, %p121;
	or.b32  	%r346, %r345, 2146435072;
	selp.b32 	%r347, %r346, %r345, %p281;
	mov.b64 	%fd3598, {%r344, %r347};
	bra.uni 	$L__BB0_110;

$L__BB0_106:
	setp.gt.s32 	%p279, %r20, -1;
	@%p279 bra 	$L__BB0_110;

	mov.f64 	%fd1810, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1811, %fd1810;
	setp.eq.f64 	%p280, %fd1811, 0d4000000000000000;
	@%p280 bra 	$L__BB0_110;

	mov.f64 	%fd3598, 0dFFF8000000000000;

$L__BB0_110:
	@%p134 bra 	$L__BB0_117;

	setp.gtu.f64 	%p284, %fd14, 0d7FF0000000000000;
	@%p284 bra 	$L__BB0_116;
	bra.uni 	$L__BB0_112;

$L__BB0_116:
	mov.f64 	%fd1814, 0d4000000000000000;
	add.rn.f64 	%fd3598, %fd13, %fd1814;
	bra.uni 	$L__BB0_117;

$L__BB0_112:
	setp.eq.s32 	%p285, %r7, 2146435072;
	mov.f64 	%fd1813, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r348, %temp}, %fd1813;
	}
	setp.eq.s32 	%p286, %r348, 0;
	and.pred  	%p287, %p285, %p286;
	@%p287 bra 	$L__BB0_115;
	bra.uni 	$L__BB0_113;

$L__BB0_115:
	setp.lt.s32 	%p293, %r5, 0;
	mov.u32 	%r353, 0;
	setp.gt.f64 	%p294, %fd14, 0d3FF0000000000000;
	selp.b32 	%r354, 2146435072, 0, %p294;
	xor.b32  	%r355, %r354, 2146435072;
	selp.b32 	%r356, %r355, %r354, %p293;
	setp.eq.f32 	%p295, %f8, 0fBF800000;
	selp.b32 	%r357, 1072693248, %r356, %p295;
	mov.b64 	%fd3598, {%r353, %r357};
	bra.uni 	$L__BB0_117;

$L__BB0_113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd13;
	}
	and.b32  	%r350, %r20, 2147483647;
	setp.ne.s32 	%p288, %r350, 2146435072;
	setp.ne.s32 	%p289, %r349, 0;
	or.pred  	%p290, %p288, %p289;
	@%p290 bra 	$L__BB0_117;

	setp.ne.s32 	%p291, %r7, 1071644672;
	and.pred  	%p292, %p291, %p4;
	selp.b32 	%r351, %r9, %r8, %p292;
	mov.u32 	%r352, 0;
	mov.b64 	%fd3598, {%r352, %r351};

$L__BB0_117:
	ld.param.u64 	%rd293, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_15];
	cvta.to.global.u64 	%rd292, %rd289;
	selp.f64 	%fd1815, 0d3FF0000000000000, %fd3598, %p169;
	selp.f64 	%fd1816, 0d3FF0000000000000, %fd3595, %p235;
	mul.f64 	%fd1817, %fd48, %fd1816;
	sub.f64 	%fd1818, %fd1817, %fd1815;
	cvta.to.global.u64 	%rd104, %rd293;
	add.s64 	%rd14, %rd104, %rd101;
	ld.global.f32 	%f185, [%rd14];
	mul.f64 	%fd1819, %fd48, %fd83;
	cvt.rn.f32.f64 	%f186, %fd1819;
	sub.f32 	%f187, %f185, %f186;
	cvt.f64.f32 	%fd1820, %f187;
	cvt.rn.f32.f64 	%f188, %fd47;
	cvt.f64.f32 	%fd1821, %f188;
	mul.f64 	%fd1822, %fd1821, 0d3FE0000000000000;
	sub.f64 	%fd1823, %fd1820, %fd1822;
	mul.f64 	%fd1824, %fd1823, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f189, %fd1824;
	cvt.f64.f32 	%fd1825, %f189;
	add.f64 	%fd1826, %fd1818, %fd1825;
	add.f64 	%fd100, %fd1822, %fd1826;
	shl.b64 	%rd107, %rd4, 2;
	add.s64 	%rd15, %rd292, %rd107;
	ld.global.f32 	%f13, [%rd15];
	cvt.f64.f32 	%fd101, %f13;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd101;
	}
	abs.f64 	%fd102, %fd101;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd102;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3622, [retval0+0];
	} // callseq 9
	setp.lt.s32 	%p298, %r28, 0;
	and.pred  	%p10, %p298, %p121;
	not.pred 	%p300, %p10;
	mov.f64 	%fd3601, %fd3622;
	@%p300 bra 	$L__BB0_119;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r358}, %fd3622;
	}
	xor.b32  	%r359, %r358, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r360, %temp}, %fd3622;
	}
	mov.b64 	%fd3601, {%r360, %r359};

$L__BB0_119:
	setp.eq.f32 	%p301, %f13, 0f00000000;
	@%p301 bra 	$L__BB0_123;
	bra.uni 	$L__BB0_120;

$L__BB0_123:
	setp.lt.s32 	%p304, %r5, 0;
	mov.u32 	%r361, 0;
	selp.b32 	%r362, %r28, 0, %p121;
	or.b32  	%r363, %r362, 2146435072;
	selp.b32 	%r364, %r363, %r362, %p304;
	mov.b64 	%fd3601, {%r361, %r364};
	bra.uni 	$L__BB0_124;

$L__BB0_120:
	setp.gt.s32 	%p302, %r28, -1;
	@%p302 bra 	$L__BB0_124;

	mov.f64 	%fd1827, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1828, %fd1827;
	setp.eq.f64 	%p303, %fd1828, 0d4000000000000000;
	@%p303 bra 	$L__BB0_124;

	mov.f64 	%fd3601, 0dFFF8000000000000;

$L__BB0_124:
	add.f64 	%fd1830, %fd101, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd1830;
	}
	and.b32  	%r29, %r365, 2146435072;
	setp.ne.s32 	%p306, %r29, 2146435072;
	@%p306 bra 	$L__BB0_131;

	setp.gtu.f64 	%p307, %fd102, 0d7FF0000000000000;
	@%p307 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_126;

$L__BB0_130:
	mov.f64 	%fd1832, 0d4000000000000000;
	add.rn.f64 	%fd3601, %fd101, %fd1832;
	bra.uni 	$L__BB0_131;

$L__BB0_126:
	setp.eq.s32 	%p308, %r7, 2146435072;
	mov.f64 	%fd1831, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r366, %temp}, %fd1831;
	}
	setp.eq.s32 	%p309, %r366, 0;
	and.pred  	%p310, %p308, %p309;
	@%p310 bra 	$L__BB0_129;
	bra.uni 	$L__BB0_127;

$L__BB0_129:
	setp.lt.s32 	%p316, %r5, 0;
	mov.u32 	%r371, 0;
	setp.gt.f64 	%p317, %fd102, 0d3FF0000000000000;
	selp.b32 	%r372, 2146435072, 0, %p317;
	xor.b32  	%r373, %r372, 2146435072;
	selp.b32 	%r374, %r373, %r372, %p316;
	setp.eq.f32 	%p318, %f13, 0fBF800000;
	selp.b32 	%r375, 1072693248, %r374, %p318;
	mov.b64 	%fd3601, {%r371, %r375};
	bra.uni 	$L__BB0_131;

$L__BB0_127:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd101;
	}
	and.b32  	%r368, %r28, 2147483647;
	setp.ne.s32 	%p311, %r368, 2146435072;
	setp.ne.s32 	%p312, %r367, 0;
	or.pred  	%p313, %p311, %p312;
	@%p313 bra 	$L__BB0_131;

	setp.ne.s32 	%p314, %r7, 1071644672;
	and.pred  	%p315, %p314, %p10;
	selp.b32 	%r369, %r9, %r8, %p315;
	mov.u32 	%r370, 0;
	mov.b64 	%fd3601, {%r370, %r369};

$L__BB0_131:
	cvta.to.global.u64 	%rd294, %rd290;
	add.s64 	%rd16, %rd294, %rd107;
	ld.global.f32 	%f14, [%rd16];
	cvt.f64.f32 	%fd112, %f14;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd112;
	}
	abs.f64 	%fd113, %fd112;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3604, [retval0+0];
	} // callseq 10
	setp.lt.s32 	%p319, %r30, 0;
	and.pred  	%p11, %p319, %p121;
	not.pred 	%p321, %p11;
	@%p321 bra 	$L__BB0_133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r376}, %fd3604;
	}
	xor.b32  	%r377, %r376, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd3604;
	}
	mov.b64 	%fd3604, {%r378, %r377};

$L__BB0_133:
	setp.eq.f32 	%p322, %f14, 0f00000000;
	@%p322 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_134;

$L__BB0_137:
	setp.lt.s32 	%p325, %r5, 0;
	mov.u32 	%r379, 0;
	selp.b32 	%r380, %r30, 0, %p121;
	or.b32  	%r381, %r380, 2146435072;
	selp.b32 	%r382, %r381, %r380, %p325;
	mov.b64 	%fd3604, {%r379, %r382};
	bra.uni 	$L__BB0_138;

$L__BB0_134:
	setp.gt.s32 	%p323, %r30, -1;
	@%p323 bra 	$L__BB0_138;

	mov.f64 	%fd1833, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1834, %fd1833;
	setp.eq.f64 	%p324, %fd1834, 0d4000000000000000;
	@%p324 bra 	$L__BB0_138;

	mov.f64 	%fd3604, 0dFFF8000000000000;

$L__BB0_138:
	add.f64 	%fd1836, %fd112, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r383}, %fd1836;
	}
	and.b32  	%r384, %r383, 2146435072;
	setp.ne.s32 	%p327, %r384, 2146435072;
	@%p327 bra 	$L__BB0_145;

	setp.gtu.f64 	%p328, %fd113, 0d7FF0000000000000;
	@%p328 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_140;

$L__BB0_144:
	mov.f64 	%fd1838, 0d4000000000000000;
	add.rn.f64 	%fd3604, %fd112, %fd1838;
	bra.uni 	$L__BB0_145;

$L__BB0_140:
	setp.eq.s32 	%p329, %r7, 2146435072;
	mov.f64 	%fd1837, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r385, %temp}, %fd1837;
	}
	setp.eq.s32 	%p330, %r385, 0;
	and.pred  	%p331, %p329, %p330;
	@%p331 bra 	$L__BB0_143;
	bra.uni 	$L__BB0_141;

$L__BB0_143:
	setp.lt.s32 	%p337, %r5, 0;
	mov.u32 	%r390, 0;
	setp.gt.f64 	%p338, %fd113, 0d3FF0000000000000;
	selp.b32 	%r391, 2146435072, 0, %p338;
	xor.b32  	%r392, %r391, 2146435072;
	selp.b32 	%r393, %r392, %r391, %p337;
	setp.eq.f32 	%p339, %f14, 0fBF800000;
	selp.b32 	%r394, 1072693248, %r393, %p339;
	mov.b64 	%fd3604, {%r390, %r394};
	bra.uni 	$L__BB0_145;

$L__BB0_141:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r386, %temp}, %fd112;
	}
	and.b32  	%r387, %r30, 2147483647;
	setp.ne.s32 	%p332, %r387, 2146435072;
	setp.ne.s32 	%p333, %r386, 0;
	or.pred  	%p334, %p332, %p333;
	@%p334 bra 	$L__BB0_145;

	setp.ne.s32 	%p335, %r7, 1071644672;
	and.pred  	%p336, %p335, %p11;
	selp.b32 	%r388, %r9, %r8, %p336;
	mov.u32 	%r389, 0;
	mov.b64 	%fd3604, {%r389, %r388};

$L__BB0_145:
	cvta.to.global.u64 	%rd295, %rd291;
	setp.eq.f32 	%p340, %f14, 0f3F800000;
	selp.f64 	%fd1839, 0d3FF0000000000000, %fd3604, %p340;
	setp.eq.f32 	%p341, %f13, 0f3F800000;
	selp.f64 	%fd1840, 0d3FF0000000000000, %fd3601, %p341;
	add.f64 	%fd123, %fd1840, %fd1839;
	add.s64 	%rd17, %rd295, %rd107;
	ld.global.f32 	%f15, [%rd17];
	cvt.f64.f32 	%fd124, %f15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd124;
	}
	abs.f64 	%fd125, %fd124;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd125;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3607, [retval0+0];
	} // callseq 11
	setp.lt.s32 	%p342, %r31, 0;
	and.pred  	%p12, %p342, %p121;
	not.pred 	%p344, %p12;
	@%p344 bra 	$L__BB0_147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd3607;
	}
	xor.b32  	%r396, %r395, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd3607;
	}
	mov.b64 	%fd3607, {%r397, %r396};

$L__BB0_147:
	setp.eq.f32 	%p345, %f15, 0f00000000;
	@%p345 bra 	$L__BB0_151;
	bra.uni 	$L__BB0_148;

$L__BB0_151:
	setp.lt.s32 	%p348, %r5, 0;
	mov.u32 	%r398, 0;
	selp.b32 	%r399, %r31, 0, %p121;
	or.b32  	%r400, %r399, 2146435072;
	selp.b32 	%r401, %r400, %r399, %p348;
	mov.b64 	%fd3607, {%r398, %r401};
	bra.uni 	$L__BB0_152;

$L__BB0_148:
	setp.gt.s32 	%p346, %r31, -1;
	@%p346 bra 	$L__BB0_152;

	mov.f64 	%fd1841, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1842, %fd1841;
	setp.eq.f64 	%p347, %fd1842, 0d4000000000000000;
	@%p347 bra 	$L__BB0_152;

	mov.f64 	%fd3607, 0dFFF8000000000000;

$L__BB0_152:
	add.f64 	%fd1844, %fd124, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r402}, %fd1844;
	}
	and.b32  	%r403, %r402, 2146435072;
	setp.ne.s32 	%p350, %r403, 2146435072;
	@%p350 bra 	$L__BB0_159;

	setp.gtu.f64 	%p351, %fd125, 0d7FF0000000000000;
	@%p351 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_154;

$L__BB0_158:
	mov.f64 	%fd1846, 0d4000000000000000;
	add.rn.f64 	%fd3607, %fd124, %fd1846;
	bra.uni 	$L__BB0_159;

$L__BB0_154:
	setp.eq.s32 	%p352, %r7, 2146435072;
	mov.f64 	%fd1845, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r404, %temp}, %fd1845;
	}
	setp.eq.s32 	%p353, %r404, 0;
	and.pred  	%p354, %p352, %p353;
	@%p354 bra 	$L__BB0_157;
	bra.uni 	$L__BB0_155;

$L__BB0_157:
	setp.lt.s32 	%p360, %r5, 0;
	mov.u32 	%r409, 0;
	setp.gt.f64 	%p361, %fd125, 0d3FF0000000000000;
	selp.b32 	%r410, 2146435072, 0, %p361;
	xor.b32  	%r411, %r410, 2146435072;
	selp.b32 	%r412, %r411, %r410, %p360;
	setp.eq.f32 	%p362, %f15, 0fBF800000;
	selp.b32 	%r413, 1072693248, %r412, %p362;
	mov.b64 	%fd3607, {%r409, %r413};
	bra.uni 	$L__BB0_159;

$L__BB0_155:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r405, %temp}, %fd124;
	}
	and.b32  	%r406, %r31, 2147483647;
	setp.ne.s32 	%p355, %r406, 2146435072;
	setp.ne.s32 	%p356, %r405, 0;
	or.pred  	%p357, %p355, %p356;
	@%p357 bra 	$L__BB0_159;

	setp.ne.s32 	%p358, %r7, 1071644672;
	and.pred  	%p359, %p358, %p12;
	selp.b32 	%r407, %r9, %r8, %p359;
	mov.u32 	%r408, 0;
	mov.b64 	%fd3607, {%r408, %r407};

$L__BB0_159:
	setp.eq.f32 	%p363, %f15, 0f3F800000;
	selp.f64 	%fd1847, 0d3FF0000000000000, %fd3607, %p363;
	add.f64 	%fd135, %fd123, %fd1847;
	add.s64 	%rd18, %rd91, %rd107;
	ld.global.f32 	%f16, [%rd18];
	ld.global.f32 	%f17, [%rd5];
	cvt.f64.f32 	%fd136, %f17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd136;
	}
	abs.f64 	%fd137, %fd136;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd137;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3619, [retval0+0];
	} // callseq 12
	setp.lt.s32 	%p364, %r32, 0;
	and.pred  	%p13, %p364, %p121;
	not.pred 	%p366, %p13;
	mov.f64 	%fd3610, %fd3619;
	@%p366 bra 	$L__BB0_161;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r414}, %fd3619;
	}
	xor.b32  	%r415, %r414, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r416, %temp}, %fd3619;
	}
	mov.b64 	%fd3610, {%r416, %r415};

$L__BB0_161:
	setp.eq.f32 	%p367, %f17, 0f00000000;
	@%p367 bra 	$L__BB0_165;
	bra.uni 	$L__BB0_162;

$L__BB0_165:
	setp.lt.s32 	%p370, %r5, 0;
	mov.u32 	%r417, 0;
	selp.b32 	%r418, %r32, 0, %p121;
	or.b32  	%r419, %r418, 2146435072;
	selp.b32 	%r420, %r419, %r418, %p370;
	mov.b64 	%fd3610, {%r417, %r420};
	bra.uni 	$L__BB0_166;

$L__BB0_162:
	setp.gt.s32 	%p368, %r32, -1;
	@%p368 bra 	$L__BB0_166;

	mov.f64 	%fd1848, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1849, %fd1848;
	setp.eq.f64 	%p369, %fd1849, 0d4000000000000000;
	@%p369 bra 	$L__BB0_166;

	mov.f64 	%fd3610, 0dFFF8000000000000;

$L__BB0_166:
	add.f64 	%fd1851, %fd136, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r421}, %fd1851;
	}
	and.b32  	%r33, %r421, 2146435072;
	setp.ne.s32 	%p372, %r33, 2146435072;
	@%p372 bra 	$L__BB0_173;

	setp.gtu.f64 	%p373, %fd137, 0d7FF0000000000000;
	@%p373 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_168;

$L__BB0_172:
	mov.f64 	%fd1853, 0d4000000000000000;
	add.rn.f64 	%fd3610, %fd136, %fd1853;
	bra.uni 	$L__BB0_173;

$L__BB0_168:
	setp.eq.s32 	%p374, %r7, 2146435072;
	mov.f64 	%fd1852, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r422, %temp}, %fd1852;
	}
	setp.eq.s32 	%p375, %r422, 0;
	and.pred  	%p376, %p374, %p375;
	@%p376 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_169;

$L__BB0_171:
	setp.lt.s32 	%p382, %r5, 0;
	mov.u32 	%r427, 0;
	setp.gt.f64 	%p383, %fd137, 0d3FF0000000000000;
	selp.b32 	%r428, 2146435072, 0, %p383;
	xor.b32  	%r429, %r428, 2146435072;
	selp.b32 	%r430, %r429, %r428, %p382;
	setp.eq.f32 	%p384, %f17, 0fBF800000;
	selp.b32 	%r431, 1072693248, %r430, %p384;
	mov.b64 	%fd3610, {%r427, %r431};
	bra.uni 	$L__BB0_173;

$L__BB0_169:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd136;
	}
	and.b32  	%r424, %r32, 2147483647;
	setp.ne.s32 	%p377, %r424, 2146435072;
	setp.ne.s32 	%p378, %r423, 0;
	or.pred  	%p379, %p377, %p378;
	@%p379 bra 	$L__BB0_173;

	setp.ne.s32 	%p380, %r7, 1071644672;
	and.pred  	%p381, %p380, %p13;
	selp.b32 	%r425, %r9, %r8, %p381;
	mov.u32 	%r426, 0;
	mov.b64 	%fd3610, {%r426, %r425};

$L__BB0_173:
	cvta.to.global.u64 	%rd296, %rd286;
	add.s64 	%rd19, %rd296, %rd107;
	ld.global.f32 	%f18, [%rd19];
	cvt.f64.f32 	%fd147, %f18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd147;
	}
	abs.f64 	%fd148, %fd147;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd148;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3613, [retval0+0];
	} // callseq 13
	setp.lt.s32 	%p385, %r34, 0;
	and.pred  	%p14, %p385, %p121;
	not.pred 	%p387, %p14;
	@%p387 bra 	$L__BB0_175;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r432}, %fd3613;
	}
	xor.b32  	%r433, %r432, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd3613;
	}
	mov.b64 	%fd3613, {%r434, %r433};

$L__BB0_175:
	setp.eq.f32 	%p388, %f18, 0f00000000;
	@%p388 bra 	$L__BB0_179;
	bra.uni 	$L__BB0_176;

$L__BB0_179:
	setp.lt.s32 	%p391, %r5, 0;
	mov.u32 	%r435, 0;
	selp.b32 	%r436, %r34, 0, %p121;
	or.b32  	%r437, %r436, 2146435072;
	selp.b32 	%r438, %r437, %r436, %p391;
	mov.b64 	%fd3613, {%r435, %r438};
	bra.uni 	$L__BB0_180;

$L__BB0_176:
	setp.gt.s32 	%p389, %r34, -1;
	@%p389 bra 	$L__BB0_180;

	mov.f64 	%fd1854, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1855, %fd1854;
	setp.eq.f64 	%p390, %fd1855, 0d4000000000000000;
	@%p390 bra 	$L__BB0_180;

	mov.f64 	%fd3613, 0dFFF8000000000000;

$L__BB0_180:
	add.f64 	%fd1857, %fd147, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r439}, %fd1857;
	}
	and.b32  	%r440, %r439, 2146435072;
	setp.ne.s32 	%p393, %r440, 2146435072;
	@%p393 bra 	$L__BB0_187;

	setp.gtu.f64 	%p394, %fd148, 0d7FF0000000000000;
	@%p394 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_182;

$L__BB0_186:
	mov.f64 	%fd1859, 0d4000000000000000;
	add.rn.f64 	%fd3613, %fd147, %fd1859;
	bra.uni 	$L__BB0_187;

$L__BB0_182:
	setp.eq.s32 	%p395, %r7, 2146435072;
	mov.f64 	%fd1858, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r441, %temp}, %fd1858;
	}
	setp.eq.s32 	%p396, %r441, 0;
	and.pred  	%p397, %p395, %p396;
	@%p397 bra 	$L__BB0_185;
	bra.uni 	$L__BB0_183;

$L__BB0_185:
	setp.lt.s32 	%p403, %r5, 0;
	mov.u32 	%r446, 0;
	setp.gt.f64 	%p404, %fd148, 0d3FF0000000000000;
	selp.b32 	%r447, 2146435072, 0, %p404;
	xor.b32  	%r448, %r447, 2146435072;
	selp.b32 	%r449, %r448, %r447, %p403;
	setp.eq.f32 	%p405, %f18, 0fBF800000;
	selp.b32 	%r450, 1072693248, %r449, %p405;
	mov.b64 	%fd3613, {%r446, %r450};
	bra.uni 	$L__BB0_187;

$L__BB0_183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r442, %temp}, %fd147;
	}
	and.b32  	%r443, %r34, 2147483647;
	setp.ne.s32 	%p398, %r443, 2146435072;
	setp.ne.s32 	%p399, %r442, 0;
	or.pred  	%p400, %p398, %p399;
	@%p400 bra 	$L__BB0_187;

	setp.ne.s32 	%p401, %r7, 1071644672;
	and.pred  	%p402, %p401, %p14;
	selp.b32 	%r444, %r9, %r8, %p402;
	mov.u32 	%r445, 0;
	mov.b64 	%fd3613, {%r445, %r444};

$L__BB0_187:
	cvta.to.global.u64 	%rd297, %rd287;
	cvt.f64.f32 	%fd1860, %f16;
	rcp.rn.f64 	%fd158, %fd1860;
	setp.eq.f32 	%p406, %f18, 0f3F800000;
	selp.f64 	%fd1861, 0d3FF0000000000000, %fd3613, %p406;
	setp.eq.f32 	%p407, %f17, 0f3F800000;
	selp.f64 	%fd1862, 0d3FF0000000000000, %fd3610, %p407;
	add.f64 	%fd159, %fd1862, %fd1861;
	add.s64 	%rd20, %rd297, %rd107;
	ld.global.f32 	%f19, [%rd20];
	cvt.f64.f32 	%fd160, %f19;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd160;
	}
	abs.f64 	%fd161, %fd160;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd161;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3616, [retval0+0];
	} // callseq 14
	setp.lt.s32 	%p408, %r35, 0;
	and.pred  	%p15, %p408, %p121;
	not.pred 	%p410, %p15;
	@%p410 bra 	$L__BB0_189;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r451}, %fd3616;
	}
	xor.b32  	%r452, %r451, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r453, %temp}, %fd3616;
	}
	mov.b64 	%fd3616, {%r453, %r452};

$L__BB0_189:
	setp.eq.f32 	%p411, %f19, 0f00000000;
	@%p411 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_190;

$L__BB0_193:
	setp.lt.s32 	%p414, %r5, 0;
	mov.u32 	%r454, 0;
	selp.b32 	%r455, %r35, 0, %p121;
	or.b32  	%r456, %r455, 2146435072;
	selp.b32 	%r457, %r456, %r455, %p414;
	mov.b64 	%fd3616, {%r454, %r457};
	bra.uni 	$L__BB0_194;

$L__BB0_190:
	setp.gt.s32 	%p412, %r35, -1;
	@%p412 bra 	$L__BB0_194;

	mov.f64 	%fd1863, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1864, %fd1863;
	setp.eq.f64 	%p413, %fd1864, 0d4000000000000000;
	@%p413 bra 	$L__BB0_194;

	mov.f64 	%fd3616, 0dFFF8000000000000;

$L__BB0_194:
	add.f64 	%fd1866, %fd160, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r458}, %fd1866;
	}
	and.b32  	%r459, %r458, 2146435072;
	setp.ne.s32 	%p416, %r459, 2146435072;
	@%p416 bra 	$L__BB0_201;

	setp.gtu.f64 	%p417, %fd161, 0d7FF0000000000000;
	@%p417 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_196;

$L__BB0_200:
	mov.f64 	%fd1868, 0d4000000000000000;
	add.rn.f64 	%fd3616, %fd160, %fd1868;
	bra.uni 	$L__BB0_201;

$L__BB0_196:
	setp.eq.s32 	%p418, %r7, 2146435072;
	mov.f64 	%fd1867, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r460, %temp}, %fd1867;
	}
	setp.eq.s32 	%p419, %r460, 0;
	and.pred  	%p420, %p418, %p419;
	@%p420 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_197;

$L__BB0_199:
	setp.lt.s32 	%p426, %r5, 0;
	mov.u32 	%r465, 0;
	setp.gt.f64 	%p427, %fd161, 0d3FF0000000000000;
	selp.b32 	%r466, 2146435072, 0, %p427;
	xor.b32  	%r467, %r466, 2146435072;
	selp.b32 	%r468, %r467, %r466, %p426;
	setp.eq.f32 	%p428, %f19, 0fBF800000;
	selp.b32 	%r469, 1072693248, %r468, %p428;
	mov.b64 	%fd3616, {%r465, %r469};
	bra.uni 	$L__BB0_201;

$L__BB0_197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd160;
	}
	and.b32  	%r462, %r35, 2147483647;
	setp.ne.s32 	%p421, %r462, 2146435072;
	setp.ne.s32 	%p422, %r461, 0;
	or.pred  	%p423, %p421, %p422;
	@%p423 bra 	$L__BB0_201;

	setp.ne.s32 	%p424, %r7, 1071644672;
	and.pred  	%p425, %p424, %p15;
	selp.b32 	%r463, %r9, %r8, %p425;
	mov.u32 	%r464, 0;
	mov.b64 	%fd3616, {%r464, %r463};

$L__BB0_201:
	setp.eq.f32 	%p429, %f19, 0f3F800000;
	selp.f64 	%fd1869, 0d3FF0000000000000, %fd3616, %p429;
	add.f64 	%fd171, %fd159, %fd1869;
	@%p366 bra 	$L__BB0_203;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r470}, %fd3619;
	}
	xor.b32  	%r471, %r470, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r472, %temp}, %fd3619;
	}
	mov.b64 	%fd3619, {%r472, %r471};

$L__BB0_203:
	@%p367 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_204;

$L__BB0_207:
	setp.lt.s32 	%p434, %r5, 0;
	mov.u32 	%r473, 0;
	selp.b32 	%r474, %r32, 0, %p121;
	or.b32  	%r475, %r474, 2146435072;
	selp.b32 	%r476, %r475, %r474, %p434;
	mov.b64 	%fd3619, {%r473, %r476};
	bra.uni 	$L__BB0_208;

$L__BB0_204:
	setp.gt.s32 	%p432, %r32, -1;
	@%p432 bra 	$L__BB0_208;

	mov.f64 	%fd1870, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1871, %fd1870;
	setp.eq.f64 	%p433, %fd1871, 0d4000000000000000;
	@%p433 bra 	$L__BB0_208;

	mov.f64 	%fd3619, 0dFFF8000000000000;

$L__BB0_208:
	@%p372 bra 	$L__BB0_215;

	setp.gtu.f64 	%p437, %fd137, 0d7FF0000000000000;
	@%p437 bra 	$L__BB0_214;
	bra.uni 	$L__BB0_210;

$L__BB0_214:
	mov.f64 	%fd1874, 0d4000000000000000;
	add.rn.f64 	%fd3619, %fd136, %fd1874;
	bra.uni 	$L__BB0_215;

$L__BB0_210:
	setp.eq.s32 	%p438, %r7, 2146435072;
	mov.f64 	%fd1873, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r477, %temp}, %fd1873;
	}
	setp.eq.s32 	%p439, %r477, 0;
	and.pred  	%p440, %p438, %p439;
	@%p440 bra 	$L__BB0_213;
	bra.uni 	$L__BB0_211;

$L__BB0_213:
	setp.lt.s32 	%p446, %r5, 0;
	mov.u32 	%r482, 0;
	setp.gt.f64 	%p447, %fd137, 0d3FF0000000000000;
	selp.b32 	%r483, 2146435072, 0, %p447;
	xor.b32  	%r484, %r483, 2146435072;
	selp.b32 	%r485, %r484, %r483, %p446;
	setp.eq.f32 	%p448, %f17, 0fBF800000;
	selp.b32 	%r486, 1072693248, %r485, %p448;
	mov.b64 	%fd3619, {%r482, %r486};
	bra.uni 	$L__BB0_215;

$L__BB0_211:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r478, %temp}, %fd136;
	}
	and.b32  	%r479, %r32, 2147483647;
	setp.ne.s32 	%p441, %r479, 2146435072;
	setp.ne.s32 	%p442, %r478, 0;
	or.pred  	%p443, %p441, %p442;
	@%p443 bra 	$L__BB0_215;

	setp.ne.s32 	%p444, %r7, 1071644672;
	and.pred  	%p445, %p444, %p13;
	selp.b32 	%r480, %r9, %r8, %p445;
	mov.u32 	%r481, 0;
	mov.b64 	%fd3619, {%r481, %r480};

$L__BB0_215:
	selp.f64 	%fd1875, 0d3FF0000000000000, %fd3619, %p407;
	mul.f64 	%fd180, %fd158, %fd1875;
	mul.f64 	%fd181, %fd158, %fd171;
	@%p300 bra 	$L__BB0_217;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd3622;
	}
	xor.b32  	%r488, %r487, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r489, %temp}, %fd3622;
	}
	mov.b64 	%fd3622, {%r489, %r488};

$L__BB0_217:
	@%p301 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_218;

$L__BB0_221:
	setp.lt.s32 	%p454, %r5, 0;
	mov.u32 	%r490, 0;
	selp.b32 	%r491, %r28, 0, %p121;
	or.b32  	%r492, %r491, 2146435072;
	selp.b32 	%r493, %r492, %r491, %p454;
	mov.b64 	%fd3622, {%r490, %r493};
	bra.uni 	$L__BB0_222;

$L__BB0_218:
	setp.gt.s32 	%p452, %r28, -1;
	@%p452 bra 	$L__BB0_222;

	mov.f64 	%fd1876, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1877, %fd1876;
	setp.eq.f64 	%p453, %fd1877, 0d4000000000000000;
	@%p453 bra 	$L__BB0_222;

	mov.f64 	%fd3622, 0dFFF8000000000000;

$L__BB0_222:
	@%p306 bra 	$L__BB0_229;

	setp.gtu.f64 	%p457, %fd102, 0d7FF0000000000000;
	@%p457 bra 	$L__BB0_228;
	bra.uni 	$L__BB0_224;

$L__BB0_228:
	mov.f64 	%fd1880, 0d4000000000000000;
	add.rn.f64 	%fd3622, %fd101, %fd1880;
	bra.uni 	$L__BB0_229;

$L__BB0_224:
	setp.eq.s32 	%p458, %r7, 2146435072;
	mov.f64 	%fd1879, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r494, %temp}, %fd1879;
	}
	setp.eq.s32 	%p459, %r494, 0;
	and.pred  	%p460, %p458, %p459;
	@%p460 bra 	$L__BB0_227;
	bra.uni 	$L__BB0_225;

$L__BB0_227:
	setp.lt.s32 	%p466, %r5, 0;
	mov.u32 	%r499, 0;
	setp.gt.f64 	%p467, %fd102, 0d3FF0000000000000;
	selp.b32 	%r500, 2146435072, 0, %p467;
	xor.b32  	%r501, %r500, 2146435072;
	selp.b32 	%r502, %r501, %r500, %p466;
	setp.eq.f32 	%p468, %f13, 0fBF800000;
	selp.b32 	%r503, 1072693248, %r502, %p468;
	mov.b64 	%fd3622, {%r499, %r503};
	bra.uni 	$L__BB0_229;

$L__BB0_225:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r495, %temp}, %fd101;
	}
	and.b32  	%r496, %r28, 2147483647;
	setp.ne.s32 	%p461, %r496, 2146435072;
	setp.ne.s32 	%p462, %r495, 0;
	or.pred  	%p463, %p461, %p462;
	@%p463 bra 	$L__BB0_229;

	setp.ne.s32 	%p464, %r7, 1071644672;
	and.pred  	%p465, %p464, %p10;
	selp.b32 	%r497, %r9, %r8, %p465;
	mov.u32 	%r498, 0;
	mov.b64 	%fd3622, {%r498, %r497};

$L__BB0_229:
	ld.param.u64 	%rd302, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_17];
	cvta.to.global.u64 	%rd301, %rd285;
	cvta.to.global.u64 	%rd300, %rd293;
	cvta.to.global.u64 	%rd299, %rd291;
	cvta.to.global.u64 	%rd298, %rd289;
	selp.f64 	%fd1881, 0d3FF0000000000000, %fd3622, %p341;
	sub.f64 	%fd1882, %fd180, %fd1881;
	add.s64 	%rd21, %rd300, %rd107;
	ld.global.f32 	%f190, [%rd21];
	cvt.rn.f32.f64 	%f191, %fd181;
	sub.f32 	%f192, %f190, %f191;
	cvt.f64.f32 	%fd1883, %f192;
	cvt.rn.f32.f64 	%f193, %fd135;
	cvt.f64.f32 	%fd1884, %f193;
	mul.f64 	%fd1885, %fd1884, 0d3FE0000000000000;
	sub.f64 	%fd1886, %fd1883, %fd1885;
	mul.f64 	%fd1887, %fd1886, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f194, %fd1887;
	cvt.f64.f32 	%fd1888, %f194;
	add.f64 	%fd1889, %fd1882, %fd1888;
	add.f64 	%fd1890, %fd1885, %fd1889;
	cvt.rn.f32.f64 	%f195, %fd1890;
	cvt.rn.f32.f64 	%f196, %fd100;
	sub.f32 	%f197, %f196, %f195;
	mul.f32 	%f198, %f1, %f197;
	sub.f32 	%f199, %f7, %f198;
	mul.f64 	%fd1891, %fd48, %fd49;
	mul.f64 	%fd1892, %fd1891, %fd60;
	mul.f32 	%f200, %f8, %f9;
	cvt.f64.f32 	%fd1893, %f200;
	sub.f64 	%fd1894, %fd1892, %fd1893;
	cvt.rn.f32.f64 	%f201, %fd1894;
	ld.global.f32 	%f202, [%rd2+-4];
	cvt.f64.f32 	%fd1895, %f202;
	rcp.rn.f64 	%fd1896, %fd1895;
	ld.global.f32 	%f203, [%rd3+-4];
	cvt.f64.f32 	%fd1897, %f203;
	mul.f64 	%fd1898, %fd1896, %fd1897;
	ld.global.f32 	%f204, [%rd6+-4];
	cvt.f64.f32 	%fd1899, %f204;
	mul.f64 	%fd1900, %fd1898, %fd1899;
	ld.global.f32 	%f205, [%rd12+-4];
	ld.global.f32 	%f206, [%rd11+-4];
	mul.f32 	%f207, %f206, %f205;
	cvt.f64.f32 	%fd1901, %f207;
	sub.f64 	%fd1902, %fd1900, %fd1901;
	cvt.rn.f32.f64 	%f208, %fd1902;
	sub.f32 	%f209, %f201, %f208;
	mul.f32 	%f210, %f3, %f209;
	sub.f32 	%f211, %f199, %f210;
	mul.f64 	%fd1903, %fd1891, %fd72;
	mul.f32 	%f212, %f8, %f10;
	cvt.f64.f32 	%fd1904, %f212;
	sub.f64 	%fd1905, %fd1903, %fd1904;
	cvt.rn.f32.f64 	%f213, %fd1905;
	add.s64 	%rd22, %rd91, %rd97;
	ld.global.f32 	%f214, [%rd22];
	cvt.f64.f32 	%fd1906, %f214;
	rcp.rn.f64 	%fd1907, %fd1906;
	add.s64 	%rd123, %rd301, %rd97;
	ld.global.f32 	%f215, [%rd123];
	cvt.f64.f32 	%fd1908, %f215;
	mul.f64 	%fd1909, %fd1907, %fd1908;
	ld.global.f32 	%f216, [%rd9];
	cvt.f64.f32 	%fd1910, %f216;
	mul.f64 	%fd1911, %fd1909, %fd1910;
	add.s64 	%rd23, %rd298, %rd97;
	add.s64 	%rd24, %rd299, %rd97;
	ld.global.f32 	%f217, [%rd24];
	ld.global.f32 	%f218, [%rd23];
	mul.f32 	%f219, %f218, %f217;
	cvt.f64.f32 	%fd1912, %f219;
	sub.f64 	%fd1913, %fd1911, %fd1912;
	cvt.rn.f32.f64 	%f220, %fd1913;
	sub.f32 	%f221, %f213, %f220;
	mul.f32 	%f222, %f5, %f221;
	sub.f32 	%f223, %f211, %f222;
	cvta.to.global.u64 	%rd126, %rd302;
	add.s64 	%rd128, %rd126, %rd92;
	st.global.f32 	[%rd128], %f223;
	ld.global.f32 	%f224, [%rd2];
	cvt.f64.f32 	%fd1914, %f224;
	rcp.rn.f64 	%fd190, %fd1914;
	ld.global.f32 	%f20, [%rd3];
	cvt.f64.f32 	%fd191, %f20;
	mul.f64 	%fd1915, %fd190, %fd191;
	ld.global.f32 	%f21, [%rd6];
	cvt.f64.f32 	%fd192, %f21;
	mul.f64 	%fd1916, %fd1915, %fd192;
	ld.global.f32 	%f22, [%rd12];
	ld.global.f32 	%f23, [%rd11];
	mul.f32 	%f225, %f23, %f22;
	cvt.f64.f32 	%fd1917, %f225;
	sub.f64 	%fd1918, %fd1916, %fd1917;
	cvt.rn.f32.f64 	%f226, %fd1918;
	ld.global.f32 	%f227, [%rd18];
	cvt.f64.f32 	%fd1919, %f227;
	rcp.rn.f64 	%fd1920, %fd1919;
	ld.global.f32 	%f228, [%rd5];
	cvt.f64.f32 	%fd1921, %f228;
	mul.f64 	%fd1922, %fd1920, %fd1921;
	ld.global.f32 	%f229, [%rd19];
	cvt.f64.f32 	%fd1923, %f229;
	mul.f64 	%fd1924, %fd1922, %fd1923;
	ld.global.f32 	%f230, [%rd16];
	ld.global.f32 	%f231, [%rd15];
	mul.f32 	%f232, %f231, %f230;
	cvt.f64.f32 	%fd1925, %f232;
	sub.f64 	%fd1926, %fd1924, %fd1925;
	cvt.rn.f32.f64 	%f233, %fd1926;
	sub.f32 	%f24, %f226, %f233;
	cvt.f64.f32 	%fd193, %f23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd193;
	}
	abs.f64 	%fd194, %fd193;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd194;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3625, [retval0+0];
	} // callseq 15
	setp.lt.s32 	%p470, %r36, 0;
	and.pred  	%p16, %p470, %p121;
	not.pred 	%p472, %p16;
	@%p472 bra 	$L__BB0_231;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd3625;
	}
	xor.b32  	%r507, %r506, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r508, %temp}, %fd3625;
	}
	mov.b64 	%fd3625, {%r508, %r507};

$L__BB0_231:
	setp.eq.f32 	%p473, %f23, 0f00000000;
	@%p473 bra 	$L__BB0_235;
	bra.uni 	$L__BB0_232;

$L__BB0_235:
	setp.lt.s32 	%p476, %r5, 0;
	mov.u32 	%r509, 0;
	selp.b32 	%r510, %r36, 0, %p121;
	or.b32  	%r511, %r510, 2146435072;
	selp.b32 	%r512, %r511, %r510, %p476;
	mov.b64 	%fd3625, {%r509, %r512};
	bra.uni 	$L__BB0_236;

$L__BB0_232:
	setp.gt.s32 	%p474, %r36, -1;
	@%p474 bra 	$L__BB0_236;

	mov.f64 	%fd1927, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1928, %fd1927;
	setp.eq.f64 	%p475, %fd1928, 0d4000000000000000;
	@%p475 bra 	$L__BB0_236;

	mov.f64 	%fd3625, 0dFFF8000000000000;

$L__BB0_236:
	add.f64 	%fd1930, %fd193, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r513}, %fd1930;
	}
	and.b32  	%r514, %r513, 2146435072;
	setp.ne.s32 	%p478, %r514, 2146435072;
	@%p478 bra 	$L__BB0_243;

	setp.gtu.f64 	%p479, %fd194, 0d7FF0000000000000;
	@%p479 bra 	$L__BB0_242;
	bra.uni 	$L__BB0_238;

$L__BB0_242:
	mov.f64 	%fd1932, 0d4000000000000000;
	add.rn.f64 	%fd3625, %fd193, %fd1932;
	bra.uni 	$L__BB0_243;

$L__BB0_238:
	setp.eq.s32 	%p480, %r7, 2146435072;
	mov.f64 	%fd1931, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r515, %temp}, %fd1931;
	}
	setp.eq.s32 	%p481, %r515, 0;
	and.pred  	%p482, %p480, %p481;
	@%p482 bra 	$L__BB0_241;
	bra.uni 	$L__BB0_239;

$L__BB0_241:
	setp.lt.s32 	%p488, %r5, 0;
	mov.u32 	%r520, 0;
	setp.gt.f64 	%p489, %fd194, 0d3FF0000000000000;
	selp.b32 	%r521, 2146435072, 0, %p489;
	xor.b32  	%r522, %r521, 2146435072;
	selp.b32 	%r523, %r522, %r521, %p488;
	setp.eq.f32 	%p490, %f23, 0fBF800000;
	selp.b32 	%r524, 1072693248, %r523, %p490;
	mov.b64 	%fd3625, {%r520, %r524};
	bra.uni 	$L__BB0_243;

$L__BB0_239:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r516, %temp}, %fd193;
	}
	and.b32  	%r517, %r36, 2147483647;
	setp.ne.s32 	%p483, %r517, 2146435072;
	setp.ne.s32 	%p484, %r516, 0;
	or.pred  	%p485, %p483, %p484;
	@%p485 bra 	$L__BB0_243;

	setp.ne.s32 	%p486, %r7, 1071644672;
	and.pred  	%p487, %p486, %p16;
	selp.b32 	%r518, %r9, %r8, %p487;
	mov.u32 	%r519, 0;
	mov.b64 	%fd3625, {%r519, %r518};

$L__BB0_243:
	setp.eq.f32 	%p491, %f23, 0f3F800000;
	selp.f64 	%fd204, 0d3FF0000000000000, %fd3625, %p491;
	cvt.f64.f32 	%fd205, %f22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd205;
	}
	abs.f64 	%fd206, %fd205;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd206;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3646, [retval0+0];
	} // callseq 16
	setp.lt.s32 	%p492, %r37, 0;
	and.pred  	%p17, %p492, %p121;
	not.pred 	%p494, %p17;
	mov.f64 	%fd3628, %fd3646;
	@%p494 bra 	$L__BB0_245;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r525}, %fd3646;
	}
	xor.b32  	%r526, %r525, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r527, %temp}, %fd3646;
	}
	mov.b64 	%fd3628, {%r527, %r526};

$L__BB0_245:
	setp.eq.f32 	%p495, %f22, 0f00000000;
	@%p495 bra 	$L__BB0_249;
	bra.uni 	$L__BB0_246;

$L__BB0_249:
	setp.lt.s32 	%p498, %r5, 0;
	mov.u32 	%r528, 0;
	selp.b32 	%r529, %r37, 0, %p121;
	or.b32  	%r530, %r529, 2146435072;
	selp.b32 	%r531, %r530, %r529, %p498;
	mov.b64 	%fd3628, {%r528, %r531};
	bra.uni 	$L__BB0_250;

$L__BB0_246:
	setp.gt.s32 	%p496, %r37, -1;
	@%p496 bra 	$L__BB0_250;

	mov.f64 	%fd1933, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1934, %fd1933;
	setp.eq.f64 	%p497, %fd1934, 0d4000000000000000;
	@%p497 bra 	$L__BB0_250;

	mov.f64 	%fd3628, 0dFFF8000000000000;

$L__BB0_250:
	add.f64 	%fd1936, %fd205, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r532}, %fd1936;
	}
	and.b32  	%r38, %r532, 2146435072;
	setp.ne.s32 	%p500, %r38, 2146435072;
	@%p500 bra 	$L__BB0_257;

	setp.gtu.f64 	%p501, %fd206, 0d7FF0000000000000;
	@%p501 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_252;

$L__BB0_256:
	mov.f64 	%fd1938, 0d4000000000000000;
	add.rn.f64 	%fd3628, %fd205, %fd1938;
	bra.uni 	$L__BB0_257;

$L__BB0_252:
	setp.eq.s32 	%p502, %r7, 2146435072;
	mov.f64 	%fd1937, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r533, %temp}, %fd1937;
	}
	setp.eq.s32 	%p503, %r533, 0;
	and.pred  	%p504, %p502, %p503;
	@%p504 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_253;

$L__BB0_255:
	setp.lt.s32 	%p510, %r5, 0;
	mov.u32 	%r538, 0;
	setp.gt.f64 	%p511, %fd206, 0d3FF0000000000000;
	selp.b32 	%r539, 2146435072, 0, %p511;
	xor.b32  	%r540, %r539, 2146435072;
	selp.b32 	%r541, %r540, %r539, %p510;
	setp.eq.f32 	%p512, %f22, 0fBF800000;
	selp.b32 	%r542, 1072693248, %r541, %p512;
	mov.b64 	%fd3628, {%r538, %r542};
	bra.uni 	$L__BB0_257;

$L__BB0_253:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r534, %temp}, %fd205;
	}
	and.b32  	%r535, %r37, 2147483647;
	setp.ne.s32 	%p505, %r535, 2146435072;
	setp.ne.s32 	%p506, %r534, 0;
	or.pred  	%p507, %p505, %p506;
	@%p507 bra 	$L__BB0_257;

	setp.ne.s32 	%p508, %r7, 1071644672;
	and.pred  	%p509, %p508, %p17;
	selp.b32 	%r536, %r9, %r8, %p509;
	mov.u32 	%r537, 0;
	mov.b64 	%fd3628, {%r537, %r536};

$L__BB0_257:
	setp.eq.f32 	%p513, %f22, 0f3F800000;
	selp.f64 	%fd1939, 0d3FF0000000000000, %fd3628, %p513;
	add.f64 	%fd216, %fd204, %fd1939;
	ld.global.f32 	%f25, [%rd13];
	cvt.f64.f32 	%fd217, %f25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd217;
	}
	abs.f64 	%fd218, %fd217;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3631, [retval0+0];
	} // callseq 17
	setp.lt.s32 	%p514, %r39, 0;
	and.pred  	%p18, %p514, %p121;
	not.pred 	%p516, %p18;
	@%p516 bra 	$L__BB0_259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r543}, %fd3631;
	}
	xor.b32  	%r544, %r543, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r545, %temp}, %fd3631;
	}
	mov.b64 	%fd3631, {%r545, %r544};

$L__BB0_259:
	setp.eq.f32 	%p517, %f25, 0f00000000;
	@%p517 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_260;

$L__BB0_263:
	setp.lt.s32 	%p520, %r5, 0;
	mov.u32 	%r546, 0;
	selp.b32 	%r547, %r39, 0, %p121;
	or.b32  	%r548, %r547, 2146435072;
	selp.b32 	%r549, %r548, %r547, %p520;
	mov.b64 	%fd3631, {%r546, %r549};
	bra.uni 	$L__BB0_264;

$L__BB0_260:
	setp.gt.s32 	%p518, %r39, -1;
	@%p518 bra 	$L__BB0_264;

	mov.f64 	%fd1940, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1941, %fd1940;
	setp.eq.f64 	%p519, %fd1941, 0d4000000000000000;
	@%p519 bra 	$L__BB0_264;

	mov.f64 	%fd3631, 0dFFF8000000000000;

$L__BB0_264:
	add.f64 	%fd1943, %fd217, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r550}, %fd1943;
	}
	and.b32  	%r551, %r550, 2146435072;
	setp.ne.s32 	%p522, %r551, 2146435072;
	@%p522 bra 	$L__BB0_271;

	setp.gtu.f64 	%p523, %fd218, 0d7FF0000000000000;
	@%p523 bra 	$L__BB0_270;
	bra.uni 	$L__BB0_266;

$L__BB0_270:
	mov.f64 	%fd1945, 0d4000000000000000;
	add.rn.f64 	%fd3631, %fd217, %fd1945;
	bra.uni 	$L__BB0_271;

$L__BB0_266:
	setp.eq.s32 	%p524, %r7, 2146435072;
	mov.f64 	%fd1944, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r552, %temp}, %fd1944;
	}
	setp.eq.s32 	%p525, %r552, 0;
	and.pred  	%p526, %p524, %p525;
	@%p526 bra 	$L__BB0_269;
	bra.uni 	$L__BB0_267;

$L__BB0_269:
	setp.lt.s32 	%p532, %r5, 0;
	mov.u32 	%r557, 0;
	setp.gt.f64 	%p533, %fd218, 0d3FF0000000000000;
	selp.b32 	%r558, 2146435072, 0, %p533;
	xor.b32  	%r559, %r558, 2146435072;
	selp.b32 	%r560, %r559, %r558, %p532;
	setp.eq.f32 	%p534, %f25, 0fBF800000;
	selp.b32 	%r561, 1072693248, %r560, %p534;
	mov.b64 	%fd3631, {%r557, %r561};
	bra.uni 	$L__BB0_271;

$L__BB0_267:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r553, %temp}, %fd217;
	}
	and.b32  	%r554, %r39, 2147483647;
	setp.ne.s32 	%p527, %r554, 2146435072;
	setp.ne.s32 	%p528, %r553, 0;
	or.pred  	%p529, %p527, %p528;
	@%p529 bra 	$L__BB0_271;

	setp.ne.s32 	%p530, %r7, 1071644672;
	and.pred  	%p531, %p530, %p18;
	selp.b32 	%r555, %r9, %r8, %p531;
	mov.u32 	%r556, 0;
	mov.b64 	%fd3631, {%r556, %r555};

$L__BB0_271:
	setp.eq.f32 	%p535, %f25, 0f3F800000;
	selp.f64 	%fd1946, 0d3FF0000000000000, %fd3631, %p535;
	add.f64 	%fd228, %fd216, %fd1946;
	abs.f64 	%fd229, %fd191;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd229;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3634, [retval0+0];
	} // callseq 18
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd191;
	}
	setp.lt.s32 	%p536, %r40, 0;
	and.pred  	%p19, %p536, %p121;
	not.pred 	%p538, %p19;
	@%p538 bra 	$L__BB0_273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r562}, %fd3634;
	}
	xor.b32  	%r563, %r562, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r564, %temp}, %fd3634;
	}
	mov.b64 	%fd3634, {%r564, %r563};

$L__BB0_273:
	setp.eq.f32 	%p539, %f20, 0f00000000;
	@%p539 bra 	$L__BB0_277;
	bra.uni 	$L__BB0_274;

$L__BB0_277:
	setp.lt.s32 	%p542, %r5, 0;
	mov.u32 	%r565, 0;
	selp.b32 	%r566, %r40, 0, %p121;
	or.b32  	%r567, %r566, 2146435072;
	selp.b32 	%r568, %r567, %r566, %p542;
	mov.b64 	%fd3634, {%r565, %r568};
	bra.uni 	$L__BB0_278;

$L__BB0_274:
	setp.gt.s32 	%p540, %r40, -1;
	@%p540 bra 	$L__BB0_278;

	mov.f64 	%fd1947, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1948, %fd1947;
	setp.eq.f64 	%p541, %fd1948, 0d4000000000000000;
	@%p541 bra 	$L__BB0_278;

	mov.f64 	%fd3634, 0dFFF8000000000000;

$L__BB0_278:
	add.f64 	%fd1950, %fd191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r569}, %fd1950;
	}
	and.b32  	%r570, %r569, 2146435072;
	setp.ne.s32 	%p544, %r570, 2146435072;
	@%p544 bra 	$L__BB0_285;

	setp.gtu.f64 	%p545, %fd229, 0d7FF0000000000000;
	@%p545 bra 	$L__BB0_284;
	bra.uni 	$L__BB0_280;

$L__BB0_284:
	mov.f64 	%fd1952, 0d4000000000000000;
	add.rn.f64 	%fd3634, %fd191, %fd1952;
	bra.uni 	$L__BB0_285;

$L__BB0_280:
	setp.eq.s32 	%p546, %r7, 2146435072;
	mov.f64 	%fd1951, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r571, %temp}, %fd1951;
	}
	setp.eq.s32 	%p547, %r571, 0;
	and.pred  	%p548, %p546, %p547;
	@%p548 bra 	$L__BB0_283;
	bra.uni 	$L__BB0_281;

$L__BB0_283:
	setp.lt.s32 	%p554, %r5, 0;
	mov.u32 	%r576, 0;
	setp.gt.f64 	%p555, %fd229, 0d3FF0000000000000;
	selp.b32 	%r577, 2146435072, 0, %p555;
	xor.b32  	%r578, %r577, 2146435072;
	selp.b32 	%r579, %r578, %r577, %p554;
	setp.eq.f32 	%p556, %f20, 0fBF800000;
	selp.b32 	%r580, 1072693248, %r579, %p556;
	mov.b64 	%fd3634, {%r576, %r580};
	bra.uni 	$L__BB0_285;

$L__BB0_281:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r572, %temp}, %fd191;
	}
	and.b32  	%r573, %r40, 2147483647;
	setp.ne.s32 	%p549, %r573, 2146435072;
	setp.ne.s32 	%p550, %r572, 0;
	or.pred  	%p551, %p549, %p550;
	@%p551 bra 	$L__BB0_285;

	setp.ne.s32 	%p552, %r7, 1071644672;
	and.pred  	%p553, %p552, %p19;
	selp.b32 	%r574, %r9, %r8, %p553;
	mov.u32 	%r575, 0;
	mov.b64 	%fd3634, {%r575, %r574};

$L__BB0_285:
	setp.eq.f32 	%p557, %f20, 0f3F800000;
	selp.f64 	%fd239, 0d3FF0000000000000, %fd3634, %p557;
	abs.f64 	%fd240, %fd192;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd240;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3643, [retval0+0];
	} // callseq 19
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd192;
	}
	setp.lt.s32 	%p558, %r41, 0;
	and.pred  	%p20, %p558, %p121;
	not.pred 	%p560, %p20;
	mov.f64 	%fd3637, %fd3643;
	@%p560 bra 	$L__BB0_287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r581}, %fd3643;
	}
	xor.b32  	%r582, %r581, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r583, %temp}, %fd3643;
	}
	mov.b64 	%fd3637, {%r583, %r582};

$L__BB0_287:
	setp.eq.f32 	%p561, %f21, 0f00000000;
	@%p561 bra 	$L__BB0_291;
	bra.uni 	$L__BB0_288;

$L__BB0_291:
	setp.lt.s32 	%p564, %r5, 0;
	mov.u32 	%r584, 0;
	selp.b32 	%r585, %r41, 0, %p121;
	or.b32  	%r586, %r585, 2146435072;
	selp.b32 	%r587, %r586, %r585, %p564;
	mov.b64 	%fd3637, {%r584, %r587};
	bra.uni 	$L__BB0_292;

$L__BB0_288:
	setp.gt.s32 	%p562, %r41, -1;
	@%p562 bra 	$L__BB0_292;

	mov.f64 	%fd1953, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1954, %fd1953;
	setp.eq.f64 	%p563, %fd1954, 0d4000000000000000;
	@%p563 bra 	$L__BB0_292;

	mov.f64 	%fd3637, 0dFFF8000000000000;

$L__BB0_292:
	add.f64 	%fd1956, %fd192, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r588}, %fd1956;
	}
	and.b32  	%r42, %r588, 2146435072;
	setp.ne.s32 	%p566, %r42, 2146435072;
	@%p566 bra 	$L__BB0_299;

	setp.gtu.f64 	%p567, %fd240, 0d7FF0000000000000;
	@%p567 bra 	$L__BB0_298;
	bra.uni 	$L__BB0_294;

$L__BB0_298:
	mov.f64 	%fd1958, 0d4000000000000000;
	add.rn.f64 	%fd3637, %fd192, %fd1958;
	bra.uni 	$L__BB0_299;

$L__BB0_294:
	setp.eq.s32 	%p568, %r7, 2146435072;
	mov.f64 	%fd1957, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r589, %temp}, %fd1957;
	}
	setp.eq.s32 	%p569, %r589, 0;
	and.pred  	%p570, %p568, %p569;
	@%p570 bra 	$L__BB0_297;
	bra.uni 	$L__BB0_295;

$L__BB0_297:
	setp.lt.s32 	%p576, %r5, 0;
	mov.u32 	%r594, 0;
	setp.gt.f64 	%p577, %fd240, 0d3FF0000000000000;
	selp.b32 	%r595, 2146435072, 0, %p577;
	xor.b32  	%r596, %r595, 2146435072;
	selp.b32 	%r597, %r596, %r595, %p576;
	setp.eq.f32 	%p578, %f21, 0fBF800000;
	selp.b32 	%r598, 1072693248, %r597, %p578;
	mov.b64 	%fd3637, {%r594, %r598};
	bra.uni 	$L__BB0_299;

$L__BB0_295:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r590, %temp}, %fd192;
	}
	and.b32  	%r591, %r41, 2147483647;
	setp.ne.s32 	%p571, %r591, 2146435072;
	setp.ne.s32 	%p572, %r590, 0;
	or.pred  	%p573, %p571, %p572;
	@%p573 bra 	$L__BB0_299;

	setp.ne.s32 	%p574, %r7, 1071644672;
	and.pred  	%p575, %p574, %p20;
	selp.b32 	%r592, %r9, %r8, %p575;
	mov.u32 	%r593, 0;
	mov.b64 	%fd3637, {%r593, %r592};

$L__BB0_299:
	setp.eq.f32 	%p579, %f21, 0f3F800000;
	selp.f64 	%fd1959, 0d3FF0000000000000, %fd3637, %p579;
	add.f64 	%fd250, %fd239, %fd1959;
	ld.global.f32 	%f26, [%rd7];
	cvt.f64.f32 	%fd251, %f26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd251;
	}
	abs.f64 	%fd252, %fd251;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd252;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3640, [retval0+0];
	} // callseq 20
	setp.lt.s32 	%p580, %r43, 0;
	and.pred  	%p21, %p580, %p121;
	not.pred 	%p582, %p21;
	@%p582 bra 	$L__BB0_301;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r599}, %fd3640;
	}
	xor.b32  	%r600, %r599, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r601, %temp}, %fd3640;
	}
	mov.b64 	%fd3640, {%r601, %r600};

$L__BB0_301:
	setp.eq.f32 	%p583, %f26, 0f00000000;
	@%p583 bra 	$L__BB0_305;
	bra.uni 	$L__BB0_302;

$L__BB0_305:
	setp.lt.s32 	%p586, %r5, 0;
	mov.u32 	%r602, 0;
	selp.b32 	%r603, %r43, 0, %p121;
	or.b32  	%r604, %r603, 2146435072;
	selp.b32 	%r605, %r604, %r603, %p586;
	mov.b64 	%fd3640, {%r602, %r605};
	bra.uni 	$L__BB0_306;

$L__BB0_302:
	setp.gt.s32 	%p584, %r43, -1;
	@%p584 bra 	$L__BB0_306;

	mov.f64 	%fd1960, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1961, %fd1960;
	setp.eq.f64 	%p585, %fd1961, 0d4000000000000000;
	@%p585 bra 	$L__BB0_306;

	mov.f64 	%fd3640, 0dFFF8000000000000;

$L__BB0_306:
	add.f64 	%fd1963, %fd251, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r606}, %fd1963;
	}
	and.b32  	%r607, %r606, 2146435072;
	setp.ne.s32 	%p588, %r607, 2146435072;
	@%p588 bra 	$L__BB0_313;

	setp.gtu.f64 	%p589, %fd252, 0d7FF0000000000000;
	@%p589 bra 	$L__BB0_312;
	bra.uni 	$L__BB0_308;

$L__BB0_312:
	mov.f64 	%fd1965, 0d4000000000000000;
	add.rn.f64 	%fd3640, %fd251, %fd1965;
	bra.uni 	$L__BB0_313;

$L__BB0_308:
	setp.eq.s32 	%p590, %r7, 2146435072;
	mov.f64 	%fd1964, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r608, %temp}, %fd1964;
	}
	setp.eq.s32 	%p591, %r608, 0;
	and.pred  	%p592, %p590, %p591;
	@%p592 bra 	$L__BB0_311;
	bra.uni 	$L__BB0_309;

$L__BB0_311:
	setp.lt.s32 	%p598, %r5, 0;
	mov.u32 	%r613, 0;
	setp.gt.f64 	%p599, %fd252, 0d3FF0000000000000;
	selp.b32 	%r614, 2146435072, 0, %p599;
	xor.b32  	%r615, %r614, 2146435072;
	selp.b32 	%r616, %r615, %r614, %p598;
	setp.eq.f32 	%p600, %f26, 0fBF800000;
	selp.b32 	%r617, 1072693248, %r616, %p600;
	mov.b64 	%fd3640, {%r613, %r617};
	bra.uni 	$L__BB0_313;

$L__BB0_309:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r609, %temp}, %fd251;
	}
	and.b32  	%r610, %r43, 2147483647;
	setp.ne.s32 	%p593, %r610, 2146435072;
	setp.ne.s32 	%p594, %r609, 0;
	or.pred  	%p595, %p593, %p594;
	@%p595 bra 	$L__BB0_313;

	setp.ne.s32 	%p596, %r7, 1071644672;
	and.pred  	%p597, %p596, %p21;
	selp.b32 	%r611, %r9, %r8, %p597;
	mov.u32 	%r612, 0;
	mov.b64 	%fd3640, {%r612, %r611};

$L__BB0_313:
	setp.eq.f32 	%p601, %f26, 0f3F800000;
	selp.f64 	%fd1966, 0d3FF0000000000000, %fd3640, %p601;
	add.f64 	%fd262, %fd250, %fd1966;
	@%p560 bra 	$L__BB0_315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r618}, %fd3643;
	}
	xor.b32  	%r619, %r618, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r620, %temp}, %fd3643;
	}
	mov.b64 	%fd3643, {%r620, %r619};

$L__BB0_315:
	@%p561 bra 	$L__BB0_319;
	bra.uni 	$L__BB0_316;

$L__BB0_319:
	setp.lt.s32 	%p606, %r5, 0;
	mov.u32 	%r621, 0;
	selp.b32 	%r622, %r41, 0, %p121;
	or.b32  	%r623, %r622, 2146435072;
	selp.b32 	%r624, %r623, %r622, %p606;
	mov.b64 	%fd3643, {%r621, %r624};
	bra.uni 	$L__BB0_320;

$L__BB0_316:
	setp.gt.s32 	%p604, %r41, -1;
	@%p604 bra 	$L__BB0_320;

	mov.f64 	%fd1967, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1968, %fd1967;
	setp.eq.f64 	%p605, %fd1968, 0d4000000000000000;
	@%p605 bra 	$L__BB0_320;

	mov.f64 	%fd3643, 0dFFF8000000000000;

$L__BB0_320:
	@%p566 bra 	$L__BB0_327;

	setp.gtu.f64 	%p609, %fd240, 0d7FF0000000000000;
	@%p609 bra 	$L__BB0_326;
	bra.uni 	$L__BB0_322;

$L__BB0_326:
	mov.f64 	%fd1971, 0d4000000000000000;
	add.rn.f64 	%fd3643, %fd192, %fd1971;
	bra.uni 	$L__BB0_327;

$L__BB0_322:
	setp.eq.s32 	%p610, %r7, 2146435072;
	mov.f64 	%fd1970, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r625, %temp}, %fd1970;
	}
	setp.eq.s32 	%p611, %r625, 0;
	and.pred  	%p612, %p610, %p611;
	@%p612 bra 	$L__BB0_325;
	bra.uni 	$L__BB0_323;

$L__BB0_325:
	setp.lt.s32 	%p618, %r5, 0;
	mov.u32 	%r630, 0;
	setp.gt.f64 	%p619, %fd240, 0d3FF0000000000000;
	selp.b32 	%r631, 2146435072, 0, %p619;
	xor.b32  	%r632, %r631, 2146435072;
	selp.b32 	%r633, %r632, %r631, %p618;
	setp.eq.f32 	%p620, %f21, 0fBF800000;
	selp.b32 	%r634, 1072693248, %r633, %p620;
	mov.b64 	%fd3643, {%r630, %r634};
	bra.uni 	$L__BB0_327;

$L__BB0_323:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r626, %temp}, %fd192;
	}
	and.b32  	%r627, %r41, 2147483647;
	setp.ne.s32 	%p613, %r627, 2146435072;
	setp.ne.s32 	%p614, %r626, 0;
	or.pred  	%p615, %p613, %p614;
	@%p615 bra 	$L__BB0_327;

	setp.ne.s32 	%p616, %r7, 1071644672;
	and.pred  	%p617, %p616, %p20;
	selp.b32 	%r628, %r9, %r8, %p617;
	mov.u32 	%r629, 0;
	mov.b64 	%fd3643, {%r629, %r628};

$L__BB0_327:
	selp.f64 	%fd271, 0d3FF0000000000000, %fd3643, %p579;
	mul.f32 	%f234, %f1, %f24;
	sub.f32 	%f27, %f21, %f234;
	@%p494 bra 	$L__BB0_329;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r635}, %fd3646;
	}
	xor.b32  	%r636, %r635, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r637, %temp}, %fd3646;
	}
	mov.b64 	%fd3646, {%r637, %r636};

$L__BB0_329:
	@%p495 bra 	$L__BB0_333;
	bra.uni 	$L__BB0_330;

$L__BB0_333:
	setp.lt.s32 	%p626, %r5, 0;
	mov.u32 	%r638, 0;
	selp.b32 	%r639, %r37, 0, %p121;
	or.b32  	%r640, %r639, 2146435072;
	selp.b32 	%r641, %r640, %r639, %p626;
	mov.b64 	%fd3646, {%r638, %r641};
	bra.uni 	$L__BB0_334;

$L__BB0_330:
	setp.gt.s32 	%p624, %r37, -1;
	@%p624 bra 	$L__BB0_334;

	mov.f64 	%fd1972, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1973, %fd1972;
	setp.eq.f64 	%p625, %fd1973, 0d4000000000000000;
	@%p625 bra 	$L__BB0_334;

	mov.f64 	%fd3646, 0dFFF8000000000000;

$L__BB0_334:
	@%p500 bra 	$L__BB0_341;

	setp.gtu.f64 	%p629, %fd206, 0d7FF0000000000000;
	@%p629 bra 	$L__BB0_340;
	bra.uni 	$L__BB0_336;

$L__BB0_340:
	mov.f64 	%fd1976, 0d4000000000000000;
	add.rn.f64 	%fd3646, %fd205, %fd1976;
	bra.uni 	$L__BB0_341;

$L__BB0_336:
	setp.eq.s32 	%p630, %r7, 2146435072;
	mov.f64 	%fd1975, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r642, %temp}, %fd1975;
	}
	setp.eq.s32 	%p631, %r642, 0;
	and.pred  	%p632, %p630, %p631;
	@%p632 bra 	$L__BB0_339;
	bra.uni 	$L__BB0_337;

$L__BB0_339:
	setp.lt.s32 	%p638, %r5, 0;
	mov.u32 	%r647, 0;
	setp.gt.f64 	%p639, %fd206, 0d3FF0000000000000;
	selp.b32 	%r648, 2146435072, 0, %p639;
	xor.b32  	%r649, %r648, 2146435072;
	selp.b32 	%r650, %r649, %r648, %p638;
	setp.eq.f32 	%p640, %f22, 0fBF800000;
	selp.b32 	%r651, 1072693248, %r650, %p640;
	mov.b64 	%fd3646, {%r647, %r651};
	bra.uni 	$L__BB0_341;

$L__BB0_337:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r643, %temp}, %fd205;
	}
	and.b32  	%r644, %r37, 2147483647;
	setp.ne.s32 	%p633, %r644, 2146435072;
	setp.ne.s32 	%p634, %r643, 0;
	or.pred  	%p635, %p633, %p634;
	@%p635 bra 	$L__BB0_341;

	setp.ne.s32 	%p636, %r7, 1071644672;
	and.pred  	%p637, %p636, %p17;
	selp.b32 	%r645, %r9, %r8, %p637;
	mov.u32 	%r646, 0;
	mov.b64 	%fd3646, {%r646, %r645};

$L__BB0_341:
	selp.f64 	%fd1977, 0d3FF0000000000000, %fd3646, %p513;
	mul.f64 	%fd1978, %fd190, %fd271;
	sub.f64 	%fd1979, %fd1978, %fd1977;
	ld.global.f32 	%f235, [%rd14];
	mul.f64 	%fd1980, %fd190, %fd262;
	cvt.rn.f32.f64 	%f236, %fd1980;
	sub.f32 	%f237, %f235, %f236;
	cvt.f64.f32 	%fd1981, %f237;
	cvt.rn.f32.f64 	%f238, %fd228;
	cvt.f64.f32 	%fd1982, %f238;
	mul.f64 	%fd1983, %fd1982, 0d3FE0000000000000;
	sub.f64 	%fd1984, %fd1981, %fd1983;
	mul.f64 	%fd1985, %fd1984, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f239, %fd1985;
	cvt.f64.f32 	%fd1986, %f239;
	add.f64 	%fd1987, %fd1979, %fd1986;
	add.f64 	%fd280, %fd1983, %fd1987;
	ld.global.f32 	%f28, [%rd11+-4];
	cvt.f64.f32 	%fd281, %f28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd281;
	}
	abs.f64 	%fd282, %fd281;
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd282;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3649, [retval0+0];
	} // callseq 21
	setp.lt.s32 	%p642, %r44, 0;
	and.pred  	%p22, %p642, %p121;
	not.pred 	%p644, %p22;
	@%p644 bra 	$L__BB0_343;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r652}, %fd3649;
	}
	xor.b32  	%r653, %r652, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r654, %temp}, %fd3649;
	}
	mov.b64 	%fd3649, {%r654, %r653};

$L__BB0_343:
	setp.eq.f32 	%p645, %f28, 0f00000000;
	@%p645 bra 	$L__BB0_347;
	bra.uni 	$L__BB0_344;

$L__BB0_347:
	setp.lt.s32 	%p648, %r5, 0;
	mov.u32 	%r655, 0;
	selp.b32 	%r656, %r44, 0, %p121;
	or.b32  	%r657, %r656, 2146435072;
	selp.b32 	%r658, %r657, %r656, %p648;
	mov.b64 	%fd3649, {%r655, %r658};
	bra.uni 	$L__BB0_348;

$L__BB0_344:
	setp.gt.s32 	%p646, %r44, -1;
	@%p646 bra 	$L__BB0_348;

	mov.f64 	%fd1988, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1989, %fd1988;
	setp.eq.f64 	%p647, %fd1989, 0d4000000000000000;
	@%p647 bra 	$L__BB0_348;

	mov.f64 	%fd3649, 0dFFF8000000000000;

$L__BB0_348:
	add.f64 	%fd1991, %fd281, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r659}, %fd1991;
	}
	and.b32  	%r660, %r659, 2146435072;
	setp.ne.s32 	%p650, %r660, 2146435072;
	@%p650 bra 	$L__BB0_355;

	setp.gtu.f64 	%p651, %fd282, 0d7FF0000000000000;
	@%p651 bra 	$L__BB0_354;
	bra.uni 	$L__BB0_350;

$L__BB0_354:
	mov.f64 	%fd1993, 0d4000000000000000;
	add.rn.f64 	%fd3649, %fd281, %fd1993;
	bra.uni 	$L__BB0_355;

$L__BB0_350:
	setp.eq.s32 	%p652, %r7, 2146435072;
	mov.f64 	%fd1992, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r661, %temp}, %fd1992;
	}
	setp.eq.s32 	%p653, %r661, 0;
	and.pred  	%p654, %p652, %p653;
	@%p654 bra 	$L__BB0_353;
	bra.uni 	$L__BB0_351;

$L__BB0_353:
	setp.lt.s32 	%p660, %r5, 0;
	mov.u32 	%r666, 0;
	setp.gt.f64 	%p661, %fd282, 0d3FF0000000000000;
	selp.b32 	%r667, 2146435072, 0, %p661;
	xor.b32  	%r668, %r667, 2146435072;
	selp.b32 	%r669, %r668, %r667, %p660;
	setp.eq.f32 	%p662, %f28, 0fBF800000;
	selp.b32 	%r670, 1072693248, %r669, %p662;
	mov.b64 	%fd3649, {%r666, %r670};
	bra.uni 	$L__BB0_355;

$L__BB0_351:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r662, %temp}, %fd281;
	}
	and.b32  	%r663, %r44, 2147483647;
	setp.ne.s32 	%p655, %r663, 2146435072;
	setp.ne.s32 	%p656, %r662, 0;
	or.pred  	%p657, %p655, %p656;
	@%p657 bra 	$L__BB0_355;

	setp.ne.s32 	%p658, %r7, 1071644672;
	and.pred  	%p659, %p658, %p22;
	selp.b32 	%r664, %r9, %r8, %p659;
	mov.u32 	%r665, 0;
	mov.b64 	%fd3649, {%r665, %r664};

$L__BB0_355:
	setp.eq.f32 	%p663, %f28, 0f3F800000;
	selp.f64 	%fd292, 0d3FF0000000000000, %fd3649, %p663;
	ld.global.f32 	%f29, [%rd12+-4];
	cvt.f64.f32 	%fd293, %f29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd293;
	}
	abs.f64 	%fd294, %fd293;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd294;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3670, [retval0+0];
	} // callseq 22
	setp.lt.s32 	%p664, %r45, 0;
	and.pred  	%p23, %p664, %p121;
	not.pred 	%p666, %p23;
	mov.f64 	%fd3652, %fd3670;
	@%p666 bra 	$L__BB0_357;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r671}, %fd3670;
	}
	xor.b32  	%r672, %r671, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r673, %temp}, %fd3670;
	}
	mov.b64 	%fd3652, {%r673, %r672};

$L__BB0_357:
	setp.eq.f32 	%p667, %f29, 0f00000000;
	@%p667 bra 	$L__BB0_361;
	bra.uni 	$L__BB0_358;

$L__BB0_361:
	setp.lt.s32 	%p670, %r5, 0;
	mov.u32 	%r674, 0;
	selp.b32 	%r675, %r45, 0, %p121;
	or.b32  	%r676, %r675, 2146435072;
	selp.b32 	%r677, %r676, %r675, %p670;
	mov.b64 	%fd3652, {%r674, %r677};
	bra.uni 	$L__BB0_362;

$L__BB0_358:
	setp.gt.s32 	%p668, %r45, -1;
	@%p668 bra 	$L__BB0_362;

	mov.f64 	%fd1994, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd1995, %fd1994;
	setp.eq.f64 	%p669, %fd1995, 0d4000000000000000;
	@%p669 bra 	$L__BB0_362;

	mov.f64 	%fd3652, 0dFFF8000000000000;

$L__BB0_362:
	add.f64 	%fd1997, %fd293, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r678}, %fd1997;
	}
	and.b32  	%r46, %r678, 2146435072;
	setp.ne.s32 	%p672, %r46, 2146435072;
	@%p672 bra 	$L__BB0_369;

	setp.gtu.f64 	%p673, %fd294, 0d7FF0000000000000;
	@%p673 bra 	$L__BB0_368;
	bra.uni 	$L__BB0_364;

$L__BB0_368:
	mov.f64 	%fd1999, 0d4000000000000000;
	add.rn.f64 	%fd3652, %fd293, %fd1999;
	bra.uni 	$L__BB0_369;

$L__BB0_364:
	setp.eq.s32 	%p674, %r7, 2146435072;
	mov.f64 	%fd1998, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r679, %temp}, %fd1998;
	}
	setp.eq.s32 	%p675, %r679, 0;
	and.pred  	%p676, %p674, %p675;
	@%p676 bra 	$L__BB0_367;
	bra.uni 	$L__BB0_365;

$L__BB0_367:
	setp.lt.s32 	%p682, %r5, 0;
	mov.u32 	%r684, 0;
	setp.gt.f64 	%p683, %fd294, 0d3FF0000000000000;
	selp.b32 	%r685, 2146435072, 0, %p683;
	xor.b32  	%r686, %r685, 2146435072;
	selp.b32 	%r687, %r686, %r685, %p682;
	setp.eq.f32 	%p684, %f29, 0fBF800000;
	selp.b32 	%r688, 1072693248, %r687, %p684;
	mov.b64 	%fd3652, {%r684, %r688};
	bra.uni 	$L__BB0_369;

$L__BB0_365:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r680, %temp}, %fd293;
	}
	and.b32  	%r681, %r45, 2147483647;
	setp.ne.s32 	%p677, %r681, 2146435072;
	setp.ne.s32 	%p678, %r680, 0;
	or.pred  	%p679, %p677, %p678;
	@%p679 bra 	$L__BB0_369;

	setp.ne.s32 	%p680, %r7, 1071644672;
	and.pred  	%p681, %p680, %p23;
	selp.b32 	%r682, %r9, %r8, %p681;
	mov.u32 	%r683, 0;
	mov.b64 	%fd3652, {%r683, %r682};

$L__BB0_369:
	setp.eq.f32 	%p685, %f29, 0f3F800000;
	selp.f64 	%fd2000, 0d3FF0000000000000, %fd3652, %p685;
	add.f64 	%fd304, %fd292, %fd2000;
	ld.global.f32 	%f30, [%rd13+-4];
	cvt.f64.f32 	%fd305, %f30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd305;
	}
	abs.f64 	%fd306, %fd305;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd306;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3655, [retval0+0];
	} // callseq 23
	setp.lt.s32 	%p686, %r47, 0;
	and.pred  	%p24, %p686, %p121;
	not.pred 	%p688, %p24;
	@%p688 bra 	$L__BB0_371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r689}, %fd3655;
	}
	xor.b32  	%r690, %r689, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r691, %temp}, %fd3655;
	}
	mov.b64 	%fd3655, {%r691, %r690};

$L__BB0_371:
	setp.eq.f32 	%p689, %f30, 0f00000000;
	@%p689 bra 	$L__BB0_375;
	bra.uni 	$L__BB0_372;

$L__BB0_375:
	setp.lt.s32 	%p692, %r5, 0;
	mov.u32 	%r692, 0;
	selp.b32 	%r693, %r47, 0, %p121;
	or.b32  	%r694, %r693, 2146435072;
	selp.b32 	%r695, %r694, %r693, %p692;
	mov.b64 	%fd3655, {%r692, %r695};
	bra.uni 	$L__BB0_376;

$L__BB0_372:
	setp.gt.s32 	%p690, %r47, -1;
	@%p690 bra 	$L__BB0_376;

	mov.f64 	%fd2001, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2002, %fd2001;
	setp.eq.f64 	%p691, %fd2002, 0d4000000000000000;
	@%p691 bra 	$L__BB0_376;

	mov.f64 	%fd3655, 0dFFF8000000000000;

$L__BB0_376:
	add.f64 	%fd2004, %fd305, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r696}, %fd2004;
	}
	and.b32  	%r697, %r696, 2146435072;
	setp.ne.s32 	%p694, %r697, 2146435072;
	@%p694 bra 	$L__BB0_383;

	setp.gtu.f64 	%p695, %fd306, 0d7FF0000000000000;
	@%p695 bra 	$L__BB0_382;
	bra.uni 	$L__BB0_378;

$L__BB0_382:
	mov.f64 	%fd2006, 0d4000000000000000;
	add.rn.f64 	%fd3655, %fd305, %fd2006;
	bra.uni 	$L__BB0_383;

$L__BB0_378:
	setp.eq.s32 	%p696, %r7, 2146435072;
	mov.f64 	%fd2005, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r698, %temp}, %fd2005;
	}
	setp.eq.s32 	%p697, %r698, 0;
	and.pred  	%p698, %p696, %p697;
	@%p698 bra 	$L__BB0_381;
	bra.uni 	$L__BB0_379;

$L__BB0_381:
	setp.lt.s32 	%p704, %r5, 0;
	mov.u32 	%r703, 0;
	setp.gt.f64 	%p705, %fd306, 0d3FF0000000000000;
	selp.b32 	%r704, 2146435072, 0, %p705;
	xor.b32  	%r705, %r704, 2146435072;
	selp.b32 	%r706, %r705, %r704, %p704;
	setp.eq.f32 	%p706, %f30, 0fBF800000;
	selp.b32 	%r707, 1072693248, %r706, %p706;
	mov.b64 	%fd3655, {%r703, %r707};
	bra.uni 	$L__BB0_383;

$L__BB0_379:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r699, %temp}, %fd305;
	}
	and.b32  	%r700, %r47, 2147483647;
	setp.ne.s32 	%p699, %r700, 2146435072;
	setp.ne.s32 	%p700, %r699, 0;
	or.pred  	%p701, %p699, %p700;
	@%p701 bra 	$L__BB0_383;

	setp.ne.s32 	%p702, %r7, 1071644672;
	and.pred  	%p703, %p702, %p24;
	selp.b32 	%r701, %r9, %r8, %p703;
	mov.u32 	%r702, 0;
	mov.b64 	%fd3655, {%r702, %r701};

$L__BB0_383:
	setp.eq.f32 	%p707, %f30, 0f3F800000;
	selp.f64 	%fd2007, 0d3FF0000000000000, %fd3655, %p707;
	add.f64 	%fd316, %fd304, %fd2007;
	ld.global.f32 	%f31, [%rd2+-4];
	ld.global.f32 	%f32, [%rd3+-4];
	cvt.f64.f32 	%fd317, %f32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd317;
	}
	abs.f64 	%fd318, %fd317;
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd318;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3658, [retval0+0];
	} // callseq 24
	setp.lt.s32 	%p708, %r48, 0;
	and.pred  	%p25, %p708, %p121;
	not.pred 	%p710, %p25;
	@%p710 bra 	$L__BB0_385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r708}, %fd3658;
	}
	xor.b32  	%r709, %r708, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r710, %temp}, %fd3658;
	}
	mov.b64 	%fd3658, {%r710, %r709};

$L__BB0_385:
	setp.eq.f32 	%p711, %f32, 0f00000000;
	@%p711 bra 	$L__BB0_389;
	bra.uni 	$L__BB0_386;

$L__BB0_389:
	setp.lt.s32 	%p714, %r5, 0;
	mov.u32 	%r711, 0;
	selp.b32 	%r712, %r48, 0, %p121;
	or.b32  	%r713, %r712, 2146435072;
	selp.b32 	%r714, %r713, %r712, %p714;
	mov.b64 	%fd3658, {%r711, %r714};
	bra.uni 	$L__BB0_390;

$L__BB0_386:
	setp.gt.s32 	%p712, %r48, -1;
	@%p712 bra 	$L__BB0_390;

	mov.f64 	%fd2008, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2009, %fd2008;
	setp.eq.f64 	%p713, %fd2009, 0d4000000000000000;
	@%p713 bra 	$L__BB0_390;

	mov.f64 	%fd3658, 0dFFF8000000000000;

$L__BB0_390:
	add.f64 	%fd2011, %fd317, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r715}, %fd2011;
	}
	and.b32  	%r716, %r715, 2146435072;
	setp.ne.s32 	%p716, %r716, 2146435072;
	@%p716 bra 	$L__BB0_397;

	setp.gtu.f64 	%p717, %fd318, 0d7FF0000000000000;
	@%p717 bra 	$L__BB0_396;
	bra.uni 	$L__BB0_392;

$L__BB0_396:
	mov.f64 	%fd2013, 0d4000000000000000;
	add.rn.f64 	%fd3658, %fd317, %fd2013;
	bra.uni 	$L__BB0_397;

$L__BB0_392:
	setp.eq.s32 	%p718, %r7, 2146435072;
	mov.f64 	%fd2012, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r717, %temp}, %fd2012;
	}
	setp.eq.s32 	%p719, %r717, 0;
	and.pred  	%p720, %p718, %p719;
	@%p720 bra 	$L__BB0_395;
	bra.uni 	$L__BB0_393;

$L__BB0_395:
	setp.lt.s32 	%p726, %r5, 0;
	mov.u32 	%r722, 0;
	setp.gt.f64 	%p727, %fd318, 0d3FF0000000000000;
	selp.b32 	%r723, 2146435072, 0, %p727;
	xor.b32  	%r724, %r723, 2146435072;
	selp.b32 	%r725, %r724, %r723, %p726;
	setp.eq.f32 	%p728, %f32, 0fBF800000;
	selp.b32 	%r726, 1072693248, %r725, %p728;
	mov.b64 	%fd3658, {%r722, %r726};
	bra.uni 	$L__BB0_397;

$L__BB0_393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r718, %temp}, %fd317;
	}
	and.b32  	%r719, %r48, 2147483647;
	setp.ne.s32 	%p721, %r719, 2146435072;
	setp.ne.s32 	%p722, %r718, 0;
	or.pred  	%p723, %p721, %p722;
	@%p723 bra 	$L__BB0_397;

	setp.ne.s32 	%p724, %r7, 1071644672;
	and.pred  	%p725, %p724, %p25;
	selp.b32 	%r720, %r9, %r8, %p725;
	mov.u32 	%r721, 0;
	mov.b64 	%fd3658, {%r721, %r720};

$L__BB0_397:
	cvt.f64.f32 	%fd2014, %f31;
	rcp.rn.f64 	%fd328, %fd2014;
	setp.eq.f32 	%p729, %f32, 0f3F800000;
	selp.f64 	%fd329, 0d3FF0000000000000, %fd3658, %p729;
	ld.global.f32 	%f33, [%rd6+-4];
	cvt.f64.f32 	%fd330, %f33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd330;
	}
	abs.f64 	%fd331, %fd330;
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd331;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3667, [retval0+0];
	} // callseq 25
	setp.lt.s32 	%p730, %r49, 0;
	and.pred  	%p26, %p730, %p121;
	not.pred 	%p732, %p26;
	mov.f64 	%fd3661, %fd3667;
	@%p732 bra 	$L__BB0_399;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r727}, %fd3667;
	}
	xor.b32  	%r728, %r727, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r729, %temp}, %fd3667;
	}
	mov.b64 	%fd3661, {%r729, %r728};

$L__BB0_399:
	setp.eq.f32 	%p733, %f33, 0f00000000;
	@%p733 bra 	$L__BB0_403;
	bra.uni 	$L__BB0_400;

$L__BB0_403:
	setp.lt.s32 	%p736, %r5, 0;
	mov.u32 	%r730, 0;
	selp.b32 	%r731, %r49, 0, %p121;
	or.b32  	%r732, %r731, 2146435072;
	selp.b32 	%r733, %r732, %r731, %p736;
	mov.b64 	%fd3661, {%r730, %r733};
	bra.uni 	$L__BB0_404;

$L__BB0_400:
	setp.gt.s32 	%p734, %r49, -1;
	@%p734 bra 	$L__BB0_404;

	mov.f64 	%fd2015, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2016, %fd2015;
	setp.eq.f64 	%p735, %fd2016, 0d4000000000000000;
	@%p735 bra 	$L__BB0_404;

	mov.f64 	%fd3661, 0dFFF8000000000000;

$L__BB0_404:
	add.f64 	%fd2018, %fd330, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r734}, %fd2018;
	}
	and.b32  	%r50, %r734, 2146435072;
	setp.ne.s32 	%p738, %r50, 2146435072;
	@%p738 bra 	$L__BB0_411;

	setp.gtu.f64 	%p739, %fd331, 0d7FF0000000000000;
	@%p739 bra 	$L__BB0_410;
	bra.uni 	$L__BB0_406;

$L__BB0_410:
	mov.f64 	%fd2020, 0d4000000000000000;
	add.rn.f64 	%fd3661, %fd330, %fd2020;
	bra.uni 	$L__BB0_411;

$L__BB0_406:
	setp.eq.s32 	%p740, %r7, 2146435072;
	mov.f64 	%fd2019, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r735, %temp}, %fd2019;
	}
	setp.eq.s32 	%p741, %r735, 0;
	and.pred  	%p742, %p740, %p741;
	@%p742 bra 	$L__BB0_409;
	bra.uni 	$L__BB0_407;

$L__BB0_409:
	setp.lt.s32 	%p748, %r5, 0;
	mov.u32 	%r740, 0;
	setp.gt.f64 	%p749, %fd331, 0d3FF0000000000000;
	selp.b32 	%r741, 2146435072, 0, %p749;
	xor.b32  	%r742, %r741, 2146435072;
	selp.b32 	%r743, %r742, %r741, %p748;
	setp.eq.f32 	%p750, %f33, 0fBF800000;
	selp.b32 	%r744, 1072693248, %r743, %p750;
	mov.b64 	%fd3661, {%r740, %r744};
	bra.uni 	$L__BB0_411;

$L__BB0_407:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r736, %temp}, %fd330;
	}
	and.b32  	%r737, %r49, 2147483647;
	setp.ne.s32 	%p743, %r737, 2146435072;
	setp.ne.s32 	%p744, %r736, 0;
	or.pred  	%p745, %p743, %p744;
	@%p745 bra 	$L__BB0_411;

	setp.ne.s32 	%p746, %r7, 1071644672;
	and.pred  	%p747, %p746, %p26;
	selp.b32 	%r738, %r9, %r8, %p747;
	mov.u32 	%r739, 0;
	mov.b64 	%fd3661, {%r739, %r738};

$L__BB0_411:
	setp.eq.f32 	%p751, %f33, 0f3F800000;
	selp.f64 	%fd2021, 0d3FF0000000000000, %fd3661, %p751;
	add.f64 	%fd341, %fd329, %fd2021;
	ld.global.f32 	%f34, [%rd7+-4];
	cvt.f64.f32 	%fd342, %f34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd342;
	}
	abs.f64 	%fd343, %fd342;
	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd343;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3664, [retval0+0];
	} // callseq 26
	setp.lt.s32 	%p752, %r51, 0;
	and.pred  	%p27, %p752, %p121;
	not.pred 	%p754, %p27;
	@%p754 bra 	$L__BB0_413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r745}, %fd3664;
	}
	xor.b32  	%r746, %r745, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r747, %temp}, %fd3664;
	}
	mov.b64 	%fd3664, {%r747, %r746};

$L__BB0_413:
	setp.eq.f32 	%p755, %f34, 0f00000000;
	@%p755 bra 	$L__BB0_417;
	bra.uni 	$L__BB0_414;

$L__BB0_417:
	setp.lt.s32 	%p758, %r5, 0;
	mov.u32 	%r748, 0;
	selp.b32 	%r749, %r51, 0, %p121;
	or.b32  	%r750, %r749, 2146435072;
	selp.b32 	%r751, %r750, %r749, %p758;
	mov.b64 	%fd3664, {%r748, %r751};
	bra.uni 	$L__BB0_418;

$L__BB0_414:
	setp.gt.s32 	%p756, %r51, -1;
	@%p756 bra 	$L__BB0_418;

	mov.f64 	%fd2022, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2023, %fd2022;
	setp.eq.f64 	%p757, %fd2023, 0d4000000000000000;
	@%p757 bra 	$L__BB0_418;

	mov.f64 	%fd3664, 0dFFF8000000000000;

$L__BB0_418:
	add.f64 	%fd2025, %fd342, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r752}, %fd2025;
	}
	and.b32  	%r753, %r752, 2146435072;
	setp.ne.s32 	%p760, %r753, 2146435072;
	@%p760 bra 	$L__BB0_425;

	setp.gtu.f64 	%p761, %fd343, 0d7FF0000000000000;
	@%p761 bra 	$L__BB0_424;
	bra.uni 	$L__BB0_420;

$L__BB0_424:
	mov.f64 	%fd2027, 0d4000000000000000;
	add.rn.f64 	%fd3664, %fd342, %fd2027;
	bra.uni 	$L__BB0_425;

$L__BB0_420:
	setp.eq.s32 	%p762, %r7, 2146435072;
	mov.f64 	%fd2026, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r754, %temp}, %fd2026;
	}
	setp.eq.s32 	%p763, %r754, 0;
	and.pred  	%p764, %p762, %p763;
	@%p764 bra 	$L__BB0_423;
	bra.uni 	$L__BB0_421;

$L__BB0_423:
	setp.lt.s32 	%p770, %r5, 0;
	mov.u32 	%r759, 0;
	setp.gt.f64 	%p771, %fd343, 0d3FF0000000000000;
	selp.b32 	%r760, 2146435072, 0, %p771;
	xor.b32  	%r761, %r760, 2146435072;
	selp.b32 	%r762, %r761, %r760, %p770;
	setp.eq.f32 	%p772, %f34, 0fBF800000;
	selp.b32 	%r763, 1072693248, %r762, %p772;
	mov.b64 	%fd3664, {%r759, %r763};
	bra.uni 	$L__BB0_425;

$L__BB0_421:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r755, %temp}, %fd342;
	}
	and.b32  	%r756, %r51, 2147483647;
	setp.ne.s32 	%p765, %r756, 2146435072;
	setp.ne.s32 	%p766, %r755, 0;
	or.pred  	%p767, %p765, %p766;
	@%p767 bra 	$L__BB0_425;

	setp.ne.s32 	%p768, %r7, 1071644672;
	and.pred  	%p769, %p768, %p27;
	selp.b32 	%r757, %r9, %r8, %p769;
	mov.u32 	%r758, 0;
	mov.b64 	%fd3664, {%r758, %r757};

$L__BB0_425:
	setp.eq.f32 	%p773, %f34, 0f3F800000;
	selp.f64 	%fd2028, 0d3FF0000000000000, %fd3664, %p773;
	add.f64 	%fd353, %fd341, %fd2028;
	@%p732 bra 	$L__BB0_427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r764}, %fd3667;
	}
	xor.b32  	%r765, %r764, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r766, %temp}, %fd3667;
	}
	mov.b64 	%fd3667, {%r766, %r765};

$L__BB0_427:
	@%p733 bra 	$L__BB0_431;
	bra.uni 	$L__BB0_428;

$L__BB0_431:
	setp.lt.s32 	%p778, %r5, 0;
	mov.u32 	%r767, 0;
	selp.b32 	%r768, %r49, 0, %p121;
	or.b32  	%r769, %r768, 2146435072;
	selp.b32 	%r770, %r769, %r768, %p778;
	mov.b64 	%fd3667, {%r767, %r770};
	bra.uni 	$L__BB0_432;

$L__BB0_428:
	setp.gt.s32 	%p776, %r49, -1;
	@%p776 bra 	$L__BB0_432;

	mov.f64 	%fd2029, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2030, %fd2029;
	setp.eq.f64 	%p777, %fd2030, 0d4000000000000000;
	@%p777 bra 	$L__BB0_432;

	mov.f64 	%fd3667, 0dFFF8000000000000;

$L__BB0_432:
	@%p738 bra 	$L__BB0_439;

	setp.gtu.f64 	%p781, %fd331, 0d7FF0000000000000;
	@%p781 bra 	$L__BB0_438;
	bra.uni 	$L__BB0_434;

$L__BB0_438:
	mov.f64 	%fd2033, 0d4000000000000000;
	add.rn.f64 	%fd3667, %fd330, %fd2033;
	bra.uni 	$L__BB0_439;

$L__BB0_434:
	setp.eq.s32 	%p782, %r7, 2146435072;
	mov.f64 	%fd2032, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r771, %temp}, %fd2032;
	}
	setp.eq.s32 	%p783, %r771, 0;
	and.pred  	%p784, %p782, %p783;
	@%p784 bra 	$L__BB0_437;
	bra.uni 	$L__BB0_435;

$L__BB0_437:
	setp.lt.s32 	%p790, %r5, 0;
	mov.u32 	%r776, 0;
	setp.gt.f64 	%p791, %fd331, 0d3FF0000000000000;
	selp.b32 	%r777, 2146435072, 0, %p791;
	xor.b32  	%r778, %r777, 2146435072;
	selp.b32 	%r779, %r778, %r777, %p790;
	setp.eq.f32 	%p792, %f33, 0fBF800000;
	selp.b32 	%r780, 1072693248, %r779, %p792;
	mov.b64 	%fd3667, {%r776, %r780};
	bra.uni 	$L__BB0_439;

$L__BB0_435:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r772, %temp}, %fd330;
	}
	and.b32  	%r773, %r49, 2147483647;
	setp.ne.s32 	%p785, %r773, 2146435072;
	setp.ne.s32 	%p786, %r772, 0;
	or.pred  	%p787, %p785, %p786;
	@%p787 bra 	$L__BB0_439;

	setp.ne.s32 	%p788, %r7, 1071644672;
	and.pred  	%p789, %p788, %p26;
	selp.b32 	%r774, %r9, %r8, %p789;
	mov.u32 	%r775, 0;
	mov.b64 	%fd3667, {%r775, %r774};

$L__BB0_439:
	selp.f64 	%fd2034, 0d3FF0000000000000, %fd3667, %p751;
	mul.f64 	%fd362, %fd328, %fd2034;
	mul.f64 	%fd363, %fd328, %fd353;
	@%p666 bra 	$L__BB0_441;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r781}, %fd3670;
	}
	xor.b32  	%r782, %r781, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r783, %temp}, %fd3670;
	}
	mov.b64 	%fd3670, {%r783, %r782};

$L__BB0_441:
	@%p667 bra 	$L__BB0_445;
	bra.uni 	$L__BB0_442;

$L__BB0_445:
	setp.lt.s32 	%p798, %r5, 0;
	mov.u32 	%r784, 0;
	selp.b32 	%r785, %r45, 0, %p121;
	or.b32  	%r786, %r785, 2146435072;
	selp.b32 	%r787, %r786, %r785, %p798;
	mov.b64 	%fd3670, {%r784, %r787};
	bra.uni 	$L__BB0_446;

$L__BB0_442:
	setp.gt.s32 	%p796, %r45, -1;
	@%p796 bra 	$L__BB0_446;

	mov.f64 	%fd2035, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2036, %fd2035;
	setp.eq.f64 	%p797, %fd2036, 0d4000000000000000;
	@%p797 bra 	$L__BB0_446;

	mov.f64 	%fd3670, 0dFFF8000000000000;

$L__BB0_446:
	@%p672 bra 	$L__BB0_453;

	setp.gtu.f64 	%p801, %fd294, 0d7FF0000000000000;
	@%p801 bra 	$L__BB0_452;
	bra.uni 	$L__BB0_448;

$L__BB0_452:
	mov.f64 	%fd2039, 0d4000000000000000;
	add.rn.f64 	%fd3670, %fd293, %fd2039;
	bra.uni 	$L__BB0_453;

$L__BB0_448:
	setp.eq.s32 	%p802, %r7, 2146435072;
	mov.f64 	%fd2038, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r788, %temp}, %fd2038;
	}
	setp.eq.s32 	%p803, %r788, 0;
	and.pred  	%p804, %p802, %p803;
	@%p804 bra 	$L__BB0_451;
	bra.uni 	$L__BB0_449;

$L__BB0_451:
	setp.lt.s32 	%p810, %r5, 0;
	mov.u32 	%r793, 0;
	setp.gt.f64 	%p811, %fd294, 0d3FF0000000000000;
	selp.b32 	%r794, 2146435072, 0, %p811;
	xor.b32  	%r795, %r794, 2146435072;
	selp.b32 	%r796, %r795, %r794, %p810;
	setp.eq.f32 	%p812, %f29, 0fBF800000;
	selp.b32 	%r797, 1072693248, %r796, %p812;
	mov.b64 	%fd3670, {%r793, %r797};
	bra.uni 	$L__BB0_453;

$L__BB0_449:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r789, %temp}, %fd293;
	}
	and.b32  	%r790, %r45, 2147483647;
	setp.ne.s32 	%p805, %r790, 2146435072;
	setp.ne.s32 	%p806, %r789, 0;
	or.pred  	%p807, %p805, %p806;
	@%p807 bra 	$L__BB0_453;

	setp.ne.s32 	%p808, %r7, 1071644672;
	and.pred  	%p809, %p808, %p23;
	selp.b32 	%r791, %r9, %r8, %p809;
	mov.u32 	%r792, 0;
	mov.b64 	%fd3670, {%r792, %r791};

$L__BB0_453:
	ld.param.u64 	%rd305, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_18];
	cvta.to.global.u64 	%rd304, %rd286;
	cvta.to.global.u64 	%rd303, %rd290;
	selp.f64 	%fd2040, 0d3FF0000000000000, %fd3670, %p685;
	sub.f64 	%fd2041, %fd362, %fd2040;
	ld.global.f32 	%f240, [%rd14+-4];
	cvt.rn.f32.f64 	%f241, %fd363;
	sub.f32 	%f242, %f240, %f241;
	cvt.f64.f32 	%fd2042, %f242;
	cvt.rn.f32.f64 	%f243, %fd316;
	cvt.f64.f32 	%fd2043, %f243;
	mul.f64 	%fd2044, %fd2043, 0d3FE0000000000000;
	sub.f64 	%fd2045, %fd2042, %fd2044;
	mul.f64 	%fd2046, %fd2045, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f244, %fd2046;
	cvt.f64.f32 	%fd2047, %f244;
	add.f64 	%fd2048, %fd2041, %fd2047;
	add.f64 	%fd2049, %fd2044, %fd2048;
	cvt.rn.f32.f64 	%f245, %fd2049;
	cvt.rn.f32.f64 	%f246, %fd280;
	sub.f32 	%f247, %f246, %f245;
	mul.f32 	%f248, %f3, %f247;
	sub.f32 	%f249, %f27, %f248;
	mul.f64 	%fd2050, %fd190, %fd192;
	mul.f64 	%fd2051, %fd2050, %fd251;
	mul.f32 	%f250, %f22, %f25;
	cvt.f64.f32 	%fd2052, %f250;
	sub.f64 	%fd2053, %fd2051, %fd2052;
	cvt.rn.f32.f64 	%f251, %fd2053;
	ld.global.f32 	%f252, [%rd22];
	cvt.f64.f32 	%fd2054, %f252;
	rcp.rn.f64 	%fd2055, %fd2054;
	shl.b64 	%rd130, %rd8, 2;
	add.s64 	%rd25, %rd304, %rd130;
	ld.global.f32 	%f253, [%rd25];
	cvt.f64.f32 	%fd2056, %f253;
	mul.f64 	%fd2057, %fd2055, %fd2056;
	ld.global.f32 	%f254, [%rd9];
	cvt.f64.f32 	%fd2058, %f254;
	mul.f64 	%fd2059, %fd2057, %fd2058;
	add.s64 	%rd26, %rd303, %rd130;
	ld.global.f32 	%f255, [%rd24];
	ld.global.f32 	%f256, [%rd26];
	mul.f32 	%f257, %f256, %f255;
	cvt.f64.f32 	%fd2060, %f257;
	sub.f64 	%fd2061, %fd2059, %fd2060;
	cvt.rn.f32.f64 	%f258, %fd2061;
	sub.f32 	%f259, %f251, %f258;
	mul.f32 	%f260, %f5, %f259;
	sub.f32 	%f261, %f249, %f260;
	cvta.to.global.u64 	%rd132, %rd305;
	add.s64 	%rd27, %rd132, %rd101;
	st.global.f32 	[%rd27], %f261;
	ld.global.f32 	%f262, [%rd2];
	cvt.f64.f32 	%fd2062, %f262;
	rcp.rn.f64 	%fd372, %fd2062;
	ld.global.f32 	%f35, [%rd3];
	cvt.f64.f32 	%fd373, %f35;
	mul.f64 	%fd2063, %fd372, %fd373;
	ld.global.f32 	%f36, [%rd7];
	cvt.f64.f32 	%fd374, %f36;
	mul.f64 	%fd2064, %fd2063, %fd374;
	ld.global.f32 	%f37, [%rd13];
	ld.global.f32 	%f38, [%rd11];
	mul.f32 	%f263, %f38, %f37;
	cvt.f64.f32 	%fd2065, %f263;
	sub.f64 	%fd2066, %fd2064, %fd2065;
	cvt.rn.f32.f64 	%f264, %fd2066;
	ld.global.f32 	%f265, [%rd18];
	cvt.f64.f32 	%fd2067, %f265;
	rcp.rn.f64 	%fd2068, %fd2067;
	ld.global.f32 	%f266, [%rd5];
	cvt.f64.f32 	%fd2069, %f266;
	mul.f64 	%fd2070, %fd2068, %fd2069;
	ld.global.f32 	%f267, [%rd20];
	cvt.f64.f32 	%fd2071, %f267;
	mul.f64 	%fd2072, %fd2070, %fd2071;
	ld.global.f32 	%f268, [%rd17];
	ld.global.f32 	%f269, [%rd15];
	mul.f32 	%f270, %f269, %f268;
	cvt.f64.f32 	%fd2073, %f270;
	sub.f64 	%fd2074, %fd2072, %fd2073;
	cvt.rn.f32.f64 	%f271, %fd2074;
	sub.f32 	%f272, %f264, %f271;
	mul.f32 	%f273, %f1, %f272;
	sub.f32 	%f274, %f36, %f273;
	ld.global.f32 	%f39, [%rd6];
	cvt.f64.f32 	%fd375, %f39;
	mul.f64 	%fd2075, %fd372, %fd375;
	mul.f64 	%fd2076, %fd2075, %fd374;
	ld.global.f32 	%f40, [%rd12];
	mul.f32 	%f275, %f40, %f37;
	cvt.f64.f32 	%fd2077, %f275;
	sub.f64 	%fd2078, %fd2076, %fd2077;
	cvt.rn.f32.f64 	%f276, %fd2078;
	ld.global.f32 	%f277, [%rd2+-4];
	cvt.f64.f32 	%fd2079, %f277;
	rcp.rn.f64 	%fd2080, %fd2079;
	ld.global.f32 	%f278, [%rd6+-4];
	cvt.f64.f32 	%fd2081, %f278;
	mul.f64 	%fd2082, %fd2080, %fd2081;
	ld.global.f32 	%f279, [%rd7+-4];
	cvt.f64.f32 	%fd2083, %f279;
	mul.f64 	%fd2084, %fd2082, %fd2083;
	ld.global.f32 	%f280, [%rd13+-4];
	ld.global.f32 	%f281, [%rd12+-4];
	mul.f32 	%f282, %f281, %f280;
	cvt.f64.f32 	%fd2085, %f282;
	sub.f64 	%fd2086, %fd2084, %fd2085;
	cvt.rn.f32.f64 	%f283, %fd2086;
	sub.f32 	%f284, %f276, %f283;
	mul.f32 	%f285, %f3, %f284;
	sub.f32 	%f41, %f274, %f285;
	cvt.f64.f32 	%fd376, %f38;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd376;
	}
	abs.f64 	%fd377, %fd376;
	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd377;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3673, [retval0+0];
	} // callseq 27
	setp.lt.s32 	%p814, %r52, 0;
	and.pred  	%p28, %p814, %p121;
	not.pred 	%p816, %p28;
	@%p816 bra 	$L__BB0_455;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r798}, %fd3673;
	}
	xor.b32  	%r799, %r798, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r800, %temp}, %fd3673;
	}
	mov.b64 	%fd3673, {%r800, %r799};

$L__BB0_455:
	setp.eq.f32 	%p817, %f38, 0f00000000;
	@%p817 bra 	$L__BB0_459;
	bra.uni 	$L__BB0_456;

$L__BB0_459:
	setp.lt.s32 	%p820, %r5, 0;
	mov.u32 	%r801, 0;
	selp.b32 	%r802, %r52, 0, %p121;
	or.b32  	%r803, %r802, 2146435072;
	selp.b32 	%r804, %r803, %r802, %p820;
	mov.b64 	%fd3673, {%r801, %r804};
	bra.uni 	$L__BB0_460;

$L__BB0_456:
	setp.gt.s32 	%p818, %r52, -1;
	@%p818 bra 	$L__BB0_460;

	mov.f64 	%fd2087, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2088, %fd2087;
	setp.eq.f64 	%p819, %fd2088, 0d4000000000000000;
	@%p819 bra 	$L__BB0_460;

	mov.f64 	%fd3673, 0dFFF8000000000000;

$L__BB0_460:
	add.f64 	%fd2090, %fd376, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r805}, %fd2090;
	}
	and.b32  	%r806, %r805, 2146435072;
	setp.ne.s32 	%p822, %r806, 2146435072;
	@%p822 bra 	$L__BB0_467;

	setp.gtu.f64 	%p823, %fd377, 0d7FF0000000000000;
	@%p823 bra 	$L__BB0_466;
	bra.uni 	$L__BB0_462;

$L__BB0_466:
	mov.f64 	%fd2092, 0d4000000000000000;
	add.rn.f64 	%fd3673, %fd376, %fd2092;
	bra.uni 	$L__BB0_467;

$L__BB0_462:
	setp.eq.s32 	%p824, %r7, 2146435072;
	mov.f64 	%fd2091, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r807, %temp}, %fd2091;
	}
	setp.eq.s32 	%p825, %r807, 0;
	and.pred  	%p826, %p824, %p825;
	@%p826 bra 	$L__BB0_465;
	bra.uni 	$L__BB0_463;

$L__BB0_465:
	setp.lt.s32 	%p832, %r5, 0;
	mov.u32 	%r812, 0;
	setp.gt.f64 	%p833, %fd377, 0d3FF0000000000000;
	selp.b32 	%r813, 2146435072, 0, %p833;
	xor.b32  	%r814, %r813, 2146435072;
	selp.b32 	%r815, %r814, %r813, %p832;
	setp.eq.f32 	%p834, %f38, 0fBF800000;
	selp.b32 	%r816, 1072693248, %r815, %p834;
	mov.b64 	%fd3673, {%r812, %r816};
	bra.uni 	$L__BB0_467;

$L__BB0_463:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r808, %temp}, %fd376;
	}
	and.b32  	%r809, %r52, 2147483647;
	setp.ne.s32 	%p827, %r809, 2146435072;
	setp.ne.s32 	%p828, %r808, 0;
	or.pred  	%p829, %p827, %p828;
	@%p829 bra 	$L__BB0_467;

	setp.ne.s32 	%p830, %r7, 1071644672;
	and.pred  	%p831, %p830, %p28;
	selp.b32 	%r810, %r9, %r8, %p831;
	mov.u32 	%r811, 0;
	mov.b64 	%fd3673, {%r811, %r810};

$L__BB0_467:
	setp.eq.f32 	%p835, %f38, 0f3F800000;
	selp.f64 	%fd387, 0d3FF0000000000000, %fd3673, %p835;
	cvt.f64.f32 	%fd388, %f40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd388;
	}
	abs.f64 	%fd389, %fd388;
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd389;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3676, [retval0+0];
	} // callseq 28
	setp.lt.s32 	%p836, %r53, 0;
	and.pred  	%p29, %p836, %p121;
	not.pred 	%p838, %p29;
	@%p838 bra 	$L__BB0_469;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r817}, %fd3676;
	}
	xor.b32  	%r818, %r817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r819, %temp}, %fd3676;
	}
	mov.b64 	%fd3676, {%r819, %r818};

$L__BB0_469:
	setp.eq.f32 	%p839, %f40, 0f00000000;
	@%p839 bra 	$L__BB0_473;
	bra.uni 	$L__BB0_470;

$L__BB0_473:
	setp.lt.s32 	%p842, %r5, 0;
	mov.u32 	%r820, 0;
	selp.b32 	%r821, %r53, 0, %p121;
	or.b32  	%r822, %r821, 2146435072;
	selp.b32 	%r823, %r822, %r821, %p842;
	mov.b64 	%fd3676, {%r820, %r823};
	bra.uni 	$L__BB0_474;

$L__BB0_470:
	setp.gt.s32 	%p840, %r53, -1;
	@%p840 bra 	$L__BB0_474;

	mov.f64 	%fd2093, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2094, %fd2093;
	setp.eq.f64 	%p841, %fd2094, 0d4000000000000000;
	@%p841 bra 	$L__BB0_474;

	mov.f64 	%fd3676, 0dFFF8000000000000;

$L__BB0_474:
	add.f64 	%fd2096, %fd388, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r824}, %fd2096;
	}
	and.b32  	%r825, %r824, 2146435072;
	setp.ne.s32 	%p844, %r825, 2146435072;
	@%p844 bra 	$L__BB0_481;

	setp.gtu.f64 	%p845, %fd389, 0d7FF0000000000000;
	@%p845 bra 	$L__BB0_480;
	bra.uni 	$L__BB0_476;

$L__BB0_480:
	mov.f64 	%fd2098, 0d4000000000000000;
	add.rn.f64 	%fd3676, %fd388, %fd2098;
	bra.uni 	$L__BB0_481;

$L__BB0_476:
	setp.eq.s32 	%p846, %r7, 2146435072;
	mov.f64 	%fd2097, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r826, %temp}, %fd2097;
	}
	setp.eq.s32 	%p847, %r826, 0;
	and.pred  	%p848, %p846, %p847;
	@%p848 bra 	$L__BB0_479;
	bra.uni 	$L__BB0_477;

$L__BB0_479:
	setp.lt.s32 	%p854, %r5, 0;
	mov.u32 	%r831, 0;
	setp.gt.f64 	%p855, %fd389, 0d3FF0000000000000;
	selp.b32 	%r832, 2146435072, 0, %p855;
	xor.b32  	%r833, %r832, 2146435072;
	selp.b32 	%r834, %r833, %r832, %p854;
	setp.eq.f32 	%p856, %f40, 0fBF800000;
	selp.b32 	%r835, 1072693248, %r834, %p856;
	mov.b64 	%fd3676, {%r831, %r835};
	bra.uni 	$L__BB0_481;

$L__BB0_477:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r827, %temp}, %fd388;
	}
	and.b32  	%r828, %r53, 2147483647;
	setp.ne.s32 	%p849, %r828, 2146435072;
	setp.ne.s32 	%p850, %r827, 0;
	or.pred  	%p851, %p849, %p850;
	@%p851 bra 	$L__BB0_481;

	setp.ne.s32 	%p852, %r7, 1071644672;
	and.pred  	%p853, %p852, %p29;
	selp.b32 	%r829, %r9, %r8, %p853;
	mov.u32 	%r830, 0;
	mov.b64 	%fd3676, {%r830, %r829};

$L__BB0_481:
	setp.eq.f32 	%p857, %f40, 0f3F800000;
	selp.f64 	%fd2099, 0d3FF0000000000000, %fd3676, %p857;
	add.f64 	%fd399, %fd387, %fd2099;
	cvt.f64.f32 	%fd400, %f37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd400;
	}
	abs.f64 	%fd401, %fd400;
	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd401;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3694, [retval0+0];
	} // callseq 29
	setp.lt.s32 	%p858, %r54, 0;
	and.pred  	%p30, %p858, %p121;
	not.pred 	%p860, %p30;
	mov.f64 	%fd3679, %fd3694;
	@%p860 bra 	$L__BB0_483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r836}, %fd3694;
	}
	xor.b32  	%r837, %r836, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r838, %temp}, %fd3694;
	}
	mov.b64 	%fd3679, {%r838, %r837};

$L__BB0_483:
	setp.eq.f32 	%p861, %f37, 0f00000000;
	@%p861 bra 	$L__BB0_487;
	bra.uni 	$L__BB0_484;

$L__BB0_487:
	setp.lt.s32 	%p864, %r5, 0;
	mov.u32 	%r839, 0;
	selp.b32 	%r840, %r54, 0, %p121;
	or.b32  	%r841, %r840, 2146435072;
	selp.b32 	%r842, %r841, %r840, %p864;
	mov.b64 	%fd3679, {%r839, %r842};
	bra.uni 	$L__BB0_488;

$L__BB0_484:
	setp.gt.s32 	%p862, %r54, -1;
	@%p862 bra 	$L__BB0_488;

	mov.f64 	%fd2100, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2101, %fd2100;
	setp.eq.f64 	%p863, %fd2101, 0d4000000000000000;
	@%p863 bra 	$L__BB0_488;

	mov.f64 	%fd3679, 0dFFF8000000000000;

$L__BB0_488:
	add.f64 	%fd2103, %fd400, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r843}, %fd2103;
	}
	and.b32  	%r55, %r843, 2146435072;
	setp.ne.s32 	%p866, %r55, 2146435072;
	@%p866 bra 	$L__BB0_495;

	setp.gtu.f64 	%p867, %fd401, 0d7FF0000000000000;
	@%p867 bra 	$L__BB0_494;
	bra.uni 	$L__BB0_490;

$L__BB0_494:
	mov.f64 	%fd2105, 0d4000000000000000;
	add.rn.f64 	%fd3679, %fd400, %fd2105;
	bra.uni 	$L__BB0_495;

$L__BB0_490:
	setp.eq.s32 	%p868, %r7, 2146435072;
	mov.f64 	%fd2104, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r844, %temp}, %fd2104;
	}
	setp.eq.s32 	%p869, %r844, 0;
	and.pred  	%p870, %p868, %p869;
	@%p870 bra 	$L__BB0_493;
	bra.uni 	$L__BB0_491;

$L__BB0_493:
	setp.lt.s32 	%p876, %r5, 0;
	mov.u32 	%r849, 0;
	setp.gt.f64 	%p877, %fd401, 0d3FF0000000000000;
	selp.b32 	%r850, 2146435072, 0, %p877;
	xor.b32  	%r851, %r850, 2146435072;
	selp.b32 	%r852, %r851, %r850, %p876;
	setp.eq.f32 	%p878, %f37, 0fBF800000;
	selp.b32 	%r853, 1072693248, %r852, %p878;
	mov.b64 	%fd3679, {%r849, %r853};
	bra.uni 	$L__BB0_495;

$L__BB0_491:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r845, %temp}, %fd400;
	}
	and.b32  	%r846, %r54, 2147483647;
	setp.ne.s32 	%p871, %r846, 2146435072;
	setp.ne.s32 	%p872, %r845, 0;
	or.pred  	%p873, %p871, %p872;
	@%p873 bra 	$L__BB0_495;

	setp.ne.s32 	%p874, %r7, 1071644672;
	and.pred  	%p875, %p874, %p30;
	selp.b32 	%r847, %r9, %r8, %p875;
	mov.u32 	%r848, 0;
	mov.b64 	%fd3679, {%r848, %r847};

$L__BB0_495:
	setp.eq.f32 	%p879, %f37, 0f3F800000;
	selp.f64 	%fd2106, 0d3FF0000000000000, %fd3679, %p879;
	add.f64 	%fd411, %fd399, %fd2106;
	abs.f64 	%fd412, %fd373;
	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd412;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3682, [retval0+0];
	} // callseq 30
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd373;
	}
	setp.lt.s32 	%p880, %r56, 0;
	and.pred  	%p31, %p880, %p121;
	not.pred 	%p882, %p31;
	@%p882 bra 	$L__BB0_497;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r854}, %fd3682;
	}
	xor.b32  	%r855, %r854, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r856, %temp}, %fd3682;
	}
	mov.b64 	%fd3682, {%r856, %r855};

$L__BB0_497:
	setp.eq.f32 	%p883, %f35, 0f00000000;
	@%p883 bra 	$L__BB0_501;
	bra.uni 	$L__BB0_498;

$L__BB0_501:
	setp.lt.s32 	%p886, %r5, 0;
	mov.u32 	%r857, 0;
	selp.b32 	%r858, %r56, 0, %p121;
	or.b32  	%r859, %r858, 2146435072;
	selp.b32 	%r860, %r859, %r858, %p886;
	mov.b64 	%fd3682, {%r857, %r860};
	bra.uni 	$L__BB0_502;

$L__BB0_498:
	setp.gt.s32 	%p884, %r56, -1;
	@%p884 bra 	$L__BB0_502;

	mov.f64 	%fd2107, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2108, %fd2107;
	setp.eq.f64 	%p885, %fd2108, 0d4000000000000000;
	@%p885 bra 	$L__BB0_502;

	mov.f64 	%fd3682, 0dFFF8000000000000;

$L__BB0_502:
	add.f64 	%fd2110, %fd373, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r861}, %fd2110;
	}
	and.b32  	%r862, %r861, 2146435072;
	setp.ne.s32 	%p888, %r862, 2146435072;
	@%p888 bra 	$L__BB0_509;

	setp.gtu.f64 	%p889, %fd412, 0d7FF0000000000000;
	@%p889 bra 	$L__BB0_508;
	bra.uni 	$L__BB0_504;

$L__BB0_508:
	mov.f64 	%fd2112, 0d4000000000000000;
	add.rn.f64 	%fd3682, %fd373, %fd2112;
	bra.uni 	$L__BB0_509;

$L__BB0_504:
	setp.eq.s32 	%p890, %r7, 2146435072;
	mov.f64 	%fd2111, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r863, %temp}, %fd2111;
	}
	setp.eq.s32 	%p891, %r863, 0;
	and.pred  	%p892, %p890, %p891;
	@%p892 bra 	$L__BB0_507;
	bra.uni 	$L__BB0_505;

$L__BB0_507:
	setp.lt.s32 	%p898, %r5, 0;
	mov.u32 	%r868, 0;
	setp.gt.f64 	%p899, %fd412, 0d3FF0000000000000;
	selp.b32 	%r869, 2146435072, 0, %p899;
	xor.b32  	%r870, %r869, 2146435072;
	selp.b32 	%r871, %r870, %r869, %p898;
	setp.eq.f32 	%p900, %f35, 0fBF800000;
	selp.b32 	%r872, 1072693248, %r871, %p900;
	mov.b64 	%fd3682, {%r868, %r872};
	bra.uni 	$L__BB0_509;

$L__BB0_505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r864, %temp}, %fd373;
	}
	and.b32  	%r865, %r56, 2147483647;
	setp.ne.s32 	%p893, %r865, 2146435072;
	setp.ne.s32 	%p894, %r864, 0;
	or.pred  	%p895, %p893, %p894;
	@%p895 bra 	$L__BB0_509;

	setp.ne.s32 	%p896, %r7, 1071644672;
	and.pred  	%p897, %p896, %p31;
	selp.b32 	%r866, %r9, %r8, %p897;
	mov.u32 	%r867, 0;
	mov.b64 	%fd3682, {%r867, %r866};

$L__BB0_509:
	setp.eq.f32 	%p901, %f35, 0f3F800000;
	selp.f64 	%fd422, 0d3FF0000000000000, %fd3682, %p901;
	abs.f64 	%fd423, %fd375;
	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd423;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3685, [retval0+0];
	} // callseq 31
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd375;
	}
	setp.lt.s32 	%p902, %r57, 0;
	and.pred  	%p32, %p902, %p121;
	not.pred 	%p904, %p32;
	@%p904 bra 	$L__BB0_511;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r873}, %fd3685;
	}
	xor.b32  	%r874, %r873, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r875, %temp}, %fd3685;
	}
	mov.b64 	%fd3685, {%r875, %r874};

$L__BB0_511:
	setp.eq.f32 	%p905, %f39, 0f00000000;
	@%p905 bra 	$L__BB0_515;
	bra.uni 	$L__BB0_512;

$L__BB0_515:
	setp.lt.s32 	%p908, %r5, 0;
	mov.u32 	%r876, 0;
	selp.b32 	%r877, %r57, 0, %p121;
	or.b32  	%r878, %r877, 2146435072;
	selp.b32 	%r879, %r878, %r877, %p908;
	mov.b64 	%fd3685, {%r876, %r879};
	bra.uni 	$L__BB0_516;

$L__BB0_512:
	setp.gt.s32 	%p906, %r57, -1;
	@%p906 bra 	$L__BB0_516;

	mov.f64 	%fd2113, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2114, %fd2113;
	setp.eq.f64 	%p907, %fd2114, 0d4000000000000000;
	@%p907 bra 	$L__BB0_516;

	mov.f64 	%fd3685, 0dFFF8000000000000;

$L__BB0_516:
	add.f64 	%fd2116, %fd375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r880}, %fd2116;
	}
	and.b32  	%r881, %r880, 2146435072;
	setp.ne.s32 	%p910, %r881, 2146435072;
	@%p910 bra 	$L__BB0_523;

	setp.gtu.f64 	%p911, %fd423, 0d7FF0000000000000;
	@%p911 bra 	$L__BB0_522;
	bra.uni 	$L__BB0_518;

$L__BB0_522:
	mov.f64 	%fd2118, 0d4000000000000000;
	add.rn.f64 	%fd3685, %fd375, %fd2118;
	bra.uni 	$L__BB0_523;

$L__BB0_518:
	setp.eq.s32 	%p912, %r7, 2146435072;
	mov.f64 	%fd2117, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r882, %temp}, %fd2117;
	}
	setp.eq.s32 	%p913, %r882, 0;
	and.pred  	%p914, %p912, %p913;
	@%p914 bra 	$L__BB0_521;
	bra.uni 	$L__BB0_519;

$L__BB0_521:
	setp.lt.s32 	%p920, %r5, 0;
	mov.u32 	%r887, 0;
	setp.gt.f64 	%p921, %fd423, 0d3FF0000000000000;
	selp.b32 	%r888, 2146435072, 0, %p921;
	xor.b32  	%r889, %r888, 2146435072;
	selp.b32 	%r890, %r889, %r888, %p920;
	setp.eq.f32 	%p922, %f39, 0fBF800000;
	selp.b32 	%r891, 1072693248, %r890, %p922;
	mov.b64 	%fd3685, {%r887, %r891};
	bra.uni 	$L__BB0_523;

$L__BB0_519:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r883, %temp}, %fd375;
	}
	and.b32  	%r884, %r57, 2147483647;
	setp.ne.s32 	%p915, %r884, 2146435072;
	setp.ne.s32 	%p916, %r883, 0;
	or.pred  	%p917, %p915, %p916;
	@%p917 bra 	$L__BB0_523;

	setp.ne.s32 	%p918, %r7, 1071644672;
	and.pred  	%p919, %p918, %p32;
	selp.b32 	%r885, %r9, %r8, %p919;
	mov.u32 	%r886, 0;
	mov.b64 	%fd3685, {%r886, %r885};

$L__BB0_523:
	setp.eq.f32 	%p923, %f39, 0f3F800000;
	selp.f64 	%fd2119, 0d3FF0000000000000, %fd3685, %p923;
	add.f64 	%fd433, %fd422, %fd2119;
	abs.f64 	%fd434, %fd374;
	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd434;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3691, [retval0+0];
	} // callseq 32
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd374;
	}
	setp.lt.s32 	%p924, %r58, 0;
	and.pred  	%p33, %p924, %p121;
	not.pred 	%p926, %p33;
	mov.f64 	%fd3688, %fd3691;
	@%p926 bra 	$L__BB0_525;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r892}, %fd3691;
	}
	xor.b32  	%r893, %r892, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r894, %temp}, %fd3691;
	}
	mov.b64 	%fd3688, {%r894, %r893};

$L__BB0_525:
	setp.eq.f32 	%p927, %f36, 0f00000000;
	@%p927 bra 	$L__BB0_529;
	bra.uni 	$L__BB0_526;

$L__BB0_529:
	setp.lt.s32 	%p930, %r5, 0;
	mov.u32 	%r895, 0;
	selp.b32 	%r896, %r58, 0, %p121;
	or.b32  	%r897, %r896, 2146435072;
	selp.b32 	%r898, %r897, %r896, %p930;
	mov.b64 	%fd3688, {%r895, %r898};
	bra.uni 	$L__BB0_530;

$L__BB0_526:
	setp.gt.s32 	%p928, %r58, -1;
	@%p928 bra 	$L__BB0_530;

	mov.f64 	%fd2120, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2121, %fd2120;
	setp.eq.f64 	%p929, %fd2121, 0d4000000000000000;
	@%p929 bra 	$L__BB0_530;

	mov.f64 	%fd3688, 0dFFF8000000000000;

$L__BB0_530:
	add.f64 	%fd2123, %fd374, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r899}, %fd2123;
	}
	and.b32  	%r59, %r899, 2146435072;
	setp.ne.s32 	%p932, %r59, 2146435072;
	@%p932 bra 	$L__BB0_537;

	setp.gtu.f64 	%p933, %fd434, 0d7FF0000000000000;
	@%p933 bra 	$L__BB0_536;
	bra.uni 	$L__BB0_532;

$L__BB0_536:
	mov.f64 	%fd2125, 0d4000000000000000;
	add.rn.f64 	%fd3688, %fd374, %fd2125;
	bra.uni 	$L__BB0_537;

$L__BB0_532:
	setp.eq.s32 	%p934, %r7, 2146435072;
	mov.f64 	%fd2124, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r900, %temp}, %fd2124;
	}
	setp.eq.s32 	%p935, %r900, 0;
	and.pred  	%p936, %p934, %p935;
	@%p936 bra 	$L__BB0_535;
	bra.uni 	$L__BB0_533;

$L__BB0_535:
	setp.lt.s32 	%p942, %r5, 0;
	mov.u32 	%r905, 0;
	setp.gt.f64 	%p943, %fd434, 0d3FF0000000000000;
	selp.b32 	%r906, 2146435072, 0, %p943;
	xor.b32  	%r907, %r906, 2146435072;
	selp.b32 	%r908, %r907, %r906, %p942;
	setp.eq.f32 	%p944, %f36, 0fBF800000;
	selp.b32 	%r909, 1072693248, %r908, %p944;
	mov.b64 	%fd3688, {%r905, %r909};
	bra.uni 	$L__BB0_537;

$L__BB0_533:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r901, %temp}, %fd374;
	}
	and.b32  	%r902, %r58, 2147483647;
	setp.ne.s32 	%p937, %r902, 2146435072;
	setp.ne.s32 	%p938, %r901, 0;
	or.pred  	%p939, %p937, %p938;
	@%p939 bra 	$L__BB0_537;

	setp.ne.s32 	%p940, %r7, 1071644672;
	and.pred  	%p941, %p940, %p33;
	selp.b32 	%r903, %r9, %r8, %p941;
	mov.u32 	%r904, 0;
	mov.b64 	%fd3688, {%r904, %r903};

$L__BB0_537:
	setp.eq.f32 	%p945, %f36, 0f3F800000;
	selp.f64 	%fd2126, 0d3FF0000000000000, %fd3688, %p945;
	add.f64 	%fd444, %fd433, %fd2126;
	@%p926 bra 	$L__BB0_539;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r910}, %fd3691;
	}
	xor.b32  	%r911, %r910, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r912, %temp}, %fd3691;
	}
	mov.b64 	%fd3691, {%r912, %r911};

$L__BB0_539:
	@%p927 bra 	$L__BB0_543;
	bra.uni 	$L__BB0_540;

$L__BB0_543:
	setp.lt.s32 	%p950, %r5, 0;
	mov.u32 	%r913, 0;
	selp.b32 	%r914, %r58, 0, %p121;
	or.b32  	%r915, %r914, 2146435072;
	selp.b32 	%r916, %r915, %r914, %p950;
	mov.b64 	%fd3691, {%r913, %r916};
	bra.uni 	$L__BB0_544;

$L__BB0_540:
	setp.gt.s32 	%p948, %r58, -1;
	@%p948 bra 	$L__BB0_544;

	mov.f64 	%fd2127, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2128, %fd2127;
	setp.eq.f64 	%p949, %fd2128, 0d4000000000000000;
	@%p949 bra 	$L__BB0_544;

	mov.f64 	%fd3691, 0dFFF8000000000000;

$L__BB0_544:
	@%p932 bra 	$L__BB0_551;

	setp.gtu.f64 	%p953, %fd434, 0d7FF0000000000000;
	@%p953 bra 	$L__BB0_550;
	bra.uni 	$L__BB0_546;

$L__BB0_550:
	mov.f64 	%fd2131, 0d4000000000000000;
	add.rn.f64 	%fd3691, %fd374, %fd2131;
	bra.uni 	$L__BB0_551;

$L__BB0_546:
	setp.eq.s32 	%p954, %r7, 2146435072;
	mov.f64 	%fd2130, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r917, %temp}, %fd2130;
	}
	setp.eq.s32 	%p955, %r917, 0;
	and.pred  	%p956, %p954, %p955;
	@%p956 bra 	$L__BB0_549;
	bra.uni 	$L__BB0_547;

$L__BB0_549:
	setp.lt.s32 	%p962, %r5, 0;
	mov.u32 	%r922, 0;
	setp.gt.f64 	%p963, %fd434, 0d3FF0000000000000;
	selp.b32 	%r923, 2146435072, 0, %p963;
	xor.b32  	%r924, %r923, 2146435072;
	selp.b32 	%r925, %r924, %r923, %p962;
	setp.eq.f32 	%p964, %f36, 0fBF800000;
	selp.b32 	%r926, 1072693248, %r925, %p964;
	mov.b64 	%fd3691, {%r922, %r926};
	bra.uni 	$L__BB0_551;

$L__BB0_547:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r918, %temp}, %fd374;
	}
	and.b32  	%r919, %r58, 2147483647;
	setp.ne.s32 	%p957, %r919, 2146435072;
	setp.ne.s32 	%p958, %r918, 0;
	or.pred  	%p959, %p957, %p958;
	@%p959 bra 	$L__BB0_551;

	setp.ne.s32 	%p960, %r7, 1071644672;
	and.pred  	%p961, %p960, %p33;
	selp.b32 	%r920, %r9, %r8, %p961;
	mov.u32 	%r921, 0;
	mov.b64 	%fd3691, {%r921, %r920};

$L__BB0_551:
	selp.f64 	%fd2132, 0d3FF0000000000000, %fd3691, %p945;
	mul.f64 	%fd453, %fd372, %fd2132;
	mul.f64 	%fd454, %fd372, %fd444;
	@%p860 bra 	$L__BB0_553;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r927}, %fd3694;
	}
	xor.b32  	%r928, %r927, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r929, %temp}, %fd3694;
	}
	mov.b64 	%fd3694, {%r929, %r928};

$L__BB0_553:
	@%p861 bra 	$L__BB0_557;
	bra.uni 	$L__BB0_554;

$L__BB0_557:
	setp.lt.s32 	%p970, %r5, 0;
	mov.u32 	%r930, 0;
	selp.b32 	%r931, %r54, 0, %p121;
	or.b32  	%r932, %r931, 2146435072;
	selp.b32 	%r933, %r932, %r931, %p970;
	mov.b64 	%fd3694, {%r930, %r933};
	bra.uni 	$L__BB0_558;

$L__BB0_554:
	setp.gt.s32 	%p968, %r54, -1;
	@%p968 bra 	$L__BB0_558;

	mov.f64 	%fd2133, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2134, %fd2133;
	setp.eq.f64 	%p969, %fd2134, 0d4000000000000000;
	@%p969 bra 	$L__BB0_558;

	mov.f64 	%fd3694, 0dFFF8000000000000;

$L__BB0_558:
	@%p866 bra 	$L__BB0_565;

	setp.gtu.f64 	%p973, %fd401, 0d7FF0000000000000;
	@%p973 bra 	$L__BB0_564;
	bra.uni 	$L__BB0_560;

$L__BB0_564:
	mov.f64 	%fd2137, 0d4000000000000000;
	add.rn.f64 	%fd3694, %fd400, %fd2137;
	bra.uni 	$L__BB0_565;

$L__BB0_560:
	setp.eq.s32 	%p974, %r7, 2146435072;
	mov.f64 	%fd2136, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r934, %temp}, %fd2136;
	}
	setp.eq.s32 	%p975, %r934, 0;
	and.pred  	%p976, %p974, %p975;
	@%p976 bra 	$L__BB0_563;
	bra.uni 	$L__BB0_561;

$L__BB0_563:
	setp.lt.s32 	%p982, %r5, 0;
	mov.u32 	%r939, 0;
	setp.gt.f64 	%p983, %fd401, 0d3FF0000000000000;
	selp.b32 	%r940, 2146435072, 0, %p983;
	xor.b32  	%r941, %r940, 2146435072;
	selp.b32 	%r942, %r941, %r940, %p982;
	setp.eq.f32 	%p984, %f37, 0fBF800000;
	selp.b32 	%r943, 1072693248, %r942, %p984;
	mov.b64 	%fd3694, {%r939, %r943};
	bra.uni 	$L__BB0_565;

$L__BB0_561:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r935, %temp}, %fd400;
	}
	and.b32  	%r936, %r54, 2147483647;
	setp.ne.s32 	%p977, %r936, 2146435072;
	setp.ne.s32 	%p978, %r935, 0;
	or.pred  	%p979, %p977, %p978;
	@%p979 bra 	$L__BB0_565;

	setp.ne.s32 	%p980, %r7, 1071644672;
	and.pred  	%p981, %p980, %p30;
	selp.b32 	%r937, %r9, %r8, %p981;
	mov.u32 	%r938, 0;
	mov.b64 	%fd3694, {%r938, %r937};

$L__BB0_565:
	selp.f64 	%fd2138, 0d3FF0000000000000, %fd3694, %p879;
	sub.f64 	%fd2139, %fd453, %fd2138;
	ld.global.f32 	%f286, [%rd14];
	cvt.rn.f32.f64 	%f287, %fd454;
	sub.f32 	%f288, %f286, %f287;
	cvt.f64.f32 	%fd2140, %f288;
	cvt.rn.f32.f64 	%f289, %fd411;
	cvt.f64.f32 	%fd2141, %f289;
	mul.f64 	%fd2142, %fd2141, 0d3FE0000000000000;
	sub.f64 	%fd2143, %fd2140, %fd2142;
	mul.f64 	%fd2144, %fd2143, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f290, %fd2144;
	cvt.f64.f32 	%fd2145, %f290;
	add.f64 	%fd2146, %fd2139, %fd2145;
	add.f64 	%fd463, %fd2142, %fd2146;
	ld.global.f32 	%f42, [%rd23];
	cvt.f64.f32 	%fd464, %f42;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd464;
	}
	abs.f64 	%fd465, %fd464;
	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd465;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3697, [retval0+0];
	} // callseq 33
	setp.lt.s32 	%p986, %r60, 0;
	and.pred  	%p34, %p986, %p121;
	not.pred 	%p988, %p34;
	@%p988 bra 	$L__BB0_567;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r944}, %fd3697;
	}
	xor.b32  	%r945, %r944, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r946, %temp}, %fd3697;
	}
	mov.b64 	%fd3697, {%r946, %r945};

$L__BB0_567:
	setp.eq.f32 	%p989, %f42, 0f00000000;
	@%p989 bra 	$L__BB0_571;
	bra.uni 	$L__BB0_568;

$L__BB0_571:
	setp.lt.s32 	%p992, %r5, 0;
	mov.u32 	%r947, 0;
	selp.b32 	%r948, %r60, 0, %p121;
	or.b32  	%r949, %r948, 2146435072;
	selp.b32 	%r950, %r949, %r948, %p992;
	mov.b64 	%fd3697, {%r947, %r950};
	bra.uni 	$L__BB0_572;

$L__BB0_568:
	setp.gt.s32 	%p990, %r60, -1;
	@%p990 bra 	$L__BB0_572;

	mov.f64 	%fd2147, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2148, %fd2147;
	setp.eq.f64 	%p991, %fd2148, 0d4000000000000000;
	@%p991 bra 	$L__BB0_572;

	mov.f64 	%fd3697, 0dFFF8000000000000;

$L__BB0_572:
	add.f64 	%fd2150, %fd464, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r951}, %fd2150;
	}
	and.b32  	%r952, %r951, 2146435072;
	setp.ne.s32 	%p994, %r952, 2146435072;
	@%p994 bra 	$L__BB0_579;

	setp.gtu.f64 	%p995, %fd465, 0d7FF0000000000000;
	@%p995 bra 	$L__BB0_578;
	bra.uni 	$L__BB0_574;

$L__BB0_578:
	mov.f64 	%fd2152, 0d4000000000000000;
	add.rn.f64 	%fd3697, %fd464, %fd2152;
	bra.uni 	$L__BB0_579;

$L__BB0_574:
	setp.eq.s32 	%p996, %r7, 2146435072;
	mov.f64 	%fd2151, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r953, %temp}, %fd2151;
	}
	setp.eq.s32 	%p997, %r953, 0;
	and.pred  	%p998, %p996, %p997;
	@%p998 bra 	$L__BB0_577;
	bra.uni 	$L__BB0_575;

$L__BB0_577:
	setp.lt.s32 	%p1004, %r5, 0;
	mov.u32 	%r958, 0;
	setp.gt.f64 	%p1005, %fd465, 0d3FF0000000000000;
	selp.b32 	%r959, 2146435072, 0, %p1005;
	xor.b32  	%r960, %r959, 2146435072;
	selp.b32 	%r961, %r960, %r959, %p1004;
	setp.eq.f32 	%p1006, %f42, 0fBF800000;
	selp.b32 	%r962, 1072693248, %r961, %p1006;
	mov.b64 	%fd3697, {%r958, %r962};
	bra.uni 	$L__BB0_579;

$L__BB0_575:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r954, %temp}, %fd464;
	}
	and.b32  	%r955, %r60, 2147483647;
	setp.ne.s32 	%p999, %r955, 2146435072;
	setp.ne.s32 	%p1000, %r954, 0;
	or.pred  	%p1001, %p999, %p1000;
	@%p1001 bra 	$L__BB0_579;

	setp.ne.s32 	%p1002, %r7, 1071644672;
	and.pred  	%p1003, %p1002, %p34;
	selp.b32 	%r956, %r9, %r8, %p1003;
	mov.u32 	%r957, 0;
	mov.b64 	%fd3697, {%r957, %r956};

$L__BB0_579:
	setp.eq.f32 	%p1007, %f42, 0f3F800000;
	selp.f64 	%fd475, 0d3FF0000000000000, %fd3697, %p1007;
	ld.global.f32 	%f43, [%rd26];
	cvt.f64.f32 	%fd476, %f43;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd476;
	}
	abs.f64 	%fd477, %fd476;
	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd477;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3700, [retval0+0];
	} // callseq 34
	setp.lt.s32 	%p1008, %r61, 0;
	and.pred  	%p35, %p1008, %p121;
	not.pred 	%p1010, %p35;
	@%p1010 bra 	$L__BB0_581;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r963}, %fd3700;
	}
	xor.b32  	%r964, %r963, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r965, %temp}, %fd3700;
	}
	mov.b64 	%fd3700, {%r965, %r964};

$L__BB0_581:
	setp.eq.f32 	%p1011, %f43, 0f00000000;
	@%p1011 bra 	$L__BB0_585;
	bra.uni 	$L__BB0_582;

$L__BB0_585:
	setp.lt.s32 	%p1014, %r5, 0;
	mov.u32 	%r966, 0;
	selp.b32 	%r967, %r61, 0, %p121;
	or.b32  	%r968, %r967, 2146435072;
	selp.b32 	%r969, %r968, %r967, %p1014;
	mov.b64 	%fd3700, {%r966, %r969};
	bra.uni 	$L__BB0_586;

$L__BB0_582:
	setp.gt.s32 	%p1012, %r61, -1;
	@%p1012 bra 	$L__BB0_586;

	mov.f64 	%fd2153, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2154, %fd2153;
	setp.eq.f64 	%p1013, %fd2154, 0d4000000000000000;
	@%p1013 bra 	$L__BB0_586;

	mov.f64 	%fd3700, 0dFFF8000000000000;

$L__BB0_586:
	add.f64 	%fd2156, %fd476, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r970}, %fd2156;
	}
	and.b32  	%r971, %r970, 2146435072;
	setp.ne.s32 	%p1016, %r971, 2146435072;
	@%p1016 bra 	$L__BB0_593;

	setp.gtu.f64 	%p1017, %fd477, 0d7FF0000000000000;
	@%p1017 bra 	$L__BB0_592;
	bra.uni 	$L__BB0_588;

$L__BB0_592:
	mov.f64 	%fd2158, 0d4000000000000000;
	add.rn.f64 	%fd3700, %fd476, %fd2158;
	bra.uni 	$L__BB0_593;

$L__BB0_588:
	setp.eq.s32 	%p1018, %r7, 2146435072;
	mov.f64 	%fd2157, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r972, %temp}, %fd2157;
	}
	setp.eq.s32 	%p1019, %r972, 0;
	and.pred  	%p1020, %p1018, %p1019;
	@%p1020 bra 	$L__BB0_591;
	bra.uni 	$L__BB0_589;

$L__BB0_591:
	setp.lt.s32 	%p1026, %r5, 0;
	mov.u32 	%r977, 0;
	setp.gt.f64 	%p1027, %fd477, 0d3FF0000000000000;
	selp.b32 	%r978, 2146435072, 0, %p1027;
	xor.b32  	%r979, %r978, 2146435072;
	selp.b32 	%r980, %r979, %r978, %p1026;
	setp.eq.f32 	%p1028, %f43, 0fBF800000;
	selp.b32 	%r981, 1072693248, %r980, %p1028;
	mov.b64 	%fd3700, {%r977, %r981};
	bra.uni 	$L__BB0_593;

$L__BB0_589:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r973, %temp}, %fd476;
	}
	and.b32  	%r974, %r61, 2147483647;
	setp.ne.s32 	%p1021, %r974, 2146435072;
	setp.ne.s32 	%p1022, %r973, 0;
	or.pred  	%p1023, %p1021, %p1022;
	@%p1023 bra 	$L__BB0_593;

	setp.ne.s32 	%p1024, %r7, 1071644672;
	and.pred  	%p1025, %p1024, %p35;
	selp.b32 	%r975, %r9, %r8, %p1025;
	mov.u32 	%r976, 0;
	mov.b64 	%fd3700, {%r976, %r975};

$L__BB0_593:
	setp.eq.f32 	%p1029, %f43, 0f3F800000;
	selp.f64 	%fd2159, 0d3FF0000000000000, %fd3700, %p1029;
	add.f64 	%fd487, %fd475, %fd2159;
	ld.global.f32 	%f44, [%rd24];
	cvt.f64.f32 	%fd488, %f44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd488;
	}
	abs.f64 	%fd489, %fd488;
	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd489;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3718, [retval0+0];
	} // callseq 35
	setp.lt.s32 	%p1030, %r62, 0;
	and.pred  	%p36, %p1030, %p121;
	not.pred 	%p1032, %p36;
	mov.f64 	%fd3703, %fd3718;
	@%p1032 bra 	$L__BB0_595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r982}, %fd3718;
	}
	xor.b32  	%r983, %r982, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r984, %temp}, %fd3718;
	}
	mov.b64 	%fd3703, {%r984, %r983};

$L__BB0_595:
	setp.eq.f32 	%p1033, %f44, 0f00000000;
	@%p1033 bra 	$L__BB0_599;
	bra.uni 	$L__BB0_596;

$L__BB0_599:
	setp.lt.s32 	%p1036, %r5, 0;
	mov.u32 	%r985, 0;
	selp.b32 	%r986, %r62, 0, %p121;
	or.b32  	%r987, %r986, 2146435072;
	selp.b32 	%r988, %r987, %r986, %p1036;
	mov.b64 	%fd3703, {%r985, %r988};
	bra.uni 	$L__BB0_600;

$L__BB0_596:
	setp.gt.s32 	%p1034, %r62, -1;
	@%p1034 bra 	$L__BB0_600;

	mov.f64 	%fd2160, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2161, %fd2160;
	setp.eq.f64 	%p1035, %fd2161, 0d4000000000000000;
	@%p1035 bra 	$L__BB0_600;

	mov.f64 	%fd3703, 0dFFF8000000000000;

$L__BB0_600:
	add.f64 	%fd2163, %fd488, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r989}, %fd2163;
	}
	and.b32  	%r63, %r989, 2146435072;
	setp.ne.s32 	%p1038, %r63, 2146435072;
	@%p1038 bra 	$L__BB0_607;

	setp.gtu.f64 	%p1039, %fd489, 0d7FF0000000000000;
	@%p1039 bra 	$L__BB0_606;
	bra.uni 	$L__BB0_602;

$L__BB0_606:
	mov.f64 	%fd2165, 0d4000000000000000;
	add.rn.f64 	%fd3703, %fd488, %fd2165;
	bra.uni 	$L__BB0_607;

$L__BB0_602:
	setp.eq.s32 	%p1040, %r7, 2146435072;
	mov.f64 	%fd2164, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r990, %temp}, %fd2164;
	}
	setp.eq.s32 	%p1041, %r990, 0;
	and.pred  	%p1042, %p1040, %p1041;
	@%p1042 bra 	$L__BB0_605;
	bra.uni 	$L__BB0_603;

$L__BB0_605:
	setp.lt.s32 	%p1048, %r5, 0;
	mov.u32 	%r995, 0;
	setp.gt.f64 	%p1049, %fd489, 0d3FF0000000000000;
	selp.b32 	%r996, 2146435072, 0, %p1049;
	xor.b32  	%r997, %r996, 2146435072;
	selp.b32 	%r998, %r997, %r996, %p1048;
	setp.eq.f32 	%p1050, %f44, 0fBF800000;
	selp.b32 	%r999, 1072693248, %r998, %p1050;
	mov.b64 	%fd3703, {%r995, %r999};
	bra.uni 	$L__BB0_607;

$L__BB0_603:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r991, %temp}, %fd488;
	}
	and.b32  	%r992, %r62, 2147483647;
	setp.ne.s32 	%p1043, %r992, 2146435072;
	setp.ne.s32 	%p1044, %r991, 0;
	or.pred  	%p1045, %p1043, %p1044;
	@%p1045 bra 	$L__BB0_607;

	setp.ne.s32 	%p1046, %r7, 1071644672;
	and.pred  	%p1047, %p1046, %p36;
	selp.b32 	%r993, %r9, %r8, %p1047;
	mov.u32 	%r994, 0;
	mov.b64 	%fd3703, {%r994, %r993};

$L__BB0_607:
	setp.eq.f32 	%p1051, %f44, 0f3F800000;
	selp.f64 	%fd2166, 0d3FF0000000000000, %fd3703, %p1051;
	add.f64 	%fd499, %fd487, %fd2166;
	ld.global.f32 	%f45, [%rd22];
	ld.global.f32 	%f46, [%rd123];
	cvt.f64.f32 	%fd500, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd500;
	}
	abs.f64 	%fd501, %fd500;
	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd501;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3706, [retval0+0];
	} // callseq 36
	setp.lt.s32 	%p1052, %r64, 0;
	and.pred  	%p37, %p1052, %p121;
	not.pred 	%p1054, %p37;
	@%p1054 bra 	$L__BB0_609;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1001}, %fd3706;
	}
	xor.b32  	%r1002, %r1001, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1003, %temp}, %fd3706;
	}
	mov.b64 	%fd3706, {%r1003, %r1002};

$L__BB0_609:
	setp.eq.f32 	%p1055, %f46, 0f00000000;
	@%p1055 bra 	$L__BB0_613;
	bra.uni 	$L__BB0_610;

$L__BB0_613:
	setp.lt.s32 	%p1058, %r5, 0;
	mov.u32 	%r1004, 0;
	selp.b32 	%r1005, %r64, 0, %p121;
	or.b32  	%r1006, %r1005, 2146435072;
	selp.b32 	%r1007, %r1006, %r1005, %p1058;
	mov.b64 	%fd3706, {%r1004, %r1007};
	bra.uni 	$L__BB0_614;

$L__BB0_610:
	setp.gt.s32 	%p1056, %r64, -1;
	@%p1056 bra 	$L__BB0_614;

	mov.f64 	%fd2167, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2168, %fd2167;
	setp.eq.f64 	%p1057, %fd2168, 0d4000000000000000;
	@%p1057 bra 	$L__BB0_614;

	mov.f64 	%fd3706, 0dFFF8000000000000;

$L__BB0_614:
	add.f64 	%fd2170, %fd500, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1008}, %fd2170;
	}
	and.b32  	%r1009, %r1008, 2146435072;
	setp.ne.s32 	%p1060, %r1009, 2146435072;
	@%p1060 bra 	$L__BB0_621;

	setp.gtu.f64 	%p1061, %fd501, 0d7FF0000000000000;
	@%p1061 bra 	$L__BB0_620;
	bra.uni 	$L__BB0_616;

$L__BB0_620:
	mov.f64 	%fd2172, 0d4000000000000000;
	add.rn.f64 	%fd3706, %fd500, %fd2172;
	bra.uni 	$L__BB0_621;

$L__BB0_616:
	setp.eq.s32 	%p1062, %r7, 2146435072;
	mov.f64 	%fd2171, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1010, %temp}, %fd2171;
	}
	setp.eq.s32 	%p1063, %r1010, 0;
	and.pred  	%p1064, %p1062, %p1063;
	@%p1064 bra 	$L__BB0_619;
	bra.uni 	$L__BB0_617;

$L__BB0_619:
	setp.lt.s32 	%p1070, %r5, 0;
	mov.u32 	%r1015, 0;
	setp.gt.f64 	%p1071, %fd501, 0d3FF0000000000000;
	selp.b32 	%r1016, 2146435072, 0, %p1071;
	xor.b32  	%r1017, %r1016, 2146435072;
	selp.b32 	%r1018, %r1017, %r1016, %p1070;
	setp.eq.f32 	%p1072, %f46, 0fBF800000;
	selp.b32 	%r1019, 1072693248, %r1018, %p1072;
	mov.b64 	%fd3706, {%r1015, %r1019};
	bra.uni 	$L__BB0_621;

$L__BB0_617:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1011, %temp}, %fd500;
	}
	and.b32  	%r1012, %r64, 2147483647;
	setp.ne.s32 	%p1065, %r1012, 2146435072;
	setp.ne.s32 	%p1066, %r1011, 0;
	or.pred  	%p1067, %p1065, %p1066;
	@%p1067 bra 	$L__BB0_621;

	setp.ne.s32 	%p1068, %r7, 1071644672;
	and.pred  	%p1069, %p1068, %p37;
	selp.b32 	%r1013, %r9, %r8, %p1069;
	mov.u32 	%r1014, 0;
	mov.b64 	%fd3706, {%r1014, %r1013};

$L__BB0_621:
	cvt.f64.f32 	%fd2173, %f45;
	rcp.rn.f64 	%fd511, %fd2173;
	setp.eq.f32 	%p1073, %f46, 0f3F800000;
	selp.f64 	%fd512, 0d3FF0000000000000, %fd3706, %p1073;
	ld.global.f32 	%f47, [%rd25];
	cvt.f64.f32 	%fd513, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd513;
	}
	abs.f64 	%fd514, %fd513;
	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd514;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3709, [retval0+0];
	} // callseq 37
	setp.lt.s32 	%p1074, %r65, 0;
	and.pred  	%p38, %p1074, %p121;
	not.pred 	%p1076, %p38;
	@%p1076 bra 	$L__BB0_623;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1020}, %fd3709;
	}
	xor.b32  	%r1021, %r1020, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1022, %temp}, %fd3709;
	}
	mov.b64 	%fd3709, {%r1022, %r1021};

$L__BB0_623:
	setp.eq.f32 	%p1077, %f47, 0f00000000;
	@%p1077 bra 	$L__BB0_627;
	bra.uni 	$L__BB0_624;

$L__BB0_627:
	setp.lt.s32 	%p1080, %r5, 0;
	mov.u32 	%r1023, 0;
	selp.b32 	%r1024, %r65, 0, %p121;
	or.b32  	%r1025, %r1024, 2146435072;
	selp.b32 	%r1026, %r1025, %r1024, %p1080;
	mov.b64 	%fd3709, {%r1023, %r1026};
	bra.uni 	$L__BB0_628;

$L__BB0_624:
	setp.gt.s32 	%p1078, %r65, -1;
	@%p1078 bra 	$L__BB0_628;

	mov.f64 	%fd2174, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2175, %fd2174;
	setp.eq.f64 	%p1079, %fd2175, 0d4000000000000000;
	@%p1079 bra 	$L__BB0_628;

	mov.f64 	%fd3709, 0dFFF8000000000000;

$L__BB0_628:
	add.f64 	%fd2177, %fd513, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1027}, %fd2177;
	}
	and.b32  	%r1028, %r1027, 2146435072;
	setp.ne.s32 	%p1082, %r1028, 2146435072;
	@%p1082 bra 	$L__BB0_635;

	setp.gtu.f64 	%p1083, %fd514, 0d7FF0000000000000;
	@%p1083 bra 	$L__BB0_634;
	bra.uni 	$L__BB0_630;

$L__BB0_634:
	mov.f64 	%fd2179, 0d4000000000000000;
	add.rn.f64 	%fd3709, %fd513, %fd2179;
	bra.uni 	$L__BB0_635;

$L__BB0_630:
	setp.eq.s32 	%p1084, %r7, 2146435072;
	mov.f64 	%fd2178, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1029, %temp}, %fd2178;
	}
	setp.eq.s32 	%p1085, %r1029, 0;
	and.pred  	%p1086, %p1084, %p1085;
	@%p1086 bra 	$L__BB0_633;
	bra.uni 	$L__BB0_631;

$L__BB0_633:
	setp.lt.s32 	%p1092, %r5, 0;
	mov.u32 	%r1034, 0;
	setp.gt.f64 	%p1093, %fd514, 0d3FF0000000000000;
	selp.b32 	%r1035, 2146435072, 0, %p1093;
	xor.b32  	%r1036, %r1035, 2146435072;
	selp.b32 	%r1037, %r1036, %r1035, %p1092;
	setp.eq.f32 	%p1094, %f47, 0fBF800000;
	selp.b32 	%r1038, 1072693248, %r1037, %p1094;
	mov.b64 	%fd3709, {%r1034, %r1038};
	bra.uni 	$L__BB0_635;

$L__BB0_631:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1030, %temp}, %fd513;
	}
	and.b32  	%r1031, %r65, 2147483647;
	setp.ne.s32 	%p1087, %r1031, 2146435072;
	setp.ne.s32 	%p1088, %r1030, 0;
	or.pred  	%p1089, %p1087, %p1088;
	@%p1089 bra 	$L__BB0_635;

	setp.ne.s32 	%p1090, %r7, 1071644672;
	and.pred  	%p1091, %p1090, %p38;
	selp.b32 	%r1032, %r9, %r8, %p1091;
	mov.u32 	%r1033, 0;
	mov.b64 	%fd3709, {%r1033, %r1032};

$L__BB0_635:
	setp.eq.f32 	%p1095, %f47, 0f3F800000;
	selp.f64 	%fd2180, 0d3FF0000000000000, %fd3709, %p1095;
	add.f64 	%fd524, %fd512, %fd2180;
	ld.global.f32 	%f48, [%rd9];
	cvt.f64.f32 	%fd525, %f48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd525;
	}
	abs.f64 	%fd526, %fd525;
	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd526;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3715, [retval0+0];
	} // callseq 38
	setp.lt.s32 	%p1096, %r66, 0;
	and.pred  	%p39, %p1096, %p121;
	not.pred 	%p1098, %p39;
	mov.f64 	%fd3712, %fd3715;
	@%p1098 bra 	$L__BB0_637;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1039}, %fd3715;
	}
	xor.b32  	%r1040, %r1039, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1041, %temp}, %fd3715;
	}
	mov.b64 	%fd3712, {%r1041, %r1040};

$L__BB0_637:
	setp.eq.f32 	%p1099, %f48, 0f00000000;
	@%p1099 bra 	$L__BB0_641;
	bra.uni 	$L__BB0_638;

$L__BB0_641:
	setp.lt.s32 	%p1102, %r5, 0;
	mov.u32 	%r1042, 0;
	selp.b32 	%r1043, %r66, 0, %p121;
	or.b32  	%r1044, %r1043, 2146435072;
	selp.b32 	%r1045, %r1044, %r1043, %p1102;
	mov.b64 	%fd3712, {%r1042, %r1045};
	bra.uni 	$L__BB0_642;

$L__BB0_638:
	setp.gt.s32 	%p1100, %r66, -1;
	@%p1100 bra 	$L__BB0_642;

	mov.f64 	%fd2181, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2182, %fd2181;
	setp.eq.f64 	%p1101, %fd2182, 0d4000000000000000;
	@%p1101 bra 	$L__BB0_642;

	mov.f64 	%fd3712, 0dFFF8000000000000;

$L__BB0_642:
	add.f64 	%fd2184, %fd525, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1046}, %fd2184;
	}
	and.b32  	%r67, %r1046, 2146435072;
	setp.ne.s32 	%p1104, %r67, 2146435072;
	@%p1104 bra 	$L__BB0_649;

	setp.gtu.f64 	%p1105, %fd526, 0d7FF0000000000000;
	@%p1105 bra 	$L__BB0_648;
	bra.uni 	$L__BB0_644;

$L__BB0_648:
	mov.f64 	%fd2186, 0d4000000000000000;
	add.rn.f64 	%fd3712, %fd525, %fd2186;
	bra.uni 	$L__BB0_649;

$L__BB0_644:
	setp.eq.s32 	%p1106, %r7, 2146435072;
	mov.f64 	%fd2185, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1047, %temp}, %fd2185;
	}
	setp.eq.s32 	%p1107, %r1047, 0;
	and.pred  	%p1108, %p1106, %p1107;
	@%p1108 bra 	$L__BB0_647;
	bra.uni 	$L__BB0_645;

$L__BB0_647:
	setp.lt.s32 	%p1114, %r5, 0;
	mov.u32 	%r1052, 0;
	setp.gt.f64 	%p1115, %fd526, 0d3FF0000000000000;
	selp.b32 	%r1053, 2146435072, 0, %p1115;
	xor.b32  	%r1054, %r1053, 2146435072;
	selp.b32 	%r1055, %r1054, %r1053, %p1114;
	setp.eq.f32 	%p1116, %f48, 0fBF800000;
	selp.b32 	%r1056, 1072693248, %r1055, %p1116;
	mov.b64 	%fd3712, {%r1052, %r1056};
	bra.uni 	$L__BB0_649;

$L__BB0_645:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1048, %temp}, %fd525;
	}
	and.b32  	%r1049, %r66, 2147483647;
	setp.ne.s32 	%p1109, %r1049, 2146435072;
	setp.ne.s32 	%p1110, %r1048, 0;
	or.pred  	%p1111, %p1109, %p1110;
	@%p1111 bra 	$L__BB0_649;

	setp.ne.s32 	%p1112, %r7, 1071644672;
	and.pred  	%p1113, %p1112, %p39;
	selp.b32 	%r1050, %r9, %r8, %p1113;
	mov.u32 	%r1051, 0;
	mov.b64 	%fd3712, {%r1051, %r1050};

$L__BB0_649:
	setp.eq.f32 	%p1117, %f48, 0f3F800000;
	selp.f64 	%fd2187, 0d3FF0000000000000, %fd3712, %p1117;
	add.f64 	%fd536, %fd524, %fd2187;
	@%p1098 bra 	$L__BB0_651;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1057}, %fd3715;
	}
	xor.b32  	%r1058, %r1057, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1059, %temp}, %fd3715;
	}
	mov.b64 	%fd3715, {%r1059, %r1058};

$L__BB0_651:
	@%p1099 bra 	$L__BB0_655;
	bra.uni 	$L__BB0_652;

$L__BB0_655:
	setp.lt.s32 	%p1122, %r5, 0;
	mov.u32 	%r1060, 0;
	selp.b32 	%r1061, %r66, 0, %p121;
	or.b32  	%r1062, %r1061, 2146435072;
	selp.b32 	%r1063, %r1062, %r1061, %p1122;
	mov.b64 	%fd3715, {%r1060, %r1063};
	bra.uni 	$L__BB0_656;

$L__BB0_652:
	setp.gt.s32 	%p1120, %r66, -1;
	@%p1120 bra 	$L__BB0_656;

	mov.f64 	%fd2188, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2189, %fd2188;
	setp.eq.f64 	%p1121, %fd2189, 0d4000000000000000;
	@%p1121 bra 	$L__BB0_656;

	mov.f64 	%fd3715, 0dFFF8000000000000;

$L__BB0_656:
	@%p1104 bra 	$L__BB0_663;

	setp.gtu.f64 	%p1125, %fd526, 0d7FF0000000000000;
	@%p1125 bra 	$L__BB0_662;
	bra.uni 	$L__BB0_658;

$L__BB0_662:
	mov.f64 	%fd2192, 0d4000000000000000;
	add.rn.f64 	%fd3715, %fd525, %fd2192;
	bra.uni 	$L__BB0_663;

$L__BB0_658:
	setp.eq.s32 	%p1126, %r7, 2146435072;
	mov.f64 	%fd2191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1064, %temp}, %fd2191;
	}
	setp.eq.s32 	%p1127, %r1064, 0;
	and.pred  	%p1128, %p1126, %p1127;
	@%p1128 bra 	$L__BB0_661;
	bra.uni 	$L__BB0_659;

$L__BB0_661:
	setp.lt.s32 	%p1134, %r5, 0;
	mov.u32 	%r1069, 0;
	setp.gt.f64 	%p1135, %fd526, 0d3FF0000000000000;
	selp.b32 	%r1070, 2146435072, 0, %p1135;
	xor.b32  	%r1071, %r1070, 2146435072;
	selp.b32 	%r1072, %r1071, %r1070, %p1134;
	setp.eq.f32 	%p1136, %f48, 0fBF800000;
	selp.b32 	%r1073, 1072693248, %r1072, %p1136;
	mov.b64 	%fd3715, {%r1069, %r1073};
	bra.uni 	$L__BB0_663;

$L__BB0_659:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1065, %temp}, %fd525;
	}
	and.b32  	%r1066, %r66, 2147483647;
	setp.ne.s32 	%p1129, %r1066, 2146435072;
	setp.ne.s32 	%p1130, %r1065, 0;
	or.pred  	%p1131, %p1129, %p1130;
	@%p1131 bra 	$L__BB0_663;

	setp.ne.s32 	%p1132, %r7, 1071644672;
	and.pred  	%p1133, %p1132, %p39;
	selp.b32 	%r1067, %r9, %r8, %p1133;
	mov.u32 	%r1068, 0;
	mov.b64 	%fd3715, {%r1068, %r1067};

$L__BB0_663:
	selp.f64 	%fd2193, 0d3FF0000000000000, %fd3715, %p1117;
	mul.f64 	%fd545, %fd511, %fd2193;
	mul.f64 	%fd546, %fd511, %fd536;
	@%p1032 bra 	$L__BB0_665;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1074}, %fd3718;
	}
	xor.b32  	%r1075, %r1074, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1076, %temp}, %fd3718;
	}
	mov.b64 	%fd3718, {%r1076, %r1075};

$L__BB0_665:
	@%p1033 bra 	$L__BB0_669;
	bra.uni 	$L__BB0_666;

$L__BB0_669:
	setp.lt.s32 	%p1142, %r5, 0;
	mov.u32 	%r1077, 0;
	selp.b32 	%r1078, %r62, 0, %p121;
	or.b32  	%r1079, %r1078, 2146435072;
	selp.b32 	%r1080, %r1079, %r1078, %p1142;
	mov.b64 	%fd3718, {%r1077, %r1080};
	bra.uni 	$L__BB0_670;

$L__BB0_666:
	setp.gt.s32 	%p1140, %r62, -1;
	@%p1140 bra 	$L__BB0_670;

	mov.f64 	%fd2194, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2195, %fd2194;
	setp.eq.f64 	%p1141, %fd2195, 0d4000000000000000;
	@%p1141 bra 	$L__BB0_670;

	mov.f64 	%fd3718, 0dFFF8000000000000;

$L__BB0_670:
	@%p1038 bra 	$L__BB0_677;

	setp.gtu.f64 	%p1145, %fd489, 0d7FF0000000000000;
	@%p1145 bra 	$L__BB0_676;
	bra.uni 	$L__BB0_672;

$L__BB0_676:
	mov.f64 	%fd2198, 0d4000000000000000;
	add.rn.f64 	%fd3718, %fd488, %fd2198;
	bra.uni 	$L__BB0_677;

$L__BB0_672:
	setp.eq.s32 	%p1146, %r7, 2146435072;
	mov.f64 	%fd2197, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1081, %temp}, %fd2197;
	}
	setp.eq.s32 	%p1147, %r1081, 0;
	and.pred  	%p1148, %p1146, %p1147;
	@%p1148 bra 	$L__BB0_675;
	bra.uni 	$L__BB0_673;

$L__BB0_675:
	setp.lt.s32 	%p1154, %r5, 0;
	mov.u32 	%r1086, 0;
	setp.gt.f64 	%p1155, %fd489, 0d3FF0000000000000;
	selp.b32 	%r1087, 2146435072, 0, %p1155;
	xor.b32  	%r1088, %r1087, 2146435072;
	selp.b32 	%r1089, %r1088, %r1087, %p1154;
	setp.eq.f32 	%p1156, %f44, 0fBF800000;
	selp.b32 	%r1090, 1072693248, %r1089, %p1156;
	mov.b64 	%fd3718, {%r1086, %r1090};
	bra.uni 	$L__BB0_677;

$L__BB0_673:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1082, %temp}, %fd488;
	}
	and.b32  	%r1083, %r62, 2147483647;
	setp.ne.s32 	%p1149, %r1083, 2146435072;
	setp.ne.s32 	%p1150, %r1082, 0;
	or.pred  	%p1151, %p1149, %p1150;
	@%p1151 bra 	$L__BB0_677;

	setp.ne.s32 	%p1152, %r7, 1071644672;
	and.pred  	%p1153, %p1152, %p36;
	selp.b32 	%r1084, %r9, %r8, %p1153;
	mov.u32 	%r1085, 0;
	mov.b64 	%fd3718, {%r1085, %r1084};

$L__BB0_677:
	ld.param.u64 	%rd310, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_22];
	ld.param.u64 	%rd309, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_21];
	ld.param.u64 	%rd308, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_20];
	ld.param.u64 	%rd307, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_19];
	cvta.to.global.u64 	%rd306, %rd293;
	selp.f64 	%fd2199, 0d3FF0000000000000, %fd3718, %p1051;
	sub.f64 	%fd2200, %fd545, %fd2199;
	add.s64 	%rd28, %rd306, %rd97;
	ld.global.f32 	%f291, [%rd28];
	cvt.rn.f32.f64 	%f292, %fd546;
	sub.f32 	%f293, %f291, %f292;
	cvt.f64.f32 	%fd2201, %f293;
	cvt.rn.f32.f64 	%f294, %fd499;
	cvt.f64.f32 	%fd2202, %f294;
	mul.f64 	%fd2203, %fd2202, 0d3FE0000000000000;
	sub.f64 	%fd2204, %fd2201, %fd2203;
	mul.f64 	%fd2205, %fd2204, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f295, %fd2205;
	cvt.f64.f32 	%fd2206, %f295;
	add.f64 	%fd2207, %fd2200, %fd2206;
	add.f64 	%fd2208, %fd2203, %fd2207;
	cvt.rn.f32.f64 	%f296, %fd2208;
	cvt.rn.f32.f64 	%f297, %fd463;
	sub.f32 	%f298, %f297, %f296;
	mul.f32 	%f299, %f5, %f298;
	sub.f32 	%f300, %f41, %f299;
	cvta.to.global.u64 	%rd139, %rd307;
	add.s64 	%rd29, %rd139, %rd101;
	st.global.f32 	[%rd29], %f300;
	ld.global.f32 	%f301, [%rd11];
	sub.f32 	%f302, %f301, %f2;
	ld.global.f32 	%f303, [%rd2];
	cvt.f64.f32 	%fd2209, %f303;
	rcp.rn.f64 	%fd2210, %fd2209;
	ld.global.f32 	%f304, [%rd12];
	ld.global.f32 	%f305, [%rd3];
	mul.f32 	%f306, %f305, %f304;
	ld.global.f32 	%f307, [%rd6];
	mul.f32 	%f308, %f301, %f307;
	sub.f32 	%f309, %f306, %f308;
	cvt.f64.f32 	%fd2211, %f309;
	mul.f64 	%fd2212, %fd2210, %fd2211;
	cvt.rn.f32.f64 	%f310, %fd2212;
	ld.global.f32 	%f311, [%rd2+-4];
	cvt.f64.f32 	%fd2213, %f311;
	rcp.rn.f64 	%fd2214, %fd2213;
	ld.global.f32 	%f312, [%rd12+-4];
	ld.global.f32 	%f313, [%rd3+-4];
	mul.f32 	%f314, %f313, %f312;
	ld.global.f32 	%f315, [%rd6+-4];
	ld.global.f32 	%f316, [%rd11+-4];
	mul.f32 	%f317, %f316, %f315;
	sub.f32 	%f318, %f314, %f317;
	cvt.f64.f32 	%fd2215, %f318;
	mul.f64 	%fd2216, %fd2214, %fd2215;
	cvt.rn.f32.f64 	%f319, %fd2216;
	sub.f32 	%f320, %f310, %f319;
	mul.f32 	%f321, %f3, %f320;
	sub.f32 	%f322, %f302, %f321;
	ld.global.f32 	%f323, [%rd13];
	mul.f32 	%f324, %f305, %f323;
	ld.global.f32 	%f325, [%rd7];
	mul.f32 	%f326, %f301, %f325;
	sub.f32 	%f327, %f324, %f326;
	cvt.f64.f32 	%fd2217, %f327;
	mul.f64 	%fd2218, %fd2210, %fd2217;
	cvt.rn.f32.f64 	%f328, %fd2218;
	ld.global.f32 	%f329, [%rd22];
	cvt.f64.f32 	%fd2219, %f329;
	rcp.rn.f64 	%fd2220, %fd2219;
	ld.global.f32 	%f330, [%rd24];
	ld.global.f32 	%f331, [%rd123];
	mul.f32 	%f332, %f331, %f330;
	ld.global.f32 	%f333, [%rd9];
	ld.global.f32 	%f334, [%rd23];
	mul.f32 	%f335, %f334, %f333;
	sub.f32 	%f336, %f332, %f335;
	cvt.f64.f32 	%fd2221, %f336;
	mul.f64 	%fd2222, %fd2220, %fd2221;
	cvt.rn.f32.f64 	%f337, %fd2222;
	sub.f32 	%f338, %f328, %f337;
	mul.f32 	%f339, %f5, %f338;
	sub.f32 	%f340, %f322, %f339;
	cvta.to.global.u64 	%rd143, %rd308;
	add.s64 	%rd30, %rd143, %rd101;
	st.global.f32 	[%rd30], %f340;
	ld.global.f32 	%f341, [%rd2];
	cvt.f64.f32 	%fd2223, %f341;
	rcp.rn.f64 	%fd2224, %fd2223;
	ld.global.f32 	%f342, [%rd11];
	ld.global.f32 	%f343, [%rd6];
	mul.f32 	%f344, %f343, %f342;
	ld.global.f32 	%f345, [%rd3];
	ld.global.f32 	%f346, [%rd12];
	mul.f32 	%f347, %f346, %f345;
	sub.f32 	%f348, %f344, %f347;
	cvt.f64.f32 	%fd2225, %f348;
	mul.f64 	%fd2226, %fd2224, %fd2225;
	cvt.rn.f32.f64 	%f349, %fd2226;
	ld.global.f32 	%f350, [%rd18];
	cvt.f64.f32 	%fd2227, %f350;
	rcp.rn.f64 	%fd2228, %fd2227;
	ld.global.f32 	%f351, [%rd15];
	ld.global.f32 	%f352, [%rd19];
	mul.f32 	%f353, %f352, %f351;
	ld.global.f32 	%f354, [%rd5];
	ld.global.f32 	%f355, [%rd16];
	mul.f32 	%f356, %f355, %f354;
	sub.f32 	%f357, %f353, %f356;
	cvt.f64.f32 	%fd2229, %f357;
	mul.f64 	%fd2230, %fd2228, %fd2229;
	cvt.rn.f32.f64 	%f358, %fd2230;
	sub.f32 	%f359, %f349, %f358;
	mul.f32 	%f360, %f1, %f359;
	sub.f32 	%f361, %f346, %f360;
	sub.f32 	%f362, %f361, %f4;
	ld.global.f32 	%f363, [%rd13];
	mul.f32 	%f364, %f343, %f363;
	ld.global.f32 	%f365, [%rd7];
	mul.f32 	%f366, %f346, %f365;
	sub.f32 	%f367, %f364, %f366;
	cvt.f64.f32 	%fd2231, %f367;
	mul.f64 	%fd2232, %fd2224, %fd2231;
	cvt.rn.f32.f64 	%f368, %fd2232;
	ld.global.f32 	%f369, [%rd22];
	cvt.f64.f32 	%fd2233, %f369;
	rcp.rn.f64 	%fd2234, %fd2233;
	ld.global.f32 	%f370, [%rd24];
	ld.global.f32 	%f371, [%rd25];
	mul.f32 	%f372, %f371, %f370;
	ld.global.f32 	%f373, [%rd9];
	ld.global.f32 	%f374, [%rd26];
	mul.f32 	%f375, %f374, %f373;
	sub.f32 	%f376, %f372, %f375;
	cvt.f64.f32 	%fd2235, %f376;
	mul.f64 	%fd2236, %fd2234, %fd2235;
	cvt.rn.f32.f64 	%f377, %fd2236;
	sub.f32 	%f378, %f368, %f377;
	mul.f32 	%f379, %f5, %f378;
	sub.f32 	%f380, %f362, %f379;
	cvta.to.global.u64 	%rd144, %rd309;
	add.s64 	%rd31, %rd144, %rd101;
	st.global.f32 	[%rd31], %f380;
	ld.global.f32 	%f381, [%rd2];
	cvt.f64.f32 	%fd2237, %f381;
	rcp.rn.f64 	%fd2238, %fd2237;
	ld.global.f32 	%f382, [%rd11];
	ld.global.f32 	%f383, [%rd7];
	mul.f32 	%f384, %f383, %f382;
	ld.global.f32 	%f385, [%rd3];
	ld.global.f32 	%f386, [%rd13];
	mul.f32 	%f387, %f386, %f385;
	sub.f32 	%f388, %f384, %f387;
	cvt.f64.f32 	%fd2239, %f388;
	mul.f64 	%fd2240, %fd2238, %fd2239;
	cvt.rn.f32.f64 	%f389, %fd2240;
	ld.global.f32 	%f390, [%rd18];
	cvt.f64.f32 	%fd2241, %f390;
	rcp.rn.f64 	%fd2242, %fd2241;
	ld.global.f32 	%f391, [%rd15];
	ld.global.f32 	%f392, [%rd20];
	mul.f32 	%f393, %f392, %f391;
	ld.global.f32 	%f394, [%rd5];
	ld.global.f32 	%f395, [%rd17];
	mul.f32 	%f396, %f395, %f394;
	sub.f32 	%f397, %f393, %f396;
	cvt.f64.f32 	%fd2243, %f397;
	mul.f64 	%fd2244, %fd2242, %fd2243;
	cvt.rn.f32.f64 	%f398, %fd2244;
	sub.f32 	%f399, %f389, %f398;
	mul.f32 	%f400, %f1, %f399;
	sub.f32 	%f401, %f386, %f400;
	ld.global.f32 	%f402, [%rd12];
	mul.f32 	%f403, %f383, %f402;
	ld.global.f32 	%f404, [%rd6];
	mul.f32 	%f405, %f386, %f404;
	sub.f32 	%f406, %f403, %f405;
	cvt.f64.f32 	%fd2245, %f406;
	mul.f64 	%fd2246, %fd2238, %fd2245;
	cvt.rn.f32.f64 	%f407, %fd2246;
	ld.global.f32 	%f408, [%rd2+-4];
	cvt.f64.f32 	%fd2247, %f408;
	rcp.rn.f64 	%fd2248, %fd2247;
	ld.global.f32 	%f409, [%rd12+-4];
	ld.global.f32 	%f410, [%rd7+-4];
	mul.f32 	%f411, %f410, %f409;
	ld.global.f32 	%f412, [%rd6+-4];
	ld.global.f32 	%f413, [%rd13+-4];
	mul.f32 	%f414, %f413, %f412;
	sub.f32 	%f415, %f411, %f414;
	cvt.f64.f32 	%fd2249, %f415;
	mul.f64 	%fd2250, %fd2248, %fd2249;
	cvt.rn.f32.f64 	%f416, %fd2250;
	sub.f32 	%f417, %f407, %f416;
	mul.f32 	%f418, %f3, %f417;
	sub.f32 	%f419, %f401, %f418;
	sub.f32 	%f420, %f419, %f6;
	cvta.to.global.u64 	%rd145, %rd310;
	add.s64 	%rd32, %rd145, %rd101;
	st.global.f32 	[%rd32], %f420;
	ld.global.f32 	%f49, [%rd14];
	ld.global.f32 	%f50, [%rd11];
	cvt.f64.f32 	%fd555, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd555;
	}
	abs.f64 	%fd556, %fd555;
	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd556;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3793, [retval0+0];
	} // callseq 39
	setp.lt.s32 	%p1158, %r68, 0;
	and.pred  	%p40, %p1158, %p121;
	not.pred 	%p1160, %p40;
	mov.f64 	%fd3721, %fd3793;
	@%p1160 bra 	$L__BB0_679;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1092}, %fd3793;
	}
	xor.b32  	%r1093, %r1092, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1094, %temp}, %fd3793;
	}
	mov.b64 	%fd3721, {%r1094, %r1093};

$L__BB0_679:
	setp.eq.f32 	%p1161, %f50, 0f00000000;
	@%p1161 bra 	$L__BB0_683;
	bra.uni 	$L__BB0_680;

$L__BB0_683:
	setp.lt.s32 	%p1164, %r5, 0;
	mov.u32 	%r1095, 0;
	selp.b32 	%r1096, %r68, 0, %p121;
	or.b32  	%r1097, %r1096, 2146435072;
	selp.b32 	%r1098, %r1097, %r1096, %p1164;
	mov.b64 	%fd3721, {%r1095, %r1098};
	bra.uni 	$L__BB0_684;

$L__BB0_680:
	setp.gt.s32 	%p1162, %r68, -1;
	@%p1162 bra 	$L__BB0_684;

	mov.f64 	%fd2251, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2252, %fd2251;
	setp.eq.f64 	%p1163, %fd2252, 0d4000000000000000;
	@%p1163 bra 	$L__BB0_684;

	mov.f64 	%fd3721, 0dFFF8000000000000;

$L__BB0_684:
	add.f64 	%fd2254, %fd555, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1099}, %fd2254;
	}
	and.b32  	%r69, %r1099, 2146435072;
	setp.ne.s32 	%p1166, %r69, 2146435072;
	@%p1166 bra 	$L__BB0_691;

	setp.gtu.f64 	%p1167, %fd556, 0d7FF0000000000000;
	@%p1167 bra 	$L__BB0_690;
	bra.uni 	$L__BB0_686;

$L__BB0_690:
	mov.f64 	%fd2256, 0d4000000000000000;
	add.rn.f64 	%fd3721, %fd555, %fd2256;
	bra.uni 	$L__BB0_691;

$L__BB0_686:
	setp.eq.s32 	%p1168, %r7, 2146435072;
	mov.f64 	%fd2255, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1100, %temp}, %fd2255;
	}
	setp.eq.s32 	%p1169, %r1100, 0;
	and.pred  	%p1170, %p1168, %p1169;
	@%p1170 bra 	$L__BB0_689;
	bra.uni 	$L__BB0_687;

$L__BB0_689:
	setp.lt.s32 	%p1176, %r5, 0;
	mov.u32 	%r1105, 0;
	setp.gt.f64 	%p1177, %fd556, 0d3FF0000000000000;
	selp.b32 	%r1106, 2146435072, 0, %p1177;
	xor.b32  	%r1107, %r1106, 2146435072;
	selp.b32 	%r1108, %r1107, %r1106, %p1176;
	setp.eq.f32 	%p1178, %f50, 0fBF800000;
	selp.b32 	%r1109, 1072693248, %r1108, %p1178;
	mov.b64 	%fd3721, {%r1105, %r1109};
	bra.uni 	$L__BB0_691;

$L__BB0_687:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1101, %temp}, %fd555;
	}
	and.b32  	%r1102, %r68, 2147483647;
	setp.ne.s32 	%p1171, %r1102, 2146435072;
	setp.ne.s32 	%p1172, %r1101, 0;
	or.pred  	%p1173, %p1171, %p1172;
	@%p1173 bra 	$L__BB0_691;

	setp.ne.s32 	%p1174, %r7, 1071644672;
	and.pred  	%p1175, %p1174, %p40;
	selp.b32 	%r1103, %r9, %r8, %p1175;
	mov.u32 	%r1104, 0;
	mov.b64 	%fd3721, {%r1104, %r1103};

$L__BB0_691:
	ld.global.f32 	%f51, [%rd12];
	cvt.f64.f32 	%fd566, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd566;
	}
	abs.f64 	%fd567, %fd566;
	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd567;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3796, [retval0+0];
	} // callseq 40
	setp.lt.s32 	%p1179, %r70, 0;
	and.pred  	%p41, %p1179, %p121;
	not.pred 	%p1181, %p41;
	mov.f64 	%fd3724, %fd3796;
	@%p1181 bra 	$L__BB0_693;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1110}, %fd3796;
	}
	xor.b32  	%r1111, %r1110, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1112, %temp}, %fd3796;
	}
	mov.b64 	%fd3724, {%r1112, %r1111};

$L__BB0_693:
	setp.eq.f32 	%p1182, %f51, 0f00000000;
	@%p1182 bra 	$L__BB0_697;
	bra.uni 	$L__BB0_694;

$L__BB0_697:
	setp.lt.s32 	%p1185, %r5, 0;
	mov.u32 	%r1113, 0;
	selp.b32 	%r1114, %r70, 0, %p121;
	or.b32  	%r1115, %r1114, 2146435072;
	selp.b32 	%r1116, %r1115, %r1114, %p1185;
	mov.b64 	%fd3724, {%r1113, %r1116};
	bra.uni 	$L__BB0_698;

$L__BB0_694:
	setp.gt.s32 	%p1183, %r70, -1;
	@%p1183 bra 	$L__BB0_698;

	mov.f64 	%fd2257, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2258, %fd2257;
	setp.eq.f64 	%p1184, %fd2258, 0d4000000000000000;
	@%p1184 bra 	$L__BB0_698;

	mov.f64 	%fd3724, 0dFFF8000000000000;

$L__BB0_698:
	add.f64 	%fd2260, %fd566, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1117}, %fd2260;
	}
	and.b32  	%r71, %r1117, 2146435072;
	setp.ne.s32 	%p1187, %r71, 2146435072;
	@%p1187 bra 	$L__BB0_705;

	setp.gtu.f64 	%p1188, %fd567, 0d7FF0000000000000;
	@%p1188 bra 	$L__BB0_704;
	bra.uni 	$L__BB0_700;

$L__BB0_704:
	mov.f64 	%fd2262, 0d4000000000000000;
	add.rn.f64 	%fd3724, %fd566, %fd2262;
	bra.uni 	$L__BB0_705;

$L__BB0_700:
	setp.eq.s32 	%p1189, %r7, 2146435072;
	mov.f64 	%fd2261, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1118, %temp}, %fd2261;
	}
	setp.eq.s32 	%p1190, %r1118, 0;
	and.pred  	%p1191, %p1189, %p1190;
	@%p1191 bra 	$L__BB0_703;
	bra.uni 	$L__BB0_701;

$L__BB0_703:
	setp.lt.s32 	%p1197, %r5, 0;
	mov.u32 	%r1123, 0;
	setp.gt.f64 	%p1198, %fd567, 0d3FF0000000000000;
	selp.b32 	%r1124, 2146435072, 0, %p1198;
	xor.b32  	%r1125, %r1124, 2146435072;
	selp.b32 	%r1126, %r1125, %r1124, %p1197;
	setp.eq.f32 	%p1199, %f51, 0fBF800000;
	selp.b32 	%r1127, 1072693248, %r1126, %p1199;
	mov.b64 	%fd3724, {%r1123, %r1127};
	bra.uni 	$L__BB0_705;

$L__BB0_701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1119, %temp}, %fd566;
	}
	and.b32  	%r1120, %r70, 2147483647;
	setp.ne.s32 	%p1192, %r1120, 2146435072;
	setp.ne.s32 	%p1193, %r1119, 0;
	or.pred  	%p1194, %p1192, %p1193;
	@%p1194 bra 	$L__BB0_705;

	setp.ne.s32 	%p1195, %r7, 1071644672;
	and.pred  	%p1196, %p1195, %p41;
	selp.b32 	%r1121, %r9, %r8, %p1196;
	mov.u32 	%r1122, 0;
	mov.b64 	%fd3724, {%r1122, %r1121};

$L__BB0_705:
	setp.eq.f32 	%p1200, %f51, 0f3F800000;
	selp.f64 	%fd2263, 0d3FF0000000000000, %fd3724, %p1200;
	setp.eq.f32 	%p1201, %f50, 0f3F800000;
	selp.f64 	%fd2264, 0d3FF0000000000000, %fd3721, %p1201;
	add.f64 	%fd577, %fd2264, %fd2263;
	ld.global.f32 	%f52, [%rd13];
	cvt.f64.f32 	%fd578, %f52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd578;
	}
	abs.f64 	%fd579, %fd578;
	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd579;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3799, [retval0+0];
	} // callseq 41
	setp.lt.s32 	%p1202, %r72, 0;
	and.pred  	%p42, %p1202, %p121;
	not.pred 	%p1204, %p42;
	mov.f64 	%fd3727, %fd3799;
	@%p1204 bra 	$L__BB0_707;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1128}, %fd3799;
	}
	xor.b32  	%r1129, %r1128, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1130, %temp}, %fd3799;
	}
	mov.b64 	%fd3727, {%r1130, %r1129};

$L__BB0_707:
	setp.eq.f32 	%p1205, %f52, 0f00000000;
	@%p1205 bra 	$L__BB0_711;
	bra.uni 	$L__BB0_708;

$L__BB0_711:
	setp.lt.s32 	%p1208, %r5, 0;
	mov.u32 	%r1131, 0;
	selp.b32 	%r1132, %r72, 0, %p121;
	or.b32  	%r1133, %r1132, 2146435072;
	selp.b32 	%r1134, %r1133, %r1132, %p1208;
	mov.b64 	%fd3727, {%r1131, %r1134};
	bra.uni 	$L__BB0_712;

$L__BB0_708:
	setp.gt.s32 	%p1206, %r72, -1;
	@%p1206 bra 	$L__BB0_712;

	mov.f64 	%fd2265, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2266, %fd2265;
	setp.eq.f64 	%p1207, %fd2266, 0d4000000000000000;
	@%p1207 bra 	$L__BB0_712;

	mov.f64 	%fd3727, 0dFFF8000000000000;

$L__BB0_712:
	add.f64 	%fd2268, %fd578, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1135}, %fd2268;
	}
	and.b32  	%r73, %r1135, 2146435072;
	setp.ne.s32 	%p1210, %r73, 2146435072;
	@%p1210 bra 	$L__BB0_719;

	setp.gtu.f64 	%p1211, %fd579, 0d7FF0000000000000;
	@%p1211 bra 	$L__BB0_718;
	bra.uni 	$L__BB0_714;

$L__BB0_718:
	mov.f64 	%fd2270, 0d4000000000000000;
	add.rn.f64 	%fd3727, %fd578, %fd2270;
	bra.uni 	$L__BB0_719;

$L__BB0_714:
	setp.eq.s32 	%p1212, %r7, 2146435072;
	mov.f64 	%fd2269, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1136, %temp}, %fd2269;
	}
	setp.eq.s32 	%p1213, %r1136, 0;
	and.pred  	%p1214, %p1212, %p1213;
	@%p1214 bra 	$L__BB0_717;
	bra.uni 	$L__BB0_715;

$L__BB0_717:
	setp.lt.s32 	%p1220, %r5, 0;
	mov.u32 	%r1141, 0;
	setp.gt.f64 	%p1221, %fd579, 0d3FF0000000000000;
	selp.b32 	%r1142, 2146435072, 0, %p1221;
	xor.b32  	%r1143, %r1142, 2146435072;
	selp.b32 	%r1144, %r1143, %r1142, %p1220;
	setp.eq.f32 	%p1222, %f52, 0fBF800000;
	selp.b32 	%r1145, 1072693248, %r1144, %p1222;
	mov.b64 	%fd3727, {%r1141, %r1145};
	bra.uni 	$L__BB0_719;

$L__BB0_715:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1137, %temp}, %fd578;
	}
	and.b32  	%r1138, %r72, 2147483647;
	setp.ne.s32 	%p1215, %r1138, 2146435072;
	setp.ne.s32 	%p1216, %r1137, 0;
	or.pred  	%p1217, %p1215, %p1216;
	@%p1217 bra 	$L__BB0_719;

	setp.ne.s32 	%p1218, %r7, 1071644672;
	and.pred  	%p1219, %p1218, %p42;
	selp.b32 	%r1139, %r9, %r8, %p1219;
	mov.u32 	%r1140, 0;
	mov.b64 	%fd3727, {%r1140, %r1139};

$L__BB0_719:
	setp.eq.f32 	%p1223, %f52, 0f3F800000;
	selp.f64 	%fd2271, 0d3FF0000000000000, %fd3727, %p1223;
	add.f64 	%fd589, %fd577, %fd2271;
	ld.global.f32 	%f53, [%rd2];
	cvt.f64.f32 	%fd2272, %f53;
	rcp.rn.f64 	%fd590, %fd2272;
	ld.global.f32 	%f54, [%rd3];
	cvt.f64.f32 	%fd591, %f54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd591;
	}
	abs.f64 	%fd592, %fd591;
	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd592;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3802, [retval0+0];
	} // callseq 42
	setp.lt.s32 	%p1224, %r74, 0;
	and.pred  	%p43, %p1224, %p121;
	not.pred 	%p1226, %p43;
	mov.f64 	%fd3730, %fd3802;
	@%p1226 bra 	$L__BB0_721;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1146}, %fd3802;
	}
	xor.b32  	%r1147, %r1146, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1148, %temp}, %fd3802;
	}
	mov.b64 	%fd3730, {%r1148, %r1147};

$L__BB0_721:
	setp.eq.f32 	%p1227, %f54, 0f00000000;
	@%p1227 bra 	$L__BB0_725;
	bra.uni 	$L__BB0_722;

$L__BB0_725:
	setp.lt.s32 	%p1230, %r5, 0;
	mov.u32 	%r1149, 0;
	selp.b32 	%r1150, %r74, 0, %p121;
	or.b32  	%r1151, %r1150, 2146435072;
	selp.b32 	%r1152, %r1151, %r1150, %p1230;
	mov.b64 	%fd3730, {%r1149, %r1152};
	bra.uni 	$L__BB0_726;

$L__BB0_722:
	setp.gt.s32 	%p1228, %r74, -1;
	@%p1228 bra 	$L__BB0_726;

	mov.f64 	%fd2273, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2274, %fd2273;
	setp.eq.f64 	%p1229, %fd2274, 0d4000000000000000;
	@%p1229 bra 	$L__BB0_726;

	mov.f64 	%fd3730, 0dFFF8000000000000;

$L__BB0_726:
	add.f64 	%fd2276, %fd591, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1153}, %fd2276;
	}
	and.b32  	%r75, %r1153, 2146435072;
	setp.ne.s32 	%p1232, %r75, 2146435072;
	@%p1232 bra 	$L__BB0_733;

	setp.gtu.f64 	%p1233, %fd592, 0d7FF0000000000000;
	@%p1233 bra 	$L__BB0_732;
	bra.uni 	$L__BB0_728;

$L__BB0_732:
	mov.f64 	%fd2278, 0d4000000000000000;
	add.rn.f64 	%fd3730, %fd591, %fd2278;
	bra.uni 	$L__BB0_733;

$L__BB0_728:
	setp.eq.s32 	%p1234, %r7, 2146435072;
	mov.f64 	%fd2277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1154, %temp}, %fd2277;
	}
	setp.eq.s32 	%p1235, %r1154, 0;
	and.pred  	%p1236, %p1234, %p1235;
	@%p1236 bra 	$L__BB0_731;
	bra.uni 	$L__BB0_729;

$L__BB0_731:
	setp.lt.s32 	%p1242, %r5, 0;
	mov.u32 	%r1159, 0;
	setp.gt.f64 	%p1243, %fd592, 0d3FF0000000000000;
	selp.b32 	%r1160, 2146435072, 0, %p1243;
	xor.b32  	%r1161, %r1160, 2146435072;
	selp.b32 	%r1162, %r1161, %r1160, %p1242;
	setp.eq.f32 	%p1244, %f54, 0fBF800000;
	selp.b32 	%r1163, 1072693248, %r1162, %p1244;
	mov.b64 	%fd3730, {%r1159, %r1163};
	bra.uni 	$L__BB0_733;

$L__BB0_729:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1155, %temp}, %fd591;
	}
	and.b32  	%r1156, %r74, 2147483647;
	setp.ne.s32 	%p1237, %r1156, 2146435072;
	setp.ne.s32 	%p1238, %r1155, 0;
	or.pred  	%p1239, %p1237, %p1238;
	@%p1239 bra 	$L__BB0_733;

	setp.ne.s32 	%p1240, %r7, 1071644672;
	and.pred  	%p1241, %p1240, %p43;
	selp.b32 	%r1157, %r9, %r8, %p1241;
	mov.u32 	%r1158, 0;
	mov.b64 	%fd3730, {%r1158, %r1157};

$L__BB0_733:
	ld.global.f32 	%f55, [%rd6];
	cvt.f64.f32 	%fd602, %f55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd602;
	}
	abs.f64 	%fd603, %fd602;
	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd603;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3805, [retval0+0];
	} // callseq 43
	setp.lt.s32 	%p1245, %r76, 0;
	and.pred  	%p44, %p1245, %p121;
	not.pred 	%p1247, %p44;
	mov.f64 	%fd3733, %fd3805;
	@%p1247 bra 	$L__BB0_735;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1164}, %fd3805;
	}
	xor.b32  	%r1165, %r1164, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1166, %temp}, %fd3805;
	}
	mov.b64 	%fd3733, {%r1166, %r1165};

$L__BB0_735:
	setp.eq.f32 	%p1248, %f55, 0f00000000;
	@%p1248 bra 	$L__BB0_739;
	bra.uni 	$L__BB0_736;

$L__BB0_739:
	setp.lt.s32 	%p1251, %r5, 0;
	mov.u32 	%r1167, 0;
	selp.b32 	%r1168, %r76, 0, %p121;
	or.b32  	%r1169, %r1168, 2146435072;
	selp.b32 	%r1170, %r1169, %r1168, %p1251;
	mov.b64 	%fd3733, {%r1167, %r1170};
	bra.uni 	$L__BB0_740;

$L__BB0_736:
	setp.gt.s32 	%p1249, %r76, -1;
	@%p1249 bra 	$L__BB0_740;

	mov.f64 	%fd2279, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2280, %fd2279;
	setp.eq.f64 	%p1250, %fd2280, 0d4000000000000000;
	@%p1250 bra 	$L__BB0_740;

	mov.f64 	%fd3733, 0dFFF8000000000000;

$L__BB0_740:
	add.f64 	%fd2282, %fd602, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1171}, %fd2282;
	}
	and.b32  	%r77, %r1171, 2146435072;
	setp.ne.s32 	%p1253, %r77, 2146435072;
	@%p1253 bra 	$L__BB0_747;

	setp.gtu.f64 	%p1254, %fd603, 0d7FF0000000000000;
	@%p1254 bra 	$L__BB0_746;
	bra.uni 	$L__BB0_742;

$L__BB0_746:
	mov.f64 	%fd2284, 0d4000000000000000;
	add.rn.f64 	%fd3733, %fd602, %fd2284;
	bra.uni 	$L__BB0_747;

$L__BB0_742:
	setp.eq.s32 	%p1255, %r7, 2146435072;
	mov.f64 	%fd2283, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1172, %temp}, %fd2283;
	}
	setp.eq.s32 	%p1256, %r1172, 0;
	and.pred  	%p1257, %p1255, %p1256;
	@%p1257 bra 	$L__BB0_745;
	bra.uni 	$L__BB0_743;

$L__BB0_745:
	setp.lt.s32 	%p1263, %r5, 0;
	mov.u32 	%r1177, 0;
	setp.gt.f64 	%p1264, %fd603, 0d3FF0000000000000;
	selp.b32 	%r1178, 2146435072, 0, %p1264;
	xor.b32  	%r1179, %r1178, 2146435072;
	selp.b32 	%r1180, %r1179, %r1178, %p1263;
	setp.eq.f32 	%p1265, %f55, 0fBF800000;
	selp.b32 	%r1181, 1072693248, %r1180, %p1265;
	mov.b64 	%fd3733, {%r1177, %r1181};
	bra.uni 	$L__BB0_747;

$L__BB0_743:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1173, %temp}, %fd602;
	}
	and.b32  	%r1174, %r76, 2147483647;
	setp.ne.s32 	%p1258, %r1174, 2146435072;
	setp.ne.s32 	%p1259, %r1173, 0;
	or.pred  	%p1260, %p1258, %p1259;
	@%p1260 bra 	$L__BB0_747;

	setp.ne.s32 	%p1261, %r7, 1071644672;
	and.pred  	%p1262, %p1261, %p44;
	selp.b32 	%r1175, %r9, %r8, %p1262;
	mov.u32 	%r1176, 0;
	mov.b64 	%fd3733, {%r1176, %r1175};

$L__BB0_747:
	setp.eq.f32 	%p1266, %f55, 0f3F800000;
	selp.f64 	%fd2285, 0d3FF0000000000000, %fd3733, %p1266;
	setp.eq.f32 	%p1267, %f54, 0f3F800000;
	selp.f64 	%fd2286, 0d3FF0000000000000, %fd3730, %p1267;
	add.f64 	%fd613, %fd2286, %fd2285;
	ld.global.f32 	%f57, [%rd7];
	cvt.f64.f32 	%fd614, %f57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd614;
	}
	abs.f64 	%fd615, %fd614;
	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd615;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3808, [retval0+0];
	} // callseq 44
	setp.lt.s32 	%p1268, %r78, 0;
	and.pred  	%p45, %p1268, %p121;
	not.pred 	%p1270, %p45;
	mov.f64 	%fd3736, %fd3808;
	@%p1270 bra 	$L__BB0_749;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1182}, %fd3808;
	}
	xor.b32  	%r1183, %r1182, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1184, %temp}, %fd3808;
	}
	mov.b64 	%fd3736, {%r1184, %r1183};

$L__BB0_749:
	setp.eq.f32 	%p1271, %f57, 0f00000000;
	@%p1271 bra 	$L__BB0_753;
	bra.uni 	$L__BB0_750;

$L__BB0_753:
	setp.lt.s32 	%p1274, %r5, 0;
	mov.u32 	%r1185, 0;
	selp.b32 	%r1186, %r78, 0, %p121;
	or.b32  	%r1187, %r1186, 2146435072;
	selp.b32 	%r1188, %r1187, %r1186, %p1274;
	mov.b64 	%fd3736, {%r1185, %r1188};
	bra.uni 	$L__BB0_754;

$L__BB0_750:
	setp.gt.s32 	%p1272, %r78, -1;
	@%p1272 bra 	$L__BB0_754;

	mov.f64 	%fd2287, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2288, %fd2287;
	setp.eq.f64 	%p1273, %fd2288, 0d4000000000000000;
	@%p1273 bra 	$L__BB0_754;

	mov.f64 	%fd3736, 0dFFF8000000000000;

$L__BB0_754:
	add.f64 	%fd2290, %fd614, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1189}, %fd2290;
	}
	and.b32  	%r79, %r1189, 2146435072;
	setp.ne.s32 	%p1276, %r79, 2146435072;
	@%p1276 bra 	$L__BB0_761;

	setp.gtu.f64 	%p1277, %fd615, 0d7FF0000000000000;
	@%p1277 bra 	$L__BB0_760;
	bra.uni 	$L__BB0_756;

$L__BB0_760:
	mov.f64 	%fd2292, 0d4000000000000000;
	add.rn.f64 	%fd3736, %fd614, %fd2292;
	bra.uni 	$L__BB0_761;

$L__BB0_756:
	setp.eq.s32 	%p1278, %r7, 2146435072;
	mov.f64 	%fd2291, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1190, %temp}, %fd2291;
	}
	setp.eq.s32 	%p1279, %r1190, 0;
	and.pred  	%p1280, %p1278, %p1279;
	@%p1280 bra 	$L__BB0_759;
	bra.uni 	$L__BB0_757;

$L__BB0_759:
	setp.lt.s32 	%p1286, %r5, 0;
	mov.u32 	%r1195, 0;
	setp.gt.f64 	%p1287, %fd615, 0d3FF0000000000000;
	selp.b32 	%r1196, 2146435072, 0, %p1287;
	xor.b32  	%r1197, %r1196, 2146435072;
	selp.b32 	%r1198, %r1197, %r1196, %p1286;
	setp.eq.f32 	%p1288, %f57, 0fBF800000;
	selp.b32 	%r1199, 1072693248, %r1198, %p1288;
	mov.b64 	%fd3736, {%r1195, %r1199};
	bra.uni 	$L__BB0_761;

$L__BB0_757:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1191, %temp}, %fd614;
	}
	and.b32  	%r1192, %r78, 2147483647;
	setp.ne.s32 	%p1281, %r1192, 2146435072;
	setp.ne.s32 	%p1282, %r1191, 0;
	or.pred  	%p1283, %p1281, %p1282;
	@%p1283 bra 	$L__BB0_761;

	setp.ne.s32 	%p1284, %r7, 1071644672;
	and.pred  	%p1285, %p1284, %p45;
	selp.b32 	%r1193, %r9, %r8, %p1285;
	mov.u32 	%r1194, 0;
	mov.b64 	%fd3736, {%r1194, %r1193};

$L__BB0_761:
	cvt.rn.f32.f64 	%f851, %fd589;
	setp.eq.f32 	%p1289, %f57, 0f3F800000;
	selp.f64 	%fd2293, 0d3FF0000000000000, %fd3736, %p1289;
	add.f64 	%fd2294, %fd613, %fd2293;
	mul.f64 	%fd2295, %fd590, %fd2294;
	cvt.rn.f32.f64 	%f421, %fd2295;
	sub.f32 	%f422, %f49, %f421;
	cvt.f64.f32 	%fd2296, %f422;
	cvt.f64.f32 	%fd2297, %f851;
	fma.rn.f64 	%fd2298, %fd2297, 0dBFE0000000000000, %fd2296;
	mul.f64 	%fd2299, %fd2298, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f423, %fd2299;
	mul.f32 	%f424, %f55, %f51;
	fma.rn.f32 	%f425, %f54, %f50, %f424;
	fma.rn.f32 	%f426, %f57, %f52, %f425;
	cvt.f64.f32 	%fd2300, %f426;
	mul.f64 	%fd2301, %fd590, %fd2300;
	cvt.rn.f32.f64 	%f58, %fd2301;
	add.f32 	%f427, %f49, %f423;
	div.rn.f32 	%f428, %f54, %f53;
	fma.rn.f32 	%f59, %f428, %f851, %f427;
	ld.global.f32 	%f60, [%rd15];
	cvt.f64.f32 	%fd625, %f60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd625;
	}
	abs.f64 	%fd626, %fd625;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd626;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3739, [retval0+0];
	} // callseq 45
	setp.lt.s32 	%p1290, %r80, 0;
	and.pred  	%p46, %p1290, %p121;
	not.pred 	%p1292, %p46;
	@%p1292 bra 	$L__BB0_763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1200}, %fd3739;
	}
	xor.b32  	%r1201, %r1200, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1202, %temp}, %fd3739;
	}
	mov.b64 	%fd3739, {%r1202, %r1201};

$L__BB0_763:
	setp.eq.f32 	%p1293, %f60, 0f00000000;
	@%p1293 bra 	$L__BB0_767;
	bra.uni 	$L__BB0_764;

$L__BB0_767:
	setp.lt.s32 	%p1296, %r5, 0;
	mov.u32 	%r1203, 0;
	selp.b32 	%r1204, %r80, 0, %p121;
	or.b32  	%r1205, %r1204, 2146435072;
	selp.b32 	%r1206, %r1205, %r1204, %p1296;
	mov.b64 	%fd3739, {%r1203, %r1206};
	bra.uni 	$L__BB0_768;

$L__BB0_764:
	setp.gt.s32 	%p1294, %r80, -1;
	@%p1294 bra 	$L__BB0_768;

	mov.f64 	%fd2302, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2303, %fd2302;
	setp.eq.f64 	%p1295, %fd2303, 0d4000000000000000;
	@%p1295 bra 	$L__BB0_768;

	mov.f64 	%fd3739, 0dFFF8000000000000;

$L__BB0_768:
	add.f64 	%fd2305, %fd625, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1207}, %fd2305;
	}
	and.b32  	%r1208, %r1207, 2146435072;
	setp.ne.s32 	%p1298, %r1208, 2146435072;
	@%p1298 bra 	$L__BB0_775;

	cvt.f64.f32 	%fd3491, %f60;
	abs.f64 	%fd3490, %fd3491;
	setp.gtu.f64 	%p1299, %fd3490, 0d7FF0000000000000;
	@%p1299 bra 	$L__BB0_774;
	bra.uni 	$L__BB0_770;

$L__BB0_774:
	mov.f64 	%fd2307, 0d4000000000000000;
	add.rn.f64 	%fd3739, %fd625, %fd2307;
	bra.uni 	$L__BB0_775;

$L__BB0_770:
	setp.eq.s32 	%p1300, %r7, 2146435072;
	mov.f64 	%fd2306, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1209, %temp}, %fd2306;
	}
	setp.eq.s32 	%p1301, %r1209, 0;
	and.pred  	%p1302, %p1300, %p1301;
	@%p1302 bra 	$L__BB0_773;
	bra.uni 	$L__BB0_771;

$L__BB0_773:
	cvt.f64.f32 	%fd3494, %f60;
	abs.f64 	%fd3493, %fd3494;
	setp.lt.s32 	%p1308, %r5, 0;
	mov.u32 	%r1214, 0;
	setp.gt.f64 	%p1309, %fd3493, 0d3FF0000000000000;
	selp.b32 	%r1215, 2146435072, 0, %p1309;
	xor.b32  	%r1216, %r1215, 2146435072;
	selp.b32 	%r1217, %r1216, %r1215, %p1308;
	setp.eq.f32 	%p1310, %f60, 0fBF800000;
	selp.b32 	%r1218, 1072693248, %r1217, %p1310;
	mov.b64 	%fd3739, {%r1214, %r1218};
	bra.uni 	$L__BB0_775;

$L__BB0_771:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1210, %temp}, %fd625;
	}
	and.b32  	%r1211, %r80, 2147483647;
	setp.ne.s32 	%p1303, %r1211, 2146435072;
	setp.ne.s32 	%p1304, %r1210, 0;
	or.pred  	%p1305, %p1303, %p1304;
	@%p1305 bra 	$L__BB0_775;

	cvt.f64.f32 	%fd3492, %f60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3141}, %fd3492;
	}
	setp.lt.s32 	%p3523, %r3141, 0;
	and.pred  	%p3522, %p3523, %p121;
	setp.ne.s32 	%p1306, %r7, 1071644672;
	and.pred  	%p1307, %p1306, %p3522;
	selp.b32 	%r1212, %r9, %r8, %p1307;
	mov.u32 	%r1213, 0;
	mov.b64 	%fd3739, {%r1213, %r1212};

$L__BB0_775:
	ld.global.f32 	%f61, [%rd16];
	cvt.f64.f32 	%fd636, %f61;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd636;
	}
	abs.f64 	%fd637, %fd636;
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd637;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3742, [retval0+0];
	} // callseq 46
	setp.lt.s32 	%p1311, %r81, 0;
	and.pred  	%p47, %p1311, %p121;
	not.pred 	%p1313, %p47;
	@%p1313 bra 	$L__BB0_777;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1219}, %fd3742;
	}
	xor.b32  	%r1220, %r1219, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1221, %temp}, %fd3742;
	}
	mov.b64 	%fd3742, {%r1221, %r1220};

$L__BB0_777:
	setp.eq.f32 	%p1314, %f61, 0f00000000;
	@%p1314 bra 	$L__BB0_781;
	bra.uni 	$L__BB0_778;

$L__BB0_781:
	setp.lt.s32 	%p1317, %r5, 0;
	mov.u32 	%r1222, 0;
	selp.b32 	%r1223, %r81, 0, %p121;
	or.b32  	%r1224, %r1223, 2146435072;
	selp.b32 	%r1225, %r1224, %r1223, %p1317;
	mov.b64 	%fd3742, {%r1222, %r1225};
	bra.uni 	$L__BB0_782;

$L__BB0_778:
	setp.gt.s32 	%p1315, %r81, -1;
	@%p1315 bra 	$L__BB0_782;

	mov.f64 	%fd2308, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2309, %fd2308;
	setp.eq.f64 	%p1316, %fd2309, 0d4000000000000000;
	@%p1316 bra 	$L__BB0_782;

	mov.f64 	%fd3742, 0dFFF8000000000000;

$L__BB0_782:
	add.f64 	%fd2311, %fd636, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1226}, %fd2311;
	}
	and.b32  	%r1227, %r1226, 2146435072;
	setp.ne.s32 	%p1319, %r1227, 2146435072;
	@%p1319 bra 	$L__BB0_789;

	cvt.f64.f32 	%fd3486, %f61;
	abs.f64 	%fd3485, %fd3486;
	setp.gtu.f64 	%p1320, %fd3485, 0d7FF0000000000000;
	@%p1320 bra 	$L__BB0_788;
	bra.uni 	$L__BB0_784;

$L__BB0_788:
	mov.f64 	%fd2313, 0d4000000000000000;
	add.rn.f64 	%fd3742, %fd636, %fd2313;
	bra.uni 	$L__BB0_789;

$L__BB0_784:
	setp.eq.s32 	%p1321, %r7, 2146435072;
	mov.f64 	%fd2312, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1228, %temp}, %fd2312;
	}
	setp.eq.s32 	%p1322, %r1228, 0;
	and.pred  	%p1323, %p1321, %p1322;
	@%p1323 bra 	$L__BB0_787;
	bra.uni 	$L__BB0_785;

$L__BB0_787:
	cvt.f64.f32 	%fd3489, %f61;
	abs.f64 	%fd3488, %fd3489;
	setp.lt.s32 	%p1329, %r5, 0;
	mov.u32 	%r1233, 0;
	setp.gt.f64 	%p1330, %fd3488, 0d3FF0000000000000;
	selp.b32 	%r1234, 2146435072, 0, %p1330;
	xor.b32  	%r1235, %r1234, 2146435072;
	selp.b32 	%r1236, %r1235, %r1234, %p1329;
	setp.eq.f32 	%p1331, %f61, 0fBF800000;
	selp.b32 	%r1237, 1072693248, %r1236, %p1331;
	mov.b64 	%fd3742, {%r1233, %r1237};
	bra.uni 	$L__BB0_789;

$L__BB0_785:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1229, %temp}, %fd636;
	}
	and.b32  	%r1230, %r81, 2147483647;
	setp.ne.s32 	%p1324, %r1230, 2146435072;
	setp.ne.s32 	%p1325, %r1229, 0;
	or.pred  	%p1326, %p1324, %p1325;
	@%p1326 bra 	$L__BB0_789;

	cvt.f64.f32 	%fd3487, %f61;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3140}, %fd3487;
	}
	setp.lt.s32 	%p3521, %r3140, 0;
	and.pred  	%p3520, %p3521, %p121;
	setp.ne.s32 	%p1327, %r7, 1071644672;
	and.pred  	%p1328, %p1327, %p3520;
	selp.b32 	%r1231, %r9, %r8, %p1328;
	mov.u32 	%r1232, 0;
	mov.b64 	%fd3742, {%r1232, %r1231};

$L__BB0_789:
	setp.eq.f32 	%p1332, %f61, 0f3F800000;
	selp.f64 	%fd2314, 0d3FF0000000000000, %fd3742, %p1332;
	setp.eq.f32 	%p1333, %f60, 0f3F800000;
	selp.f64 	%fd2315, 0d3FF0000000000000, %fd3739, %p1333;
	add.f64 	%fd647, %fd2315, %fd2314;
	ld.global.f32 	%f62, [%rd17];
	cvt.f64.f32 	%fd648, %f62;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd648;
	}
	abs.f64 	%fd649, %fd648;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd649;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3745, [retval0+0];
	} // callseq 47
	setp.lt.s32 	%p1334, %r82, 0;
	and.pred  	%p48, %p1334, %p121;
	not.pred 	%p1336, %p48;
	@%p1336 bra 	$L__BB0_791;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1238}, %fd3745;
	}
	xor.b32  	%r1239, %r1238, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1240, %temp}, %fd3745;
	}
	mov.b64 	%fd3745, {%r1240, %r1239};

$L__BB0_791:
	setp.eq.f32 	%p1337, %f62, 0f00000000;
	@%p1337 bra 	$L__BB0_795;
	bra.uni 	$L__BB0_792;

$L__BB0_795:
	setp.lt.s32 	%p1340, %r5, 0;
	mov.u32 	%r1241, 0;
	selp.b32 	%r1242, %r82, 0, %p121;
	or.b32  	%r1243, %r1242, 2146435072;
	selp.b32 	%r1244, %r1243, %r1242, %p1340;
	mov.b64 	%fd3745, {%r1241, %r1244};
	bra.uni 	$L__BB0_796;

$L__BB0_792:
	setp.gt.s32 	%p1338, %r82, -1;
	@%p1338 bra 	$L__BB0_796;

	mov.f64 	%fd2316, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2317, %fd2316;
	setp.eq.f64 	%p1339, %fd2317, 0d4000000000000000;
	@%p1339 bra 	$L__BB0_796;

	mov.f64 	%fd3745, 0dFFF8000000000000;

$L__BB0_796:
	add.f64 	%fd2319, %fd648, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1245}, %fd2319;
	}
	and.b32  	%r1246, %r1245, 2146435072;
	setp.ne.s32 	%p1342, %r1246, 2146435072;
	@%p1342 bra 	$L__BB0_803;

	cvt.f64.f32 	%fd3496, %f62;
	abs.f64 	%fd3495, %fd3496;
	setp.gtu.f64 	%p1343, %fd3495, 0d7FF0000000000000;
	@%p1343 bra 	$L__BB0_802;
	bra.uni 	$L__BB0_798;

$L__BB0_802:
	mov.f64 	%fd2321, 0d4000000000000000;
	add.rn.f64 	%fd3745, %fd648, %fd2321;
	bra.uni 	$L__BB0_803;

$L__BB0_798:
	setp.eq.s32 	%p1344, %r7, 2146435072;
	mov.f64 	%fd2320, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1247, %temp}, %fd2320;
	}
	setp.eq.s32 	%p1345, %r1247, 0;
	and.pred  	%p1346, %p1344, %p1345;
	@%p1346 bra 	$L__BB0_801;
	bra.uni 	$L__BB0_799;

$L__BB0_801:
	cvt.f64.f32 	%fd3499, %f62;
	abs.f64 	%fd3498, %fd3499;
	setp.lt.s32 	%p1352, %r5, 0;
	mov.u32 	%r1252, 0;
	setp.gt.f64 	%p1353, %fd3498, 0d3FF0000000000000;
	selp.b32 	%r1253, 2146435072, 0, %p1353;
	xor.b32  	%r1254, %r1253, 2146435072;
	selp.b32 	%r1255, %r1254, %r1253, %p1352;
	setp.eq.f32 	%p1354, %f62, 0fBF800000;
	selp.b32 	%r1256, 1072693248, %r1255, %p1354;
	mov.b64 	%fd3745, {%r1252, %r1256};
	bra.uni 	$L__BB0_803;

$L__BB0_799:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1248, %temp}, %fd648;
	}
	and.b32  	%r1249, %r82, 2147483647;
	setp.ne.s32 	%p1347, %r1249, 2146435072;
	setp.ne.s32 	%p1348, %r1248, 0;
	or.pred  	%p1349, %p1347, %p1348;
	@%p1349 bra 	$L__BB0_803;

	cvt.f64.f32 	%fd3497, %f62;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3142}, %fd3497;
	}
	setp.lt.s32 	%p3525, %r3142, 0;
	and.pred  	%p3524, %p3525, %p121;
	setp.ne.s32 	%p1350, %r7, 1071644672;
	and.pred  	%p1351, %p1350, %p3524;
	selp.b32 	%r1250, %r9, %r8, %p1351;
	mov.u32 	%r1251, 0;
	mov.b64 	%fd3745, {%r1251, %r1250};

$L__BB0_803:
	setp.eq.f32 	%p1355, %f62, 0f3F800000;
	selp.f64 	%fd2322, 0d3FF0000000000000, %fd3745, %p1355;
	add.f64 	%fd659, %fd647, %fd2322;
	ld.global.f32 	%f63, [%rd18];
	ld.global.f32 	%f64, [%rd5];
	cvt.f64.f32 	%fd660, %f64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd660;
	}
	abs.f64 	%fd661, %fd660;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd661;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3748, [retval0+0];
	} // callseq 48
	setp.lt.s32 	%p1356, %r83, 0;
	and.pred  	%p49, %p1356, %p121;
	not.pred 	%p1358, %p49;
	@%p1358 bra 	$L__BB0_805;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1257}, %fd3748;
	}
	xor.b32  	%r1258, %r1257, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1259, %temp}, %fd3748;
	}
	mov.b64 	%fd3748, {%r1259, %r1258};

$L__BB0_805:
	setp.eq.f32 	%p1359, %f64, 0f00000000;
	@%p1359 bra 	$L__BB0_809;
	bra.uni 	$L__BB0_806;

$L__BB0_809:
	setp.lt.s32 	%p1362, %r5, 0;
	mov.u32 	%r1260, 0;
	selp.b32 	%r1261, %r83, 0, %p121;
	or.b32  	%r1262, %r1261, 2146435072;
	selp.b32 	%r1263, %r1262, %r1261, %p1362;
	mov.b64 	%fd3748, {%r1260, %r1263};
	bra.uni 	$L__BB0_810;

$L__BB0_806:
	setp.gt.s32 	%p1360, %r83, -1;
	@%p1360 bra 	$L__BB0_810;

	mov.f64 	%fd2323, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2324, %fd2323;
	setp.eq.f64 	%p1361, %fd2324, 0d4000000000000000;
	@%p1361 bra 	$L__BB0_810;

	mov.f64 	%fd3748, 0dFFF8000000000000;

$L__BB0_810:
	add.f64 	%fd2326, %fd660, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1264}, %fd2326;
	}
	and.b32  	%r1265, %r1264, 2146435072;
	setp.ne.s32 	%p1364, %r1265, 2146435072;
	@%p1364 bra 	$L__BB0_817;

	cvt.f64.f32 	%fd3501, %f64;
	abs.f64 	%fd3500, %fd3501;
	setp.gtu.f64 	%p1365, %fd3500, 0d7FF0000000000000;
	@%p1365 bra 	$L__BB0_816;
	bra.uni 	$L__BB0_812;

$L__BB0_816:
	mov.f64 	%fd2328, 0d4000000000000000;
	add.rn.f64 	%fd3748, %fd660, %fd2328;
	bra.uni 	$L__BB0_817;

$L__BB0_812:
	setp.eq.s32 	%p1366, %r7, 2146435072;
	mov.f64 	%fd2327, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1266, %temp}, %fd2327;
	}
	setp.eq.s32 	%p1367, %r1266, 0;
	and.pred  	%p1368, %p1366, %p1367;
	@%p1368 bra 	$L__BB0_815;
	bra.uni 	$L__BB0_813;

$L__BB0_815:
	cvt.f64.f32 	%fd3504, %f64;
	abs.f64 	%fd3503, %fd3504;
	setp.lt.s32 	%p1374, %r5, 0;
	mov.u32 	%r1271, 0;
	setp.gt.f64 	%p1375, %fd3503, 0d3FF0000000000000;
	selp.b32 	%r1272, 2146435072, 0, %p1375;
	xor.b32  	%r1273, %r1272, 2146435072;
	selp.b32 	%r1274, %r1273, %r1272, %p1374;
	setp.eq.f32 	%p1376, %f64, 0fBF800000;
	selp.b32 	%r1275, 1072693248, %r1274, %p1376;
	mov.b64 	%fd3748, {%r1271, %r1275};
	bra.uni 	$L__BB0_817;

$L__BB0_813:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1267, %temp}, %fd660;
	}
	and.b32  	%r1268, %r83, 2147483647;
	setp.ne.s32 	%p1369, %r1268, 2146435072;
	setp.ne.s32 	%p1370, %r1267, 0;
	or.pred  	%p1371, %p1369, %p1370;
	@%p1371 bra 	$L__BB0_817;

	cvt.f64.f32 	%fd3502, %f64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3143}, %fd3502;
	}
	setp.lt.s32 	%p3527, %r3143, 0;
	and.pred  	%p3526, %p3527, %p121;
	setp.ne.s32 	%p1372, %r7, 1071644672;
	and.pred  	%p1373, %p1372, %p3526;
	selp.b32 	%r1269, %r9, %r8, %p1373;
	mov.u32 	%r1270, 0;
	mov.b64 	%fd3748, {%r1270, %r1269};

$L__BB0_817:
	ld.global.f32 	%f65, [%rd19];
	cvt.f64.f32 	%fd671, %f65;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd671;
	}
	abs.f64 	%fd672, %fd671;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd672;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3751, [retval0+0];
	} // callseq 49
	setp.lt.s32 	%p1377, %r84, 0;
	and.pred  	%p50, %p1377, %p121;
	not.pred 	%p1379, %p50;
	@%p1379 bra 	$L__BB0_819;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1276}, %fd3751;
	}
	xor.b32  	%r1277, %r1276, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1278, %temp}, %fd3751;
	}
	mov.b64 	%fd3751, {%r1278, %r1277};

$L__BB0_819:
	setp.eq.f32 	%p1380, %f65, 0f00000000;
	@%p1380 bra 	$L__BB0_823;
	bra.uni 	$L__BB0_820;

$L__BB0_823:
	setp.lt.s32 	%p1383, %r5, 0;
	mov.u32 	%r1279, 0;
	selp.b32 	%r1280, %r84, 0, %p121;
	or.b32  	%r1281, %r1280, 2146435072;
	selp.b32 	%r1282, %r1281, %r1280, %p1383;
	mov.b64 	%fd3751, {%r1279, %r1282};
	bra.uni 	$L__BB0_824;

$L__BB0_820:
	setp.gt.s32 	%p1381, %r84, -1;
	@%p1381 bra 	$L__BB0_824;

	mov.f64 	%fd2329, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2330, %fd2329;
	setp.eq.f64 	%p1382, %fd2330, 0d4000000000000000;
	@%p1382 bra 	$L__BB0_824;

	mov.f64 	%fd3751, 0dFFF8000000000000;

$L__BB0_824:
	add.f64 	%fd2332, %fd671, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1283}, %fd2332;
	}
	and.b32  	%r1284, %r1283, 2146435072;
	setp.ne.s32 	%p1385, %r1284, 2146435072;
	@%p1385 bra 	$L__BB0_831;

	cvt.f64.f32 	%fd3506, %f65;
	abs.f64 	%fd3505, %fd3506;
	setp.gtu.f64 	%p1386, %fd3505, 0d7FF0000000000000;
	@%p1386 bra 	$L__BB0_830;
	bra.uni 	$L__BB0_826;

$L__BB0_830:
	mov.f64 	%fd2334, 0d4000000000000000;
	add.rn.f64 	%fd3751, %fd671, %fd2334;
	bra.uni 	$L__BB0_831;

$L__BB0_826:
	setp.eq.s32 	%p1387, %r7, 2146435072;
	mov.f64 	%fd2333, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1285, %temp}, %fd2333;
	}
	setp.eq.s32 	%p1388, %r1285, 0;
	and.pred  	%p1389, %p1387, %p1388;
	@%p1389 bra 	$L__BB0_829;
	bra.uni 	$L__BB0_827;

$L__BB0_829:
	cvt.f64.f32 	%fd3509, %f65;
	abs.f64 	%fd3508, %fd3509;
	setp.lt.s32 	%p1395, %r5, 0;
	mov.u32 	%r1290, 0;
	setp.gt.f64 	%p1396, %fd3508, 0d3FF0000000000000;
	selp.b32 	%r1291, 2146435072, 0, %p1396;
	xor.b32  	%r1292, %r1291, 2146435072;
	selp.b32 	%r1293, %r1292, %r1291, %p1395;
	setp.eq.f32 	%p1397, %f65, 0fBF800000;
	selp.b32 	%r1294, 1072693248, %r1293, %p1397;
	mov.b64 	%fd3751, {%r1290, %r1294};
	bra.uni 	$L__BB0_831;

$L__BB0_827:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1286, %temp}, %fd671;
	}
	and.b32  	%r1287, %r84, 2147483647;
	setp.ne.s32 	%p1390, %r1287, 2146435072;
	setp.ne.s32 	%p1391, %r1286, 0;
	or.pred  	%p1392, %p1390, %p1391;
	@%p1392 bra 	$L__BB0_831;

	cvt.f64.f32 	%fd3507, %f65;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3144}, %fd3507;
	}
	setp.lt.s32 	%p3529, %r3144, 0;
	and.pred  	%p3528, %p3529, %p121;
	setp.ne.s32 	%p1393, %r7, 1071644672;
	and.pred  	%p1394, %p1393, %p3528;
	selp.b32 	%r1288, %r9, %r8, %p1394;
	mov.u32 	%r1289, 0;
	mov.b64 	%fd3751, {%r1289, %r1288};

$L__BB0_831:
	ld.global.f32 	%f66, [%rd20];
	cvt.f64.f32 	%fd682, %f66;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd682;
	}
	abs.f64 	%fd683, %fd682;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd683;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3754, [retval0+0];
	} // callseq 50
	setp.lt.s32 	%p1398, %r85, 0;
	and.pred  	%p51, %p1398, %p121;
	not.pred 	%p1400, %p51;
	@%p1400 bra 	$L__BB0_833;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1295}, %fd3754;
	}
	xor.b32  	%r1296, %r1295, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1297, %temp}, %fd3754;
	}
	mov.b64 	%fd3754, {%r1297, %r1296};

$L__BB0_833:
	setp.eq.f32 	%p1401, %f66, 0f00000000;
	setp.eq.f32 	%p1402, %f64, 0f3F800000;
	selp.f64 	%fd2335, 0d3FF0000000000000, %fd3748, %p1402;
	setp.eq.f32 	%p1403, %f65, 0f3F800000;
	selp.f64 	%fd2336, 0d3FF0000000000000, %fd3751, %p1403;
	add.f64 	%fd687, %fd2335, %fd2336;
	@%p1401 bra 	$L__BB0_837;
	bra.uni 	$L__BB0_834;

$L__BB0_837:
	setp.lt.s32 	%p1406, %r5, 0;
	mov.u32 	%r1298, 0;
	selp.b32 	%r1299, %r85, 0, %p121;
	or.b32  	%r1300, %r1299, 2146435072;
	selp.b32 	%r1301, %r1300, %r1299, %p1406;
	mov.b64 	%fd3754, {%r1298, %r1301};
	bra.uni 	$L__BB0_838;

$L__BB0_834:
	setp.gt.s32 	%p1404, %r85, -1;
	@%p1404 bra 	$L__BB0_838;

	mov.f64 	%fd2337, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2338, %fd2337;
	setp.eq.f64 	%p1405, %fd2338, 0d4000000000000000;
	@%p1405 bra 	$L__BB0_838;

	mov.f64 	%fd3754, 0dFFF8000000000000;

$L__BB0_838:
	add.f64 	%fd2340, %fd682, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1302}, %fd2340;
	}
	and.b32  	%r1303, %r1302, 2146435072;
	setp.ne.s32 	%p1408, %r1303, 2146435072;
	@%p1408 bra 	$L__BB0_845;

	cvt.f64.f32 	%fd3511, %f66;
	abs.f64 	%fd3510, %fd3511;
	setp.gtu.f64 	%p1409, %fd3510, 0d7FF0000000000000;
	@%p1409 bra 	$L__BB0_844;
	bra.uni 	$L__BB0_840;

$L__BB0_844:
	mov.f64 	%fd2342, 0d4000000000000000;
	add.rn.f64 	%fd3754, %fd682, %fd2342;
	bra.uni 	$L__BB0_845;

$L__BB0_840:
	setp.eq.s32 	%p1410, %r7, 2146435072;
	mov.f64 	%fd2341, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1304, %temp}, %fd2341;
	}
	setp.eq.s32 	%p1411, %r1304, 0;
	and.pred  	%p1412, %p1410, %p1411;
	@%p1412 bra 	$L__BB0_843;
	bra.uni 	$L__BB0_841;

$L__BB0_843:
	cvt.f64.f32 	%fd3514, %f66;
	abs.f64 	%fd3513, %fd3514;
	setp.lt.s32 	%p1418, %r5, 0;
	mov.u32 	%r1309, 0;
	setp.gt.f64 	%p1419, %fd3513, 0d3FF0000000000000;
	selp.b32 	%r1310, 2146435072, 0, %p1419;
	xor.b32  	%r1311, %r1310, 2146435072;
	selp.b32 	%r1312, %r1311, %r1310, %p1418;
	setp.eq.f32 	%p1420, %f66, 0fBF800000;
	selp.b32 	%r1313, 1072693248, %r1312, %p1420;
	mov.b64 	%fd3754, {%r1309, %r1313};
	bra.uni 	$L__BB0_845;

$L__BB0_841:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1305, %temp}, %fd682;
	}
	and.b32  	%r1306, %r85, 2147483647;
	setp.ne.s32 	%p1413, %r1306, 2146435072;
	setp.ne.s32 	%p1414, %r1305, 0;
	or.pred  	%p1415, %p1413, %p1414;
	@%p1415 bra 	$L__BB0_845;

	cvt.f64.f32 	%fd3512, %f66;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3145}, %fd3512;
	}
	setp.lt.s32 	%p3531, %r3145, 0;
	and.pred  	%p3530, %p3531, %p121;
	setp.ne.s32 	%p1416, %r7, 1071644672;
	and.pred  	%p1417, %p1416, %p3530;
	selp.b32 	%r1307, %r9, %r8, %p1417;
	mov.u32 	%r1308, 0;
	mov.b64 	%fd3754, {%r1308, %r1307};

$L__BB0_845:
	cvt.rn.f32.f64 	%f429, %fd659;
	cvt.f64.f32 	%fd2343, %f63;
	rcp.rn.f64 	%fd2344, %fd2343;
	setp.eq.f32 	%p1421, %f66, 0f3F800000;
	selp.f64 	%fd2345, 0d3FF0000000000000, %fd3754, %p1421;
	add.f64 	%fd2346, %fd687, %fd2345;
	mul.f64 	%fd2347, %fd2344, %fd2346;
	cvt.rn.f32.f64 	%f430, %fd2347;
	ld.global.f32 	%f431, [%rd21];
	sub.f32 	%f432, %f431, %f430;
	cvt.f64.f32 	%fd2348, %f432;
	cvt.f64.f32 	%fd2349, %f429;
	fma.rn.f64 	%fd2350, %fd2349, 0dBFE0000000000000, %fd2348;
	mul.f64 	%fd2351, %fd2350, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f433, %fd2351;
	mul.f32 	%f434, %f65, %f61;
	fma.rn.f32 	%f435, %f64, %f60, %f434;
	fma.rn.f32 	%f436, %f66, %f62, %f435;
	cvt.f64.f32 	%fd2352, %f436;
	mul.f64 	%fd2353, %fd2344, %fd2352;
	cvt.rn.f32.f64 	%f437, %fd2353;
	add.f32 	%f438, %f431, %f433;
	div.rn.f32 	%f439, %f64, %f63;
	fma.rn.f32 	%f440, %f439, %f429, %f438;
	mul.f32 	%f441, %f60, %f437;
	sub.f32 	%f442, %f440, %f441;
	mul.f32 	%f443, %f50, %f58;
	sub.f32 	%f444, %f59, %f443;
	sub.f32 	%f67, %f444, %f442;
	mov.f64 	%fd3757, %fd3793;
	@%p1160 bra 	$L__BB0_847;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1314}, %fd3793;
	}
	xor.b32  	%r1315, %r1314, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1316, %temp}, %fd3793;
	}
	mov.b64 	%fd3757, {%r1316, %r1315};

$L__BB0_847:
	setp.eq.f32 	%p3496, %f50, 0f00000000;
	@%p3496 bra 	$L__BB0_851;
	bra.uni 	$L__BB0_848;

$L__BB0_851:
	setp.lt.s32 	%p1426, %r5, 0;
	mov.u32 	%r1317, 0;
	selp.b32 	%r1318, %r68, 0, %p121;
	or.b32  	%r1319, %r1318, 2146435072;
	selp.b32 	%r1320, %r1319, %r1318, %p1426;
	mov.b64 	%fd3757, {%r1317, %r1320};
	bra.uni 	$L__BB0_852;

$L__BB0_848:
	setp.gt.s32 	%p1424, %r68, -1;
	@%p1424 bra 	$L__BB0_852;

	mov.f64 	%fd2354, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2355, %fd2354;
	setp.eq.f64 	%p1425, %fd2355, 0d4000000000000000;
	@%p1425 bra 	$L__BB0_852;

	mov.f64 	%fd3757, 0dFFF8000000000000;

$L__BB0_852:
	@%p1166 bra 	$L__BB0_859;

	setp.gtu.f64 	%p1429, %fd556, 0d7FF0000000000000;
	@%p1429 bra 	$L__BB0_858;
	bra.uni 	$L__BB0_854;

$L__BB0_858:
	mov.f64 	%fd2358, 0d4000000000000000;
	add.rn.f64 	%fd3757, %fd555, %fd2358;
	bra.uni 	$L__BB0_859;

$L__BB0_854:
	setp.eq.s32 	%p1430, %r7, 2146435072;
	mov.f64 	%fd2357, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1321, %temp}, %fd2357;
	}
	setp.eq.s32 	%p1431, %r1321, 0;
	and.pred  	%p1432, %p1430, %p1431;
	@%p1432 bra 	$L__BB0_857;
	bra.uni 	$L__BB0_855;

$L__BB0_857:
	setp.lt.s32 	%p1438, %r5, 0;
	mov.u32 	%r1326, 0;
	setp.gt.f64 	%p1439, %fd556, 0d3FF0000000000000;
	selp.b32 	%r1327, 2146435072, 0, %p1439;
	xor.b32  	%r1328, %r1327, 2146435072;
	selp.b32 	%r1329, %r1328, %r1327, %p1438;
	setp.eq.f32 	%p1440, %f50, 0fBF800000;
	selp.b32 	%r1330, 1072693248, %r1329, %p1440;
	mov.b64 	%fd3757, {%r1326, %r1330};
	bra.uni 	$L__BB0_859;

$L__BB0_855:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1322, %temp}, %fd555;
	}
	and.b32  	%r1323, %r68, 2147483647;
	setp.ne.s32 	%p1433, %r1323, 2146435072;
	setp.ne.s32 	%p1434, %r1322, 0;
	or.pred  	%p1435, %p1433, %p1434;
	@%p1435 bra 	$L__BB0_859;

	setp.ne.s32 	%p1436, %r7, 1071644672;
	and.pred  	%p1437, %p1436, %p40;
	selp.b32 	%r1324, %r9, %r8, %p1437;
	mov.u32 	%r1325, 0;
	mov.b64 	%fd3757, {%r1325, %r1324};

$L__BB0_859:
	mov.f64 	%fd3760, %fd3796;
	@%p1181 bra 	$L__BB0_861;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1331}, %fd3796;
	}
	xor.b32  	%r1332, %r1331, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1333, %temp}, %fd3796;
	}
	mov.b64 	%fd3760, {%r1333, %r1332};

$L__BB0_861:
	setp.eq.f32 	%p3497, %f51, 0f00000000;
	@%p3497 bra 	$L__BB0_865;
	bra.uni 	$L__BB0_862;

$L__BB0_865:
	setp.lt.s32 	%p1445, %r5, 0;
	mov.u32 	%r1334, 0;
	selp.b32 	%r1335, %r70, 0, %p121;
	or.b32  	%r1336, %r1335, 2146435072;
	selp.b32 	%r1337, %r1336, %r1335, %p1445;
	mov.b64 	%fd3760, {%r1334, %r1337};
	bra.uni 	$L__BB0_866;

$L__BB0_862:
	setp.gt.s32 	%p1443, %r70, -1;
	@%p1443 bra 	$L__BB0_866;

	mov.f64 	%fd2359, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2360, %fd2359;
	setp.eq.f64 	%p1444, %fd2360, 0d4000000000000000;
	@%p1444 bra 	$L__BB0_866;

	mov.f64 	%fd3760, 0dFFF8000000000000;

$L__BB0_866:
	@%p1187 bra 	$L__BB0_873;

	setp.gtu.f64 	%p1448, %fd567, 0d7FF0000000000000;
	@%p1448 bra 	$L__BB0_872;
	bra.uni 	$L__BB0_868;

$L__BB0_872:
	mov.f64 	%fd2363, 0d4000000000000000;
	add.rn.f64 	%fd3760, %fd566, %fd2363;
	bra.uni 	$L__BB0_873;

$L__BB0_868:
	setp.eq.s32 	%p1449, %r7, 2146435072;
	mov.f64 	%fd2362, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1338, %temp}, %fd2362;
	}
	setp.eq.s32 	%p1450, %r1338, 0;
	and.pred  	%p1451, %p1449, %p1450;
	@%p1451 bra 	$L__BB0_871;
	bra.uni 	$L__BB0_869;

$L__BB0_871:
	setp.lt.s32 	%p1457, %r5, 0;
	mov.u32 	%r1343, 0;
	setp.gt.f64 	%p1458, %fd567, 0d3FF0000000000000;
	selp.b32 	%r1344, 2146435072, 0, %p1458;
	xor.b32  	%r1345, %r1344, 2146435072;
	selp.b32 	%r1346, %r1345, %r1344, %p1457;
	setp.eq.f32 	%p1459, %f51, 0fBF800000;
	selp.b32 	%r1347, 1072693248, %r1346, %p1459;
	mov.b64 	%fd3760, {%r1343, %r1347};
	bra.uni 	$L__BB0_873;

$L__BB0_869:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1339, %temp}, %fd566;
	}
	and.b32  	%r1340, %r70, 2147483647;
	setp.ne.s32 	%p1452, %r1340, 2146435072;
	setp.ne.s32 	%p1453, %r1339, 0;
	or.pred  	%p1454, %p1452, %p1453;
	@%p1454 bra 	$L__BB0_873;

	setp.ne.s32 	%p1455, %r7, 1071644672;
	and.pred  	%p1456, %p1455, %p41;
	selp.b32 	%r1341, %r9, %r8, %p1456;
	mov.u32 	%r1342, 0;
	mov.b64 	%fd3760, {%r1342, %r1341};

$L__BB0_873:
	setp.eq.f32 	%p3499, %f50, 0f3F800000;
	setp.eq.f32 	%p3498, %f51, 0f3F800000;
	selp.f64 	%fd2364, 0d3FF0000000000000, %fd3760, %p3498;
	selp.f64 	%fd2365, 0d3FF0000000000000, %fd3757, %p3499;
	add.f64 	%fd710, %fd2365, %fd2364;
	mov.f64 	%fd3763, %fd3799;
	@%p1204 bra 	$L__BB0_875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1348}, %fd3799;
	}
	xor.b32  	%r1349, %r1348, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1350, %temp}, %fd3799;
	}
	mov.b64 	%fd3763, {%r1350, %r1349};

$L__BB0_875:
	setp.eq.f32 	%p3500, %f52, 0f00000000;
	@%p3500 bra 	$L__BB0_879;
	bra.uni 	$L__BB0_876;

$L__BB0_879:
	setp.lt.s32 	%p1466, %r5, 0;
	mov.u32 	%r1351, 0;
	selp.b32 	%r1352, %r72, 0, %p121;
	or.b32  	%r1353, %r1352, 2146435072;
	selp.b32 	%r1354, %r1353, %r1352, %p1466;
	mov.b64 	%fd3763, {%r1351, %r1354};
	bra.uni 	$L__BB0_880;

$L__BB0_876:
	setp.gt.s32 	%p1464, %r72, -1;
	@%p1464 bra 	$L__BB0_880;

	mov.f64 	%fd2366, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2367, %fd2366;
	setp.eq.f64 	%p1465, %fd2367, 0d4000000000000000;
	@%p1465 bra 	$L__BB0_880;

	mov.f64 	%fd3763, 0dFFF8000000000000;

$L__BB0_880:
	@%p1210 bra 	$L__BB0_887;

	setp.gtu.f64 	%p1469, %fd579, 0d7FF0000000000000;
	@%p1469 bra 	$L__BB0_886;
	bra.uni 	$L__BB0_882;

$L__BB0_886:
	mov.f64 	%fd2370, 0d4000000000000000;
	add.rn.f64 	%fd3763, %fd578, %fd2370;
	bra.uni 	$L__BB0_887;

$L__BB0_882:
	setp.eq.s32 	%p1470, %r7, 2146435072;
	mov.f64 	%fd2369, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1355, %temp}, %fd2369;
	}
	setp.eq.s32 	%p1471, %r1355, 0;
	and.pred  	%p1472, %p1470, %p1471;
	@%p1472 bra 	$L__BB0_885;
	bra.uni 	$L__BB0_883;

$L__BB0_885:
	setp.lt.s32 	%p1478, %r5, 0;
	mov.u32 	%r1360, 0;
	setp.gt.f64 	%p1479, %fd579, 0d3FF0000000000000;
	selp.b32 	%r1361, 2146435072, 0, %p1479;
	xor.b32  	%r1362, %r1361, 2146435072;
	selp.b32 	%r1363, %r1362, %r1361, %p1478;
	setp.eq.f32 	%p1480, %f52, 0fBF800000;
	selp.b32 	%r1364, 1072693248, %r1363, %p1480;
	mov.b64 	%fd3763, {%r1360, %r1364};
	bra.uni 	$L__BB0_887;

$L__BB0_883:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1356, %temp}, %fd578;
	}
	and.b32  	%r1357, %r72, 2147483647;
	setp.ne.s32 	%p1473, %r1357, 2146435072;
	setp.ne.s32 	%p1474, %r1356, 0;
	or.pred  	%p1475, %p1473, %p1474;
	@%p1475 bra 	$L__BB0_887;

	setp.ne.s32 	%p1476, %r7, 1071644672;
	and.pred  	%p1477, %p1476, %p42;
	selp.b32 	%r1358, %r9, %r8, %p1477;
	mov.u32 	%r1359, 0;
	mov.b64 	%fd3763, {%r1359, %r1358};

$L__BB0_887:
	setp.eq.f32 	%p3501, %f52, 0f3F800000;
	selp.f64 	%fd2371, 0d3FF0000000000000, %fd3763, %p3501;
	add.f64 	%fd719, %fd710, %fd2371;
	mov.f64 	%fd3766, %fd3802;
	@%p1226 bra 	$L__BB0_889;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1365}, %fd3802;
	}
	xor.b32  	%r1366, %r1365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1367, %temp}, %fd3802;
	}
	mov.b64 	%fd3766, {%r1367, %r1366};

$L__BB0_889:
	setp.eq.f32 	%p3502, %f54, 0f00000000;
	@%p3502 bra 	$L__BB0_893;
	bra.uni 	$L__BB0_890;

$L__BB0_893:
	setp.lt.s32 	%p1486, %r5, 0;
	mov.u32 	%r1368, 0;
	selp.b32 	%r1369, %r74, 0, %p121;
	or.b32  	%r1370, %r1369, 2146435072;
	selp.b32 	%r1371, %r1370, %r1369, %p1486;
	mov.b64 	%fd3766, {%r1368, %r1371};
	bra.uni 	$L__BB0_894;

$L__BB0_890:
	setp.gt.s32 	%p1484, %r74, -1;
	@%p1484 bra 	$L__BB0_894;

	mov.f64 	%fd2372, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2373, %fd2372;
	setp.eq.f64 	%p1485, %fd2373, 0d4000000000000000;
	@%p1485 bra 	$L__BB0_894;

	mov.f64 	%fd3766, 0dFFF8000000000000;

$L__BB0_894:
	@%p1232 bra 	$L__BB0_901;

	setp.gtu.f64 	%p1489, %fd592, 0d7FF0000000000000;
	@%p1489 bra 	$L__BB0_900;
	bra.uni 	$L__BB0_896;

$L__BB0_900:
	mov.f64 	%fd2376, 0d4000000000000000;
	add.rn.f64 	%fd3766, %fd591, %fd2376;
	bra.uni 	$L__BB0_901;

$L__BB0_896:
	setp.eq.s32 	%p1490, %r7, 2146435072;
	mov.f64 	%fd2375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1372, %temp}, %fd2375;
	}
	setp.eq.s32 	%p1491, %r1372, 0;
	and.pred  	%p1492, %p1490, %p1491;
	@%p1492 bra 	$L__BB0_899;
	bra.uni 	$L__BB0_897;

$L__BB0_899:
	setp.lt.s32 	%p1498, %r5, 0;
	mov.u32 	%r1377, 0;
	setp.gt.f64 	%p1499, %fd592, 0d3FF0000000000000;
	selp.b32 	%r1378, 2146435072, 0, %p1499;
	xor.b32  	%r1379, %r1378, 2146435072;
	selp.b32 	%r1380, %r1379, %r1378, %p1498;
	setp.eq.f32 	%p1500, %f54, 0fBF800000;
	selp.b32 	%r1381, 1072693248, %r1380, %p1500;
	mov.b64 	%fd3766, {%r1377, %r1381};
	bra.uni 	$L__BB0_901;

$L__BB0_897:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1373, %temp}, %fd591;
	}
	and.b32  	%r1374, %r74, 2147483647;
	setp.ne.s32 	%p1493, %r1374, 2146435072;
	setp.ne.s32 	%p1494, %r1373, 0;
	or.pred  	%p1495, %p1493, %p1494;
	@%p1495 bra 	$L__BB0_901;

	setp.ne.s32 	%p1496, %r7, 1071644672;
	and.pred  	%p1497, %p1496, %p43;
	selp.b32 	%r1375, %r9, %r8, %p1497;
	mov.u32 	%r1376, 0;
	mov.b64 	%fd3766, {%r1376, %r1375};

$L__BB0_901:
	mov.f64 	%fd3769, %fd3805;
	@%p1247 bra 	$L__BB0_903;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1382}, %fd3805;
	}
	xor.b32  	%r1383, %r1382, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1384, %temp}, %fd3805;
	}
	mov.b64 	%fd3769, {%r1384, %r1383};

$L__BB0_903:
	setp.eq.f32 	%p3503, %f55, 0f00000000;
	@%p3503 bra 	$L__BB0_907;
	bra.uni 	$L__BB0_904;

$L__BB0_907:
	setp.lt.s32 	%p1505, %r5, 0;
	mov.u32 	%r1385, 0;
	selp.b32 	%r1386, %r76, 0, %p121;
	or.b32  	%r1387, %r1386, 2146435072;
	selp.b32 	%r1388, %r1387, %r1386, %p1505;
	mov.b64 	%fd3769, {%r1385, %r1388};
	bra.uni 	$L__BB0_908;

$L__BB0_904:
	setp.gt.s32 	%p1503, %r76, -1;
	@%p1503 bra 	$L__BB0_908;

	mov.f64 	%fd2377, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2378, %fd2377;
	setp.eq.f64 	%p1504, %fd2378, 0d4000000000000000;
	@%p1504 bra 	$L__BB0_908;

	mov.f64 	%fd3769, 0dFFF8000000000000;

$L__BB0_908:
	@%p1253 bra 	$L__BB0_915;

	setp.gtu.f64 	%p1508, %fd603, 0d7FF0000000000000;
	@%p1508 bra 	$L__BB0_914;
	bra.uni 	$L__BB0_910;

$L__BB0_914:
	mov.f64 	%fd2381, 0d4000000000000000;
	add.rn.f64 	%fd3769, %fd602, %fd2381;
	bra.uni 	$L__BB0_915;

$L__BB0_910:
	setp.eq.s32 	%p1509, %r7, 2146435072;
	mov.f64 	%fd2380, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1389, %temp}, %fd2380;
	}
	setp.eq.s32 	%p1510, %r1389, 0;
	and.pred  	%p1511, %p1509, %p1510;
	@%p1511 bra 	$L__BB0_913;
	bra.uni 	$L__BB0_911;

$L__BB0_913:
	setp.lt.s32 	%p1517, %r5, 0;
	mov.u32 	%r1394, 0;
	setp.gt.f64 	%p1518, %fd603, 0d3FF0000000000000;
	selp.b32 	%r1395, 2146435072, 0, %p1518;
	xor.b32  	%r1396, %r1395, 2146435072;
	selp.b32 	%r1397, %r1396, %r1395, %p1517;
	setp.eq.f32 	%p1519, %f55, 0fBF800000;
	selp.b32 	%r1398, 1072693248, %r1397, %p1519;
	mov.b64 	%fd3769, {%r1394, %r1398};
	bra.uni 	$L__BB0_915;

$L__BB0_911:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1390, %temp}, %fd602;
	}
	and.b32  	%r1391, %r76, 2147483647;
	setp.ne.s32 	%p1512, %r1391, 2146435072;
	setp.ne.s32 	%p1513, %r1390, 0;
	or.pred  	%p1514, %p1512, %p1513;
	@%p1514 bra 	$L__BB0_915;

	setp.ne.s32 	%p1515, %r7, 1071644672;
	and.pred  	%p1516, %p1515, %p44;
	selp.b32 	%r1392, %r9, %r8, %p1516;
	mov.u32 	%r1393, 0;
	mov.b64 	%fd3769, {%r1393, %r1392};

$L__BB0_915:
	setp.eq.f32 	%p3505, %f54, 0f3F800000;
	setp.eq.f32 	%p3504, %f55, 0f3F800000;
	cvt.rn.f32.f64 	%f68, %fd719;
	selp.f64 	%fd2382, 0d3FF0000000000000, %fd3769, %p3504;
	selp.f64 	%fd2383, 0d3FF0000000000000, %fd3766, %p3505;
	add.f64 	%fd736, %fd2383, %fd2382;
	mov.f64 	%fd3772, %fd3808;
	@%p1270 bra 	$L__BB0_917;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1399}, %fd3808;
	}
	xor.b32  	%r1400, %r1399, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1401, %temp}, %fd3808;
	}
	mov.b64 	%fd3772, {%r1401, %r1400};

$L__BB0_917:
	setp.eq.f32 	%p3506, %f57, 0f00000000;
	@%p3506 bra 	$L__BB0_921;
	bra.uni 	$L__BB0_918;

$L__BB0_921:
	setp.lt.s32 	%p1526, %r5, 0;
	mov.u32 	%r1402, 0;
	selp.b32 	%r1403, %r78, 0, %p121;
	or.b32  	%r1404, %r1403, 2146435072;
	selp.b32 	%r1405, %r1404, %r1403, %p1526;
	mov.b64 	%fd3772, {%r1402, %r1405};
	bra.uni 	$L__BB0_922;

$L__BB0_918:
	setp.gt.s32 	%p1524, %r78, -1;
	@%p1524 bra 	$L__BB0_922;

	mov.f64 	%fd2384, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2385, %fd2384;
	setp.eq.f64 	%p1525, %fd2385, 0d4000000000000000;
	@%p1525 bra 	$L__BB0_922;

	mov.f64 	%fd3772, 0dFFF8000000000000;

$L__BB0_922:
	@%p1276 bra 	$L__BB0_929;

	setp.gtu.f64 	%p1529, %fd615, 0d7FF0000000000000;
	@%p1529 bra 	$L__BB0_928;
	bra.uni 	$L__BB0_924;

$L__BB0_928:
	mov.f64 	%fd2388, 0d4000000000000000;
	add.rn.f64 	%fd3772, %fd614, %fd2388;
	bra.uni 	$L__BB0_929;

$L__BB0_924:
	setp.eq.s32 	%p1530, %r7, 2146435072;
	mov.f64 	%fd2387, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1406, %temp}, %fd2387;
	}
	setp.eq.s32 	%p1531, %r1406, 0;
	and.pred  	%p1532, %p1530, %p1531;
	@%p1532 bra 	$L__BB0_927;
	bra.uni 	$L__BB0_925;

$L__BB0_927:
	setp.lt.s32 	%p1538, %r5, 0;
	mov.u32 	%r1411, 0;
	setp.gt.f64 	%p1539, %fd615, 0d3FF0000000000000;
	selp.b32 	%r1412, 2146435072, 0, %p1539;
	xor.b32  	%r1413, %r1412, 2146435072;
	selp.b32 	%r1414, %r1413, %r1412, %p1538;
	setp.eq.f32 	%p1540, %f57, 0fBF800000;
	selp.b32 	%r1415, 1072693248, %r1414, %p1540;
	mov.b64 	%fd3772, {%r1411, %r1415};
	bra.uni 	$L__BB0_929;

$L__BB0_925:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1407, %temp}, %fd614;
	}
	and.b32  	%r1408, %r78, 2147483647;
	setp.ne.s32 	%p1533, %r1408, 2146435072;
	setp.ne.s32 	%p1534, %r1407, 0;
	or.pred  	%p1535, %p1533, %p1534;
	@%p1535 bra 	$L__BB0_929;

	setp.ne.s32 	%p1536, %r7, 1071644672;
	and.pred  	%p1537, %p1536, %p45;
	selp.b32 	%r1409, %r9, %r8, %p1537;
	mov.u32 	%r1410, 0;
	mov.b64 	%fd3772, {%r1410, %r1409};

$L__BB0_929:
	setp.eq.f32 	%p3507, %f57, 0f3F800000;
	selp.f64 	%fd2389, 0d3FF0000000000000, %fd3772, %p3507;
	add.f64 	%fd2390, %fd736, %fd2389;
	mul.f64 	%fd2391, %fd590, %fd2390;
	cvt.rn.f32.f64 	%f445, %fd2391;
	sub.f32 	%f446, %f49, %f445;
	cvt.f64.f32 	%fd2392, %f446;
	cvt.f64.f32 	%fd2393, %f68;
	fma.rn.f64 	%fd2394, %fd2393, 0dBFE0000000000000, %fd2392;
	mul.f64 	%fd2395, %fd2394, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f447, %fd2395;
	add.f32 	%f448, %f49, %f447;
	div.rn.f32 	%f449, %f55, %f53;
	fma.rn.f32 	%f69, %f449, %f68, %f448;
	ld.global.f32 	%f70, [%rd11+-4];
	cvt.f64.f32 	%fd745, %f70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd745;
	}
	abs.f64 	%fd746, %fd745;
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd746;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3775, [retval0+0];
	} // callseq 51
	setp.lt.s32 	%p1542, %r86, 0;
	and.pred  	%p52, %p1542, %p121;
	not.pred 	%p1544, %p52;
	@%p1544 bra 	$L__BB0_931;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1416}, %fd3775;
	}
	xor.b32  	%r1417, %r1416, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1418, %temp}, %fd3775;
	}
	mov.b64 	%fd3775, {%r1418, %r1417};

$L__BB0_931:
	setp.eq.f32 	%p1545, %f70, 0f00000000;
	@%p1545 bra 	$L__BB0_935;
	bra.uni 	$L__BB0_932;

$L__BB0_935:
	setp.lt.s32 	%p1548, %r5, 0;
	mov.u32 	%r1419, 0;
	selp.b32 	%r1420, %r86, 0, %p121;
	or.b32  	%r1421, %r1420, 2146435072;
	selp.b32 	%r1422, %r1421, %r1420, %p1548;
	mov.b64 	%fd3775, {%r1419, %r1422};
	bra.uni 	$L__BB0_936;

$L__BB0_932:
	setp.gt.s32 	%p1546, %r86, -1;
	@%p1546 bra 	$L__BB0_936;

	mov.f64 	%fd2396, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2397, %fd2396;
	setp.eq.f64 	%p1547, %fd2397, 0d4000000000000000;
	@%p1547 bra 	$L__BB0_936;

	mov.f64 	%fd3775, 0dFFF8000000000000;

$L__BB0_936:
	add.f64 	%fd2399, %fd745, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1423}, %fd2399;
	}
	and.b32  	%r1424, %r1423, 2146435072;
	setp.ne.s32 	%p1550, %r1424, 2146435072;
	@%p1550 bra 	$L__BB0_943;

	cvt.f64.f32 	%fd3516, %f70;
	abs.f64 	%fd3515, %fd3516;
	setp.gtu.f64 	%p1551, %fd3515, 0d7FF0000000000000;
	@%p1551 bra 	$L__BB0_942;
	bra.uni 	$L__BB0_938;

$L__BB0_942:
	mov.f64 	%fd2401, 0d4000000000000000;
	add.rn.f64 	%fd3775, %fd745, %fd2401;
	bra.uni 	$L__BB0_943;

$L__BB0_938:
	setp.eq.s32 	%p1552, %r7, 2146435072;
	mov.f64 	%fd2400, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1425, %temp}, %fd2400;
	}
	setp.eq.s32 	%p1553, %r1425, 0;
	and.pred  	%p1554, %p1552, %p1553;
	@%p1554 bra 	$L__BB0_941;
	bra.uni 	$L__BB0_939;

$L__BB0_941:
	cvt.f64.f32 	%fd3519, %f70;
	abs.f64 	%fd3518, %fd3519;
	setp.lt.s32 	%p1560, %r5, 0;
	mov.u32 	%r1430, 0;
	setp.gt.f64 	%p1561, %fd3518, 0d3FF0000000000000;
	selp.b32 	%r1431, 2146435072, 0, %p1561;
	xor.b32  	%r1432, %r1431, 2146435072;
	selp.b32 	%r1433, %r1432, %r1431, %p1560;
	setp.eq.f32 	%p1562, %f70, 0fBF800000;
	selp.b32 	%r1434, 1072693248, %r1433, %p1562;
	mov.b64 	%fd3775, {%r1430, %r1434};
	bra.uni 	$L__BB0_943;

$L__BB0_939:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1426, %temp}, %fd745;
	}
	and.b32  	%r1427, %r86, 2147483647;
	setp.ne.s32 	%p1555, %r1427, 2146435072;
	setp.ne.s32 	%p1556, %r1426, 0;
	or.pred  	%p1557, %p1555, %p1556;
	@%p1557 bra 	$L__BB0_943;

	cvt.f64.f32 	%fd3517, %f70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3146}, %fd3517;
	}
	setp.lt.s32 	%p3533, %r3146, 0;
	and.pred  	%p3532, %p3533, %p121;
	setp.ne.s32 	%p1558, %r7, 1071644672;
	and.pred  	%p1559, %p1558, %p3532;
	selp.b32 	%r1428, %r9, %r8, %p1559;
	mov.u32 	%r1429, 0;
	mov.b64 	%fd3775, {%r1429, %r1428};

$L__BB0_943:
	ld.global.f32 	%f71, [%rd12+-4];
	cvt.f64.f32 	%fd756, %f71;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd756;
	}
	abs.f64 	%fd757, %fd756;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd757;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3778, [retval0+0];
	} // callseq 52
	setp.lt.s32 	%p1563, %r87, 0;
	and.pred  	%p53, %p1563, %p121;
	not.pred 	%p1565, %p53;
	@%p1565 bra 	$L__BB0_945;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1435}, %fd3778;
	}
	xor.b32  	%r1436, %r1435, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1437, %temp}, %fd3778;
	}
	mov.b64 	%fd3778, {%r1437, %r1436};

$L__BB0_945:
	setp.eq.f32 	%p1566, %f71, 0f00000000;
	@%p1566 bra 	$L__BB0_949;
	bra.uni 	$L__BB0_946;

$L__BB0_949:
	setp.lt.s32 	%p1569, %r5, 0;
	mov.u32 	%r1438, 0;
	selp.b32 	%r1439, %r87, 0, %p121;
	or.b32  	%r1440, %r1439, 2146435072;
	selp.b32 	%r1441, %r1440, %r1439, %p1569;
	mov.b64 	%fd3778, {%r1438, %r1441};
	bra.uni 	$L__BB0_950;

$L__BB0_946:
	setp.gt.s32 	%p1567, %r87, -1;
	@%p1567 bra 	$L__BB0_950;

	mov.f64 	%fd2402, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2403, %fd2402;
	setp.eq.f64 	%p1568, %fd2403, 0d4000000000000000;
	@%p1568 bra 	$L__BB0_950;

	mov.f64 	%fd3778, 0dFFF8000000000000;

$L__BB0_950:
	add.f64 	%fd2405, %fd756, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1442}, %fd2405;
	}
	and.b32  	%r1443, %r1442, 2146435072;
	setp.ne.s32 	%p1571, %r1443, 2146435072;
	@%p1571 bra 	$L__BB0_957;

	cvt.f64.f32 	%fd3521, %f71;
	abs.f64 	%fd3520, %fd3521;
	setp.gtu.f64 	%p1572, %fd3520, 0d7FF0000000000000;
	@%p1572 bra 	$L__BB0_956;
	bra.uni 	$L__BB0_952;

$L__BB0_956:
	mov.f64 	%fd2407, 0d4000000000000000;
	add.rn.f64 	%fd3778, %fd756, %fd2407;
	bra.uni 	$L__BB0_957;

$L__BB0_952:
	setp.eq.s32 	%p1573, %r7, 2146435072;
	mov.f64 	%fd2406, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1444, %temp}, %fd2406;
	}
	setp.eq.s32 	%p1574, %r1444, 0;
	and.pred  	%p1575, %p1573, %p1574;
	@%p1575 bra 	$L__BB0_955;
	bra.uni 	$L__BB0_953;

$L__BB0_955:
	cvt.f64.f32 	%fd3524, %f71;
	abs.f64 	%fd3523, %fd3524;
	setp.lt.s32 	%p1581, %r5, 0;
	mov.u32 	%r1449, 0;
	setp.gt.f64 	%p1582, %fd3523, 0d3FF0000000000000;
	selp.b32 	%r1450, 2146435072, 0, %p1582;
	xor.b32  	%r1451, %r1450, 2146435072;
	selp.b32 	%r1452, %r1451, %r1450, %p1581;
	setp.eq.f32 	%p1583, %f71, 0fBF800000;
	selp.b32 	%r1453, 1072693248, %r1452, %p1583;
	mov.b64 	%fd3778, {%r1449, %r1453};
	bra.uni 	$L__BB0_957;

$L__BB0_953:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1445, %temp}, %fd756;
	}
	and.b32  	%r1446, %r87, 2147483647;
	setp.ne.s32 	%p1576, %r1446, 2146435072;
	setp.ne.s32 	%p1577, %r1445, 0;
	or.pred  	%p1578, %p1576, %p1577;
	@%p1578 bra 	$L__BB0_957;

	cvt.f64.f32 	%fd3522, %f71;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3147}, %fd3522;
	}
	setp.lt.s32 	%p3535, %r3147, 0;
	and.pred  	%p3534, %p3535, %p121;
	setp.ne.s32 	%p1579, %r7, 1071644672;
	and.pred  	%p1580, %p1579, %p3534;
	selp.b32 	%r1447, %r9, %r8, %p1580;
	mov.u32 	%r1448, 0;
	mov.b64 	%fd3778, {%r1448, %r1447};

$L__BB0_957:
	setp.eq.f32 	%p1584, %f71, 0f3F800000;
	selp.f64 	%fd2408, 0d3FF0000000000000, %fd3778, %p1584;
	setp.eq.f32 	%p1585, %f70, 0f3F800000;
	selp.f64 	%fd2409, 0d3FF0000000000000, %fd3775, %p1585;
	add.f64 	%fd767, %fd2409, %fd2408;
	ld.global.f32 	%f72, [%rd13+-4];
	cvt.f64.f32 	%fd768, %f72;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd768;
	}
	abs.f64 	%fd769, %fd768;
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd769;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3781, [retval0+0];
	} // callseq 53
	setp.lt.s32 	%p1586, %r88, 0;
	and.pred  	%p54, %p1586, %p121;
	not.pred 	%p1588, %p54;
	@%p1588 bra 	$L__BB0_959;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1454}, %fd3781;
	}
	xor.b32  	%r1455, %r1454, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1456, %temp}, %fd3781;
	}
	mov.b64 	%fd3781, {%r1456, %r1455};

$L__BB0_959:
	setp.eq.f32 	%p1589, %f72, 0f00000000;
	@%p1589 bra 	$L__BB0_963;
	bra.uni 	$L__BB0_960;

$L__BB0_963:
	setp.lt.s32 	%p1592, %r5, 0;
	mov.u32 	%r1457, 0;
	selp.b32 	%r1458, %r88, 0, %p121;
	or.b32  	%r1459, %r1458, 2146435072;
	selp.b32 	%r1460, %r1459, %r1458, %p1592;
	mov.b64 	%fd3781, {%r1457, %r1460};
	bra.uni 	$L__BB0_964;

$L__BB0_960:
	setp.gt.s32 	%p1590, %r88, -1;
	@%p1590 bra 	$L__BB0_964;

	mov.f64 	%fd2410, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2411, %fd2410;
	setp.eq.f64 	%p1591, %fd2411, 0d4000000000000000;
	@%p1591 bra 	$L__BB0_964;

	mov.f64 	%fd3781, 0dFFF8000000000000;

$L__BB0_964:
	add.f64 	%fd2413, %fd768, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1461}, %fd2413;
	}
	and.b32  	%r1462, %r1461, 2146435072;
	setp.ne.s32 	%p1594, %r1462, 2146435072;
	@%p1594 bra 	$L__BB0_971;

	cvt.f64.f32 	%fd3526, %f72;
	abs.f64 	%fd3525, %fd3526;
	setp.gtu.f64 	%p1595, %fd3525, 0d7FF0000000000000;
	@%p1595 bra 	$L__BB0_970;
	bra.uni 	$L__BB0_966;

$L__BB0_970:
	mov.f64 	%fd2415, 0d4000000000000000;
	add.rn.f64 	%fd3781, %fd768, %fd2415;
	bra.uni 	$L__BB0_971;

$L__BB0_966:
	setp.eq.s32 	%p1596, %r7, 2146435072;
	mov.f64 	%fd2414, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1463, %temp}, %fd2414;
	}
	setp.eq.s32 	%p1597, %r1463, 0;
	and.pred  	%p1598, %p1596, %p1597;
	@%p1598 bra 	$L__BB0_969;
	bra.uni 	$L__BB0_967;

$L__BB0_969:
	cvt.f64.f32 	%fd3529, %f72;
	abs.f64 	%fd3528, %fd3529;
	setp.lt.s32 	%p1604, %r5, 0;
	mov.u32 	%r1468, 0;
	setp.gt.f64 	%p1605, %fd3528, 0d3FF0000000000000;
	selp.b32 	%r1469, 2146435072, 0, %p1605;
	xor.b32  	%r1470, %r1469, 2146435072;
	selp.b32 	%r1471, %r1470, %r1469, %p1604;
	setp.eq.f32 	%p1606, %f72, 0fBF800000;
	selp.b32 	%r1472, 1072693248, %r1471, %p1606;
	mov.b64 	%fd3781, {%r1468, %r1472};
	bra.uni 	$L__BB0_971;

$L__BB0_967:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1464, %temp}, %fd768;
	}
	and.b32  	%r1465, %r88, 2147483647;
	setp.ne.s32 	%p1599, %r1465, 2146435072;
	setp.ne.s32 	%p1600, %r1464, 0;
	or.pred  	%p1601, %p1599, %p1600;
	@%p1601 bra 	$L__BB0_971;

	cvt.f64.f32 	%fd3527, %f72;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3148}, %fd3527;
	}
	setp.lt.s32 	%p3537, %r3148, 0;
	and.pred  	%p3536, %p3537, %p121;
	setp.ne.s32 	%p1602, %r7, 1071644672;
	and.pred  	%p1603, %p1602, %p3536;
	selp.b32 	%r1466, %r9, %r8, %p1603;
	mov.u32 	%r1467, 0;
	mov.b64 	%fd3781, {%r1467, %r1466};

$L__BB0_971:
	setp.eq.f32 	%p1607, %f72, 0f3F800000;
	selp.f64 	%fd2416, 0d3FF0000000000000, %fd3781, %p1607;
	add.f64 	%fd779, %fd767, %fd2416;
	ld.global.f32 	%f73, [%rd2+-4];
	ld.global.f32 	%f74, [%rd3+-4];
	cvt.f64.f32 	%fd780, %f74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd780;
	}
	abs.f64 	%fd781, %fd780;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd781;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3784, [retval0+0];
	} // callseq 54
	setp.lt.s32 	%p1608, %r89, 0;
	and.pred  	%p55, %p1608, %p121;
	not.pred 	%p1610, %p55;
	@%p1610 bra 	$L__BB0_973;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1473}, %fd3784;
	}
	xor.b32  	%r1474, %r1473, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1475, %temp}, %fd3784;
	}
	mov.b64 	%fd3784, {%r1475, %r1474};

$L__BB0_973:
	setp.eq.f32 	%p1611, %f74, 0f00000000;
	@%p1611 bra 	$L__BB0_977;
	bra.uni 	$L__BB0_974;

$L__BB0_977:
	setp.lt.s32 	%p1614, %r5, 0;
	mov.u32 	%r1476, 0;
	selp.b32 	%r1477, %r89, 0, %p121;
	or.b32  	%r1478, %r1477, 2146435072;
	selp.b32 	%r1479, %r1478, %r1477, %p1614;
	mov.b64 	%fd3784, {%r1476, %r1479};
	bra.uni 	$L__BB0_978;

$L__BB0_974:
	setp.gt.s32 	%p1612, %r89, -1;
	@%p1612 bra 	$L__BB0_978;

	mov.f64 	%fd2417, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2418, %fd2417;
	setp.eq.f64 	%p1613, %fd2418, 0d4000000000000000;
	@%p1613 bra 	$L__BB0_978;

	mov.f64 	%fd3784, 0dFFF8000000000000;

$L__BB0_978:
	add.f64 	%fd2420, %fd780, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1480}, %fd2420;
	}
	and.b32  	%r1481, %r1480, 2146435072;
	setp.ne.s32 	%p1616, %r1481, 2146435072;
	@%p1616 bra 	$L__BB0_985;

	cvt.f64.f32 	%fd3531, %f74;
	abs.f64 	%fd3530, %fd3531;
	setp.gtu.f64 	%p1617, %fd3530, 0d7FF0000000000000;
	@%p1617 bra 	$L__BB0_984;
	bra.uni 	$L__BB0_980;

$L__BB0_984:
	mov.f64 	%fd2422, 0d4000000000000000;
	add.rn.f64 	%fd3784, %fd780, %fd2422;
	bra.uni 	$L__BB0_985;

$L__BB0_980:
	setp.eq.s32 	%p1618, %r7, 2146435072;
	mov.f64 	%fd2421, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1482, %temp}, %fd2421;
	}
	setp.eq.s32 	%p1619, %r1482, 0;
	and.pred  	%p1620, %p1618, %p1619;
	@%p1620 bra 	$L__BB0_983;
	bra.uni 	$L__BB0_981;

$L__BB0_983:
	cvt.f64.f32 	%fd3534, %f74;
	abs.f64 	%fd3533, %fd3534;
	setp.lt.s32 	%p1626, %r5, 0;
	mov.u32 	%r1487, 0;
	setp.gt.f64 	%p1627, %fd3533, 0d3FF0000000000000;
	selp.b32 	%r1488, 2146435072, 0, %p1627;
	xor.b32  	%r1489, %r1488, 2146435072;
	selp.b32 	%r1490, %r1489, %r1488, %p1626;
	setp.eq.f32 	%p1628, %f74, 0fBF800000;
	selp.b32 	%r1491, 1072693248, %r1490, %p1628;
	mov.b64 	%fd3784, {%r1487, %r1491};
	bra.uni 	$L__BB0_985;

$L__BB0_981:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1483, %temp}, %fd780;
	}
	and.b32  	%r1484, %r89, 2147483647;
	setp.ne.s32 	%p1621, %r1484, 2146435072;
	setp.ne.s32 	%p1622, %r1483, 0;
	or.pred  	%p1623, %p1621, %p1622;
	@%p1623 bra 	$L__BB0_985;

	cvt.f64.f32 	%fd3532, %f74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3149}, %fd3532;
	}
	setp.lt.s32 	%p3539, %r3149, 0;
	and.pred  	%p3538, %p3539, %p121;
	setp.ne.s32 	%p1624, %r7, 1071644672;
	and.pred  	%p1625, %p1624, %p3538;
	selp.b32 	%r1485, %r9, %r8, %p1625;
	mov.u32 	%r1486, 0;
	mov.b64 	%fd3784, {%r1486, %r1485};

$L__BB0_985:
	ld.global.f32 	%f75, [%rd6+-4];
	cvt.f64.f32 	%fd791, %f75;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd791;
	}
	abs.f64 	%fd792, %fd791;
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd792;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3787, [retval0+0];
	} // callseq 55
	setp.lt.s32 	%p1629, %r90, 0;
	and.pred  	%p56, %p1629, %p121;
	not.pred 	%p1631, %p56;
	@%p1631 bra 	$L__BB0_987;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1492}, %fd3787;
	}
	xor.b32  	%r1493, %r1492, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1494, %temp}, %fd3787;
	}
	mov.b64 	%fd3787, {%r1494, %r1493};

$L__BB0_987:
	setp.eq.f32 	%p1632, %f75, 0f00000000;
	@%p1632 bra 	$L__BB0_991;
	bra.uni 	$L__BB0_988;

$L__BB0_991:
	setp.lt.s32 	%p1635, %r5, 0;
	mov.u32 	%r1495, 0;
	selp.b32 	%r1496, %r90, 0, %p121;
	or.b32  	%r1497, %r1496, 2146435072;
	selp.b32 	%r1498, %r1497, %r1496, %p1635;
	mov.b64 	%fd3787, {%r1495, %r1498};
	bra.uni 	$L__BB0_992;

$L__BB0_988:
	setp.gt.s32 	%p1633, %r90, -1;
	@%p1633 bra 	$L__BB0_992;

	mov.f64 	%fd2423, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2424, %fd2423;
	setp.eq.f64 	%p1634, %fd2424, 0d4000000000000000;
	@%p1634 bra 	$L__BB0_992;

	mov.f64 	%fd3787, 0dFFF8000000000000;

$L__BB0_992:
	add.f64 	%fd2426, %fd791, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1499}, %fd2426;
	}
	and.b32  	%r1500, %r1499, 2146435072;
	setp.ne.s32 	%p1637, %r1500, 2146435072;
	@%p1637 bra 	$L__BB0_999;

	cvt.f64.f32 	%fd3536, %f75;
	abs.f64 	%fd3535, %fd3536;
	setp.gtu.f64 	%p1638, %fd3535, 0d7FF0000000000000;
	@%p1638 bra 	$L__BB0_998;
	bra.uni 	$L__BB0_994;

$L__BB0_998:
	mov.f64 	%fd2428, 0d4000000000000000;
	add.rn.f64 	%fd3787, %fd791, %fd2428;
	bra.uni 	$L__BB0_999;

$L__BB0_994:
	setp.eq.s32 	%p1639, %r7, 2146435072;
	mov.f64 	%fd2427, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1501, %temp}, %fd2427;
	}
	setp.eq.s32 	%p1640, %r1501, 0;
	and.pred  	%p1641, %p1639, %p1640;
	@%p1641 bra 	$L__BB0_997;
	bra.uni 	$L__BB0_995;

$L__BB0_997:
	cvt.f64.f32 	%fd3539, %f75;
	abs.f64 	%fd3538, %fd3539;
	setp.lt.s32 	%p1647, %r5, 0;
	mov.u32 	%r1506, 0;
	setp.gt.f64 	%p1648, %fd3538, 0d3FF0000000000000;
	selp.b32 	%r1507, 2146435072, 0, %p1648;
	xor.b32  	%r1508, %r1507, 2146435072;
	selp.b32 	%r1509, %r1508, %r1507, %p1647;
	setp.eq.f32 	%p1649, %f75, 0fBF800000;
	selp.b32 	%r1510, 1072693248, %r1509, %p1649;
	mov.b64 	%fd3787, {%r1506, %r1510};
	bra.uni 	$L__BB0_999;

$L__BB0_995:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1502, %temp}, %fd791;
	}
	and.b32  	%r1503, %r90, 2147483647;
	setp.ne.s32 	%p1642, %r1503, 2146435072;
	setp.ne.s32 	%p1643, %r1502, 0;
	or.pred  	%p1644, %p1642, %p1643;
	@%p1644 bra 	$L__BB0_999;

	cvt.f64.f32 	%fd3537, %f75;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3150}, %fd3537;
	}
	setp.lt.s32 	%p3541, %r3150, 0;
	and.pred  	%p3540, %p3541, %p121;
	setp.ne.s32 	%p1645, %r7, 1071644672;
	and.pred  	%p1646, %p1645, %p3540;
	selp.b32 	%r1504, %r9, %r8, %p1646;
	mov.u32 	%r1505, 0;
	mov.b64 	%fd3787, {%r1505, %r1504};

$L__BB0_999:
	ld.global.f32 	%f76, [%rd7+-4];
	cvt.f64.f32 	%fd802, %f76;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd802;
	}
	abs.f64 	%fd803, %fd802;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd803;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3790, [retval0+0];
	} // callseq 56
	setp.lt.s32 	%p1650, %r91, 0;
	and.pred  	%p57, %p1650, %p121;
	not.pred 	%p1652, %p57;
	@%p1652 bra 	$L__BB0_1001;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1511}, %fd3790;
	}
	xor.b32  	%r1512, %r1511, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1513, %temp}, %fd3790;
	}
	mov.b64 	%fd3790, {%r1513, %r1512};

$L__BB0_1001:
	setp.eq.f32 	%p1653, %f76, 0f00000000;
	setp.eq.f32 	%p1654, %f74, 0f3F800000;
	selp.f64 	%fd2429, 0d3FF0000000000000, %fd3784, %p1654;
	setp.eq.f32 	%p1655, %f75, 0f3F800000;
	selp.f64 	%fd2430, 0d3FF0000000000000, %fd3787, %p1655;
	add.f64 	%fd807, %fd2429, %fd2430;
	@%p1653 bra 	$L__BB0_1005;
	bra.uni 	$L__BB0_1002;

$L__BB0_1005:
	setp.lt.s32 	%p1658, %r5, 0;
	mov.u32 	%r1514, 0;
	selp.b32 	%r1515, %r91, 0, %p121;
	or.b32  	%r1516, %r1515, 2146435072;
	selp.b32 	%r1517, %r1516, %r1515, %p1658;
	mov.b64 	%fd3790, {%r1514, %r1517};
	bra.uni 	$L__BB0_1006;

$L__BB0_1002:
	setp.gt.s32 	%p1656, %r91, -1;
	@%p1656 bra 	$L__BB0_1006;

	mov.f64 	%fd2431, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2432, %fd2431;
	setp.eq.f64 	%p1657, %fd2432, 0d4000000000000000;
	@%p1657 bra 	$L__BB0_1006;

	mov.f64 	%fd3790, 0dFFF8000000000000;

$L__BB0_1006:
	add.f64 	%fd2434, %fd802, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1518}, %fd2434;
	}
	and.b32  	%r1519, %r1518, 2146435072;
	setp.ne.s32 	%p1660, %r1519, 2146435072;
	@%p1660 bra 	$L__BB0_1013;

	cvt.f64.f32 	%fd3541, %f76;
	abs.f64 	%fd3540, %fd3541;
	setp.gtu.f64 	%p1661, %fd3540, 0d7FF0000000000000;
	@%p1661 bra 	$L__BB0_1012;
	bra.uni 	$L__BB0_1008;

$L__BB0_1012:
	mov.f64 	%fd2436, 0d4000000000000000;
	add.rn.f64 	%fd3790, %fd802, %fd2436;
	bra.uni 	$L__BB0_1013;

$L__BB0_1008:
	setp.eq.s32 	%p1662, %r7, 2146435072;
	mov.f64 	%fd2435, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1520, %temp}, %fd2435;
	}
	setp.eq.s32 	%p1663, %r1520, 0;
	and.pred  	%p1664, %p1662, %p1663;
	@%p1664 bra 	$L__BB0_1011;
	bra.uni 	$L__BB0_1009;

$L__BB0_1011:
	cvt.f64.f32 	%fd3544, %f76;
	abs.f64 	%fd3543, %fd3544;
	setp.lt.s32 	%p1670, %r5, 0;
	mov.u32 	%r1525, 0;
	setp.gt.f64 	%p1671, %fd3543, 0d3FF0000000000000;
	selp.b32 	%r1526, 2146435072, 0, %p1671;
	xor.b32  	%r1527, %r1526, 2146435072;
	selp.b32 	%r1528, %r1527, %r1526, %p1670;
	setp.eq.f32 	%p1672, %f76, 0fBF800000;
	selp.b32 	%r1529, 1072693248, %r1528, %p1672;
	mov.b64 	%fd3790, {%r1525, %r1529};
	bra.uni 	$L__BB0_1013;

$L__BB0_1009:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1521, %temp}, %fd802;
	}
	and.b32  	%r1522, %r91, 2147483647;
	setp.ne.s32 	%p1665, %r1522, 2146435072;
	setp.ne.s32 	%p1666, %r1521, 0;
	or.pred  	%p1667, %p1665, %p1666;
	@%p1667 bra 	$L__BB0_1013;

	cvt.f64.f32 	%fd3542, %f76;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3151}, %fd3542;
	}
	setp.lt.s32 	%p3543, %r3151, 0;
	and.pred  	%p3542, %p3543, %p121;
	setp.ne.s32 	%p1668, %r7, 1071644672;
	and.pred  	%p1669, %p1668, %p3542;
	selp.b32 	%r1523, %r9, %r8, %p1669;
	mov.u32 	%r1524, 0;
	mov.b64 	%fd3790, {%r1524, %r1523};

$L__BB0_1013:
	cvt.rn.f32.f64 	%f450, %fd779;
	cvt.f64.f32 	%fd2437, %f73;
	rcp.rn.f64 	%fd2438, %fd2437;
	setp.eq.f32 	%p1673, %f76, 0f3F800000;
	selp.f64 	%fd2439, 0d3FF0000000000000, %fd3790, %p1673;
	add.f64 	%fd2440, %fd807, %fd2439;
	mul.f64 	%fd2441, %fd2438, %fd2440;
	cvt.rn.f32.f64 	%f451, %fd2441;
	ld.global.f32 	%f452, [%rd14+-4];
	sub.f32 	%f453, %f452, %f451;
	cvt.f64.f32 	%fd2442, %f453;
	cvt.f64.f32 	%fd2443, %f450;
	fma.rn.f64 	%fd2444, %fd2443, 0dBFE0000000000000, %fd2442;
	mul.f64 	%fd2445, %fd2444, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f454, %fd2445;
	mul.f32 	%f455, %f75, %f71;
	fma.rn.f32 	%f456, %f74, %f70, %f455;
	fma.rn.f32 	%f457, %f76, %f72, %f456;
	cvt.f64.f32 	%fd2446, %f457;
	mul.f64 	%fd2447, %fd2438, %fd2446;
	cvt.rn.f32.f64 	%f458, %fd2447;
	add.f32 	%f459, %f452, %f454;
	div.rn.f32 	%f460, %f75, %f73;
	fma.rn.f32 	%f461, %f460, %f450, %f459;
	mul.f32 	%f462, %f71, %f458;
	sub.f32 	%f463, %f461, %f462;
	mul.f32 	%f464, %f51, %f58;
	sub.f32 	%f465, %f69, %f464;
	sub.f32 	%f466, %f465, %f463;
	mul.f32 	%f467, %f3, %f466;
	mul.f32 	%f468, %f1, %f67;
	sub.f32 	%f469, %f49, %f468;
	sub.f32 	%f77, %f469, %f467;
	@%p1160 bra 	$L__BB0_1015;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1530}, %fd3793;
	}
	xor.b32  	%r1531, %r1530, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1532, %temp}, %fd3793;
	}
	mov.b64 	%fd3793, {%r1532, %r1531};

$L__BB0_1015:
	setp.eq.f32 	%p3508, %f50, 0f00000000;
	@%p3508 bra 	$L__BB0_1019;
	bra.uni 	$L__BB0_1016;

$L__BB0_1019:
	setp.lt.s32 	%p1678, %r5, 0;
	mov.u32 	%r1533, 0;
	selp.b32 	%r1534, %r68, 0, %p121;
	or.b32  	%r1535, %r1534, 2146435072;
	selp.b32 	%r1536, %r1535, %r1534, %p1678;
	mov.b64 	%fd3793, {%r1533, %r1536};
	bra.uni 	$L__BB0_1020;

$L__BB0_1016:
	setp.gt.s32 	%p1676, %r68, -1;
	@%p1676 bra 	$L__BB0_1020;

	mov.f64 	%fd2448, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2449, %fd2448;
	setp.eq.f64 	%p1677, %fd2449, 0d4000000000000000;
	@%p1677 bra 	$L__BB0_1020;

	mov.f64 	%fd3793, 0dFFF8000000000000;

$L__BB0_1020:
	@%p1166 bra 	$L__BB0_1027;

	setp.gtu.f64 	%p1681, %fd556, 0d7FF0000000000000;
	@%p1681 bra 	$L__BB0_1026;
	bra.uni 	$L__BB0_1022;

$L__BB0_1026:
	mov.f64 	%fd2452, 0d4000000000000000;
	add.rn.f64 	%fd3793, %fd555, %fd2452;
	bra.uni 	$L__BB0_1027;

$L__BB0_1022:
	setp.eq.s32 	%p1682, %r7, 2146435072;
	mov.f64 	%fd2451, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1537, %temp}, %fd2451;
	}
	setp.eq.s32 	%p1683, %r1537, 0;
	and.pred  	%p1684, %p1682, %p1683;
	@%p1684 bra 	$L__BB0_1025;
	bra.uni 	$L__BB0_1023;

$L__BB0_1025:
	setp.lt.s32 	%p1690, %r5, 0;
	mov.u32 	%r1542, 0;
	setp.gt.f64 	%p1691, %fd556, 0d3FF0000000000000;
	selp.b32 	%r1543, 2146435072, 0, %p1691;
	xor.b32  	%r1544, %r1543, 2146435072;
	selp.b32 	%r1545, %r1544, %r1543, %p1690;
	setp.eq.f32 	%p1692, %f50, 0fBF800000;
	selp.b32 	%r1546, 1072693248, %r1545, %p1692;
	mov.b64 	%fd3793, {%r1542, %r1546};
	bra.uni 	$L__BB0_1027;

$L__BB0_1023:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1538, %temp}, %fd555;
	}
	and.b32  	%r1539, %r68, 2147483647;
	setp.ne.s32 	%p1685, %r1539, 2146435072;
	setp.ne.s32 	%p1686, %r1538, 0;
	or.pred  	%p1687, %p1685, %p1686;
	@%p1687 bra 	$L__BB0_1027;

	setp.ne.s32 	%p1688, %r7, 1071644672;
	and.pred  	%p1689, %p1688, %p40;
	selp.b32 	%r1540, %r9, %r8, %p1689;
	mov.u32 	%r1541, 0;
	mov.b64 	%fd3793, {%r1541, %r1540};

$L__BB0_1027:
	setp.eq.f32 	%p3509, %f50, 0f3F800000;
	selp.f64 	%fd822, 0d3FF0000000000000, %fd3793, %p3509;
	@%p1181 bra 	$L__BB0_1029;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1547}, %fd3796;
	}
	xor.b32  	%r1548, %r1547, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1549, %temp}, %fd3796;
	}
	mov.b64 	%fd3796, {%r1549, %r1548};

$L__BB0_1029:
	setp.eq.f32 	%p3510, %f51, 0f00000000;
	@%p3510 bra 	$L__BB0_1033;
	bra.uni 	$L__BB0_1030;

$L__BB0_1033:
	setp.lt.s32 	%p1698, %r5, 0;
	mov.u32 	%r1550, 0;
	selp.b32 	%r1551, %r70, 0, %p121;
	or.b32  	%r1552, %r1551, 2146435072;
	selp.b32 	%r1553, %r1552, %r1551, %p1698;
	mov.b64 	%fd3796, {%r1550, %r1553};
	bra.uni 	$L__BB0_1034;

$L__BB0_1030:
	setp.gt.s32 	%p1696, %r70, -1;
	@%p1696 bra 	$L__BB0_1034;

	mov.f64 	%fd2453, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2454, %fd2453;
	setp.eq.f64 	%p1697, %fd2454, 0d4000000000000000;
	@%p1697 bra 	$L__BB0_1034;

	mov.f64 	%fd3796, 0dFFF8000000000000;

$L__BB0_1034:
	@%p1187 bra 	$L__BB0_1041;

	setp.gtu.f64 	%p1701, %fd567, 0d7FF0000000000000;
	@%p1701 bra 	$L__BB0_1040;
	bra.uni 	$L__BB0_1036;

$L__BB0_1040:
	mov.f64 	%fd2457, 0d4000000000000000;
	add.rn.f64 	%fd3796, %fd566, %fd2457;
	bra.uni 	$L__BB0_1041;

$L__BB0_1036:
	setp.eq.s32 	%p1702, %r7, 2146435072;
	mov.f64 	%fd2456, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1554, %temp}, %fd2456;
	}
	setp.eq.s32 	%p1703, %r1554, 0;
	and.pred  	%p1704, %p1702, %p1703;
	@%p1704 bra 	$L__BB0_1039;
	bra.uni 	$L__BB0_1037;

$L__BB0_1039:
	setp.lt.s32 	%p1710, %r5, 0;
	mov.u32 	%r1559, 0;
	setp.gt.f64 	%p1711, %fd567, 0d3FF0000000000000;
	selp.b32 	%r1560, 2146435072, 0, %p1711;
	xor.b32  	%r1561, %r1560, 2146435072;
	selp.b32 	%r1562, %r1561, %r1560, %p1710;
	setp.eq.f32 	%p1712, %f51, 0fBF800000;
	selp.b32 	%r1563, 1072693248, %r1562, %p1712;
	mov.b64 	%fd3796, {%r1559, %r1563};
	bra.uni 	$L__BB0_1041;

$L__BB0_1037:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1555, %temp}, %fd566;
	}
	and.b32  	%r1556, %r70, 2147483647;
	setp.ne.s32 	%p1705, %r1556, 2146435072;
	setp.ne.s32 	%p1706, %r1555, 0;
	or.pred  	%p1707, %p1705, %p1706;
	@%p1707 bra 	$L__BB0_1041;

	setp.ne.s32 	%p1708, %r7, 1071644672;
	and.pred  	%p1709, %p1708, %p41;
	selp.b32 	%r1557, %r9, %r8, %p1709;
	mov.u32 	%r1558, 0;
	mov.b64 	%fd3796, {%r1558, %r1557};

$L__BB0_1041:
	setp.eq.f32 	%p3511, %f51, 0f3F800000;
	selp.f64 	%fd2458, 0d3FF0000000000000, %fd3796, %p3511;
	add.f64 	%fd831, %fd822, %fd2458;
	@%p1204 bra 	$L__BB0_1043;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1564}, %fd3799;
	}
	xor.b32  	%r1565, %r1564, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1566, %temp}, %fd3799;
	}
	mov.b64 	%fd3799, {%r1566, %r1565};

$L__BB0_1043:
	setp.eq.f32 	%p3512, %f52, 0f00000000;
	@%p3512 bra 	$L__BB0_1047;
	bra.uni 	$L__BB0_1044;

$L__BB0_1047:
	setp.lt.s32 	%p1718, %r5, 0;
	mov.u32 	%r1567, 0;
	selp.b32 	%r1568, %r72, 0, %p121;
	or.b32  	%r1569, %r1568, 2146435072;
	selp.b32 	%r1570, %r1569, %r1568, %p1718;
	mov.b64 	%fd3799, {%r1567, %r1570};
	bra.uni 	$L__BB0_1048;

$L__BB0_1044:
	setp.gt.s32 	%p1716, %r72, -1;
	@%p1716 bra 	$L__BB0_1048;

	mov.f64 	%fd2459, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2460, %fd2459;
	setp.eq.f64 	%p1717, %fd2460, 0d4000000000000000;
	@%p1717 bra 	$L__BB0_1048;

	mov.f64 	%fd3799, 0dFFF8000000000000;

$L__BB0_1048:
	@%p1210 bra 	$L__BB0_1055;

	setp.gtu.f64 	%p1721, %fd579, 0d7FF0000000000000;
	@%p1721 bra 	$L__BB0_1054;
	bra.uni 	$L__BB0_1050;

$L__BB0_1054:
	mov.f64 	%fd2463, 0d4000000000000000;
	add.rn.f64 	%fd3799, %fd578, %fd2463;
	bra.uni 	$L__BB0_1055;

$L__BB0_1050:
	setp.eq.s32 	%p1722, %r7, 2146435072;
	mov.f64 	%fd2462, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1571, %temp}, %fd2462;
	}
	setp.eq.s32 	%p1723, %r1571, 0;
	and.pred  	%p1724, %p1722, %p1723;
	@%p1724 bra 	$L__BB0_1053;
	bra.uni 	$L__BB0_1051;

$L__BB0_1053:
	setp.lt.s32 	%p1730, %r5, 0;
	mov.u32 	%r1576, 0;
	setp.gt.f64 	%p1731, %fd579, 0d3FF0000000000000;
	selp.b32 	%r1577, 2146435072, 0, %p1731;
	xor.b32  	%r1578, %r1577, 2146435072;
	selp.b32 	%r1579, %r1578, %r1577, %p1730;
	setp.eq.f32 	%p1732, %f52, 0fBF800000;
	selp.b32 	%r1580, 1072693248, %r1579, %p1732;
	mov.b64 	%fd3799, {%r1576, %r1580};
	bra.uni 	$L__BB0_1055;

$L__BB0_1051:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1572, %temp}, %fd578;
	}
	and.b32  	%r1573, %r72, 2147483647;
	setp.ne.s32 	%p1725, %r1573, 2146435072;
	setp.ne.s32 	%p1726, %r1572, 0;
	or.pred  	%p1727, %p1725, %p1726;
	@%p1727 bra 	$L__BB0_1055;

	setp.ne.s32 	%p1728, %r7, 1071644672;
	and.pred  	%p1729, %p1728, %p42;
	selp.b32 	%r1574, %r9, %r8, %p1729;
	mov.u32 	%r1575, 0;
	mov.b64 	%fd3799, {%r1575, %r1574};

$L__BB0_1055:
	setp.eq.f32 	%p3513, %f52, 0f3F800000;
	selp.f64 	%fd2464, 0d3FF0000000000000, %fd3799, %p3513;
	add.f64 	%fd840, %fd831, %fd2464;
	@%p1226 bra 	$L__BB0_1057;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1581}, %fd3802;
	}
	xor.b32  	%r1582, %r1581, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1583, %temp}, %fd3802;
	}
	mov.b64 	%fd3802, {%r1583, %r1582};

$L__BB0_1057:
	setp.eq.f32 	%p3514, %f54, 0f00000000;
	@%p3514 bra 	$L__BB0_1061;
	bra.uni 	$L__BB0_1058;

$L__BB0_1061:
	setp.lt.s32 	%p1738, %r5, 0;
	mov.u32 	%r1584, 0;
	selp.b32 	%r1585, %r74, 0, %p121;
	or.b32  	%r1586, %r1585, 2146435072;
	selp.b32 	%r1587, %r1586, %r1585, %p1738;
	mov.b64 	%fd3802, {%r1584, %r1587};
	bra.uni 	$L__BB0_1062;

$L__BB0_1058:
	setp.gt.s32 	%p1736, %r74, -1;
	@%p1736 bra 	$L__BB0_1062;

	mov.f64 	%fd2465, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2466, %fd2465;
	setp.eq.f64 	%p1737, %fd2466, 0d4000000000000000;
	@%p1737 bra 	$L__BB0_1062;

	mov.f64 	%fd3802, 0dFFF8000000000000;

$L__BB0_1062:
	@%p1232 bra 	$L__BB0_1069;

	setp.gtu.f64 	%p1741, %fd592, 0d7FF0000000000000;
	@%p1741 bra 	$L__BB0_1068;
	bra.uni 	$L__BB0_1064;

$L__BB0_1068:
	mov.f64 	%fd2469, 0d4000000000000000;
	add.rn.f64 	%fd3802, %fd591, %fd2469;
	bra.uni 	$L__BB0_1069;

$L__BB0_1064:
	setp.eq.s32 	%p1742, %r7, 2146435072;
	mov.f64 	%fd2468, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1588, %temp}, %fd2468;
	}
	setp.eq.s32 	%p1743, %r1588, 0;
	and.pred  	%p1744, %p1742, %p1743;
	@%p1744 bra 	$L__BB0_1067;
	bra.uni 	$L__BB0_1065;

$L__BB0_1067:
	setp.lt.s32 	%p1750, %r5, 0;
	mov.u32 	%r1593, 0;
	setp.gt.f64 	%p1751, %fd592, 0d3FF0000000000000;
	selp.b32 	%r1594, 2146435072, 0, %p1751;
	xor.b32  	%r1595, %r1594, 2146435072;
	selp.b32 	%r1596, %r1595, %r1594, %p1750;
	setp.eq.f32 	%p1752, %f54, 0fBF800000;
	selp.b32 	%r1597, 1072693248, %r1596, %p1752;
	mov.b64 	%fd3802, {%r1593, %r1597};
	bra.uni 	$L__BB0_1069;

$L__BB0_1065:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1589, %temp}, %fd591;
	}
	and.b32  	%r1590, %r74, 2147483647;
	setp.ne.s32 	%p1745, %r1590, 2146435072;
	setp.ne.s32 	%p1746, %r1589, 0;
	or.pred  	%p1747, %p1745, %p1746;
	@%p1747 bra 	$L__BB0_1069;

	setp.ne.s32 	%p1748, %r7, 1071644672;
	and.pred  	%p1749, %p1748, %p43;
	selp.b32 	%r1591, %r9, %r8, %p1749;
	mov.u32 	%r1592, 0;
	mov.b64 	%fd3802, {%r1592, %r1591};

$L__BB0_1069:
	setp.eq.f32 	%p3515, %f54, 0f3F800000;
	cvt.rn.f32.f64 	%f78, %fd840;
	selp.f64 	%fd849, 0d3FF0000000000000, %fd3802, %p3515;
	@%p1247 bra 	$L__BB0_1071;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1598}, %fd3805;
	}
	xor.b32  	%r1599, %r1598, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1600, %temp}, %fd3805;
	}
	mov.b64 	%fd3805, {%r1600, %r1599};

$L__BB0_1071:
	setp.eq.f32 	%p3516, %f55, 0f00000000;
	@%p3516 bra 	$L__BB0_1075;
	bra.uni 	$L__BB0_1072;

$L__BB0_1075:
	setp.lt.s32 	%p1758, %r5, 0;
	mov.u32 	%r1601, 0;
	selp.b32 	%r1602, %r76, 0, %p121;
	or.b32  	%r1603, %r1602, 2146435072;
	selp.b32 	%r1604, %r1603, %r1602, %p1758;
	mov.b64 	%fd3805, {%r1601, %r1604};
	bra.uni 	$L__BB0_1076;

$L__BB0_1072:
	setp.gt.s32 	%p1756, %r76, -1;
	@%p1756 bra 	$L__BB0_1076;

	mov.f64 	%fd2470, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2471, %fd2470;
	setp.eq.f64 	%p1757, %fd2471, 0d4000000000000000;
	@%p1757 bra 	$L__BB0_1076;

	mov.f64 	%fd3805, 0dFFF8000000000000;

$L__BB0_1076:
	@%p1253 bra 	$L__BB0_1083;

	setp.gtu.f64 	%p1761, %fd603, 0d7FF0000000000000;
	@%p1761 bra 	$L__BB0_1082;
	bra.uni 	$L__BB0_1078;

$L__BB0_1082:
	mov.f64 	%fd2474, 0d4000000000000000;
	add.rn.f64 	%fd3805, %fd602, %fd2474;
	bra.uni 	$L__BB0_1083;

$L__BB0_1078:
	setp.eq.s32 	%p1762, %r7, 2146435072;
	mov.f64 	%fd2473, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1605, %temp}, %fd2473;
	}
	setp.eq.s32 	%p1763, %r1605, 0;
	and.pred  	%p1764, %p1762, %p1763;
	@%p1764 bra 	$L__BB0_1081;
	bra.uni 	$L__BB0_1079;

$L__BB0_1081:
	setp.lt.s32 	%p1770, %r5, 0;
	mov.u32 	%r1610, 0;
	setp.gt.f64 	%p1771, %fd603, 0d3FF0000000000000;
	selp.b32 	%r1611, 2146435072, 0, %p1771;
	xor.b32  	%r1612, %r1611, 2146435072;
	selp.b32 	%r1613, %r1612, %r1611, %p1770;
	setp.eq.f32 	%p1772, %f55, 0fBF800000;
	selp.b32 	%r1614, 1072693248, %r1613, %p1772;
	mov.b64 	%fd3805, {%r1610, %r1614};
	bra.uni 	$L__BB0_1083;

$L__BB0_1079:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1606, %temp}, %fd602;
	}
	and.b32  	%r1607, %r76, 2147483647;
	setp.ne.s32 	%p1765, %r1607, 2146435072;
	setp.ne.s32 	%p1766, %r1606, 0;
	or.pred  	%p1767, %p1765, %p1766;
	@%p1767 bra 	$L__BB0_1083;

	setp.ne.s32 	%p1768, %r7, 1071644672;
	and.pred  	%p1769, %p1768, %p44;
	selp.b32 	%r1608, %r9, %r8, %p1769;
	mov.u32 	%r1609, 0;
	mov.b64 	%fd3805, {%r1609, %r1608};

$L__BB0_1083:
	setp.eq.f32 	%p3517, %f55, 0f3F800000;
	selp.f64 	%fd2475, 0d3FF0000000000000, %fd3805, %p3517;
	add.f64 	%fd858, %fd849, %fd2475;
	@%p1270 bra 	$L__BB0_1085;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1615}, %fd3808;
	}
	xor.b32  	%r1616, %r1615, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1617, %temp}, %fd3808;
	}
	mov.b64 	%fd3808, {%r1617, %r1616};

$L__BB0_1085:
	setp.eq.f32 	%p3518, %f57, 0f00000000;
	@%p3518 bra 	$L__BB0_1089;
	bra.uni 	$L__BB0_1086;

$L__BB0_1089:
	setp.lt.s32 	%p1778, %r5, 0;
	mov.u32 	%r1618, 0;
	selp.b32 	%r1619, %r78, 0, %p121;
	or.b32  	%r1620, %r1619, 2146435072;
	selp.b32 	%r1621, %r1620, %r1619, %p1778;
	mov.b64 	%fd3808, {%r1618, %r1621};
	bra.uni 	$L__BB0_1090;

$L__BB0_1086:
	setp.gt.s32 	%p1776, %r78, -1;
	@%p1776 bra 	$L__BB0_1090;

	mov.f64 	%fd2476, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2477, %fd2476;
	setp.eq.f64 	%p1777, %fd2477, 0d4000000000000000;
	@%p1777 bra 	$L__BB0_1090;

	mov.f64 	%fd3808, 0dFFF8000000000000;

$L__BB0_1090:
	@%p1276 bra 	$L__BB0_1097;

	setp.gtu.f64 	%p1781, %fd615, 0d7FF0000000000000;
	@%p1781 bra 	$L__BB0_1096;
	bra.uni 	$L__BB0_1092;

$L__BB0_1096:
	mov.f64 	%fd2480, 0d4000000000000000;
	add.rn.f64 	%fd3808, %fd614, %fd2480;
	bra.uni 	$L__BB0_1097;

$L__BB0_1092:
	setp.eq.s32 	%p1782, %r7, 2146435072;
	mov.f64 	%fd2479, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1622, %temp}, %fd2479;
	}
	setp.eq.s32 	%p1783, %r1622, 0;
	and.pred  	%p1784, %p1782, %p1783;
	@%p1784 bra 	$L__BB0_1095;
	bra.uni 	$L__BB0_1093;

$L__BB0_1095:
	setp.lt.s32 	%p1790, %r5, 0;
	mov.u32 	%r1627, 0;
	setp.gt.f64 	%p1791, %fd615, 0d3FF0000000000000;
	selp.b32 	%r1628, 2146435072, 0, %p1791;
	xor.b32  	%r1629, %r1628, 2146435072;
	selp.b32 	%r1630, %r1629, %r1628, %p1790;
	setp.eq.f32 	%p1792, %f57, 0fBF800000;
	selp.b32 	%r1631, 1072693248, %r1630, %p1792;
	mov.b64 	%fd3808, {%r1627, %r1631};
	bra.uni 	$L__BB0_1097;

$L__BB0_1093:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1623, %temp}, %fd614;
	}
	and.b32  	%r1624, %r78, 2147483647;
	setp.ne.s32 	%p1785, %r1624, 2146435072;
	setp.ne.s32 	%p1786, %r1623, 0;
	or.pred  	%p1787, %p1785, %p1786;
	@%p1787 bra 	$L__BB0_1097;

	setp.ne.s32 	%p1788, %r7, 1071644672;
	and.pred  	%p1789, %p1788, %p45;
	selp.b32 	%r1625, %r9, %r8, %p1789;
	mov.u32 	%r1626, 0;
	mov.b64 	%fd3808, {%r1626, %r1625};

$L__BB0_1097:
	setp.eq.f32 	%p3519, %f57, 0f3F800000;
	selp.f64 	%fd2481, 0d3FF0000000000000, %fd3808, %p3519;
	add.f64 	%fd2482, %fd858, %fd2481;
	mul.f64 	%fd2483, %fd590, %fd2482;
	cvt.rn.f32.f64 	%f470, %fd2483;
	sub.f32 	%f471, %f49, %f470;
	cvt.f64.f32 	%fd2484, %f471;
	cvt.f64.f32 	%fd2485, %f78;
	fma.rn.f64 	%fd2486, %fd2485, 0dBFE0000000000000, %fd2484;
	mul.f64 	%fd2487, %fd2486, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f472, %fd2487;
	add.f32 	%f473, %f49, %f472;
	div.rn.f32 	%f474, %f57, %f53;
	fma.rn.f32 	%f475, %f474, %f78, %f473;
	mul.f32 	%f476, %f52, %f58;
	sub.f32 	%f79, %f475, %f476;
	ld.global.f32 	%f80, [%rd23];
	cvt.f64.f32 	%fd867, %f80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd867;
	}
	abs.f64 	%fd868, %fd867;
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd868;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3811, [retval0+0];
	} // callseq 57
	setp.lt.s32 	%p1794, %r92, 0;
	and.pred  	%p58, %p1794, %p121;
	not.pred 	%p1796, %p58;
	@%p1796 bra 	$L__BB0_1099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1632}, %fd3811;
	}
	xor.b32  	%r1633, %r1632, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1634, %temp}, %fd3811;
	}
	mov.b64 	%fd3811, {%r1634, %r1633};

$L__BB0_1099:
	setp.eq.f32 	%p1797, %f80, 0f00000000;
	@%p1797 bra 	$L__BB0_1103;
	bra.uni 	$L__BB0_1100;

$L__BB0_1103:
	setp.lt.s32 	%p1800, %r5, 0;
	mov.u32 	%r1635, 0;
	selp.b32 	%r1636, %r92, 0, %p121;
	or.b32  	%r1637, %r1636, 2146435072;
	selp.b32 	%r1638, %r1637, %r1636, %p1800;
	mov.b64 	%fd3811, {%r1635, %r1638};
	bra.uni 	$L__BB0_1104;

$L__BB0_1100:
	setp.gt.s32 	%p1798, %r92, -1;
	@%p1798 bra 	$L__BB0_1104;

	mov.f64 	%fd2488, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2489, %fd2488;
	setp.eq.f64 	%p1799, %fd2489, 0d4000000000000000;
	@%p1799 bra 	$L__BB0_1104;

	mov.f64 	%fd3811, 0dFFF8000000000000;

$L__BB0_1104:
	add.f64 	%fd2491, %fd867, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1639}, %fd2491;
	}
	and.b32  	%r1640, %r1639, 2146435072;
	setp.ne.s32 	%p1802, %r1640, 2146435072;
	@%p1802 bra 	$L__BB0_1111;

	setp.gtu.f64 	%p1803, %fd868, 0d7FF0000000000000;
	@%p1803 bra 	$L__BB0_1110;
	bra.uni 	$L__BB0_1106;

$L__BB0_1110:
	mov.f64 	%fd2493, 0d4000000000000000;
	add.rn.f64 	%fd3811, %fd867, %fd2493;
	bra.uni 	$L__BB0_1111;

$L__BB0_1106:
	setp.eq.s32 	%p1804, %r7, 2146435072;
	mov.f64 	%fd2492, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1641, %temp}, %fd2492;
	}
	setp.eq.s32 	%p1805, %r1641, 0;
	and.pred  	%p1806, %p1804, %p1805;
	@%p1806 bra 	$L__BB0_1109;
	bra.uni 	$L__BB0_1107;

$L__BB0_1109:
	setp.lt.s32 	%p1812, %r5, 0;
	mov.u32 	%r1646, 0;
	setp.gt.f64 	%p1813, %fd868, 0d3FF0000000000000;
	selp.b32 	%r1647, 2146435072, 0, %p1813;
	xor.b32  	%r1648, %r1647, 2146435072;
	selp.b32 	%r1649, %r1648, %r1647, %p1812;
	setp.eq.f32 	%p1814, %f80, 0fBF800000;
	selp.b32 	%r1650, 1072693248, %r1649, %p1814;
	mov.b64 	%fd3811, {%r1646, %r1650};
	bra.uni 	$L__BB0_1111;

$L__BB0_1107:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1642, %temp}, %fd867;
	}
	and.b32  	%r1643, %r92, 2147483647;
	setp.ne.s32 	%p1807, %r1643, 2146435072;
	setp.ne.s32 	%p1808, %r1642, 0;
	or.pred  	%p1809, %p1807, %p1808;
	@%p1809 bra 	$L__BB0_1111;

	setp.ne.s32 	%p1810, %r7, 1071644672;
	and.pred  	%p1811, %p1810, %p58;
	selp.b32 	%r1644, %r9, %r8, %p1811;
	mov.u32 	%r1645, 0;
	mov.b64 	%fd3811, {%r1645, %r1644};

$L__BB0_1111:
	ld.global.f32 	%f81, [%rd26];
	cvt.f64.f32 	%fd878, %f81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd878;
	}
	abs.f64 	%fd879, %fd878;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd879;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3814, [retval0+0];
	} // callseq 58
	setp.lt.s32 	%p1815, %r93, 0;
	and.pred  	%p59, %p1815, %p121;
	not.pred 	%p1817, %p59;
	@%p1817 bra 	$L__BB0_1113;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1651}, %fd3814;
	}
	xor.b32  	%r1652, %r1651, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1653, %temp}, %fd3814;
	}
	mov.b64 	%fd3814, {%r1653, %r1652};

$L__BB0_1113:
	setp.eq.f32 	%p1818, %f81, 0f00000000;
	@%p1818 bra 	$L__BB0_1117;
	bra.uni 	$L__BB0_1114;

$L__BB0_1117:
	setp.lt.s32 	%p1821, %r5, 0;
	mov.u32 	%r1654, 0;
	selp.b32 	%r1655, %r93, 0, %p121;
	or.b32  	%r1656, %r1655, 2146435072;
	selp.b32 	%r1657, %r1656, %r1655, %p1821;
	mov.b64 	%fd3814, {%r1654, %r1657};
	bra.uni 	$L__BB0_1118;

$L__BB0_1114:
	setp.gt.s32 	%p1819, %r93, -1;
	@%p1819 bra 	$L__BB0_1118;

	mov.f64 	%fd2494, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2495, %fd2494;
	setp.eq.f64 	%p1820, %fd2495, 0d4000000000000000;
	@%p1820 bra 	$L__BB0_1118;

	mov.f64 	%fd3814, 0dFFF8000000000000;

$L__BB0_1118:
	add.f64 	%fd2497, %fd878, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1658}, %fd2497;
	}
	and.b32  	%r1659, %r1658, 2146435072;
	setp.ne.s32 	%p1823, %r1659, 2146435072;
	@%p1823 bra 	$L__BB0_1125;

	setp.gtu.f64 	%p1824, %fd879, 0d7FF0000000000000;
	@%p1824 bra 	$L__BB0_1124;
	bra.uni 	$L__BB0_1120;

$L__BB0_1124:
	mov.f64 	%fd2499, 0d4000000000000000;
	add.rn.f64 	%fd3814, %fd878, %fd2499;
	bra.uni 	$L__BB0_1125;

$L__BB0_1120:
	setp.eq.s32 	%p1825, %r7, 2146435072;
	mov.f64 	%fd2498, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1660, %temp}, %fd2498;
	}
	setp.eq.s32 	%p1826, %r1660, 0;
	and.pred  	%p1827, %p1825, %p1826;
	@%p1827 bra 	$L__BB0_1123;
	bra.uni 	$L__BB0_1121;

$L__BB0_1123:
	setp.lt.s32 	%p1833, %r5, 0;
	mov.u32 	%r1665, 0;
	setp.gt.f64 	%p1834, %fd879, 0d3FF0000000000000;
	selp.b32 	%r1666, 2146435072, 0, %p1834;
	xor.b32  	%r1667, %r1666, 2146435072;
	selp.b32 	%r1668, %r1667, %r1666, %p1833;
	setp.eq.f32 	%p1835, %f81, 0fBF800000;
	selp.b32 	%r1669, 1072693248, %r1668, %p1835;
	mov.b64 	%fd3814, {%r1665, %r1669};
	bra.uni 	$L__BB0_1125;

$L__BB0_1121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1661, %temp}, %fd878;
	}
	and.b32  	%r1662, %r93, 2147483647;
	setp.ne.s32 	%p1828, %r1662, 2146435072;
	setp.ne.s32 	%p1829, %r1661, 0;
	or.pred  	%p1830, %p1828, %p1829;
	@%p1830 bra 	$L__BB0_1125;

	setp.ne.s32 	%p1831, %r7, 1071644672;
	and.pred  	%p1832, %p1831, %p59;
	selp.b32 	%r1663, %r9, %r8, %p1832;
	mov.u32 	%r1664, 0;
	mov.b64 	%fd3814, {%r1664, %r1663};

$L__BB0_1125:
	setp.eq.f32 	%p1836, %f81, 0f3F800000;
	selp.f64 	%fd2500, 0d3FF0000000000000, %fd3814, %p1836;
	setp.eq.f32 	%p1837, %f80, 0f3F800000;
	selp.f64 	%fd2501, 0d3FF0000000000000, %fd3811, %p1837;
	add.f64 	%fd889, %fd2501, %fd2500;
	ld.global.f32 	%f82, [%rd24];
	cvt.f64.f32 	%fd890, %f82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd890;
	}
	abs.f64 	%fd891, %fd890;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3817, [retval0+0];
	} // callseq 59
	setp.lt.s32 	%p1838, %r94, 0;
	and.pred  	%p60, %p1838, %p121;
	not.pred 	%p1840, %p60;
	@%p1840 bra 	$L__BB0_1127;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1670}, %fd3817;
	}
	xor.b32  	%r1671, %r1670, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1672, %temp}, %fd3817;
	}
	mov.b64 	%fd3817, {%r1672, %r1671};

$L__BB0_1127:
	setp.eq.f32 	%p1841, %f82, 0f00000000;
	@%p1841 bra 	$L__BB0_1131;
	bra.uni 	$L__BB0_1128;

$L__BB0_1131:
	setp.lt.s32 	%p1844, %r5, 0;
	mov.u32 	%r1673, 0;
	selp.b32 	%r1674, %r94, 0, %p121;
	or.b32  	%r1675, %r1674, 2146435072;
	selp.b32 	%r1676, %r1675, %r1674, %p1844;
	mov.b64 	%fd3817, {%r1673, %r1676};
	bra.uni 	$L__BB0_1132;

$L__BB0_1128:
	setp.gt.s32 	%p1842, %r94, -1;
	@%p1842 bra 	$L__BB0_1132;

	mov.f64 	%fd2502, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2503, %fd2502;
	setp.eq.f64 	%p1843, %fd2503, 0d4000000000000000;
	@%p1843 bra 	$L__BB0_1132;

	mov.f64 	%fd3817, 0dFFF8000000000000;

$L__BB0_1132:
	add.f64 	%fd2505, %fd890, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1677}, %fd2505;
	}
	and.b32  	%r1678, %r1677, 2146435072;
	setp.ne.s32 	%p1846, %r1678, 2146435072;
	@%p1846 bra 	$L__BB0_1139;

	setp.gtu.f64 	%p1847, %fd891, 0d7FF0000000000000;
	@%p1847 bra 	$L__BB0_1138;
	bra.uni 	$L__BB0_1134;

$L__BB0_1138:
	mov.f64 	%fd2507, 0d4000000000000000;
	add.rn.f64 	%fd3817, %fd890, %fd2507;
	bra.uni 	$L__BB0_1139;

$L__BB0_1134:
	setp.eq.s32 	%p1848, %r7, 2146435072;
	mov.f64 	%fd2506, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1679, %temp}, %fd2506;
	}
	setp.eq.s32 	%p1849, %r1679, 0;
	and.pred  	%p1850, %p1848, %p1849;
	@%p1850 bra 	$L__BB0_1137;
	bra.uni 	$L__BB0_1135;

$L__BB0_1137:
	setp.lt.s32 	%p1856, %r5, 0;
	mov.u32 	%r1684, 0;
	setp.gt.f64 	%p1857, %fd891, 0d3FF0000000000000;
	selp.b32 	%r1685, 2146435072, 0, %p1857;
	xor.b32  	%r1686, %r1685, 2146435072;
	selp.b32 	%r1687, %r1686, %r1685, %p1856;
	setp.eq.f32 	%p1858, %f82, 0fBF800000;
	selp.b32 	%r1688, 1072693248, %r1687, %p1858;
	mov.b64 	%fd3817, {%r1684, %r1688};
	bra.uni 	$L__BB0_1139;

$L__BB0_1135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1680, %temp}, %fd890;
	}
	and.b32  	%r1681, %r94, 2147483647;
	setp.ne.s32 	%p1851, %r1681, 2146435072;
	setp.ne.s32 	%p1852, %r1680, 0;
	or.pred  	%p1853, %p1851, %p1852;
	@%p1853 bra 	$L__BB0_1139;

	setp.ne.s32 	%p1854, %r7, 1071644672;
	and.pred  	%p1855, %p1854, %p60;
	selp.b32 	%r1682, %r9, %r8, %p1855;
	mov.u32 	%r1683, 0;
	mov.b64 	%fd3817, {%r1683, %r1682};

$L__BB0_1139:
	mul.lo.s32 	%r3123, %r173, %r172;
	mul.lo.s32 	%r3122, %r3158, %r3123;
	sub.s32 	%r3121, %r3122, %r3123;
	ld.param.u64 	%rd241, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_9];
	cvta.to.global.u64 	%rd240, %rd241;
	setp.eq.f32 	%p1859, %f82, 0f3F800000;
	selp.f64 	%fd2508, 0d3FF0000000000000, %fd3817, %p1859;
	add.f64 	%fd901, %fd889, %fd2508;
	ld.global.f32 	%f83, [%rd22];
	mad.lo.s32 	%r1690, %r3159, %r173, %r3121;
	add.s32 	%r1691, %r1690, %r3160;
	mul.wide.s32 	%rd146, %r1691, 4;
	add.s64 	%rd147, %rd240, %rd146;
	ld.global.f32 	%f84, [%rd147];
	cvt.f64.f32 	%fd902, %f84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd902;
	}
	abs.f64 	%fd903, %fd902;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd903;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3820, [retval0+0];
	} // callseq 60
	setp.lt.s32 	%p1860, %r97, 0;
	and.pred  	%p61, %p1860, %p121;
	not.pred 	%p1862, %p61;
	@%p1862 bra 	$L__BB0_1141;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1692}, %fd3820;
	}
	xor.b32  	%r1693, %r1692, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1694, %temp}, %fd3820;
	}
	mov.b64 	%fd3820, {%r1694, %r1693};

$L__BB0_1141:
	setp.eq.f32 	%p1863, %f84, 0f00000000;
	@%p1863 bra 	$L__BB0_1145;
	bra.uni 	$L__BB0_1142;

$L__BB0_1145:
	setp.lt.s32 	%p1866, %r5, 0;
	mov.u32 	%r1695, 0;
	selp.b32 	%r1696, %r97, 0, %p121;
	or.b32  	%r1697, %r1696, 2146435072;
	selp.b32 	%r1698, %r1697, %r1696, %p1866;
	mov.b64 	%fd3820, {%r1695, %r1698};
	bra.uni 	$L__BB0_1146;

$L__BB0_1142:
	setp.gt.s32 	%p1864, %r97, -1;
	@%p1864 bra 	$L__BB0_1146;

	mov.f64 	%fd2509, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2510, %fd2509;
	setp.eq.f64 	%p1865, %fd2510, 0d4000000000000000;
	@%p1865 bra 	$L__BB0_1146;

	mov.f64 	%fd3820, 0dFFF8000000000000;

$L__BB0_1146:
	add.f64 	%fd2512, %fd902, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1699}, %fd2512;
	}
	and.b32  	%r1700, %r1699, 2146435072;
	setp.ne.s32 	%p1868, %r1700, 2146435072;
	@%p1868 bra 	$L__BB0_1153;

	setp.gtu.f64 	%p1869, %fd903, 0d7FF0000000000000;
	@%p1869 bra 	$L__BB0_1152;
	bra.uni 	$L__BB0_1148;

$L__BB0_1152:
	mov.f64 	%fd2514, 0d4000000000000000;
	add.rn.f64 	%fd3820, %fd902, %fd2514;
	bra.uni 	$L__BB0_1153;

$L__BB0_1148:
	setp.eq.s32 	%p1870, %r7, 2146435072;
	mov.f64 	%fd2513, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1701, %temp}, %fd2513;
	}
	setp.eq.s32 	%p1871, %r1701, 0;
	and.pred  	%p1872, %p1870, %p1871;
	@%p1872 bra 	$L__BB0_1151;
	bra.uni 	$L__BB0_1149;

$L__BB0_1151:
	setp.lt.s32 	%p1878, %r5, 0;
	mov.u32 	%r1706, 0;
	setp.gt.f64 	%p1879, %fd903, 0d3FF0000000000000;
	selp.b32 	%r1707, 2146435072, 0, %p1879;
	xor.b32  	%r1708, %r1707, 2146435072;
	selp.b32 	%r1709, %r1708, %r1707, %p1878;
	setp.eq.f32 	%p1880, %f84, 0fBF800000;
	selp.b32 	%r1710, 1072693248, %r1709, %p1880;
	mov.b64 	%fd3820, {%r1706, %r1710};
	bra.uni 	$L__BB0_1153;

$L__BB0_1149:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1702, %temp}, %fd902;
	}
	and.b32  	%r1703, %r97, 2147483647;
	setp.ne.s32 	%p1873, %r1703, 2146435072;
	setp.ne.s32 	%p1874, %r1702, 0;
	or.pred  	%p1875, %p1873, %p1874;
	@%p1875 bra 	$L__BB0_1153;

	setp.ne.s32 	%p1876, %r7, 1071644672;
	and.pred  	%p1877, %p1876, %p61;
	selp.b32 	%r1704, %r9, %r8, %p1877;
	mov.u32 	%r1705, 0;
	mov.b64 	%fd3820, {%r1705, %r1704};

$L__BB0_1153:
	ld.global.f32 	%f85, [%rd25];
	cvt.f64.f32 	%fd913, %f85;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd913;
	}
	abs.f64 	%fd914, %fd913;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd914;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3823, [retval0+0];
	} // callseq 61
	setp.lt.s32 	%p1881, %r98, 0;
	and.pred  	%p62, %p1881, %p121;
	not.pred 	%p1883, %p62;
	@%p1883 bra 	$L__BB0_1155;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1711}, %fd3823;
	}
	xor.b32  	%r1712, %r1711, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1713, %temp}, %fd3823;
	}
	mov.b64 	%fd3823, {%r1713, %r1712};

$L__BB0_1155:
	setp.eq.f32 	%p1884, %f85, 0f00000000;
	@%p1884 bra 	$L__BB0_1159;
	bra.uni 	$L__BB0_1156;

$L__BB0_1159:
	setp.lt.s32 	%p1887, %r5, 0;
	mov.u32 	%r1714, 0;
	selp.b32 	%r1715, %r98, 0, %p121;
	or.b32  	%r1716, %r1715, 2146435072;
	selp.b32 	%r1717, %r1716, %r1715, %p1887;
	mov.b64 	%fd3823, {%r1714, %r1717};
	bra.uni 	$L__BB0_1160;

$L__BB0_1156:
	setp.gt.s32 	%p1885, %r98, -1;
	@%p1885 bra 	$L__BB0_1160;

	mov.f64 	%fd2515, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2516, %fd2515;
	setp.eq.f64 	%p1886, %fd2516, 0d4000000000000000;
	@%p1886 bra 	$L__BB0_1160;

	mov.f64 	%fd3823, 0dFFF8000000000000;

$L__BB0_1160:
	add.f64 	%fd2518, %fd913, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1718}, %fd2518;
	}
	and.b32  	%r1719, %r1718, 2146435072;
	setp.ne.s32 	%p1889, %r1719, 2146435072;
	@%p1889 bra 	$L__BB0_1167;

	setp.gtu.f64 	%p1890, %fd914, 0d7FF0000000000000;
	@%p1890 bra 	$L__BB0_1166;
	bra.uni 	$L__BB0_1162;

$L__BB0_1166:
	mov.f64 	%fd2520, 0d4000000000000000;
	add.rn.f64 	%fd3823, %fd913, %fd2520;
	bra.uni 	$L__BB0_1167;

$L__BB0_1162:
	setp.eq.s32 	%p1891, %r7, 2146435072;
	mov.f64 	%fd2519, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1720, %temp}, %fd2519;
	}
	setp.eq.s32 	%p1892, %r1720, 0;
	and.pred  	%p1893, %p1891, %p1892;
	@%p1893 bra 	$L__BB0_1165;
	bra.uni 	$L__BB0_1163;

$L__BB0_1165:
	setp.lt.s32 	%p1899, %r5, 0;
	mov.u32 	%r1725, 0;
	setp.gt.f64 	%p1900, %fd914, 0d3FF0000000000000;
	selp.b32 	%r1726, 2146435072, 0, %p1900;
	xor.b32  	%r1727, %r1726, 2146435072;
	selp.b32 	%r1728, %r1727, %r1726, %p1899;
	setp.eq.f32 	%p1901, %f85, 0fBF800000;
	selp.b32 	%r1729, 1072693248, %r1728, %p1901;
	mov.b64 	%fd3823, {%r1725, %r1729};
	bra.uni 	$L__BB0_1167;

$L__BB0_1163:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1721, %temp}, %fd913;
	}
	and.b32  	%r1722, %r98, 2147483647;
	setp.ne.s32 	%p1894, %r1722, 2146435072;
	setp.ne.s32 	%p1895, %r1721, 0;
	or.pred  	%p1896, %p1894, %p1895;
	@%p1896 bra 	$L__BB0_1167;

	setp.ne.s32 	%p1897, %r7, 1071644672;
	and.pred  	%p1898, %p1897, %p62;
	selp.b32 	%r1723, %r9, %r8, %p1898;
	mov.u32 	%r1724, 0;
	mov.b64 	%fd3823, {%r1724, %r1723};

$L__BB0_1167:
	ld.global.f32 	%f86, [%rd9];
	cvt.f64.f32 	%fd924, %f86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd924;
	}
	abs.f64 	%fd925, %fd924;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd925;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3826, [retval0+0];
	} // callseq 62
	setp.lt.s32 	%p1902, %r99, 0;
	and.pred  	%p63, %p1902, %p121;
	not.pred 	%p1904, %p63;
	@%p1904 bra 	$L__BB0_1169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1730}, %fd3826;
	}
	xor.b32  	%r1731, %r1730, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1732, %temp}, %fd3826;
	}
	mov.b64 	%fd3826, {%r1732, %r1731};

$L__BB0_1169:
	setp.eq.f32 	%p1905, %f86, 0f00000000;
	setp.eq.f32 	%p1906, %f84, 0f3F800000;
	selp.f64 	%fd2521, 0d3FF0000000000000, %fd3820, %p1906;
	setp.eq.f32 	%p1907, %f85, 0f3F800000;
	selp.f64 	%fd2522, 0d3FF0000000000000, %fd3823, %p1907;
	add.f64 	%fd929, %fd2521, %fd2522;
	@%p1905 bra 	$L__BB0_1173;
	bra.uni 	$L__BB0_1170;

$L__BB0_1173:
	setp.lt.s32 	%p1910, %r5, 0;
	mov.u32 	%r1733, 0;
	selp.b32 	%r1734, %r99, 0, %p121;
	or.b32  	%r1735, %r1734, 2146435072;
	selp.b32 	%r1736, %r1735, %r1734, %p1910;
	mov.b64 	%fd3826, {%r1733, %r1736};
	bra.uni 	$L__BB0_1174;

$L__BB0_1170:
	setp.gt.s32 	%p1908, %r99, -1;
	@%p1908 bra 	$L__BB0_1174;

	mov.f64 	%fd2523, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2524, %fd2523;
	setp.eq.f64 	%p1909, %fd2524, 0d4000000000000000;
	@%p1909 bra 	$L__BB0_1174;

	mov.f64 	%fd3826, 0dFFF8000000000000;

$L__BB0_1174:
	add.f64 	%fd2526, %fd924, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1737}, %fd2526;
	}
	and.b32  	%r1738, %r1737, 2146435072;
	setp.ne.s32 	%p1912, %r1738, 2146435072;
	@%p1912 bra 	$L__BB0_1181;

	setp.gtu.f64 	%p1913, %fd925, 0d7FF0000000000000;
	@%p1913 bra 	$L__BB0_1180;
	bra.uni 	$L__BB0_1176;

$L__BB0_1180:
	mov.f64 	%fd2528, 0d4000000000000000;
	add.rn.f64 	%fd3826, %fd924, %fd2528;
	bra.uni 	$L__BB0_1181;

$L__BB0_1176:
	setp.eq.s32 	%p1914, %r7, 2146435072;
	mov.f64 	%fd2527, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1739, %temp}, %fd2527;
	}
	setp.eq.s32 	%p1915, %r1739, 0;
	and.pred  	%p1916, %p1914, %p1915;
	@%p1916 bra 	$L__BB0_1179;
	bra.uni 	$L__BB0_1177;

$L__BB0_1179:
	setp.lt.s32 	%p1922, %r5, 0;
	mov.u32 	%r1744, 0;
	setp.gt.f64 	%p1923, %fd925, 0d3FF0000000000000;
	selp.b32 	%r1745, 2146435072, 0, %p1923;
	xor.b32  	%r1746, %r1745, 2146435072;
	selp.b32 	%r1747, %r1746, %r1745, %p1922;
	setp.eq.f32 	%p1924, %f86, 0fBF800000;
	selp.b32 	%r1748, 1072693248, %r1747, %p1924;
	mov.b64 	%fd3826, {%r1744, %r1748};
	bra.uni 	$L__BB0_1181;

$L__BB0_1177:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1740, %temp}, %fd924;
	}
	and.b32  	%r1741, %r99, 2147483647;
	setp.ne.s32 	%p1917, %r1741, 2146435072;
	setp.ne.s32 	%p1918, %r1740, 0;
	or.pred  	%p1919, %p1917, %p1918;
	@%p1919 bra 	$L__BB0_1181;

	setp.ne.s32 	%p1920, %r7, 1071644672;
	and.pred  	%p1921, %p1920, %p63;
	selp.b32 	%r1742, %r9, %r8, %p1921;
	mov.u32 	%r1743, 0;
	mov.b64 	%fd3826, {%r1743, %r1742};

$L__BB0_1181:
	ld.param.u64 	%rd245, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_19];
	cvta.to.global.u64 	%rd244, %rd245;
	mul.lo.s32 	%r3124, %r173, %r172;
	ld.param.u64 	%rd243, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_17];
	cvta.to.global.u64 	%rd242, %rd243;
	cvt.rn.f32.f64 	%f477, %fd901;
	cvt.f64.f32 	%fd2529, %f83;
	rcp.rn.f64 	%fd2530, %fd2529;
	setp.eq.f32 	%p1925, %f86, 0f3F800000;
	selp.f64 	%fd2531, 0d3FF0000000000000, %fd3826, %p1925;
	add.f64 	%fd2532, %fd929, %fd2531;
	mul.f64 	%fd2533, %fd2530, %fd2532;
	cvt.rn.f32.f64 	%f478, %fd2533;
	ld.global.f32 	%f479, [%rd28];
	sub.f32 	%f480, %f479, %f478;
	cvt.f64.f32 	%fd2534, %f480;
	cvt.f64.f32 	%fd2535, %f477;
	mul.f64 	%fd2536, %fd2535, 0d3FE0000000000000;
	sub.f64 	%fd2537, %fd2534, %fd2536;
	mul.f64 	%fd2538, %fd2537, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f481, %fd2538;
	mul.f32 	%f482, %f85, %f81;
	fma.rn.f32 	%f483, %f84, %f80, %f482;
	fma.rn.f32 	%f484, %f86, %f82, %f483;
	cvt.f64.f32 	%fd2539, %f484;
	mul.f64 	%fd2540, %fd2530, %fd2539;
	cvt.rn.f32.f64 	%f485, %fd2540;
	add.f32 	%f486, %f479, %f481;
	div.rn.f32 	%f487, %f86, %f83;
	fma.rn.f32 	%f488, %f487, %f477, %f486;
	mul.f32 	%f489, %f82, %f485;
	sub.f32 	%f490, %f488, %f489;
	sub.f32 	%f491, %f79, %f490;
	mul.f32 	%f492, %f5, %f491;
	sub.f32 	%f493, %f77, %f492;
	mad.lo.s32 	%r1749, %r3159, %r173, %r204;
	add.s32 	%r1750, %r3160, %r1749;
	mul.wide.s32 	%rd148, %r1750, 4;
	add.s64 	%rd35, %rd34, %rd148;
	st.global.f32 	[%rd35], %f493;
	ld.global.f32 	%f494, [%rd10];
	ld.global.f32 	%f87, [%rd2];
	add.f32 	%f495, %f87, %f494;
	cvt.f64.f32 	%fd2541, %f495;
	mul.f64 	%fd2542, %fd2541, 0d3FE0000000000000;
	shl.b32 	%r1751, %r173, 1;
	cvt.u32.u64 	%r1752, %rd4;
	add.s32 	%r1753, %r1752, %r1751;
	cvt.s64.s32 	%rd36, %r1753;
	mul.wide.s32 	%rd149, %r1753, 4;
	add.s64 	%rd38, %rd242, %rd149;
	add.s64 	%rd39, %rd242, %rd148;
	ld.global.f32 	%f496, [%rd39];
	ld.global.f32 	%f497, [%rd38];
	sub.f32 	%f498, %f497, %f496;
	cvt.f64.f32 	%fd2543, %f498;
	mul.f64 	%fd2544, %fd1, %fd2543;
	sub.f64 	%fd2545, %fd2542, %fd2544;
	ld.global.f32 	%f499, [%rd27];
	ld.global.f32 	%f500, [%rd27+4];
	sub.f32 	%f501, %f500, %f499;
	cvt.f64.f32 	%fd2546, %f501;
	mul.f64 	%fd2547, %fd2, %fd2546;
	sub.f64 	%fd2548, %fd2545, %fd2547;
	shl.b32 	%r1754, %r3124, 1;
	cvt.u32.u64 	%r1755, %rd8;
	add.s32 	%r1756, %r1755, %r1754;
	cvt.s64.s32 	%rd40, %r1756;
	mul.wide.s32 	%rd150, %r1756, 4;
	add.s64 	%rd42, %rd244, %rd150;
	ld.global.f32 	%f502, [%rd29];
	ld.global.f32 	%f503, [%rd42];
	sub.f32 	%f504, %f503, %f502;
	cvt.f64.f32 	%fd2549, %f504;
	mul.f64 	%fd2550, %fd3, %fd2549;
	sub.f64 	%fd936, %fd2548, %fd2550;
	not.pred 	%p1926, %p1;
	mov.f64 	%fd3829, %fd8;
	@%p1926 bra 	$L__BB0_1183;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1757}, %fd8;
	}
	xor.b32  	%r1758, %r1757, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1759, %temp}, %fd8;
	}
	mov.b64 	%fd3829, {%r1759, %r1758};

$L__BB0_1183:
	setp.eq.f32 	%p1927, %f165, 0f00000000;
	@%p1927 bra 	$L__BB0_1187;
	bra.uni 	$L__BB0_1184;

$L__BB0_1187:
	setp.lt.s32 	%p1930, %r5, 0;
	mov.u32 	%r1760, 0;
	selp.b32 	%r1762, %r10, 0, %p121;
	or.b32  	%r1763, %r1762, 2146435072;
	selp.b32 	%r1764, %r1763, %r1762, %p1930;
	mov.b64 	%fd3829, {%r1760, %r1764};
	bra.uni 	$L__BB0_1188;

$L__BB0_1184:
	setp.gt.s32 	%p1928, %r10, -1;
	@%p1928 bra 	$L__BB0_1188;

	mov.f64 	%fd2551, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2552, %fd2551;
	setp.eq.f64 	%p1929, %fd2552, 0d4000000000000000;
	@%p1929 bra 	$L__BB0_1188;

	mov.f64 	%fd3829, 0dFFF8000000000000;

$L__BB0_1188:
	cvt.f64.f32 	%fd3462, %f165;
	add.f64 	%fd3461, %fd3462, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3126}, %fd3461;
	}
	and.b32  	%r3125, %r3126, 2146435072;
	setp.ne.s32 	%p1932, %r3125, 2146435072;
	@%p1932 bra 	$L__BB0_1195;

	cvt.f64.f32 	%fd3480, %f165;
	abs.f64 	%fd3479, %fd3480;
	setp.gtu.f64 	%p1933, %fd3479, 0d7FF0000000000000;
	@%p1933 bra 	$L__BB0_1194;
	bra.uni 	$L__BB0_1190;

$L__BB0_1194:
	cvt.f64.f32 	%fd3484, %f165;
	mov.f64 	%fd2557, 0d4000000000000000;
	add.rn.f64 	%fd3829, %fd3484, %fd2557;
	bra.uni 	$L__BB0_1195;

$L__BB0_1190:
	setp.eq.s32 	%p1934, %r7, 2146435072;
	mov.f64 	%fd2554, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1765, %temp}, %fd2554;
	}
	setp.eq.s32 	%p1935, %r1765, 0;
	and.pred  	%p1936, %p1934, %p1935;
	@%p1936 bra 	$L__BB0_1193;
	bra.uni 	$L__BB0_1191;

$L__BB0_1193:
	cvt.f64.f32 	%fd3483, %f165;
	abs.f64 	%fd3482, %fd3483;
	setp.eq.f32 	%p1942, %f165, 0fBF800000;
	setp.gt.f64 	%p1943, %fd3482, 0d3FF0000000000000;
	selp.b32 	%r1772, 2146435072, 0, %p1943;
	mov.u32 	%r1773, 0;
	xor.b32  	%r1774, %r1772, 2146435072;
	setp.lt.s32 	%p1944, %r5, 0;
	selp.b32 	%r1775, %r1774, %r1772, %p1944;
	selp.b32 	%r1776, 1072693248, %r1775, %p1942;
	mov.b64 	%fd3829, {%r1773, %r1776};
	bra.uni 	$L__BB0_1195;

$L__BB0_1191:
	cvt.f64.f32 	%fd3481, %f165;
	and.b32  	%r1766, %r10, 2147483647;
	setp.ne.s32 	%p1937, %r1766, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1767, %temp}, %fd3481;
	}
	setp.ne.s32 	%p1938, %r1767, 0;
	or.pred  	%p1939, %p1937, %p1938;
	@%p1939 bra 	$L__BB0_1195;

	setp.ne.s32 	%p1940, %r7, 1071644672;
	and.pred  	%p1941, %p1940, %p1;
	selp.b32 	%r1770, %r9, %r8, %p1941;
	mov.u32 	%r1771, 0;
	mov.b64 	%fd3829, {%r1771, %r1770};

$L__BB0_1195:
	rcp.rn.f64 	%fd2558, %fd3829;
	setp.eq.f32 	%p1945, %f165, 0f3F800000;
	selp.f64 	%fd945, 0d3FF0000000000000, %fd2558, %p1945;
	add.s32 	%r1777, %r3159, %r204;
	add.s32 	%r1778, %r1777, %r173;
	add.s32 	%r1779, %r1778, %r3160;
	cvt.s64.s32 	%rd43, %r1779;
	mul.wide.s32 	%rd151, %r1779, 4;
	add.s64 	%rd152, %rd91, %rd151;
	ld.global.f32 	%f505, [%rd152];
	cvt.f64.f32 	%fd2559, %f505;
	cvt.f64.f32 	%fd2560, %f87;
	add.f64 	%fd946, %fd2560, %fd2560;
	sub.f64 	%fd2561, %fd2559, %fd946;
	sub.s32 	%r1780, %r1777, %r173;
	add.s32 	%r1781, %r1780, %r3160;
	cvt.s64.s32 	%rd45, %r1781;
	mul.wide.s32 	%rd153, %r1781, 4;
	add.s64 	%rd154, %rd91, %rd153;
	ld.global.f32 	%f506, [%rd154];
	cvt.f64.f32 	%fd2562, %f506;
	add.f64 	%fd947, %fd2561, %fd2562;
	not.pred 	%p1946, %p2;
	mov.f64 	%fd3832, %fd10;
	@%p1946 bra 	$L__BB0_1197;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1782}, %fd10;
	}
	xor.b32  	%r1783, %r1782, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1784, %temp}, %fd10;
	}
	mov.b64 	%fd3832, {%r1784, %r1783};

$L__BB0_1197:
	setp.eq.f32 	%p1947, %f166, 0f00000000;
	@%p1947 bra 	$L__BB0_1201;
	bra.uni 	$L__BB0_1198;

$L__BB0_1201:
	setp.lt.s32 	%p1950, %r5, 0;
	mov.u32 	%r1785, 0;
	selp.b32 	%r1787, %r12, 0, %p121;
	or.b32  	%r1788, %r1787, 2146435072;
	selp.b32 	%r1789, %r1788, %r1787, %p1950;
	mov.b64 	%fd3832, {%r1785, %r1789};
	bra.uni 	$L__BB0_1202;

$L__BB0_1198:
	setp.gt.s32 	%p1948, %r12, -1;
	@%p1948 bra 	$L__BB0_1202;

	mov.f64 	%fd2563, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2564, %fd2563;
	setp.eq.f64 	%p1949, %fd2564, 0d4000000000000000;
	@%p1949 bra 	$L__BB0_1202;

	mov.f64 	%fd3832, 0dFFF8000000000000;

$L__BB0_1202:
	cvt.f64.f32 	%fd3464, %f166;
	add.f64 	%fd3463, %fd3464, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3128}, %fd3463;
	}
	and.b32  	%r3127, %r3128, 2146435072;
	setp.ne.s32 	%p1952, %r3127, 2146435072;
	@%p1952 bra 	$L__BB0_1209;

	cvt.f64.f32 	%fd3474, %f166;
	abs.f64 	%fd3473, %fd3474;
	setp.gtu.f64 	%p1953, %fd3473, 0d7FF0000000000000;
	@%p1953 bra 	$L__BB0_1208;
	bra.uni 	$L__BB0_1204;

$L__BB0_1208:
	cvt.f64.f32 	%fd3478, %f166;
	mov.f64 	%fd2569, 0d4000000000000000;
	add.rn.f64 	%fd3832, %fd3478, %fd2569;
	bra.uni 	$L__BB0_1209;

$L__BB0_1204:
	setp.eq.s32 	%p1954, %r7, 2146435072;
	mov.f64 	%fd2566, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1790, %temp}, %fd2566;
	}
	setp.eq.s32 	%p1955, %r1790, 0;
	and.pred  	%p1956, %p1954, %p1955;
	@%p1956 bra 	$L__BB0_1207;
	bra.uni 	$L__BB0_1205;

$L__BB0_1207:
	cvt.f64.f32 	%fd3477, %f166;
	abs.f64 	%fd3476, %fd3477;
	setp.eq.f32 	%p1962, %f166, 0fBF800000;
	setp.gt.f64 	%p1963, %fd3476, 0d3FF0000000000000;
	selp.b32 	%r1797, 2146435072, 0, %p1963;
	mov.u32 	%r1798, 0;
	xor.b32  	%r1799, %r1797, 2146435072;
	setp.lt.s32 	%p1964, %r5, 0;
	selp.b32 	%r1800, %r1799, %r1797, %p1964;
	selp.b32 	%r1801, 1072693248, %r1800, %p1962;
	mov.b64 	%fd3832, {%r1798, %r1801};
	bra.uni 	$L__BB0_1209;

$L__BB0_1205:
	cvt.f64.f32 	%fd3475, %f166;
	and.b32  	%r1791, %r12, 2147483647;
	setp.ne.s32 	%p1957, %r1791, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1792, %temp}, %fd3475;
	}
	setp.ne.s32 	%p1958, %r1792, 0;
	or.pred  	%p1959, %p1957, %p1958;
	@%p1959 bra 	$L__BB0_1209;

	setp.ne.s32 	%p1960, %r7, 1071644672;
	and.pred  	%p1961, %p1960, %p2;
	selp.b32 	%r1795, %r9, %r8, %p1961;
	mov.u32 	%r1796, 0;
	mov.b64 	%fd3832, {%r1796, %r1795};

$L__BB0_1209:
	rcp.rn.f64 	%fd2570, %fd3832;
	setp.eq.f32 	%p1965, %f166, 0f3F800000;
	selp.f64 	%fd956, 0d3FF0000000000000, %fd2570, %p1965;
	ld.global.f32 	%f507, [%rd2+4];
	cvt.f64.f32 	%fd2571, %f507;
	sub.f64 	%fd2572, %fd2571, %fd946;
	ld.global.f32 	%f508, [%rd2+-4];
	cvt.f64.f32 	%fd2573, %f508;
	add.f64 	%fd2574, %fd2572, %fd2573;
	mul.f64 	%fd2575, %fd956, %fd2574;
	fma.rn.f64 	%fd957, %fd945, %fd947, %fd2575;
	not.pred 	%p1966, %p3;
	mov.f64 	%fd3835, %fd12;
	@%p1966 bra 	$L__BB0_1211;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1802}, %fd12;
	}
	xor.b32  	%r1803, %r1802, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1804, %temp}, %fd12;
	}
	mov.b64 	%fd3835, {%r1804, %r1803};

$L__BB0_1211:
	setp.eq.f32 	%p1967, %f167, 0f00000000;
	@%p1967 bra 	$L__BB0_1215;
	bra.uni 	$L__BB0_1212;

$L__BB0_1215:
	setp.lt.s32 	%p1970, %r5, 0;
	mov.u32 	%r1805, 0;
	selp.b32 	%r1807, %r14, 0, %p121;
	or.b32  	%r1808, %r1807, 2146435072;
	selp.b32 	%r1809, %r1808, %r1807, %p1970;
	mov.b64 	%fd3835, {%r1805, %r1809};
	bra.uni 	$L__BB0_1216;

$L__BB0_1212:
	setp.gt.s32 	%p1968, %r14, -1;
	@%p1968 bra 	$L__BB0_1216;

	mov.f64 	%fd2576, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2577, %fd2576;
	setp.eq.f64 	%p1969, %fd2577, 0d4000000000000000;
	@%p1969 bra 	$L__BB0_1216;

	mov.f64 	%fd3835, 0dFFF8000000000000;

$L__BB0_1216:
	cvt.f64.f32 	%fd3466, %f167;
	add.f64 	%fd3465, %fd3466, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3130}, %fd3465;
	}
	and.b32  	%r3129, %r3130, 2146435072;
	setp.ne.s32 	%p1972, %r3129, 2146435072;
	@%p1972 bra 	$L__BB0_1223;

	cvt.f64.f32 	%fd3468, %f167;
	abs.f64 	%fd3467, %fd3468;
	setp.gtu.f64 	%p1973, %fd3467, 0d7FF0000000000000;
	@%p1973 bra 	$L__BB0_1222;
	bra.uni 	$L__BB0_1218;

$L__BB0_1222:
	cvt.f64.f32 	%fd3472, %f167;
	mov.f64 	%fd2582, 0d4000000000000000;
	add.rn.f64 	%fd3835, %fd3472, %fd2582;
	bra.uni 	$L__BB0_1223;

$L__BB0_1218:
	setp.eq.s32 	%p1974, %r7, 2146435072;
	mov.f64 	%fd2579, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1810, %temp}, %fd2579;
	}
	setp.eq.s32 	%p1975, %r1810, 0;
	and.pred  	%p1976, %p1974, %p1975;
	@%p1976 bra 	$L__BB0_1221;
	bra.uni 	$L__BB0_1219;

$L__BB0_1221:
	cvt.f64.f32 	%fd3471, %f167;
	abs.f64 	%fd3470, %fd3471;
	setp.eq.f32 	%p1982, %f167, 0fBF800000;
	setp.gt.f64 	%p1983, %fd3470, 0d3FF0000000000000;
	selp.b32 	%r1817, 2146435072, 0, %p1983;
	mov.u32 	%r1818, 0;
	xor.b32  	%r1819, %r1817, 2146435072;
	setp.lt.s32 	%p1984, %r5, 0;
	selp.b32 	%r1820, %r1819, %r1817, %p1984;
	selp.b32 	%r1821, 1072693248, %r1820, %p1982;
	mov.b64 	%fd3835, {%r1818, %r1821};
	bra.uni 	$L__BB0_1223;

$L__BB0_1219:
	cvt.f64.f32 	%fd3469, %f167;
	and.b32  	%r1811, %r14, 2147483647;
	setp.ne.s32 	%p1977, %r1811, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1812, %temp}, %fd3469;
	}
	setp.ne.s32 	%p1978, %r1812, 0;
	or.pred  	%p1979, %p1977, %p1978;
	@%p1979 bra 	$L__BB0_1223;

	setp.ne.s32 	%p1980, %r7, 1071644672;
	and.pred  	%p1981, %p1980, %p3;
	selp.b32 	%r1815, %r9, %r8, %p1981;
	mov.u32 	%r1816, 0;
	mov.b64 	%fd3835, {%r1816, %r1815};

$L__BB0_1223:
	ld.param.u64 	%rd247, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_20];
	cvta.to.global.u64 	%rd246, %rd247;
	ld.param.f32 	%f850, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_24];
	mul.lo.s32 	%r3132, %r3159, %r173;
	mul.lo.s32 	%r3131, %r173, %r172;
	rcp.rn.f64 	%fd2583, %fd3835;
	setp.eq.f32 	%p1985, %f167, 0f3F800000;
	selp.f64 	%fd966, 0d3FF0000000000000, %fd2583, %p1985;
	add.s32 	%r1823, %r3158, %r3131;
	add.s32 	%r1824, %r1823, %r3132;
	add.s32 	%r1825, %r1824, %r3160;
	cvt.s64.s32 	%rd46, %r1825;
	mul.wide.s32 	%rd155, %r1825, 4;
	add.s64 	%rd156, %rd91, %rd155;
	ld.global.f32 	%f509, [%rd156];
	cvt.f64.f32 	%fd2584, %f509;
	sub.f64 	%fd2585, %fd2584, %fd946;
	sub.s32 	%r1826, %r3158, %r3131;
	add.s32 	%r1827, %r1826, %r3132;
	add.s32 	%r1828, %r1827, %r3160;
	cvt.s64.s32 	%rd47, %r1828;
	mul.wide.s32 	%rd157, %r1828, 4;
	add.s64 	%rd158, %rd91, %rd157;
	ld.global.f32 	%f510, [%rd158];
	cvt.f64.f32 	%fd2586, %f510;
	add.f64 	%fd2587, %fd2585, %fd2586;
	fma.rn.f64 	%fd2588, %fd966, %fd2587, %fd957;
	cvt.f64.f32 	%fd967, %f850;
	mul.f64 	%fd2589, %fd2588, %fd967;
	cvt.rn.f32.f64 	%f511, %fd2589;
	cvt.rn.f32.f64 	%f512, %fd936;
	add.f32 	%f513, %f512, %f511;
	add.s64 	%rd161, %rd159, %rd101;
	st.global.f32 	[%rd161], %f513;
	ld.global.f32 	%f88, [%rd39];
	ld.global.f32 	%f89, [%rd3];
	shl.b64 	%rd162, %rd36, 2;
	add.s64 	%rd49, %rd246, %rd162;
	ld.global.f32 	%f90, [%rd49];
	cvt.f64.f32 	%fd968, %f90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd968;
	}
	abs.f64 	%fd969, %fd968;
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd969;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3859, [retval0+0];
	} // callseq 63
	setp.lt.s32 	%p1986, %r100, 0;
	and.pred  	%p64, %p1986, %p121;
	not.pred 	%p1988, %p64;
	mov.f64 	%fd3838, %fd3859;
	@%p1988 bra 	$L__BB0_1225;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1829}, %fd3859;
	}
	xor.b32  	%r1830, %r1829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1831, %temp}, %fd3859;
	}
	mov.b64 	%fd3838, {%r1831, %r1830};

$L__BB0_1225:
	setp.eq.f32 	%p1989, %f90, 0f00000000;
	@%p1989 bra 	$L__BB0_1229;
	bra.uni 	$L__BB0_1226;

$L__BB0_1229:
	setp.lt.s32 	%p1992, %r5, 0;
	mov.u32 	%r1832, 0;
	selp.b32 	%r1833, %r100, 0, %p121;
	or.b32  	%r1834, %r1833, 2146435072;
	selp.b32 	%r1835, %r1834, %r1833, %p1992;
	mov.b64 	%fd3838, {%r1832, %r1835};
	bra.uni 	$L__BB0_1230;

$L__BB0_1226:
	setp.gt.s32 	%p1990, %r100, -1;
	@%p1990 bra 	$L__BB0_1230;

	mov.f64 	%fd2590, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2591, %fd2590;
	setp.eq.f64 	%p1991, %fd2591, 0d4000000000000000;
	@%p1991 bra 	$L__BB0_1230;

	mov.f64 	%fd3838, 0dFFF8000000000000;

$L__BB0_1230:
	add.f64 	%fd2593, %fd968, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1836}, %fd2593;
	}
	and.b32  	%r101, %r1836, 2146435072;
	setp.ne.s32 	%p1994, %r101, 2146435072;
	@%p1994 bra 	$L__BB0_1237;

	setp.gtu.f64 	%p1995, %fd969, 0d7FF0000000000000;
	@%p1995 bra 	$L__BB0_1236;
	bra.uni 	$L__BB0_1232;

$L__BB0_1236:
	mov.f64 	%fd2595, 0d4000000000000000;
	add.rn.f64 	%fd3838, %fd968, %fd2595;
	bra.uni 	$L__BB0_1237;

$L__BB0_1232:
	setp.eq.s32 	%p1996, %r7, 2146435072;
	mov.f64 	%fd2594, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1837, %temp}, %fd2594;
	}
	setp.eq.s32 	%p1997, %r1837, 0;
	and.pred  	%p1998, %p1996, %p1997;
	@%p1998 bra 	$L__BB0_1235;
	bra.uni 	$L__BB0_1233;

$L__BB0_1235:
	setp.lt.s32 	%p2004, %r5, 0;
	mov.u32 	%r1842, 0;
	setp.gt.f64 	%p2005, %fd969, 0d3FF0000000000000;
	selp.b32 	%r1843, 2146435072, 0, %p2005;
	xor.b32  	%r1844, %r1843, 2146435072;
	selp.b32 	%r1845, %r1844, %r1843, %p2004;
	setp.eq.f32 	%p2006, %f90, 0fBF800000;
	selp.b32 	%r1846, 1072693248, %r1845, %p2006;
	mov.b64 	%fd3838, {%r1842, %r1846};
	bra.uni 	$L__BB0_1237;

$L__BB0_1233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1838, %temp}, %fd968;
	}
	and.b32  	%r1839, %r100, 2147483647;
	setp.ne.s32 	%p1999, %r1839, 2146435072;
	setp.ne.s32 	%p2000, %r1838, 0;
	or.pred  	%p2001, %p1999, %p2000;
	@%p2001 bra 	$L__BB0_1237;

	setp.ne.s32 	%p2002, %r7, 1071644672;
	and.pred  	%p2003, %p2002, %p64;
	selp.b32 	%r1840, %r9, %r8, %p2003;
	mov.u32 	%r1841, 0;
	mov.b64 	%fd3838, {%r1841, %r1840};

$L__BB0_1237:
	ld.param.u64 	%rd249, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_21];
	cvta.to.global.u64 	%rd248, %rd249;
	add.s64 	%rd51, %rd248, %rd162;
	ld.global.f32 	%f91, [%rd51];
	cvt.f64.f32 	%fd979, %f91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd979;
	}
	abs.f64 	%fd980, %fd979;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd980;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3841, [retval0+0];
	} // callseq 64
	setp.lt.s32 	%p2007, %r102, 0;
	and.pred  	%p65, %p2007, %p121;
	not.pred 	%p2009, %p65;
	@%p2009 bra 	$L__BB0_1239;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1847}, %fd3841;
	}
	xor.b32  	%r1848, %r1847, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1849, %temp}, %fd3841;
	}
	mov.b64 	%fd3841, {%r1849, %r1848};

$L__BB0_1239:
	setp.eq.f32 	%p2010, %f91, 0f00000000;
	@%p2010 bra 	$L__BB0_1243;
	bra.uni 	$L__BB0_1240;

$L__BB0_1243:
	setp.lt.s32 	%p2013, %r5, 0;
	mov.u32 	%r1850, 0;
	selp.b32 	%r1851, %r102, 0, %p121;
	or.b32  	%r1852, %r1851, 2146435072;
	selp.b32 	%r1853, %r1852, %r1851, %p2013;
	mov.b64 	%fd3841, {%r1850, %r1853};
	bra.uni 	$L__BB0_1244;

$L__BB0_1240:
	setp.gt.s32 	%p2011, %r102, -1;
	@%p2011 bra 	$L__BB0_1244;

	mov.f64 	%fd2596, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2597, %fd2596;
	setp.eq.f64 	%p2012, %fd2597, 0d4000000000000000;
	@%p2012 bra 	$L__BB0_1244;

	mov.f64 	%fd3841, 0dFFF8000000000000;

$L__BB0_1244:
	add.f64 	%fd2599, %fd979, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1854}, %fd2599;
	}
	and.b32  	%r1855, %r1854, 2146435072;
	setp.ne.s32 	%p2015, %r1855, 2146435072;
	@%p2015 bra 	$L__BB0_1251;

	setp.gtu.f64 	%p2016, %fd980, 0d7FF0000000000000;
	@%p2016 bra 	$L__BB0_1250;
	bra.uni 	$L__BB0_1246;

$L__BB0_1250:
	mov.f64 	%fd2601, 0d4000000000000000;
	add.rn.f64 	%fd3841, %fd979, %fd2601;
	bra.uni 	$L__BB0_1251;

$L__BB0_1246:
	setp.eq.s32 	%p2017, %r7, 2146435072;
	mov.f64 	%fd2600, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1856, %temp}, %fd2600;
	}
	setp.eq.s32 	%p2018, %r1856, 0;
	and.pred  	%p2019, %p2017, %p2018;
	@%p2019 bra 	$L__BB0_1249;
	bra.uni 	$L__BB0_1247;

$L__BB0_1249:
	setp.lt.s32 	%p2025, %r5, 0;
	mov.u32 	%r1861, 0;
	setp.gt.f64 	%p2026, %fd980, 0d3FF0000000000000;
	selp.b32 	%r1862, 2146435072, 0, %p2026;
	xor.b32  	%r1863, %r1862, 2146435072;
	selp.b32 	%r1864, %r1863, %r1862, %p2025;
	setp.eq.f32 	%p2027, %f91, 0fBF800000;
	selp.b32 	%r1865, 1072693248, %r1864, %p2027;
	mov.b64 	%fd3841, {%r1861, %r1865};
	bra.uni 	$L__BB0_1251;

$L__BB0_1247:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1857, %temp}, %fd979;
	}
	and.b32  	%r1858, %r102, 2147483647;
	setp.ne.s32 	%p2020, %r1858, 2146435072;
	setp.ne.s32 	%p2021, %r1857, 0;
	or.pred  	%p2022, %p2020, %p2021;
	@%p2022 bra 	$L__BB0_1251;

	setp.ne.s32 	%p2023, %r7, 1071644672;
	and.pred  	%p2024, %p2023, %p65;
	selp.b32 	%r1859, %r9, %r8, %p2024;
	mov.u32 	%r1860, 0;
	mov.b64 	%fd3841, {%r1860, %r1859};

$L__BB0_1251:
	ld.param.u64 	%rd251, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_22];
	cvta.to.global.u64 	%rd250, %rd251;
	setp.eq.f32 	%p2028, %f91, 0f3F800000;
	selp.f64 	%fd2602, 0d3FF0000000000000, %fd3841, %p2028;
	setp.eq.f32 	%p2029, %f90, 0f3F800000;
	selp.f64 	%fd2603, 0d3FF0000000000000, %fd3838, %p2029;
	add.f64 	%fd990, %fd2603, %fd2602;
	add.s64 	%rd53, %rd250, %rd162;
	ld.global.f32 	%f92, [%rd53];
	cvt.f64.f32 	%fd991, %f92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd991;
	}
	abs.f64 	%fd992, %fd991;
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd992;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3844, [retval0+0];
	} // callseq 65
	setp.lt.s32 	%p2030, %r103, 0;
	and.pred  	%p66, %p2030, %p121;
	not.pred 	%p2032, %p66;
	@%p2032 bra 	$L__BB0_1253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1866}, %fd3844;
	}
	xor.b32  	%r1867, %r1866, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1868, %temp}, %fd3844;
	}
	mov.b64 	%fd3844, {%r1868, %r1867};

$L__BB0_1253:
	setp.eq.f32 	%p2033, %f92, 0f00000000;
	@%p2033 bra 	$L__BB0_1257;
	bra.uni 	$L__BB0_1254;

$L__BB0_1257:
	setp.lt.s32 	%p2036, %r5, 0;
	mov.u32 	%r1869, 0;
	selp.b32 	%r1870, %r103, 0, %p121;
	or.b32  	%r1871, %r1870, 2146435072;
	selp.b32 	%r1872, %r1871, %r1870, %p2036;
	mov.b64 	%fd3844, {%r1869, %r1872};
	bra.uni 	$L__BB0_1258;

$L__BB0_1254:
	setp.gt.s32 	%p2034, %r103, -1;
	@%p2034 bra 	$L__BB0_1258;

	mov.f64 	%fd2604, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2605, %fd2604;
	setp.eq.f64 	%p2035, %fd2605, 0d4000000000000000;
	@%p2035 bra 	$L__BB0_1258;

	mov.f64 	%fd3844, 0dFFF8000000000000;

$L__BB0_1258:
	add.f64 	%fd2607, %fd991, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1873}, %fd2607;
	}
	and.b32  	%r1874, %r1873, 2146435072;
	setp.ne.s32 	%p2038, %r1874, 2146435072;
	@%p2038 bra 	$L__BB0_1265;

	setp.gtu.f64 	%p2039, %fd992, 0d7FF0000000000000;
	@%p2039 bra 	$L__BB0_1264;
	bra.uni 	$L__BB0_1260;

$L__BB0_1264:
	mov.f64 	%fd2609, 0d4000000000000000;
	add.rn.f64 	%fd3844, %fd991, %fd2609;
	bra.uni 	$L__BB0_1265;

$L__BB0_1260:
	setp.eq.s32 	%p2040, %r7, 2146435072;
	mov.f64 	%fd2608, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1875, %temp}, %fd2608;
	}
	setp.eq.s32 	%p2041, %r1875, 0;
	and.pred  	%p2042, %p2040, %p2041;
	@%p2042 bra 	$L__BB0_1263;
	bra.uni 	$L__BB0_1261;

$L__BB0_1263:
	setp.lt.s32 	%p2048, %r5, 0;
	mov.u32 	%r1880, 0;
	setp.gt.f64 	%p2049, %fd992, 0d3FF0000000000000;
	selp.b32 	%r1881, 2146435072, 0, %p2049;
	xor.b32  	%r1882, %r1881, 2146435072;
	selp.b32 	%r1883, %r1882, %r1881, %p2048;
	setp.eq.f32 	%p2050, %f92, 0fBF800000;
	selp.b32 	%r1884, 1072693248, %r1883, %p2050;
	mov.b64 	%fd3844, {%r1880, %r1884};
	bra.uni 	$L__BB0_1265;

$L__BB0_1261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1876, %temp}, %fd991;
	}
	and.b32  	%r1877, %r103, 2147483647;
	setp.ne.s32 	%p2043, %r1877, 2146435072;
	setp.ne.s32 	%p2044, %r1876, 0;
	or.pred  	%p2045, %p2043, %p2044;
	@%p2045 bra 	$L__BB0_1265;

	setp.ne.s32 	%p2046, %r7, 1071644672;
	and.pred  	%p2047, %p2046, %p66;
	selp.b32 	%r1878, %r9, %r8, %p2047;
	mov.u32 	%r1879, 0;
	mov.b64 	%fd3844, {%r1879, %r1878};

$L__BB0_1265:
	ld.param.u64 	%rd253, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_16];
	cvta.to.global.u64 	%rd252, %rd253;
	setp.eq.f32 	%p2051, %f92, 0f3F800000;
	selp.f64 	%fd2610, 0d3FF0000000000000, %fd3844, %p2051;
	add.f64 	%fd1002, %fd990, %fd2610;
	add.s64 	%rd55, %rd252, %rd162;
	ld.global.f32 	%f93, [%rd55];
	ld.global.f32 	%f94, [%rd38];
	cvt.f64.f32 	%fd1003, %f94;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd1003;
	}
	abs.f64 	%fd1004, %fd1003;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1004;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3856, [retval0+0];
	} // callseq 66
	setp.lt.s32 	%p2052, %r104, 0;
	and.pred  	%p67, %p2052, %p121;
	not.pred 	%p2054, %p67;
	mov.f64 	%fd3847, %fd3856;
	@%p2054 bra 	$L__BB0_1267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1885}, %fd3856;
	}
	xor.b32  	%r1886, %r1885, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1887, %temp}, %fd3856;
	}
	mov.b64 	%fd3847, {%r1887, %r1886};

$L__BB0_1267:
	setp.eq.f32 	%p2055, %f94, 0f00000000;
	@%p2055 bra 	$L__BB0_1271;
	bra.uni 	$L__BB0_1268;

$L__BB0_1271:
	setp.lt.s32 	%p2058, %r5, 0;
	mov.u32 	%r1888, 0;
	selp.b32 	%r1889, %r104, 0, %p121;
	or.b32  	%r1890, %r1889, 2146435072;
	selp.b32 	%r1891, %r1890, %r1889, %p2058;
	mov.b64 	%fd3847, {%r1888, %r1891};
	bra.uni 	$L__BB0_1272;

$L__BB0_1268:
	setp.gt.s32 	%p2056, %r104, -1;
	@%p2056 bra 	$L__BB0_1272;

	mov.f64 	%fd2611, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2612, %fd2611;
	setp.eq.f64 	%p2057, %fd2612, 0d4000000000000000;
	@%p2057 bra 	$L__BB0_1272;

	mov.f64 	%fd3847, 0dFFF8000000000000;

$L__BB0_1272:
	add.f64 	%fd2614, %fd1003, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1892}, %fd2614;
	}
	and.b32  	%r105, %r1892, 2146435072;
	setp.ne.s32 	%p2060, %r105, 2146435072;
	@%p2060 bra 	$L__BB0_1279;

	setp.gtu.f64 	%p2061, %fd1004, 0d7FF0000000000000;
	@%p2061 bra 	$L__BB0_1278;
	bra.uni 	$L__BB0_1274;

$L__BB0_1278:
	mov.f64 	%fd2616, 0d4000000000000000;
	add.rn.f64 	%fd3847, %fd1003, %fd2616;
	bra.uni 	$L__BB0_1279;

$L__BB0_1274:
	setp.eq.s32 	%p2062, %r7, 2146435072;
	mov.f64 	%fd2615, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1893, %temp}, %fd2615;
	}
	setp.eq.s32 	%p2063, %r1893, 0;
	and.pred  	%p2064, %p2062, %p2063;
	@%p2064 bra 	$L__BB0_1277;
	bra.uni 	$L__BB0_1275;

$L__BB0_1277:
	setp.lt.s32 	%p2070, %r5, 0;
	mov.u32 	%r1898, 0;
	setp.gt.f64 	%p2071, %fd1004, 0d3FF0000000000000;
	selp.b32 	%r1899, 2146435072, 0, %p2071;
	xor.b32  	%r1900, %r1899, 2146435072;
	selp.b32 	%r1901, %r1900, %r1899, %p2070;
	setp.eq.f32 	%p2072, %f94, 0fBF800000;
	selp.b32 	%r1902, 1072693248, %r1901, %p2072;
	mov.b64 	%fd3847, {%r1898, %r1902};
	bra.uni 	$L__BB0_1279;

$L__BB0_1275:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1894, %temp}, %fd1003;
	}
	and.b32  	%r1895, %r104, 2147483647;
	setp.ne.s32 	%p2065, %r1895, 2146435072;
	setp.ne.s32 	%p2066, %r1894, 0;
	or.pred  	%p2067, %p2065, %p2066;
	@%p2067 bra 	$L__BB0_1279;

	setp.ne.s32 	%p2068, %r7, 1071644672;
	and.pred  	%p2069, %p2068, %p67;
	selp.b32 	%r1896, %r9, %r8, %p2069;
	mov.u32 	%r1897, 0;
	mov.b64 	%fd3847, {%r1897, %r1896};

$L__BB0_1279:
	ld.param.u64 	%rd255, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_18];
	cvta.to.global.u64 	%rd254, %rd255;
	add.s64 	%rd57, %rd254, %rd162;
	ld.global.f32 	%f95, [%rd57];
	cvt.f64.f32 	%fd1014, %f95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd1014;
	}
	abs.f64 	%fd1015, %fd1014;
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1015;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3850, [retval0+0];
	} // callseq 67
	setp.lt.s32 	%p2073, %r106, 0;
	and.pred  	%p68, %p2073, %p121;
	not.pred 	%p2075, %p68;
	@%p2075 bra 	$L__BB0_1281;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1903}, %fd3850;
	}
	xor.b32  	%r1904, %r1903, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1905, %temp}, %fd3850;
	}
	mov.b64 	%fd3850, {%r1905, %r1904};

$L__BB0_1281:
	setp.eq.f32 	%p2076, %f95, 0f00000000;
	@%p2076 bra 	$L__BB0_1285;
	bra.uni 	$L__BB0_1282;

$L__BB0_1285:
	setp.lt.s32 	%p2079, %r5, 0;
	mov.u32 	%r1906, 0;
	selp.b32 	%r1907, %r106, 0, %p121;
	or.b32  	%r1908, %r1907, 2146435072;
	selp.b32 	%r1909, %r1908, %r1907, %p2079;
	mov.b64 	%fd3850, {%r1906, %r1909};
	bra.uni 	$L__BB0_1286;

$L__BB0_1282:
	setp.gt.s32 	%p2077, %r106, -1;
	@%p2077 bra 	$L__BB0_1286;

	mov.f64 	%fd2617, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2618, %fd2617;
	setp.eq.f64 	%p2078, %fd2618, 0d4000000000000000;
	@%p2078 bra 	$L__BB0_1286;

	mov.f64 	%fd3850, 0dFFF8000000000000;

$L__BB0_1286:
	add.f64 	%fd2620, %fd1014, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1910}, %fd2620;
	}
	and.b32  	%r1911, %r1910, 2146435072;
	setp.ne.s32 	%p2081, %r1911, 2146435072;
	@%p2081 bra 	$L__BB0_1293;

	setp.gtu.f64 	%p2082, %fd1015, 0d7FF0000000000000;
	@%p2082 bra 	$L__BB0_1292;
	bra.uni 	$L__BB0_1288;

$L__BB0_1292:
	mov.f64 	%fd2622, 0d4000000000000000;
	add.rn.f64 	%fd3850, %fd1014, %fd2622;
	bra.uni 	$L__BB0_1293;

$L__BB0_1288:
	setp.eq.s32 	%p2083, %r7, 2146435072;
	mov.f64 	%fd2621, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1912, %temp}, %fd2621;
	}
	setp.eq.s32 	%p2084, %r1912, 0;
	and.pred  	%p2085, %p2083, %p2084;
	@%p2085 bra 	$L__BB0_1291;
	bra.uni 	$L__BB0_1289;

$L__BB0_1291:
	setp.lt.s32 	%p2091, %r5, 0;
	mov.u32 	%r1917, 0;
	setp.gt.f64 	%p2092, %fd1015, 0d3FF0000000000000;
	selp.b32 	%r1918, 2146435072, 0, %p2092;
	xor.b32  	%r1919, %r1918, 2146435072;
	selp.b32 	%r1920, %r1919, %r1918, %p2091;
	setp.eq.f32 	%p2093, %f95, 0fBF800000;
	selp.b32 	%r1921, 1072693248, %r1920, %p2093;
	mov.b64 	%fd3850, {%r1917, %r1921};
	bra.uni 	$L__BB0_1293;

$L__BB0_1289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1913, %temp}, %fd1014;
	}
	and.b32  	%r1914, %r106, 2147483647;
	setp.ne.s32 	%p2086, %r1914, 2146435072;
	setp.ne.s32 	%p2087, %r1913, 0;
	or.pred  	%p2088, %p2086, %p2087;
	@%p2088 bra 	$L__BB0_1293;

	setp.ne.s32 	%p2089, %r7, 1071644672;
	and.pred  	%p2090, %p2089, %p68;
	selp.b32 	%r1915, %r9, %r8, %p2090;
	mov.u32 	%r1916, 0;
	mov.b64 	%fd3850, {%r1916, %r1915};

$L__BB0_1293:
	ld.param.u64 	%rd257, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_19];
	cvta.to.global.u64 	%rd256, %rd257;
	cvt.f64.f32 	%fd2623, %f93;
	rcp.rn.f64 	%fd1025, %fd2623;
	setp.eq.f32 	%p2094, %f95, 0f3F800000;
	selp.f64 	%fd2624, 0d3FF0000000000000, %fd3850, %p2094;
	setp.eq.f32 	%p2095, %f94, 0f3F800000;
	selp.f64 	%fd2625, 0d3FF0000000000000, %fd3847, %p2095;
	add.f64 	%fd1026, %fd2625, %fd2624;
	add.s64 	%rd58, %rd256, %rd162;
	ld.global.f32 	%f96, [%rd58];
	cvt.f64.f32 	%fd1027, %f96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd1027;
	}
	abs.f64 	%fd1028, %fd1027;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1028;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3853, [retval0+0];
	} // callseq 68
	setp.lt.s32 	%p2096, %r107, 0;
	and.pred  	%p69, %p2096, %p121;
	not.pred 	%p2098, %p69;
	@%p2098 bra 	$L__BB0_1295;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1922}, %fd3853;
	}
	xor.b32  	%r1923, %r1922, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1924, %temp}, %fd3853;
	}
	mov.b64 	%fd3853, {%r1924, %r1923};

$L__BB0_1295:
	setp.eq.f32 	%p2099, %f96, 0f00000000;
	@%p2099 bra 	$L__BB0_1299;
	bra.uni 	$L__BB0_1296;

$L__BB0_1299:
	setp.lt.s32 	%p2102, %r5, 0;
	mov.u32 	%r1925, 0;
	selp.b32 	%r1926, %r107, 0, %p121;
	or.b32  	%r1927, %r1926, 2146435072;
	selp.b32 	%r1928, %r1927, %r1926, %p2102;
	mov.b64 	%fd3853, {%r1925, %r1928};
	bra.uni 	$L__BB0_1300;

$L__BB0_1296:
	setp.gt.s32 	%p2100, %r107, -1;
	@%p2100 bra 	$L__BB0_1300;

	mov.f64 	%fd2626, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2627, %fd2626;
	setp.eq.f64 	%p2101, %fd2627, 0d4000000000000000;
	@%p2101 bra 	$L__BB0_1300;

	mov.f64 	%fd3853, 0dFFF8000000000000;

$L__BB0_1300:
	add.f64 	%fd2629, %fd1027, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1929}, %fd2629;
	}
	and.b32  	%r1930, %r1929, 2146435072;
	setp.ne.s32 	%p2104, %r1930, 2146435072;
	@%p2104 bra 	$L__BB0_1307;

	setp.gtu.f64 	%p2105, %fd1028, 0d7FF0000000000000;
	@%p2105 bra 	$L__BB0_1306;
	bra.uni 	$L__BB0_1302;

$L__BB0_1306:
	mov.f64 	%fd2631, 0d4000000000000000;
	add.rn.f64 	%fd3853, %fd1027, %fd2631;
	bra.uni 	$L__BB0_1307;

$L__BB0_1302:
	setp.eq.s32 	%p2106, %r7, 2146435072;
	mov.f64 	%fd2630, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1931, %temp}, %fd2630;
	}
	setp.eq.s32 	%p2107, %r1931, 0;
	and.pred  	%p2108, %p2106, %p2107;
	@%p2108 bra 	$L__BB0_1305;
	bra.uni 	$L__BB0_1303;

$L__BB0_1305:
	setp.lt.s32 	%p2114, %r5, 0;
	mov.u32 	%r1936, 0;
	setp.gt.f64 	%p2115, %fd1028, 0d3FF0000000000000;
	selp.b32 	%r1937, 2146435072, 0, %p2115;
	xor.b32  	%r1938, %r1937, 2146435072;
	selp.b32 	%r1939, %r1938, %r1937, %p2114;
	setp.eq.f32 	%p2116, %f96, 0fBF800000;
	selp.b32 	%r1940, 1072693248, %r1939, %p2116;
	mov.b64 	%fd3853, {%r1936, %r1940};
	bra.uni 	$L__BB0_1307;

$L__BB0_1303:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1932, %temp}, %fd1027;
	}
	and.b32  	%r1933, %r107, 2147483647;
	setp.ne.s32 	%p2109, %r1933, 2146435072;
	setp.ne.s32 	%p2110, %r1932, 0;
	or.pred  	%p2111, %p2109, %p2110;
	@%p2111 bra 	$L__BB0_1307;

	setp.ne.s32 	%p2112, %r7, 1071644672;
	and.pred  	%p2113, %p2112, %p69;
	selp.b32 	%r1934, %r9, %r8, %p2113;
	mov.u32 	%r1935, 0;
	mov.b64 	%fd3853, {%r1935, %r1934};

$L__BB0_1307:
	setp.eq.f32 	%p2117, %f96, 0f3F800000;
	selp.f64 	%fd2632, 0d3FF0000000000000, %fd3853, %p2117;
	add.f64 	%fd1038, %fd1026, %fd2632;
	@%p2054 bra 	$L__BB0_1309;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1941}, %fd3856;
	}
	xor.b32  	%r1942, %r1941, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1943, %temp}, %fd3856;
	}
	mov.b64 	%fd3856, {%r1943, %r1942};

$L__BB0_1309:
	@%p2055 bra 	$L__BB0_1313;
	bra.uni 	$L__BB0_1310;

$L__BB0_1313:
	setp.lt.s32 	%p2122, %r5, 0;
	mov.u32 	%r1944, 0;
	selp.b32 	%r1945, %r104, 0, %p121;
	or.b32  	%r1946, %r1945, 2146435072;
	selp.b32 	%r1947, %r1946, %r1945, %p2122;
	mov.b64 	%fd3856, {%r1944, %r1947};
	bra.uni 	$L__BB0_1314;

$L__BB0_1310:
	setp.gt.s32 	%p2120, %r104, -1;
	@%p2120 bra 	$L__BB0_1314;

	mov.f64 	%fd2633, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2634, %fd2633;
	setp.eq.f64 	%p2121, %fd2634, 0d4000000000000000;
	@%p2121 bra 	$L__BB0_1314;

	mov.f64 	%fd3856, 0dFFF8000000000000;

$L__BB0_1314:
	@%p2060 bra 	$L__BB0_1321;

	setp.gtu.f64 	%p2125, %fd1004, 0d7FF0000000000000;
	@%p2125 bra 	$L__BB0_1320;
	bra.uni 	$L__BB0_1316;

$L__BB0_1320:
	mov.f64 	%fd2637, 0d4000000000000000;
	add.rn.f64 	%fd3856, %fd1003, %fd2637;
	bra.uni 	$L__BB0_1321;

$L__BB0_1316:
	setp.eq.s32 	%p2126, %r7, 2146435072;
	mov.f64 	%fd2636, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1948, %temp}, %fd2636;
	}
	setp.eq.s32 	%p2127, %r1948, 0;
	and.pred  	%p2128, %p2126, %p2127;
	@%p2128 bra 	$L__BB0_1319;
	bra.uni 	$L__BB0_1317;

$L__BB0_1319:
	setp.lt.s32 	%p2134, %r5, 0;
	mov.u32 	%r1953, 0;
	setp.gt.f64 	%p2135, %fd1004, 0d3FF0000000000000;
	selp.b32 	%r1954, 2146435072, 0, %p2135;
	xor.b32  	%r1955, %r1954, 2146435072;
	selp.b32 	%r1956, %r1955, %r1954, %p2134;
	setp.eq.f32 	%p2136, %f94, 0fBF800000;
	selp.b32 	%r1957, 1072693248, %r1956, %p2136;
	mov.b64 	%fd3856, {%r1953, %r1957};
	bra.uni 	$L__BB0_1321;

$L__BB0_1317:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1949, %temp}, %fd1003;
	}
	and.b32  	%r1950, %r104, 2147483647;
	setp.ne.s32 	%p2129, %r1950, 2146435072;
	setp.ne.s32 	%p2130, %r1949, 0;
	or.pred  	%p2131, %p2129, %p2130;
	@%p2131 bra 	$L__BB0_1321;

	setp.ne.s32 	%p2132, %r7, 1071644672;
	and.pred  	%p2133, %p2132, %p67;
	selp.b32 	%r1951, %r9, %r8, %p2133;
	mov.u32 	%r1952, 0;
	mov.b64 	%fd3856, {%r1952, %r1951};

$L__BB0_1321:
	selp.f64 	%fd2638, 0d3FF0000000000000, %fd3856, %p2095;
	mul.f64 	%fd1047, %fd1025, %fd2638;
	mul.f64 	%fd1048, %fd1025, %fd1038;
	@%p1988 bra 	$L__BB0_1323;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1958}, %fd3859;
	}
	xor.b32  	%r1959, %r1958, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1960, %temp}, %fd3859;
	}
	mov.b64 	%fd3859, {%r1960, %r1959};

$L__BB0_1323:
	@%p1989 bra 	$L__BB0_1327;
	bra.uni 	$L__BB0_1324;

$L__BB0_1327:
	setp.lt.s32 	%p2142, %r5, 0;
	mov.u32 	%r1961, 0;
	selp.b32 	%r1962, %r100, 0, %p121;
	or.b32  	%r1963, %r1962, 2146435072;
	selp.b32 	%r1964, %r1963, %r1962, %p2142;
	mov.b64 	%fd3859, {%r1961, %r1964};
	bra.uni 	$L__BB0_1328;

$L__BB0_1324:
	setp.gt.s32 	%p2140, %r100, -1;
	@%p2140 bra 	$L__BB0_1328;

	mov.f64 	%fd2639, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2640, %fd2639;
	setp.eq.f64 	%p2141, %fd2640, 0d4000000000000000;
	@%p2141 bra 	$L__BB0_1328;

	mov.f64 	%fd3859, 0dFFF8000000000000;

$L__BB0_1328:
	@%p1994 bra 	$L__BB0_1335;

	setp.gtu.f64 	%p2145, %fd969, 0d7FF0000000000000;
	@%p2145 bra 	$L__BB0_1334;
	bra.uni 	$L__BB0_1330;

$L__BB0_1334:
	mov.f64 	%fd2643, 0d4000000000000000;
	add.rn.f64 	%fd3859, %fd968, %fd2643;
	bra.uni 	$L__BB0_1335;

$L__BB0_1330:
	setp.eq.s32 	%p2146, %r7, 2146435072;
	mov.f64 	%fd2642, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1965, %temp}, %fd2642;
	}
	setp.eq.s32 	%p2147, %r1965, 0;
	and.pred  	%p2148, %p2146, %p2147;
	@%p2148 bra 	$L__BB0_1333;
	bra.uni 	$L__BB0_1331;

$L__BB0_1333:
	setp.lt.s32 	%p2154, %r5, 0;
	mov.u32 	%r1970, 0;
	setp.gt.f64 	%p2155, %fd969, 0d3FF0000000000000;
	selp.b32 	%r1971, 2146435072, 0, %p2155;
	xor.b32  	%r1972, %r1971, 2146435072;
	selp.b32 	%r1973, %r1972, %r1971, %p2154;
	setp.eq.f32 	%p2156, %f90, 0fBF800000;
	selp.b32 	%r1974, 1072693248, %r1973, %p2156;
	mov.b64 	%fd3859, {%r1970, %r1974};
	bra.uni 	$L__BB0_1335;

$L__BB0_1331:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1966, %temp}, %fd968;
	}
	and.b32  	%r1967, %r100, 2147483647;
	setp.ne.s32 	%p2149, %r1967, 2146435072;
	setp.ne.s32 	%p2150, %r1966, 0;
	or.pred  	%p2151, %p2149, %p2150;
	@%p2151 bra 	$L__BB0_1335;

	setp.ne.s32 	%p2152, %r7, 1071644672;
	and.pred  	%p2153, %p2152, %p64;
	selp.b32 	%r1968, %r9, %r8, %p2153;
	mov.u32 	%r1969, 0;
	mov.b64 	%fd3859, {%r1969, %r1968};

$L__BB0_1335:
	selp.f64 	%fd2644, 0d3FF0000000000000, %fd3859, %p2029;
	sub.f64 	%fd2645, %fd1047, %fd2644;
	add.s64 	%rd59, %rd34, %rd162;
	ld.global.f32 	%f514, [%rd59];
	cvt.rn.f32.f64 	%f515, %fd1048;
	sub.f32 	%f516, %f514, %f515;
	cvt.f64.f32 	%fd2646, %f516;
	cvt.rn.f32.f64 	%f517, %fd1002;
	cvt.f64.f32 	%fd2647, %f517;
	mul.f64 	%fd2648, %fd2647, 0d3FE0000000000000;
	sub.f64 	%fd2649, %fd2646, %fd2648;
	mul.f64 	%fd2650, %fd2649, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f518, %fd2650;
	cvt.f64.f32 	%fd2651, %f518;
	add.f64 	%fd2652, %fd2645, %fd2651;
	add.f64 	%fd1057, %fd2648, %fd2652;
	ld.global.f32 	%f97, [%rd30];
	cvt.f64.f32 	%fd1058, %f97;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd1058;
	}
	abs.f64 	%fd1059, %fd1058;
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1059;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3883, [retval0+0];
	} // callseq 69
	setp.lt.s32 	%p2158, %r108, 0;
	and.pred  	%p70, %p2158, %p121;
	not.pred 	%p2160, %p70;
	mov.f64 	%fd3862, %fd3883;
	@%p2160 bra 	$L__BB0_1337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1975}, %fd3883;
	}
	xor.b32  	%r1976, %r1975, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1977, %temp}, %fd3883;
	}
	mov.b64 	%fd3862, {%r1977, %r1976};

$L__BB0_1337:
	setp.eq.f32 	%p2161, %f97, 0f00000000;
	@%p2161 bra 	$L__BB0_1341;
	bra.uni 	$L__BB0_1338;

$L__BB0_1341:
	setp.lt.s32 	%p2164, %r5, 0;
	mov.u32 	%r1978, 0;
	selp.b32 	%r1979, %r108, 0, %p121;
	or.b32  	%r1980, %r1979, 2146435072;
	selp.b32 	%r1981, %r1980, %r1979, %p2164;
	mov.b64 	%fd3862, {%r1978, %r1981};
	bra.uni 	$L__BB0_1342;

$L__BB0_1338:
	setp.gt.s32 	%p2162, %r108, -1;
	@%p2162 bra 	$L__BB0_1342;

	mov.f64 	%fd2653, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2654, %fd2653;
	setp.eq.f64 	%p2163, %fd2654, 0d4000000000000000;
	@%p2163 bra 	$L__BB0_1342;

	mov.f64 	%fd3862, 0dFFF8000000000000;

$L__BB0_1342:
	add.f64 	%fd2656, %fd1058, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1982}, %fd2656;
	}
	and.b32  	%r109, %r1982, 2146435072;
	setp.ne.s32 	%p2166, %r109, 2146435072;
	@%p2166 bra 	$L__BB0_1349;

	setp.gtu.f64 	%p2167, %fd1059, 0d7FF0000000000000;
	@%p2167 bra 	$L__BB0_1348;
	bra.uni 	$L__BB0_1344;

$L__BB0_1348:
	mov.f64 	%fd2658, 0d4000000000000000;
	add.rn.f64 	%fd3862, %fd1058, %fd2658;
	bra.uni 	$L__BB0_1349;

$L__BB0_1344:
	setp.eq.s32 	%p2168, %r7, 2146435072;
	mov.f64 	%fd2657, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1983, %temp}, %fd2657;
	}
	setp.eq.s32 	%p2169, %r1983, 0;
	and.pred  	%p2170, %p2168, %p2169;
	@%p2170 bra 	$L__BB0_1347;
	bra.uni 	$L__BB0_1345;

$L__BB0_1347:
	setp.lt.s32 	%p2176, %r5, 0;
	mov.u32 	%r1988, 0;
	setp.gt.f64 	%p2177, %fd1059, 0d3FF0000000000000;
	selp.b32 	%r1989, 2146435072, 0, %p2177;
	xor.b32  	%r1990, %r1989, 2146435072;
	selp.b32 	%r1991, %r1990, %r1989, %p2176;
	setp.eq.f32 	%p2178, %f97, 0fBF800000;
	selp.b32 	%r1992, 1072693248, %r1991, %p2178;
	mov.b64 	%fd3862, {%r1988, %r1992};
	bra.uni 	$L__BB0_1349;

$L__BB0_1345:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1984, %temp}, %fd1058;
	}
	and.b32  	%r1985, %r108, 2147483647;
	setp.ne.s32 	%p2171, %r1985, 2146435072;
	setp.ne.s32 	%p2172, %r1984, 0;
	or.pred  	%p2173, %p2171, %p2172;
	@%p2173 bra 	$L__BB0_1349;

	setp.ne.s32 	%p2174, %r7, 1071644672;
	and.pred  	%p2175, %p2174, %p70;
	selp.b32 	%r1986, %r9, %r8, %p2175;
	mov.u32 	%r1987, 0;
	mov.b64 	%fd3862, {%r1987, %r1986};

$L__BB0_1349:
	ld.global.f32 	%f98, [%rd31];
	cvt.f64.f32 	%fd1069, %f98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd1069;
	}
	abs.f64 	%fd1070, %fd1069;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1070;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3865, [retval0+0];
	} // callseq 70
	setp.lt.s32 	%p2179, %r110, 0;
	and.pred  	%p71, %p2179, %p121;
	not.pred 	%p2181, %p71;
	@%p2181 bra 	$L__BB0_1351;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1993}, %fd3865;
	}
	xor.b32  	%r1994, %r1993, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1995, %temp}, %fd3865;
	}
	mov.b64 	%fd3865, {%r1995, %r1994};

$L__BB0_1351:
	setp.eq.f32 	%p2182, %f98, 0f00000000;
	@%p2182 bra 	$L__BB0_1355;
	bra.uni 	$L__BB0_1352;

$L__BB0_1355:
	setp.lt.s32 	%p2185, %r5, 0;
	mov.u32 	%r1996, 0;
	selp.b32 	%r1997, %r110, 0, %p121;
	or.b32  	%r1998, %r1997, 2146435072;
	selp.b32 	%r1999, %r1998, %r1997, %p2185;
	mov.b64 	%fd3865, {%r1996, %r1999};
	bra.uni 	$L__BB0_1356;

$L__BB0_1352:
	setp.gt.s32 	%p2183, %r110, -1;
	@%p2183 bra 	$L__BB0_1356;

	mov.f64 	%fd2659, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2660, %fd2659;
	setp.eq.f64 	%p2184, %fd2660, 0d4000000000000000;
	@%p2184 bra 	$L__BB0_1356;

	mov.f64 	%fd3865, 0dFFF8000000000000;

$L__BB0_1356:
	add.f64 	%fd2662, %fd1069, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2000}, %fd2662;
	}
	and.b32  	%r2001, %r2000, 2146435072;
	setp.ne.s32 	%p2187, %r2001, 2146435072;
	@%p2187 bra 	$L__BB0_1363;

	setp.gtu.f64 	%p2188, %fd1070, 0d7FF0000000000000;
	@%p2188 bra 	$L__BB0_1362;
	bra.uni 	$L__BB0_1358;

$L__BB0_1362:
	mov.f64 	%fd2664, 0d4000000000000000;
	add.rn.f64 	%fd3865, %fd1069, %fd2664;
	bra.uni 	$L__BB0_1363;

$L__BB0_1358:
	setp.eq.s32 	%p2189, %r7, 2146435072;
	mov.f64 	%fd2663, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2002, %temp}, %fd2663;
	}
	setp.eq.s32 	%p2190, %r2002, 0;
	and.pred  	%p2191, %p2189, %p2190;
	@%p2191 bra 	$L__BB0_1361;
	bra.uni 	$L__BB0_1359;

$L__BB0_1361:
	setp.lt.s32 	%p2197, %r5, 0;
	mov.u32 	%r2007, 0;
	setp.gt.f64 	%p2198, %fd1070, 0d3FF0000000000000;
	selp.b32 	%r2008, 2146435072, 0, %p2198;
	xor.b32  	%r2009, %r2008, 2146435072;
	selp.b32 	%r2010, %r2009, %r2008, %p2197;
	setp.eq.f32 	%p2199, %f98, 0fBF800000;
	selp.b32 	%r2011, 1072693248, %r2010, %p2199;
	mov.b64 	%fd3865, {%r2007, %r2011};
	bra.uni 	$L__BB0_1363;

$L__BB0_1359:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2003, %temp}, %fd1069;
	}
	and.b32  	%r2004, %r110, 2147483647;
	setp.ne.s32 	%p2192, %r2004, 2146435072;
	setp.ne.s32 	%p2193, %r2003, 0;
	or.pred  	%p2194, %p2192, %p2193;
	@%p2194 bra 	$L__BB0_1363;

	setp.ne.s32 	%p2195, %r7, 1071644672;
	and.pred  	%p2196, %p2195, %p71;
	selp.b32 	%r2005, %r9, %r8, %p2196;
	mov.u32 	%r2006, 0;
	mov.b64 	%fd3865, {%r2006, %r2005};

$L__BB0_1363:
	setp.eq.f32 	%p2200, %f98, 0f3F800000;
	selp.f64 	%fd2665, 0d3FF0000000000000, %fd3865, %p2200;
	setp.eq.f32 	%p2201, %f97, 0f3F800000;
	selp.f64 	%fd2666, 0d3FF0000000000000, %fd3862, %p2201;
	add.f64 	%fd1080, %fd2666, %fd2665;
	ld.global.f32 	%f99, [%rd32];
	cvt.f64.f32 	%fd1081, %f99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd1081;
	}
	abs.f64 	%fd1082, %fd1081;
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1082;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3868, [retval0+0];
	} // callseq 71
	setp.lt.s32 	%p2202, %r111, 0;
	and.pred  	%p72, %p2202, %p121;
	not.pred 	%p2204, %p72;
	@%p2204 bra 	$L__BB0_1365;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2012}, %fd3868;
	}
	xor.b32  	%r2013, %r2012, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2014, %temp}, %fd3868;
	}
	mov.b64 	%fd3868, {%r2014, %r2013};

$L__BB0_1365:
	setp.eq.f32 	%p2205, %f99, 0f00000000;
	@%p2205 bra 	$L__BB0_1369;
	bra.uni 	$L__BB0_1366;

$L__BB0_1369:
	setp.lt.s32 	%p2208, %r5, 0;
	mov.u32 	%r2015, 0;
	selp.b32 	%r2016, %r111, 0, %p121;
	or.b32  	%r2017, %r2016, 2146435072;
	selp.b32 	%r2018, %r2017, %r2016, %p2208;
	mov.b64 	%fd3868, {%r2015, %r2018};
	bra.uni 	$L__BB0_1370;

$L__BB0_1366:
	setp.gt.s32 	%p2206, %r111, -1;
	@%p2206 bra 	$L__BB0_1370;

	mov.f64 	%fd2667, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2668, %fd2667;
	setp.eq.f64 	%p2207, %fd2668, 0d4000000000000000;
	@%p2207 bra 	$L__BB0_1370;

	mov.f64 	%fd3868, 0dFFF8000000000000;

$L__BB0_1370:
	add.f64 	%fd2670, %fd1081, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2019}, %fd2670;
	}
	and.b32  	%r2020, %r2019, 2146435072;
	setp.ne.s32 	%p2210, %r2020, 2146435072;
	@%p2210 bra 	$L__BB0_1377;

	setp.gtu.f64 	%p2211, %fd1082, 0d7FF0000000000000;
	@%p2211 bra 	$L__BB0_1376;
	bra.uni 	$L__BB0_1372;

$L__BB0_1376:
	mov.f64 	%fd2672, 0d4000000000000000;
	add.rn.f64 	%fd3868, %fd1081, %fd2672;
	bra.uni 	$L__BB0_1377;

$L__BB0_1372:
	setp.eq.s32 	%p2212, %r7, 2146435072;
	mov.f64 	%fd2671, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2021, %temp}, %fd2671;
	}
	setp.eq.s32 	%p2213, %r2021, 0;
	and.pred  	%p2214, %p2212, %p2213;
	@%p2214 bra 	$L__BB0_1375;
	bra.uni 	$L__BB0_1373;

$L__BB0_1375:
	setp.lt.s32 	%p2220, %r5, 0;
	mov.u32 	%r2026, 0;
	setp.gt.f64 	%p2221, %fd1082, 0d3FF0000000000000;
	selp.b32 	%r2027, 2146435072, 0, %p2221;
	xor.b32  	%r2028, %r2027, 2146435072;
	selp.b32 	%r2029, %r2028, %r2027, %p2220;
	setp.eq.f32 	%p2222, %f99, 0fBF800000;
	selp.b32 	%r2030, 1072693248, %r2029, %p2222;
	mov.b64 	%fd3868, {%r2026, %r2030};
	bra.uni 	$L__BB0_1377;

$L__BB0_1373:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2022, %temp}, %fd1081;
	}
	and.b32  	%r2023, %r111, 2147483647;
	setp.ne.s32 	%p2215, %r2023, 2146435072;
	setp.ne.s32 	%p2216, %r2022, 0;
	or.pred  	%p2217, %p2215, %p2216;
	@%p2217 bra 	$L__BB0_1377;

	setp.ne.s32 	%p2218, %r7, 1071644672;
	and.pred  	%p2219, %p2218, %p72;
	selp.b32 	%r2024, %r9, %r8, %p2219;
	mov.u32 	%r2025, 0;
	mov.b64 	%fd3868, {%r2025, %r2024};

$L__BB0_1377:
	setp.eq.f32 	%p2223, %f99, 0f3F800000;
	selp.f64 	%fd2673, 0d3FF0000000000000, %fd3868, %p2223;
	add.f64 	%fd1092, %fd1080, %fd2673;
	ld.global.f32 	%f100, [%rd10];
	cvt.f64.f32 	%fd1093, %f88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd1093;
	}
	abs.f64 	%fd1094, %fd1093;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1094;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3880, [retval0+0];
	} // callseq 72
	setp.lt.s32 	%p2224, %r112, 0;
	and.pred  	%p73, %p2224, %p121;
	not.pred 	%p2226, %p73;
	mov.f64 	%fd3871, %fd3880;
	@%p2226 bra 	$L__BB0_1379;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2031}, %fd3880;
	}
	xor.b32  	%r2032, %r2031, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd3880;
	}
	mov.b64 	%fd3871, {%r2033, %r2032};

$L__BB0_1379:
	setp.eq.f32 	%p2227, %f88, 0f00000000;
	@%p2227 bra 	$L__BB0_1383;
	bra.uni 	$L__BB0_1380;

$L__BB0_1383:
	setp.lt.s32 	%p2230, %r5, 0;
	mov.u32 	%r2034, 0;
	selp.b32 	%r2035, %r112, 0, %p121;
	or.b32  	%r2036, %r2035, 2146435072;
	selp.b32 	%r2037, %r2036, %r2035, %p2230;
	mov.b64 	%fd3871, {%r2034, %r2037};
	bra.uni 	$L__BB0_1384;

$L__BB0_1380:
	setp.gt.s32 	%p2228, %r112, -1;
	@%p2228 bra 	$L__BB0_1384;

	mov.f64 	%fd2674, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2675, %fd2674;
	setp.eq.f64 	%p2229, %fd2675, 0d4000000000000000;
	@%p2229 bra 	$L__BB0_1384;

	mov.f64 	%fd3871, 0dFFF8000000000000;

$L__BB0_1384:
	add.f64 	%fd2677, %fd1093, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2038}, %fd2677;
	}
	and.b32  	%r113, %r2038, 2146435072;
	setp.ne.s32 	%p2232, %r113, 2146435072;
	@%p2232 bra 	$L__BB0_1391;

	setp.gtu.f64 	%p2233, %fd1094, 0d7FF0000000000000;
	@%p2233 bra 	$L__BB0_1390;
	bra.uni 	$L__BB0_1386;

$L__BB0_1390:
	mov.f64 	%fd2679, 0d4000000000000000;
	add.rn.f64 	%fd3871, %fd1093, %fd2679;
	bra.uni 	$L__BB0_1391;

$L__BB0_1386:
	setp.eq.s32 	%p2234, %r7, 2146435072;
	mov.f64 	%fd2678, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2039, %temp}, %fd2678;
	}
	setp.eq.s32 	%p2235, %r2039, 0;
	and.pred  	%p2236, %p2234, %p2235;
	@%p2236 bra 	$L__BB0_1389;
	bra.uni 	$L__BB0_1387;

$L__BB0_1389:
	setp.lt.s32 	%p2242, %r5, 0;
	mov.u32 	%r2044, 0;
	setp.gt.f64 	%p2243, %fd1094, 0d3FF0000000000000;
	selp.b32 	%r2045, 2146435072, 0, %p2243;
	xor.b32  	%r2046, %r2045, 2146435072;
	selp.b32 	%r2047, %r2046, %r2045, %p2242;
	setp.eq.f32 	%p2244, %f88, 0fBF800000;
	selp.b32 	%r2048, 1072693248, %r2047, %p2244;
	mov.b64 	%fd3871, {%r2044, %r2048};
	bra.uni 	$L__BB0_1391;

$L__BB0_1387:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2040, %temp}, %fd1093;
	}
	and.b32  	%r2041, %r112, 2147483647;
	setp.ne.s32 	%p2237, %r2041, 2146435072;
	setp.ne.s32 	%p2238, %r2040, 0;
	or.pred  	%p2239, %p2237, %p2238;
	@%p2239 bra 	$L__BB0_1391;

	setp.ne.s32 	%p2240, %r7, 1071644672;
	and.pred  	%p2241, %p2240, %p73;
	selp.b32 	%r2042, %r9, %r8, %p2241;
	mov.u32 	%r2043, 0;
	mov.b64 	%fd3871, {%r2043, %r2042};

$L__BB0_1391:
	ld.global.f32 	%f101, [%rd27];
	cvt.f64.f32 	%fd1104, %f101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd1104;
	}
	abs.f64 	%fd1105, %fd1104;
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1105;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3874, [retval0+0];
	} // callseq 73
	setp.lt.s32 	%p2245, %r114, 0;
	and.pred  	%p74, %p2245, %p121;
	not.pred 	%p2247, %p74;
	@%p2247 bra 	$L__BB0_1393;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2049}, %fd3874;
	}
	xor.b32  	%r2050, %r2049, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2051, %temp}, %fd3874;
	}
	mov.b64 	%fd3874, {%r2051, %r2050};

$L__BB0_1393:
	setp.eq.f32 	%p2248, %f101, 0f00000000;
	@%p2248 bra 	$L__BB0_1397;
	bra.uni 	$L__BB0_1394;

$L__BB0_1397:
	setp.lt.s32 	%p2251, %r5, 0;
	mov.u32 	%r2052, 0;
	selp.b32 	%r2053, %r114, 0, %p121;
	or.b32  	%r2054, %r2053, 2146435072;
	selp.b32 	%r2055, %r2054, %r2053, %p2251;
	mov.b64 	%fd3874, {%r2052, %r2055};
	bra.uni 	$L__BB0_1398;

$L__BB0_1394:
	setp.gt.s32 	%p2249, %r114, -1;
	@%p2249 bra 	$L__BB0_1398;

	mov.f64 	%fd2680, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2681, %fd2680;
	setp.eq.f64 	%p2250, %fd2681, 0d4000000000000000;
	@%p2250 bra 	$L__BB0_1398;

	mov.f64 	%fd3874, 0dFFF8000000000000;

$L__BB0_1398:
	add.f64 	%fd2683, %fd1104, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2056}, %fd2683;
	}
	and.b32  	%r2057, %r2056, 2146435072;
	setp.ne.s32 	%p2253, %r2057, 2146435072;
	@%p2253 bra 	$L__BB0_1405;

	setp.gtu.f64 	%p2254, %fd1105, 0d7FF0000000000000;
	@%p2254 bra 	$L__BB0_1404;
	bra.uni 	$L__BB0_1400;

$L__BB0_1404:
	mov.f64 	%fd2685, 0d4000000000000000;
	add.rn.f64 	%fd3874, %fd1104, %fd2685;
	bra.uni 	$L__BB0_1405;

$L__BB0_1400:
	setp.eq.s32 	%p2255, %r7, 2146435072;
	mov.f64 	%fd2684, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2058, %temp}, %fd2684;
	}
	setp.eq.s32 	%p2256, %r2058, 0;
	and.pred  	%p2257, %p2255, %p2256;
	@%p2257 bra 	$L__BB0_1403;
	bra.uni 	$L__BB0_1401;

$L__BB0_1403:
	setp.lt.s32 	%p2263, %r5, 0;
	mov.u32 	%r2063, 0;
	setp.gt.f64 	%p2264, %fd1105, 0d3FF0000000000000;
	selp.b32 	%r2064, 2146435072, 0, %p2264;
	xor.b32  	%r2065, %r2064, 2146435072;
	selp.b32 	%r2066, %r2065, %r2064, %p2263;
	setp.eq.f32 	%p2265, %f101, 0fBF800000;
	selp.b32 	%r2067, 1072693248, %r2066, %p2265;
	mov.b64 	%fd3874, {%r2063, %r2067};
	bra.uni 	$L__BB0_1405;

$L__BB0_1401:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2059, %temp}, %fd1104;
	}
	and.b32  	%r2060, %r114, 2147483647;
	setp.ne.s32 	%p2258, %r2060, 2146435072;
	setp.ne.s32 	%p2259, %r2059, 0;
	or.pred  	%p2260, %p2258, %p2259;
	@%p2260 bra 	$L__BB0_1405;

	setp.ne.s32 	%p2261, %r7, 1071644672;
	and.pred  	%p2262, %p2261, %p74;
	selp.b32 	%r2061, %r9, %r8, %p2262;
	mov.u32 	%r2062, 0;
	mov.b64 	%fd3874, {%r2062, %r2061};

$L__BB0_1405:
	cvt.f64.f32 	%fd2686, %f100;
	rcp.rn.f64 	%fd1115, %fd2686;
	setp.eq.f32 	%p2266, %f101, 0f3F800000;
	selp.f64 	%fd2687, 0d3FF0000000000000, %fd3874, %p2266;
	setp.eq.f32 	%p2267, %f88, 0f3F800000;
	selp.f64 	%fd2688, 0d3FF0000000000000, %fd3871, %p2267;
	add.f64 	%fd1116, %fd2688, %fd2687;
	ld.global.f32 	%f102, [%rd29];
	cvt.f64.f32 	%fd1117, %f102;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd1117;
	}
	abs.f64 	%fd1118, %fd1117;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1118;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3877, [retval0+0];
	} // callseq 74
	setp.lt.s32 	%p2268, %r115, 0;
	and.pred  	%p75, %p2268, %p121;
	not.pred 	%p2270, %p75;
	@%p2270 bra 	$L__BB0_1407;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2068}, %fd3877;
	}
	xor.b32  	%r2069, %r2068, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2070, %temp}, %fd3877;
	}
	mov.b64 	%fd3877, {%r2070, %r2069};

$L__BB0_1407:
	setp.eq.f32 	%p2271, %f102, 0f00000000;
	@%p2271 bra 	$L__BB0_1411;
	bra.uni 	$L__BB0_1408;

$L__BB0_1411:
	setp.lt.s32 	%p2274, %r5, 0;
	mov.u32 	%r2071, 0;
	selp.b32 	%r2072, %r115, 0, %p121;
	or.b32  	%r2073, %r2072, 2146435072;
	selp.b32 	%r2074, %r2073, %r2072, %p2274;
	mov.b64 	%fd3877, {%r2071, %r2074};
	bra.uni 	$L__BB0_1412;

$L__BB0_1408:
	setp.gt.s32 	%p2272, %r115, -1;
	@%p2272 bra 	$L__BB0_1412;

	mov.f64 	%fd2689, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2690, %fd2689;
	setp.eq.f64 	%p2273, %fd2690, 0d4000000000000000;
	@%p2273 bra 	$L__BB0_1412;

	mov.f64 	%fd3877, 0dFFF8000000000000;

$L__BB0_1412:
	add.f64 	%fd2692, %fd1117, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2075}, %fd2692;
	}
	and.b32  	%r2076, %r2075, 2146435072;
	setp.ne.s32 	%p2276, %r2076, 2146435072;
	@%p2276 bra 	$L__BB0_1419;

	setp.gtu.f64 	%p2277, %fd1118, 0d7FF0000000000000;
	@%p2277 bra 	$L__BB0_1418;
	bra.uni 	$L__BB0_1414;

$L__BB0_1418:
	mov.f64 	%fd2694, 0d4000000000000000;
	add.rn.f64 	%fd3877, %fd1117, %fd2694;
	bra.uni 	$L__BB0_1419;

$L__BB0_1414:
	setp.eq.s32 	%p2278, %r7, 2146435072;
	mov.f64 	%fd2693, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2077, %temp}, %fd2693;
	}
	setp.eq.s32 	%p2279, %r2077, 0;
	and.pred  	%p2280, %p2278, %p2279;
	@%p2280 bra 	$L__BB0_1417;
	bra.uni 	$L__BB0_1415;

$L__BB0_1417:
	setp.lt.s32 	%p2286, %r5, 0;
	mov.u32 	%r2082, 0;
	setp.gt.f64 	%p2287, %fd1118, 0d3FF0000000000000;
	selp.b32 	%r2083, 2146435072, 0, %p2287;
	xor.b32  	%r2084, %r2083, 2146435072;
	selp.b32 	%r2085, %r2084, %r2083, %p2286;
	setp.eq.f32 	%p2288, %f102, 0fBF800000;
	selp.b32 	%r2086, 1072693248, %r2085, %p2288;
	mov.b64 	%fd3877, {%r2082, %r2086};
	bra.uni 	$L__BB0_1419;

$L__BB0_1415:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2078, %temp}, %fd1117;
	}
	and.b32  	%r2079, %r115, 2147483647;
	setp.ne.s32 	%p2281, %r2079, 2146435072;
	setp.ne.s32 	%p2282, %r2078, 0;
	or.pred  	%p2283, %p2281, %p2282;
	@%p2283 bra 	$L__BB0_1419;

	setp.ne.s32 	%p2284, %r7, 1071644672;
	and.pred  	%p2285, %p2284, %p75;
	selp.b32 	%r2080, %r9, %r8, %p2285;
	mov.u32 	%r2081, 0;
	mov.b64 	%fd3877, {%r2081, %r2080};

$L__BB0_1419:
	setp.eq.f32 	%p2289, %f102, 0f3F800000;
	selp.f64 	%fd2695, 0d3FF0000000000000, %fd3877, %p2289;
	add.f64 	%fd1128, %fd1116, %fd2695;
	@%p2226 bra 	$L__BB0_1421;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2087}, %fd3880;
	}
	xor.b32  	%r2088, %r2087, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2089, %temp}, %fd3880;
	}
	mov.b64 	%fd3880, {%r2089, %r2088};

$L__BB0_1421:
	@%p2227 bra 	$L__BB0_1425;
	bra.uni 	$L__BB0_1422;

$L__BB0_1425:
	setp.lt.s32 	%p2294, %r5, 0;
	mov.u32 	%r2090, 0;
	selp.b32 	%r2091, %r112, 0, %p121;
	or.b32  	%r2092, %r2091, 2146435072;
	selp.b32 	%r2093, %r2092, %r2091, %p2294;
	mov.b64 	%fd3880, {%r2090, %r2093};
	bra.uni 	$L__BB0_1426;

$L__BB0_1422:
	setp.gt.s32 	%p2292, %r112, -1;
	@%p2292 bra 	$L__BB0_1426;

	mov.f64 	%fd2696, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2697, %fd2696;
	setp.eq.f64 	%p2293, %fd2697, 0d4000000000000000;
	@%p2293 bra 	$L__BB0_1426;

	mov.f64 	%fd3880, 0dFFF8000000000000;

$L__BB0_1426:
	@%p2232 bra 	$L__BB0_1433;

	setp.gtu.f64 	%p2297, %fd1094, 0d7FF0000000000000;
	@%p2297 bra 	$L__BB0_1432;
	bra.uni 	$L__BB0_1428;

$L__BB0_1432:
	mov.f64 	%fd2700, 0d4000000000000000;
	add.rn.f64 	%fd3880, %fd1093, %fd2700;
	bra.uni 	$L__BB0_1433;

$L__BB0_1428:
	setp.eq.s32 	%p2298, %r7, 2146435072;
	mov.f64 	%fd2699, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2094, %temp}, %fd2699;
	}
	setp.eq.s32 	%p2299, %r2094, 0;
	and.pred  	%p2300, %p2298, %p2299;
	@%p2300 bra 	$L__BB0_1431;
	bra.uni 	$L__BB0_1429;

$L__BB0_1431:
	setp.lt.s32 	%p2306, %r5, 0;
	mov.u32 	%r2099, 0;
	setp.gt.f64 	%p2307, %fd1094, 0d3FF0000000000000;
	selp.b32 	%r2100, 2146435072, 0, %p2307;
	xor.b32  	%r2101, %r2100, 2146435072;
	selp.b32 	%r2102, %r2101, %r2100, %p2306;
	setp.eq.f32 	%p2308, %f88, 0fBF800000;
	selp.b32 	%r2103, 1072693248, %r2102, %p2308;
	mov.b64 	%fd3880, {%r2099, %r2103};
	bra.uni 	$L__BB0_1433;

$L__BB0_1429:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2095, %temp}, %fd1093;
	}
	and.b32  	%r2096, %r112, 2147483647;
	setp.ne.s32 	%p2301, %r2096, 2146435072;
	setp.ne.s32 	%p2302, %r2095, 0;
	or.pred  	%p2303, %p2301, %p2302;
	@%p2303 bra 	$L__BB0_1433;

	setp.ne.s32 	%p2304, %r7, 1071644672;
	and.pred  	%p2305, %p2304, %p73;
	selp.b32 	%r2097, %r9, %r8, %p2305;
	mov.u32 	%r2098, 0;
	mov.b64 	%fd3880, {%r2098, %r2097};

$L__BB0_1433:
	@%p2160 bra 	$L__BB0_1435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2104}, %fd3883;
	}
	xor.b32  	%r2105, %r2104, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2106, %temp}, %fd3883;
	}
	mov.b64 	%fd3883, {%r2106, %r2105};

$L__BB0_1435:
	selp.f64 	%fd1139, 0d3FF0000000000000, %fd3880, %p2267;
	@%p2161 bra 	$L__BB0_1439;
	bra.uni 	$L__BB0_1436;

$L__BB0_1439:
	setp.lt.s32 	%p2314, %r5, 0;
	mov.u32 	%r2107, 0;
	selp.b32 	%r2108, %r108, 0, %p121;
	or.b32  	%r2109, %r2108, 2146435072;
	selp.b32 	%r2110, %r2109, %r2108, %p2314;
	mov.b64 	%fd3883, {%r2107, %r2110};
	bra.uni 	$L__BB0_1440;

$L__BB0_1436:
	setp.gt.s32 	%p2312, %r108, -1;
	@%p2312 bra 	$L__BB0_1440;

	mov.f64 	%fd2701, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2702, %fd2701;
	setp.eq.f64 	%p2313, %fd2702, 0d4000000000000000;
	@%p2313 bra 	$L__BB0_1440;

	mov.f64 	%fd3883, 0dFFF8000000000000;

$L__BB0_1440:
	@%p2166 bra 	$L__BB0_1447;

	setp.gtu.f64 	%p2317, %fd1059, 0d7FF0000000000000;
	@%p2317 bra 	$L__BB0_1446;
	bra.uni 	$L__BB0_1442;

$L__BB0_1446:
	mov.f64 	%fd2705, 0d4000000000000000;
	add.rn.f64 	%fd3883, %fd1058, %fd2705;
	bra.uni 	$L__BB0_1447;

$L__BB0_1442:
	setp.eq.s32 	%p2318, %r7, 2146435072;
	mov.f64 	%fd2704, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2111, %temp}, %fd2704;
	}
	setp.eq.s32 	%p2319, %r2111, 0;
	and.pred  	%p2320, %p2318, %p2319;
	@%p2320 bra 	$L__BB0_1445;
	bra.uni 	$L__BB0_1443;

$L__BB0_1445:
	setp.lt.s32 	%p2326, %r5, 0;
	mov.u32 	%r2116, 0;
	setp.gt.f64 	%p2327, %fd1059, 0d3FF0000000000000;
	selp.b32 	%r2117, 2146435072, 0, %p2327;
	xor.b32  	%r2118, %r2117, 2146435072;
	selp.b32 	%r2119, %r2118, %r2117, %p2326;
	setp.eq.f32 	%p2328, %f97, 0fBF800000;
	selp.b32 	%r2120, 1072693248, %r2119, %p2328;
	mov.b64 	%fd3883, {%r2116, %r2120};
	bra.uni 	$L__BB0_1447;

$L__BB0_1443:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2112, %temp}, %fd1058;
	}
	and.b32  	%r2113, %r108, 2147483647;
	setp.ne.s32 	%p2321, %r2113, 2146435072;
	setp.ne.s32 	%p2322, %r2112, 0;
	or.pred  	%p2323, %p2321, %p2322;
	@%p2323 bra 	$L__BB0_1447;

	setp.ne.s32 	%p2324, %r7, 1071644672;
	and.pred  	%p2325, %p2324, %p70;
	selp.b32 	%r2114, %r9, %r8, %p2325;
	mov.u32 	%r2115, 0;
	mov.b64 	%fd3883, {%r2115, %r2114};

$L__BB0_1447:
	ld.param.u64 	%rd267, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_16];
	cvta.to.global.u64 	%rd266, %rd267;
	ld.param.u64 	%rd265, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_22];
	cvta.to.global.u64 	%rd264, %rd265;
	ld.param.u64 	%rd263, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_20];
	cvta.to.global.u64 	%rd262, %rd263;
	ld.param.u64 	%rd261, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_17];
	cvta.to.global.u64 	%rd260, %rd261;
	ld.param.u64 	%rd259, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_9];
	cvta.to.global.u64 	%rd258, %rd259;
	selp.f64 	%fd2706, 0d3FF0000000000000, %fd3883, %p2201;
	mul.f64 	%fd2707, %fd1115, %fd1139;
	sub.f64 	%fd2708, %fd2707, %fd2706;
	ld.global.f32 	%f519, [%rd35];
	mul.f64 	%fd2709, %fd1115, %fd1128;
	cvt.rn.f32.f64 	%f520, %fd2709;
	sub.f32 	%f521, %f519, %f520;
	cvt.f64.f32 	%fd2710, %f521;
	cvt.rn.f32.f64 	%f522, %fd1092;
	cvt.f64.f32 	%fd2711, %f522;
	mul.f64 	%fd2712, %fd2711, 0d3FE0000000000000;
	sub.f64 	%fd2713, %fd2710, %fd2712;
	mul.f64 	%fd2714, %fd2713, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f523, %fd2714;
	cvt.f64.f32 	%fd2715, %f523;
	add.f64 	%fd2716, %fd2708, %fd2715;
	add.f64 	%fd2717, %fd2712, %fd2716;
	cvt.rn.f32.f64 	%f524, %fd2717;
	cvt.rn.f32.f64 	%f525, %fd1057;
	sub.f32 	%f526, %f525, %f524;
	cvt.f64.f32 	%fd2718, %f526;
	mul.f64 	%fd2719, %fd1, %fd2718;
	add.f32 	%f527, %f89, %f88;
	cvt.f64.f32 	%fd2720, %f527;
	mul.f64 	%fd2721, %fd2720, 0d3FE0000000000000;
	sub.f64 	%fd2722, %fd2721, %fd2719;
	ld.global.f32 	%f528, [%rd10+4];
	cvt.f64.f32 	%fd2723, %f528;
	rcp.rn.f64 	%fd2724, %fd2723;
	ld.global.f32 	%f529, [%rd39+4];
	cvt.f64.f32 	%fd2725, %f529;
	mul.f64 	%fd2726, %fd2724, %fd2725;
	ld.global.f32 	%f530, [%rd27+4];
	cvt.f64.f32 	%fd2727, %f530;
	mul.f64 	%fd2728, %fd2726, %fd2727;
	ld.global.f32 	%f531, [%rd31+4];
	ld.global.f32 	%f532, [%rd30+4];
	mul.f32 	%f533, %f532, %f531;
	cvt.f64.f32 	%fd2729, %f533;
	sub.f64 	%fd2730, %fd2728, %fd2729;
	cvt.rn.f32.f64 	%f534, %fd2730;
	mul.f64 	%fd2731, %fd1115, %fd1093;
	mul.f64 	%fd2732, %fd2731, %fd1104;
	mul.f32 	%f535, %f97, %f98;
	cvt.f64.f32 	%fd2733, %f535;
	sub.f64 	%fd2734, %fd2732, %fd2733;
	cvt.rn.f32.f64 	%f536, %fd2734;
	sub.f32 	%f537, %f534, %f536;
	cvt.f64.f32 	%fd2735, %f537;
	mul.f64 	%fd2736, %fd2, %fd2735;
	sub.f64 	%fd2737, %fd2722, %fd2736;
	shl.b64 	%rd169, %rd40, 2;
	add.s64 	%rd60, %rd266, %rd169;
	ld.global.f32 	%f538, [%rd60];
	cvt.f64.f32 	%fd2738, %f538;
	rcp.rn.f64 	%fd2739, %fd2738;
	add.s64 	%rd61, %rd260, %rd169;
	ld.global.f32 	%f539, [%rd61];
	cvt.f64.f32 	%fd2740, %f539;
	mul.f64 	%fd2741, %fd2739, %fd2740;
	ld.global.f32 	%f540, [%rd42];
	cvt.f64.f32 	%fd2742, %f540;
	mul.f64 	%fd2743, %fd2741, %fd2742;
	add.s64 	%rd62, %rd264, %rd169;
	ld.global.f32 	%f541, [%rd62];
	add.s64 	%rd63, %rd262, %rd169;
	ld.global.f32 	%f542, [%rd63];
	mul.f32 	%f543, %f542, %f541;
	cvt.f64.f32 	%fd2744, %f543;
	sub.f64 	%fd2745, %fd2743, %fd2744;
	cvt.rn.f32.f64 	%f544, %fd2745;
	mul.f64 	%fd2746, %fd2731, %fd1117;
	mul.f32 	%f545, %f97, %f99;
	cvt.f64.f32 	%fd2747, %f545;
	sub.f64 	%fd2748, %fd2746, %fd2747;
	cvt.rn.f32.f64 	%f546, %fd2748;
	sub.f32 	%f547, %f544, %f546;
	cvt.f64.f32 	%fd2749, %f547;
	mul.f64 	%fd2750, %fd3, %fd2749;
	sub.f64 	%fd2751, %fd2737, %fd2750;
	cvt.rn.f32.f64 	%f548, %fd2751;
	shl.b64 	%rd170, %rd43, 2;
	add.s64 	%rd171, %rd258, %rd170;
	ld.global.f32 	%f549, [%rd171];
	cvt.f64.f32 	%fd2752, %f549;
	cvt.f64.f32 	%fd2753, %f89;
	add.f64 	%fd2754, %fd2753, %fd2753;
	sub.f64 	%fd2755, %fd2752, %fd2754;
	shl.b64 	%rd172, %rd45, 2;
	add.s64 	%rd173, %rd258, %rd172;
	ld.global.f32 	%f550, [%rd173];
	cvt.f64.f32 	%fd2756, %f550;
	add.f64 	%fd2757, %fd2755, %fd2756;
	ld.global.f32 	%f551, [%rd3+4];
	cvt.f64.f32 	%fd2758, %f551;
	sub.f64 	%fd2759, %fd2758, %fd2754;
	ld.global.f32 	%f552, [%rd3+-4];
	cvt.f64.f32 	%fd2760, %f552;
	add.f64 	%fd2761, %fd2759, %fd2760;
	mul.f64 	%fd2762, %fd956, %fd2761;
	fma.rn.f64 	%fd2763, %fd945, %fd2757, %fd2762;
	shl.b64 	%rd174, %rd46, 2;
	add.s64 	%rd175, %rd258, %rd174;
	ld.global.f32 	%f553, [%rd175];
	cvt.f64.f32 	%fd2764, %f553;
	sub.f64 	%fd2765, %fd2764, %fd2754;
	shl.b64 	%rd176, %rd47, 2;
	add.s64 	%rd177, %rd258, %rd176;
	ld.global.f32 	%f554, [%rd177];
	cvt.f64.f32 	%fd2766, %f554;
	add.f64 	%fd2767, %fd2765, %fd2766;
	fma.rn.f64 	%fd2768, %fd966, %fd2767, %fd2763;
	mul.f64 	%fd2769, %fd2768, %fd967;
	cvt.rn.f32.f64 	%f555, %fd2769;
	add.f32 	%f556, %f548, %f555;
	add.s64 	%rd180, %rd178, %rd101;
	st.global.f32 	[%rd180], %f556;
	ld.global.f32 	%f103, [%rd27];
	ld.global.f32 	%f104, [%rd6];
	add.f32 	%f557, %f104, %f103;
	cvt.f64.f32 	%fd2770, %f557;
	mul.f64 	%fd2771, %fd2770, 0d3FE0000000000000;
	ld.global.f32 	%f558, [%rd55];
	cvt.f64.f32 	%fd2772, %f558;
	rcp.rn.f64 	%fd2773, %fd2772;
	ld.global.f32 	%f559, [%rd38];
	cvt.f64.f32 	%fd2774, %f559;
	mul.f64 	%fd2775, %fd2773, %fd2774;
	ld.global.f32 	%f560, [%rd57];
	cvt.f64.f32 	%fd2776, %f560;
	mul.f64 	%fd2777, %fd2775, %fd2776;
	ld.global.f32 	%f561, [%rd51];
	ld.global.f32 	%f562, [%rd49];
	mul.f32 	%f563, %f562, %f561;
	cvt.f64.f32 	%fd2778, %f563;
	sub.f64 	%fd2779, %fd2777, %fd2778;
	cvt.rn.f32.f64 	%f564, %fd2779;
	ld.global.f32 	%f565, [%rd10];
	cvt.f64.f32 	%fd2780, %f565;
	rcp.rn.f64 	%fd1146, %fd2780;
	ld.global.f32 	%f105, [%rd39];
	cvt.f64.f32 	%fd1147, %f105;
	mul.f64 	%fd2781, %fd1146, %fd1147;
	cvt.f64.f32 	%fd1148, %f103;
	mul.f64 	%fd2782, %fd2781, %fd1148;
	ld.global.f32 	%f106, [%rd31];
	ld.global.f32 	%f107, [%rd30];
	mul.f32 	%f566, %f107, %f106;
	cvt.f64.f32 	%fd2783, %f566;
	sub.f64 	%fd2784, %fd2782, %fd2783;
	cvt.rn.f32.f64 	%f567, %fd2784;
	sub.f32 	%f568, %f564, %f567;
	cvt.f64.f32 	%fd2785, %f568;
	mul.f64 	%fd2786, %fd1, %fd2785;
	sub.f64 	%fd1149, %fd2771, %fd2786;
	ld.global.f32 	%f108, [%rd30+4];
	cvt.f64.f32 	%fd1150, %f108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd1150;
	}
	abs.f64 	%fd1151, %fd1150;
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1151;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3886, [retval0+0];
	} // callseq 75
	setp.lt.s32 	%p2330, %r116, 0;
	and.pred  	%p76, %p2330, %p121;
	not.pred 	%p2332, %p76;
	@%p2332 bra 	$L__BB0_1449;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2121}, %fd3886;
	}
	xor.b32  	%r2122, %r2121, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2123, %temp}, %fd3886;
	}
	mov.b64 	%fd3886, {%r2123, %r2122};

$L__BB0_1449:
	setp.eq.f32 	%p2333, %f108, 0f00000000;
	@%p2333 bra 	$L__BB0_1453;
	bra.uni 	$L__BB0_1450;

$L__BB0_1453:
	setp.lt.s32 	%p2336, %r5, 0;
	mov.u32 	%r2124, 0;
	selp.b32 	%r2125, %r116, 0, %p121;
	or.b32  	%r2126, %r2125, 2146435072;
	selp.b32 	%r2127, %r2126, %r2125, %p2336;
	mov.b64 	%fd3886, {%r2124, %r2127};
	bra.uni 	$L__BB0_1454;

$L__BB0_1450:
	setp.gt.s32 	%p2334, %r116, -1;
	@%p2334 bra 	$L__BB0_1454;

	mov.f64 	%fd2787, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2788, %fd2787;
	setp.eq.f64 	%p2335, %fd2788, 0d4000000000000000;
	@%p2335 bra 	$L__BB0_1454;

	mov.f64 	%fd3886, 0dFFF8000000000000;

$L__BB0_1454:
	add.f64 	%fd2790, %fd1150, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2128}, %fd2790;
	}
	and.b32  	%r2129, %r2128, 2146435072;
	setp.ne.s32 	%p2338, %r2129, 2146435072;
	@%p2338 bra 	$L__BB0_1461;

	setp.gtu.f64 	%p2339, %fd1151, 0d7FF0000000000000;
	@%p2339 bra 	$L__BB0_1460;
	bra.uni 	$L__BB0_1456;

$L__BB0_1460:
	mov.f64 	%fd2792, 0d4000000000000000;
	add.rn.f64 	%fd3886, %fd1150, %fd2792;
	bra.uni 	$L__BB0_1461;

$L__BB0_1456:
	setp.eq.s32 	%p2340, %r7, 2146435072;
	mov.f64 	%fd2791, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2130, %temp}, %fd2791;
	}
	setp.eq.s32 	%p2341, %r2130, 0;
	and.pred  	%p2342, %p2340, %p2341;
	@%p2342 bra 	$L__BB0_1459;
	bra.uni 	$L__BB0_1457;

$L__BB0_1459:
	setp.lt.s32 	%p2348, %r5, 0;
	mov.u32 	%r2135, 0;
	setp.gt.f64 	%p2349, %fd1151, 0d3FF0000000000000;
	selp.b32 	%r2136, 2146435072, 0, %p2349;
	xor.b32  	%r2137, %r2136, 2146435072;
	selp.b32 	%r2138, %r2137, %r2136, %p2348;
	setp.eq.f32 	%p2350, %f108, 0fBF800000;
	selp.b32 	%r2139, 1072693248, %r2138, %p2350;
	mov.b64 	%fd3886, {%r2135, %r2139};
	bra.uni 	$L__BB0_1461;

$L__BB0_1457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2131, %temp}, %fd1150;
	}
	and.b32  	%r2132, %r116, 2147483647;
	setp.ne.s32 	%p2343, %r2132, 2146435072;
	setp.ne.s32 	%p2344, %r2131, 0;
	or.pred  	%p2345, %p2343, %p2344;
	@%p2345 bra 	$L__BB0_1461;

	setp.ne.s32 	%p2346, %r7, 1071644672;
	and.pred  	%p2347, %p2346, %p76;
	selp.b32 	%r2133, %r9, %r8, %p2347;
	mov.u32 	%r2134, 0;
	mov.b64 	%fd3886, {%r2134, %r2133};

$L__BB0_1461:
	setp.eq.f32 	%p2351, %f108, 0f3F800000;
	selp.f64 	%fd1161, 0d3FF0000000000000, %fd3886, %p2351;
	ld.global.f32 	%f109, [%rd31+4];
	cvt.f64.f32 	%fd1162, %f109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd1162;
	}
	abs.f64 	%fd1163, %fd1162;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1163;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3907, [retval0+0];
	} // callseq 76
	setp.lt.s32 	%p2352, %r117, 0;
	and.pred  	%p77, %p2352, %p121;
	not.pred 	%p2354, %p77;
	mov.f64 	%fd3889, %fd3907;
	@%p2354 bra 	$L__BB0_1463;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2140}, %fd3907;
	}
	xor.b32  	%r2141, %r2140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2142, %temp}, %fd3907;
	}
	mov.b64 	%fd3889, {%r2142, %r2141};

$L__BB0_1463:
	setp.eq.f32 	%p2355, %f109, 0f00000000;
	@%p2355 bra 	$L__BB0_1467;
	bra.uni 	$L__BB0_1464;

$L__BB0_1467:
	setp.lt.s32 	%p2358, %r5, 0;
	mov.u32 	%r2143, 0;
	selp.b32 	%r2144, %r117, 0, %p121;
	or.b32  	%r2145, %r2144, 2146435072;
	selp.b32 	%r2146, %r2145, %r2144, %p2358;
	mov.b64 	%fd3889, {%r2143, %r2146};
	bra.uni 	$L__BB0_1468;

$L__BB0_1464:
	setp.gt.s32 	%p2356, %r117, -1;
	@%p2356 bra 	$L__BB0_1468;

	mov.f64 	%fd2793, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2794, %fd2793;
	setp.eq.f64 	%p2357, %fd2794, 0d4000000000000000;
	@%p2357 bra 	$L__BB0_1468;

	mov.f64 	%fd3889, 0dFFF8000000000000;

$L__BB0_1468:
	add.f64 	%fd2796, %fd1162, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2147}, %fd2796;
	}
	and.b32  	%r118, %r2147, 2146435072;
	setp.ne.s32 	%p2360, %r118, 2146435072;
	@%p2360 bra 	$L__BB0_1475;

	setp.gtu.f64 	%p2361, %fd1163, 0d7FF0000000000000;
	@%p2361 bra 	$L__BB0_1474;
	bra.uni 	$L__BB0_1470;

$L__BB0_1474:
	mov.f64 	%fd2798, 0d4000000000000000;
	add.rn.f64 	%fd3889, %fd1162, %fd2798;
	bra.uni 	$L__BB0_1475;

$L__BB0_1470:
	setp.eq.s32 	%p2362, %r7, 2146435072;
	mov.f64 	%fd2797, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2148, %temp}, %fd2797;
	}
	setp.eq.s32 	%p2363, %r2148, 0;
	and.pred  	%p2364, %p2362, %p2363;
	@%p2364 bra 	$L__BB0_1473;
	bra.uni 	$L__BB0_1471;

$L__BB0_1473:
	setp.lt.s32 	%p2370, %r5, 0;
	mov.u32 	%r2153, 0;
	setp.gt.f64 	%p2371, %fd1163, 0d3FF0000000000000;
	selp.b32 	%r2154, 2146435072, 0, %p2371;
	xor.b32  	%r2155, %r2154, 2146435072;
	selp.b32 	%r2156, %r2155, %r2154, %p2370;
	setp.eq.f32 	%p2372, %f109, 0fBF800000;
	selp.b32 	%r2157, 1072693248, %r2156, %p2372;
	mov.b64 	%fd3889, {%r2153, %r2157};
	bra.uni 	$L__BB0_1475;

$L__BB0_1471:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2149, %temp}, %fd1162;
	}
	and.b32  	%r2150, %r117, 2147483647;
	setp.ne.s32 	%p2365, %r2150, 2146435072;
	setp.ne.s32 	%p2366, %r2149, 0;
	or.pred  	%p2367, %p2365, %p2366;
	@%p2367 bra 	$L__BB0_1475;

	setp.ne.s32 	%p2368, %r7, 1071644672;
	and.pred  	%p2369, %p2368, %p77;
	selp.b32 	%r2151, %r9, %r8, %p2369;
	mov.u32 	%r2152, 0;
	mov.b64 	%fd3889, {%r2152, %r2151};

$L__BB0_1475:
	setp.eq.f32 	%p2373, %f109, 0f3F800000;
	selp.f64 	%fd2799, 0d3FF0000000000000, %fd3889, %p2373;
	add.f64 	%fd1173, %fd1161, %fd2799;
	ld.global.f32 	%f110, [%rd32+4];
	cvt.f64.f32 	%fd1174, %f110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd1174;
	}
	abs.f64 	%fd1175, %fd1174;
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1175;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3892, [retval0+0];
	} // callseq 77
	setp.lt.s32 	%p2374, %r119, 0;
	and.pred  	%p78, %p2374, %p121;
	not.pred 	%p2376, %p78;
	@%p2376 bra 	$L__BB0_1477;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2158}, %fd3892;
	}
	xor.b32  	%r2159, %r2158, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2160, %temp}, %fd3892;
	}
	mov.b64 	%fd3892, {%r2160, %r2159};

$L__BB0_1477:
	setp.eq.f32 	%p2377, %f110, 0f00000000;
	@%p2377 bra 	$L__BB0_1481;
	bra.uni 	$L__BB0_1478;

$L__BB0_1481:
	setp.lt.s32 	%p2380, %r5, 0;
	mov.u32 	%r2161, 0;
	selp.b32 	%r2162, %r119, 0, %p121;
	or.b32  	%r2163, %r2162, 2146435072;
	selp.b32 	%r2164, %r2163, %r2162, %p2380;
	mov.b64 	%fd3892, {%r2161, %r2164};
	bra.uni 	$L__BB0_1482;

$L__BB0_1478:
	setp.gt.s32 	%p2378, %r119, -1;
	@%p2378 bra 	$L__BB0_1482;

	mov.f64 	%fd2800, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2801, %fd2800;
	setp.eq.f64 	%p2379, %fd2801, 0d4000000000000000;
	@%p2379 bra 	$L__BB0_1482;

	mov.f64 	%fd3892, 0dFFF8000000000000;

$L__BB0_1482:
	add.f64 	%fd2803, %fd1174, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2165}, %fd2803;
	}
	and.b32  	%r2166, %r2165, 2146435072;
	setp.ne.s32 	%p2382, %r2166, 2146435072;
	@%p2382 bra 	$L__BB0_1489;

	setp.gtu.f64 	%p2383, %fd1175, 0d7FF0000000000000;
	@%p2383 bra 	$L__BB0_1488;
	bra.uni 	$L__BB0_1484;

$L__BB0_1488:
	mov.f64 	%fd2805, 0d4000000000000000;
	add.rn.f64 	%fd3892, %fd1174, %fd2805;
	bra.uni 	$L__BB0_1489;

$L__BB0_1484:
	setp.eq.s32 	%p2384, %r7, 2146435072;
	mov.f64 	%fd2804, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2167, %temp}, %fd2804;
	}
	setp.eq.s32 	%p2385, %r2167, 0;
	and.pred  	%p2386, %p2384, %p2385;
	@%p2386 bra 	$L__BB0_1487;
	bra.uni 	$L__BB0_1485;

$L__BB0_1487:
	setp.lt.s32 	%p2392, %r5, 0;
	mov.u32 	%r2172, 0;
	setp.gt.f64 	%p2393, %fd1175, 0d3FF0000000000000;
	selp.b32 	%r2173, 2146435072, 0, %p2393;
	xor.b32  	%r2174, %r2173, 2146435072;
	selp.b32 	%r2175, %r2174, %r2173, %p2392;
	setp.eq.f32 	%p2394, %f110, 0fBF800000;
	selp.b32 	%r2176, 1072693248, %r2175, %p2394;
	mov.b64 	%fd3892, {%r2172, %r2176};
	bra.uni 	$L__BB0_1489;

$L__BB0_1485:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2168, %temp}, %fd1174;
	}
	and.b32  	%r2169, %r119, 2147483647;
	setp.ne.s32 	%p2387, %r2169, 2146435072;
	setp.ne.s32 	%p2388, %r2168, 0;
	or.pred  	%p2389, %p2387, %p2388;
	@%p2389 bra 	$L__BB0_1489;

	setp.ne.s32 	%p2390, %r7, 1071644672;
	and.pred  	%p2391, %p2390, %p78;
	selp.b32 	%r2170, %r9, %r8, %p2391;
	mov.u32 	%r2171, 0;
	mov.b64 	%fd3892, {%r2171, %r2170};

$L__BB0_1489:
	setp.eq.f32 	%p2395, %f110, 0f3F800000;
	selp.f64 	%fd2806, 0d3FF0000000000000, %fd3892, %p2395;
	add.f64 	%fd1185, %fd1173, %fd2806;
	ld.global.f32 	%f111, [%rd10+4];
	ld.global.f32 	%f112, [%rd39+4];
	cvt.f64.f32 	%fd1186, %f112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd1186;
	}
	abs.f64 	%fd1187, %fd1186;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1187;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3895, [retval0+0];
	} // callseq 78
	setp.lt.s32 	%p2396, %r120, 0;
	and.pred  	%p79, %p2396, %p121;
	not.pred 	%p2398, %p79;
	@%p2398 bra 	$L__BB0_1491;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2177}, %fd3895;
	}
	xor.b32  	%r2178, %r2177, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2179, %temp}, %fd3895;
	}
	mov.b64 	%fd3895, {%r2179, %r2178};

$L__BB0_1491:
	setp.eq.f32 	%p2399, %f112, 0f00000000;
	@%p2399 bra 	$L__BB0_1495;
	bra.uni 	$L__BB0_1492;

$L__BB0_1495:
	setp.lt.s32 	%p2402, %r5, 0;
	mov.u32 	%r2180, 0;
	selp.b32 	%r2181, %r120, 0, %p121;
	or.b32  	%r2182, %r2181, 2146435072;
	selp.b32 	%r2183, %r2182, %r2181, %p2402;
	mov.b64 	%fd3895, {%r2180, %r2183};
	bra.uni 	$L__BB0_1496;

$L__BB0_1492:
	setp.gt.s32 	%p2400, %r120, -1;
	@%p2400 bra 	$L__BB0_1496;

	mov.f64 	%fd2807, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2808, %fd2807;
	setp.eq.f64 	%p2401, %fd2808, 0d4000000000000000;
	@%p2401 bra 	$L__BB0_1496;

	mov.f64 	%fd3895, 0dFFF8000000000000;

$L__BB0_1496:
	add.f64 	%fd2810, %fd1186, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2184}, %fd2810;
	}
	and.b32  	%r2185, %r2184, 2146435072;
	setp.ne.s32 	%p2404, %r2185, 2146435072;
	@%p2404 bra 	$L__BB0_1503;

	setp.gtu.f64 	%p2405, %fd1187, 0d7FF0000000000000;
	@%p2405 bra 	$L__BB0_1502;
	bra.uni 	$L__BB0_1498;

$L__BB0_1502:
	mov.f64 	%fd2812, 0d4000000000000000;
	add.rn.f64 	%fd3895, %fd1186, %fd2812;
	bra.uni 	$L__BB0_1503;

$L__BB0_1498:
	setp.eq.s32 	%p2406, %r7, 2146435072;
	mov.f64 	%fd2811, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2186, %temp}, %fd2811;
	}
	setp.eq.s32 	%p2407, %r2186, 0;
	and.pred  	%p2408, %p2406, %p2407;
	@%p2408 bra 	$L__BB0_1501;
	bra.uni 	$L__BB0_1499;

$L__BB0_1501:
	setp.lt.s32 	%p2414, %r5, 0;
	mov.u32 	%r2191, 0;
	setp.gt.f64 	%p2415, %fd1187, 0d3FF0000000000000;
	selp.b32 	%r2192, 2146435072, 0, %p2415;
	xor.b32  	%r2193, %r2192, 2146435072;
	selp.b32 	%r2194, %r2193, %r2192, %p2414;
	setp.eq.f32 	%p2416, %f112, 0fBF800000;
	selp.b32 	%r2195, 1072693248, %r2194, %p2416;
	mov.b64 	%fd3895, {%r2191, %r2195};
	bra.uni 	$L__BB0_1503;

$L__BB0_1499:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2187, %temp}, %fd1186;
	}
	and.b32  	%r2188, %r120, 2147483647;
	setp.ne.s32 	%p2409, %r2188, 2146435072;
	setp.ne.s32 	%p2410, %r2187, 0;
	or.pred  	%p2411, %p2409, %p2410;
	@%p2411 bra 	$L__BB0_1503;

	setp.ne.s32 	%p2412, %r7, 1071644672;
	and.pred  	%p2413, %p2412, %p79;
	selp.b32 	%r2189, %r9, %r8, %p2413;
	mov.u32 	%r2190, 0;
	mov.b64 	%fd3895, {%r2190, %r2189};

$L__BB0_1503:
	cvt.f64.f32 	%fd2813, %f111;
	rcp.rn.f64 	%fd1197, %fd2813;
	setp.eq.f32 	%p2417, %f112, 0f3F800000;
	selp.f64 	%fd1198, 0d3FF0000000000000, %fd3895, %p2417;
	ld.global.f32 	%f113, [%rd27+4];
	cvt.f64.f32 	%fd1199, %f113;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd1199;
	}
	abs.f64 	%fd1200, %fd1199;
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1200;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3904, [retval0+0];
	} // callseq 79
	setp.lt.s32 	%p2418, %r121, 0;
	and.pred  	%p80, %p2418, %p121;
	not.pred 	%p2420, %p80;
	mov.f64 	%fd3898, %fd3904;
	@%p2420 bra 	$L__BB0_1505;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2196}, %fd3904;
	}
	xor.b32  	%r2197, %r2196, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2198, %temp}, %fd3904;
	}
	mov.b64 	%fd3898, {%r2198, %r2197};

$L__BB0_1505:
	setp.eq.f32 	%p2421, %f113, 0f00000000;
	@%p2421 bra 	$L__BB0_1509;
	bra.uni 	$L__BB0_1506;

$L__BB0_1509:
	setp.lt.s32 	%p2424, %r5, 0;
	mov.u32 	%r2199, 0;
	selp.b32 	%r2200, %r121, 0, %p121;
	or.b32  	%r2201, %r2200, 2146435072;
	selp.b32 	%r2202, %r2201, %r2200, %p2424;
	mov.b64 	%fd3898, {%r2199, %r2202};
	bra.uni 	$L__BB0_1510;

$L__BB0_1506:
	setp.gt.s32 	%p2422, %r121, -1;
	@%p2422 bra 	$L__BB0_1510;

	mov.f64 	%fd2814, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2815, %fd2814;
	setp.eq.f64 	%p2423, %fd2815, 0d4000000000000000;
	@%p2423 bra 	$L__BB0_1510;

	mov.f64 	%fd3898, 0dFFF8000000000000;

$L__BB0_1510:
	add.f64 	%fd2817, %fd1199, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2203}, %fd2817;
	}
	and.b32  	%r122, %r2203, 2146435072;
	setp.ne.s32 	%p2426, %r122, 2146435072;
	@%p2426 bra 	$L__BB0_1517;

	setp.gtu.f64 	%p2427, %fd1200, 0d7FF0000000000000;
	@%p2427 bra 	$L__BB0_1516;
	bra.uni 	$L__BB0_1512;

$L__BB0_1516:
	mov.f64 	%fd2819, 0d4000000000000000;
	add.rn.f64 	%fd3898, %fd1199, %fd2819;
	bra.uni 	$L__BB0_1517;

$L__BB0_1512:
	setp.eq.s32 	%p2428, %r7, 2146435072;
	mov.f64 	%fd2818, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2204, %temp}, %fd2818;
	}
	setp.eq.s32 	%p2429, %r2204, 0;
	and.pred  	%p2430, %p2428, %p2429;
	@%p2430 bra 	$L__BB0_1515;
	bra.uni 	$L__BB0_1513;

$L__BB0_1515:
	setp.lt.s32 	%p2436, %r5, 0;
	mov.u32 	%r2209, 0;
	setp.gt.f64 	%p2437, %fd1200, 0d3FF0000000000000;
	selp.b32 	%r2210, 2146435072, 0, %p2437;
	xor.b32  	%r2211, %r2210, 2146435072;
	selp.b32 	%r2212, %r2211, %r2210, %p2436;
	setp.eq.f32 	%p2438, %f113, 0fBF800000;
	selp.b32 	%r2213, 1072693248, %r2212, %p2438;
	mov.b64 	%fd3898, {%r2209, %r2213};
	bra.uni 	$L__BB0_1517;

$L__BB0_1513:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2205, %temp}, %fd1199;
	}
	and.b32  	%r2206, %r121, 2147483647;
	setp.ne.s32 	%p2431, %r2206, 2146435072;
	setp.ne.s32 	%p2432, %r2205, 0;
	or.pred  	%p2433, %p2431, %p2432;
	@%p2433 bra 	$L__BB0_1517;

	setp.ne.s32 	%p2434, %r7, 1071644672;
	and.pred  	%p2435, %p2434, %p80;
	selp.b32 	%r2207, %r9, %r8, %p2435;
	mov.u32 	%r2208, 0;
	mov.b64 	%fd3898, {%r2208, %r2207};

$L__BB0_1517:
	setp.eq.f32 	%p2439, %f113, 0f3F800000;
	selp.f64 	%fd2820, 0d3FF0000000000000, %fd3898, %p2439;
	add.f64 	%fd1210, %fd1198, %fd2820;
	ld.global.f32 	%f114, [%rd29+4];
	cvt.f64.f32 	%fd1211, %f114;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd1211;
	}
	abs.f64 	%fd1212, %fd1211;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1212;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3901, [retval0+0];
	} // callseq 80
	setp.lt.s32 	%p2440, %r123, 0;
	and.pred  	%p81, %p2440, %p121;
	not.pred 	%p2442, %p81;
	@%p2442 bra 	$L__BB0_1519;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2214}, %fd3901;
	}
	xor.b32  	%r2215, %r2214, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2216, %temp}, %fd3901;
	}
	mov.b64 	%fd3901, {%r2216, %r2215};

$L__BB0_1519:
	setp.eq.f32 	%p2443, %f114, 0f00000000;
	@%p2443 bra 	$L__BB0_1523;
	bra.uni 	$L__BB0_1520;

$L__BB0_1523:
	setp.lt.s32 	%p2446, %r5, 0;
	mov.u32 	%r2217, 0;
	selp.b32 	%r2218, %r123, 0, %p121;
	or.b32  	%r2219, %r2218, 2146435072;
	selp.b32 	%r2220, %r2219, %r2218, %p2446;
	mov.b64 	%fd3901, {%r2217, %r2220};
	bra.uni 	$L__BB0_1524;

$L__BB0_1520:
	setp.gt.s32 	%p2444, %r123, -1;
	@%p2444 bra 	$L__BB0_1524;

	mov.f64 	%fd2821, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2822, %fd2821;
	setp.eq.f64 	%p2445, %fd2822, 0d4000000000000000;
	@%p2445 bra 	$L__BB0_1524;

	mov.f64 	%fd3901, 0dFFF8000000000000;

$L__BB0_1524:
	add.f64 	%fd2824, %fd1211, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2221}, %fd2824;
	}
	and.b32  	%r2222, %r2221, 2146435072;
	setp.ne.s32 	%p2448, %r2222, 2146435072;
	@%p2448 bra 	$L__BB0_1531;

	setp.gtu.f64 	%p2449, %fd1212, 0d7FF0000000000000;
	@%p2449 bra 	$L__BB0_1530;
	bra.uni 	$L__BB0_1526;

$L__BB0_1530:
	mov.f64 	%fd2826, 0d4000000000000000;
	add.rn.f64 	%fd3901, %fd1211, %fd2826;
	bra.uni 	$L__BB0_1531;

$L__BB0_1526:
	setp.eq.s32 	%p2450, %r7, 2146435072;
	mov.f64 	%fd2825, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2223, %temp}, %fd2825;
	}
	setp.eq.s32 	%p2451, %r2223, 0;
	and.pred  	%p2452, %p2450, %p2451;
	@%p2452 bra 	$L__BB0_1529;
	bra.uni 	$L__BB0_1527;

$L__BB0_1529:
	setp.lt.s32 	%p2458, %r5, 0;
	mov.u32 	%r2228, 0;
	setp.gt.f64 	%p2459, %fd1212, 0d3FF0000000000000;
	selp.b32 	%r2229, 2146435072, 0, %p2459;
	xor.b32  	%r2230, %r2229, 2146435072;
	selp.b32 	%r2231, %r2230, %r2229, %p2458;
	setp.eq.f32 	%p2460, %f114, 0fBF800000;
	selp.b32 	%r2232, 1072693248, %r2231, %p2460;
	mov.b64 	%fd3901, {%r2228, %r2232};
	bra.uni 	$L__BB0_1531;

$L__BB0_1527:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2224, %temp}, %fd1211;
	}
	and.b32  	%r2225, %r123, 2147483647;
	setp.ne.s32 	%p2453, %r2225, 2146435072;
	setp.ne.s32 	%p2454, %r2224, 0;
	or.pred  	%p2455, %p2453, %p2454;
	@%p2455 bra 	$L__BB0_1531;

	setp.ne.s32 	%p2456, %r7, 1071644672;
	and.pred  	%p2457, %p2456, %p81;
	selp.b32 	%r2226, %r9, %r8, %p2457;
	mov.u32 	%r2227, 0;
	mov.b64 	%fd3901, {%r2227, %r2226};

$L__BB0_1531:
	setp.eq.f32 	%p2461, %f114, 0f3F800000;
	selp.f64 	%fd2827, 0d3FF0000000000000, %fd3901, %p2461;
	add.f64 	%fd1222, %fd1210, %fd2827;
	@%p2420 bra 	$L__BB0_1533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2233}, %fd3904;
	}
	xor.b32  	%r2234, %r2233, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2235, %temp}, %fd3904;
	}
	mov.b64 	%fd3904, {%r2235, %r2234};

$L__BB0_1533:
	@%p2421 bra 	$L__BB0_1537;
	bra.uni 	$L__BB0_1534;

$L__BB0_1537:
	setp.lt.s32 	%p2466, %r5, 0;
	mov.u32 	%r2236, 0;
	selp.b32 	%r2237, %r121, 0, %p121;
	or.b32  	%r2238, %r2237, 2146435072;
	selp.b32 	%r2239, %r2238, %r2237, %p2466;
	mov.b64 	%fd3904, {%r2236, %r2239};
	bra.uni 	$L__BB0_1538;

$L__BB0_1534:
	setp.gt.s32 	%p2464, %r121, -1;
	@%p2464 bra 	$L__BB0_1538;

	mov.f64 	%fd2828, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2829, %fd2828;
	setp.eq.f64 	%p2465, %fd2829, 0d4000000000000000;
	@%p2465 bra 	$L__BB0_1538;

	mov.f64 	%fd3904, 0dFFF8000000000000;

$L__BB0_1538:
	@%p2426 bra 	$L__BB0_1545;

	setp.gtu.f64 	%p2469, %fd1200, 0d7FF0000000000000;
	@%p2469 bra 	$L__BB0_1544;
	bra.uni 	$L__BB0_1540;

$L__BB0_1544:
	mov.f64 	%fd2832, 0d4000000000000000;
	add.rn.f64 	%fd3904, %fd1199, %fd2832;
	bra.uni 	$L__BB0_1545;

$L__BB0_1540:
	setp.eq.s32 	%p2470, %r7, 2146435072;
	mov.f64 	%fd2831, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2240, %temp}, %fd2831;
	}
	setp.eq.s32 	%p2471, %r2240, 0;
	and.pred  	%p2472, %p2470, %p2471;
	@%p2472 bra 	$L__BB0_1543;
	bra.uni 	$L__BB0_1541;

$L__BB0_1543:
	setp.lt.s32 	%p2478, %r5, 0;
	mov.u32 	%r2245, 0;
	setp.gt.f64 	%p2479, %fd1200, 0d3FF0000000000000;
	selp.b32 	%r2246, 2146435072, 0, %p2479;
	xor.b32  	%r2247, %r2246, 2146435072;
	selp.b32 	%r2248, %r2247, %r2246, %p2478;
	setp.eq.f32 	%p2480, %f113, 0fBF800000;
	selp.b32 	%r2249, 1072693248, %r2248, %p2480;
	mov.b64 	%fd3904, {%r2245, %r2249};
	bra.uni 	$L__BB0_1545;

$L__BB0_1541:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2241, %temp}, %fd1199;
	}
	and.b32  	%r2242, %r121, 2147483647;
	setp.ne.s32 	%p2473, %r2242, 2146435072;
	setp.ne.s32 	%p2474, %r2241, 0;
	or.pred  	%p2475, %p2473, %p2474;
	@%p2475 bra 	$L__BB0_1545;

	setp.ne.s32 	%p2476, %r7, 1071644672;
	and.pred  	%p2477, %p2476, %p80;
	selp.b32 	%r2243, %r9, %r8, %p2477;
	mov.u32 	%r2244, 0;
	mov.b64 	%fd3904, {%r2244, %r2243};

$L__BB0_1545:
	selp.f64 	%fd2833, 0d3FF0000000000000, %fd3904, %p2439;
	mul.f64 	%fd1231, %fd1197, %fd2833;
	mul.f64 	%fd1232, %fd1197, %fd1222;
	@%p2354 bra 	$L__BB0_1547;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2250}, %fd3907;
	}
	xor.b32  	%r2251, %r2250, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2252, %temp}, %fd3907;
	}
	mov.b64 	%fd3907, {%r2252, %r2251};

$L__BB0_1547:
	@%p2355 bra 	$L__BB0_1551;
	bra.uni 	$L__BB0_1548;

$L__BB0_1551:
	setp.lt.s32 	%p2486, %r5, 0;
	mov.u32 	%r2253, 0;
	selp.b32 	%r2254, %r117, 0, %p121;
	or.b32  	%r2255, %r2254, 2146435072;
	selp.b32 	%r2256, %r2255, %r2254, %p2486;
	mov.b64 	%fd3907, {%r2253, %r2256};
	bra.uni 	$L__BB0_1552;

$L__BB0_1548:
	setp.gt.s32 	%p2484, %r117, -1;
	@%p2484 bra 	$L__BB0_1552;

	mov.f64 	%fd2834, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2835, %fd2834;
	setp.eq.f64 	%p2485, %fd2835, 0d4000000000000000;
	@%p2485 bra 	$L__BB0_1552;

	mov.f64 	%fd3907, 0dFFF8000000000000;

$L__BB0_1552:
	@%p2360 bra 	$L__BB0_1559;

	setp.gtu.f64 	%p2489, %fd1163, 0d7FF0000000000000;
	@%p2489 bra 	$L__BB0_1558;
	bra.uni 	$L__BB0_1554;

$L__BB0_1558:
	mov.f64 	%fd2838, 0d4000000000000000;
	add.rn.f64 	%fd3907, %fd1162, %fd2838;
	bra.uni 	$L__BB0_1559;

$L__BB0_1554:
	setp.eq.s32 	%p2490, %r7, 2146435072;
	mov.f64 	%fd2837, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2257, %temp}, %fd2837;
	}
	setp.eq.s32 	%p2491, %r2257, 0;
	and.pred  	%p2492, %p2490, %p2491;
	@%p2492 bra 	$L__BB0_1557;
	bra.uni 	$L__BB0_1555;

$L__BB0_1557:
	setp.lt.s32 	%p2498, %r5, 0;
	mov.u32 	%r2262, 0;
	setp.gt.f64 	%p2499, %fd1163, 0d3FF0000000000000;
	selp.b32 	%r2263, 2146435072, 0, %p2499;
	xor.b32  	%r2264, %r2263, 2146435072;
	selp.b32 	%r2265, %r2264, %r2263, %p2498;
	setp.eq.f32 	%p2500, %f109, 0fBF800000;
	selp.b32 	%r2266, 1072693248, %r2265, %p2500;
	mov.b64 	%fd3907, {%r2262, %r2266};
	bra.uni 	$L__BB0_1559;

$L__BB0_1555:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2258, %temp}, %fd1162;
	}
	and.b32  	%r2259, %r117, 2147483647;
	setp.ne.s32 	%p2493, %r2259, 2146435072;
	setp.ne.s32 	%p2494, %r2258, 0;
	or.pred  	%p2495, %p2493, %p2494;
	@%p2495 bra 	$L__BB0_1559;

	setp.ne.s32 	%p2496, %r7, 1071644672;
	and.pred  	%p2497, %p2496, %p77;
	selp.b32 	%r2260, %r9, %r8, %p2497;
	mov.u32 	%r2261, 0;
	mov.b64 	%fd3907, {%r2261, %r2260};

$L__BB0_1559:
	selp.f64 	%fd2839, 0d3FF0000000000000, %fd3907, %p2373;
	sub.f64 	%fd2840, %fd1231, %fd2839;
	ld.global.f32 	%f569, [%rd35+4];
	cvt.rn.f32.f64 	%f570, %fd1232;
	sub.f32 	%f571, %f569, %f570;
	cvt.f64.f32 	%fd2841, %f571;
	cvt.rn.f32.f64 	%f572, %fd1185;
	cvt.f64.f32 	%fd2842, %f572;
	mul.f64 	%fd2843, %fd2842, 0d3FE0000000000000;
	sub.f64 	%fd2844, %fd2841, %fd2843;
	mul.f64 	%fd2845, %fd2844, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f573, %fd2845;
	cvt.f64.f32 	%fd2846, %f573;
	add.f64 	%fd2847, %fd2840, %fd2846;
	add.f64 	%fd1241, %fd2843, %fd2847;
	cvt.f64.f32 	%fd1242, %f107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd1242;
	}
	abs.f64 	%fd1243, %fd1242;
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1243;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3910, [retval0+0];
	} // callseq 81
	setp.lt.s32 	%p2502, %r124, 0;
	and.pred  	%p82, %p2502, %p121;
	not.pred 	%p2504, %p82;
	@%p2504 bra 	$L__BB0_1561;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2267}, %fd3910;
	}
	xor.b32  	%r2268, %r2267, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2269, %temp}, %fd3910;
	}
	mov.b64 	%fd3910, {%r2269, %r2268};

$L__BB0_1561:
	setp.eq.f32 	%p2505, %f107, 0f00000000;
	@%p2505 bra 	$L__BB0_1565;
	bra.uni 	$L__BB0_1562;

$L__BB0_1565:
	setp.lt.s32 	%p2508, %r5, 0;
	mov.u32 	%r2270, 0;
	selp.b32 	%r2271, %r124, 0, %p121;
	or.b32  	%r2272, %r2271, 2146435072;
	selp.b32 	%r2273, %r2272, %r2271, %p2508;
	mov.b64 	%fd3910, {%r2270, %r2273};
	bra.uni 	$L__BB0_1566;

$L__BB0_1562:
	setp.gt.s32 	%p2506, %r124, -1;
	@%p2506 bra 	$L__BB0_1566;

	mov.f64 	%fd2848, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2849, %fd2848;
	setp.eq.f64 	%p2507, %fd2849, 0d4000000000000000;
	@%p2507 bra 	$L__BB0_1566;

	mov.f64 	%fd3910, 0dFFF8000000000000;

$L__BB0_1566:
	add.f64 	%fd2851, %fd1242, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2274}, %fd2851;
	}
	and.b32  	%r2275, %r2274, 2146435072;
	setp.ne.s32 	%p2510, %r2275, 2146435072;
	@%p2510 bra 	$L__BB0_1573;

	setp.gtu.f64 	%p2511, %fd1243, 0d7FF0000000000000;
	@%p2511 bra 	$L__BB0_1572;
	bra.uni 	$L__BB0_1568;

$L__BB0_1572:
	mov.f64 	%fd2853, 0d4000000000000000;
	add.rn.f64 	%fd3910, %fd1242, %fd2853;
	bra.uni 	$L__BB0_1573;

$L__BB0_1568:
	setp.eq.s32 	%p2512, %r7, 2146435072;
	mov.f64 	%fd2852, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2276, %temp}, %fd2852;
	}
	setp.eq.s32 	%p2513, %r2276, 0;
	and.pred  	%p2514, %p2512, %p2513;
	@%p2514 bra 	$L__BB0_1571;
	bra.uni 	$L__BB0_1569;

$L__BB0_1571:
	setp.lt.s32 	%p2520, %r5, 0;
	mov.u32 	%r2281, 0;
	setp.gt.f64 	%p2521, %fd1243, 0d3FF0000000000000;
	selp.b32 	%r2282, 2146435072, 0, %p2521;
	xor.b32  	%r2283, %r2282, 2146435072;
	selp.b32 	%r2284, %r2283, %r2282, %p2520;
	setp.eq.f32 	%p2522, %f107, 0fBF800000;
	selp.b32 	%r2285, 1072693248, %r2284, %p2522;
	mov.b64 	%fd3910, {%r2281, %r2285};
	bra.uni 	$L__BB0_1573;

$L__BB0_1569:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2277, %temp}, %fd1242;
	}
	and.b32  	%r2278, %r124, 2147483647;
	setp.ne.s32 	%p2515, %r2278, 2146435072;
	setp.ne.s32 	%p2516, %r2277, 0;
	or.pred  	%p2517, %p2515, %p2516;
	@%p2517 bra 	$L__BB0_1573;

	setp.ne.s32 	%p2518, %r7, 1071644672;
	and.pred  	%p2519, %p2518, %p82;
	selp.b32 	%r2279, %r9, %r8, %p2519;
	mov.u32 	%r2280, 0;
	mov.b64 	%fd3910, {%r2280, %r2279};

$L__BB0_1573:
	setp.eq.f32 	%p2523, %f107, 0f3F800000;
	selp.f64 	%fd1253, 0d3FF0000000000000, %fd3910, %p2523;
	cvt.f64.f32 	%fd1254, %f106;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd1254;
	}
	abs.f64 	%fd1255, %fd1254;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1255;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3931, [retval0+0];
	} // callseq 82
	setp.lt.s32 	%p2524, %r125, 0;
	and.pred  	%p83, %p2524, %p121;
	not.pred 	%p2526, %p83;
	mov.f64 	%fd3913, %fd3931;
	@%p2526 bra 	$L__BB0_1575;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2286}, %fd3931;
	}
	xor.b32  	%r2287, %r2286, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2288, %temp}, %fd3931;
	}
	mov.b64 	%fd3913, {%r2288, %r2287};

$L__BB0_1575:
	setp.eq.f32 	%p2527, %f106, 0f00000000;
	@%p2527 bra 	$L__BB0_1579;
	bra.uni 	$L__BB0_1576;

$L__BB0_1579:
	setp.lt.s32 	%p2530, %r5, 0;
	mov.u32 	%r2289, 0;
	selp.b32 	%r2290, %r125, 0, %p121;
	or.b32  	%r2291, %r2290, 2146435072;
	selp.b32 	%r2292, %r2291, %r2290, %p2530;
	mov.b64 	%fd3913, {%r2289, %r2292};
	bra.uni 	$L__BB0_1580;

$L__BB0_1576:
	setp.gt.s32 	%p2528, %r125, -1;
	@%p2528 bra 	$L__BB0_1580;

	mov.f64 	%fd2854, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2855, %fd2854;
	setp.eq.f64 	%p2529, %fd2855, 0d4000000000000000;
	@%p2529 bra 	$L__BB0_1580;

	mov.f64 	%fd3913, 0dFFF8000000000000;

$L__BB0_1580:
	add.f64 	%fd2857, %fd1254, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2293}, %fd2857;
	}
	and.b32  	%r126, %r2293, 2146435072;
	setp.ne.s32 	%p2532, %r126, 2146435072;
	@%p2532 bra 	$L__BB0_1587;

	setp.gtu.f64 	%p2533, %fd1255, 0d7FF0000000000000;
	@%p2533 bra 	$L__BB0_1586;
	bra.uni 	$L__BB0_1582;

$L__BB0_1586:
	mov.f64 	%fd2859, 0d4000000000000000;
	add.rn.f64 	%fd3913, %fd1254, %fd2859;
	bra.uni 	$L__BB0_1587;

$L__BB0_1582:
	setp.eq.s32 	%p2534, %r7, 2146435072;
	mov.f64 	%fd2858, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2294, %temp}, %fd2858;
	}
	setp.eq.s32 	%p2535, %r2294, 0;
	and.pred  	%p2536, %p2534, %p2535;
	@%p2536 bra 	$L__BB0_1585;
	bra.uni 	$L__BB0_1583;

$L__BB0_1585:
	setp.lt.s32 	%p2542, %r5, 0;
	mov.u32 	%r2299, 0;
	setp.gt.f64 	%p2543, %fd1255, 0d3FF0000000000000;
	selp.b32 	%r2300, 2146435072, 0, %p2543;
	xor.b32  	%r2301, %r2300, 2146435072;
	selp.b32 	%r2302, %r2301, %r2300, %p2542;
	setp.eq.f32 	%p2544, %f106, 0fBF800000;
	selp.b32 	%r2303, 1072693248, %r2302, %p2544;
	mov.b64 	%fd3913, {%r2299, %r2303};
	bra.uni 	$L__BB0_1587;

$L__BB0_1583:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2295, %temp}, %fd1254;
	}
	and.b32  	%r2296, %r125, 2147483647;
	setp.ne.s32 	%p2537, %r2296, 2146435072;
	setp.ne.s32 	%p2538, %r2295, 0;
	or.pred  	%p2539, %p2537, %p2538;
	@%p2539 bra 	$L__BB0_1587;

	setp.ne.s32 	%p2540, %r7, 1071644672;
	and.pred  	%p2541, %p2540, %p83;
	selp.b32 	%r2297, %r9, %r8, %p2541;
	mov.u32 	%r2298, 0;
	mov.b64 	%fd3913, {%r2298, %r2297};

$L__BB0_1587:
	setp.eq.f32 	%p2545, %f106, 0f3F800000;
	selp.f64 	%fd2860, 0d3FF0000000000000, %fd3913, %p2545;
	add.f64 	%fd1265, %fd1253, %fd2860;
	ld.global.f32 	%f115, [%rd32];
	cvt.f64.f32 	%fd1266, %f115;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd1266;
	}
	abs.f64 	%fd1267, %fd1266;
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1267;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3916, [retval0+0];
	} // callseq 83
	setp.lt.s32 	%p2546, %r127, 0;
	and.pred  	%p84, %p2546, %p121;
	not.pred 	%p2548, %p84;
	@%p2548 bra 	$L__BB0_1589;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2304}, %fd3916;
	}
	xor.b32  	%r2305, %r2304, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2306, %temp}, %fd3916;
	}
	mov.b64 	%fd3916, {%r2306, %r2305};

$L__BB0_1589:
	setp.eq.f32 	%p2549, %f115, 0f00000000;
	@%p2549 bra 	$L__BB0_1593;
	bra.uni 	$L__BB0_1590;

$L__BB0_1593:
	setp.lt.s32 	%p2552, %r5, 0;
	mov.u32 	%r2307, 0;
	selp.b32 	%r2308, %r127, 0, %p121;
	or.b32  	%r2309, %r2308, 2146435072;
	selp.b32 	%r2310, %r2309, %r2308, %p2552;
	mov.b64 	%fd3916, {%r2307, %r2310};
	bra.uni 	$L__BB0_1594;

$L__BB0_1590:
	setp.gt.s32 	%p2550, %r127, -1;
	@%p2550 bra 	$L__BB0_1594;

	mov.f64 	%fd2861, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2862, %fd2861;
	setp.eq.f64 	%p2551, %fd2862, 0d4000000000000000;
	@%p2551 bra 	$L__BB0_1594;

	mov.f64 	%fd3916, 0dFFF8000000000000;

$L__BB0_1594:
	add.f64 	%fd2864, %fd1266, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2311}, %fd2864;
	}
	and.b32  	%r2312, %r2311, 2146435072;
	setp.ne.s32 	%p2554, %r2312, 2146435072;
	@%p2554 bra 	$L__BB0_1601;

	setp.gtu.f64 	%p2555, %fd1267, 0d7FF0000000000000;
	@%p2555 bra 	$L__BB0_1600;
	bra.uni 	$L__BB0_1596;

$L__BB0_1600:
	mov.f64 	%fd2866, 0d4000000000000000;
	add.rn.f64 	%fd3916, %fd1266, %fd2866;
	bra.uni 	$L__BB0_1601;

$L__BB0_1596:
	setp.eq.s32 	%p2556, %r7, 2146435072;
	mov.f64 	%fd2865, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2313, %temp}, %fd2865;
	}
	setp.eq.s32 	%p2557, %r2313, 0;
	and.pred  	%p2558, %p2556, %p2557;
	@%p2558 bra 	$L__BB0_1599;
	bra.uni 	$L__BB0_1597;

$L__BB0_1599:
	setp.lt.s32 	%p2564, %r5, 0;
	mov.u32 	%r2318, 0;
	setp.gt.f64 	%p2565, %fd1267, 0d3FF0000000000000;
	selp.b32 	%r2319, 2146435072, 0, %p2565;
	xor.b32  	%r2320, %r2319, 2146435072;
	selp.b32 	%r2321, %r2320, %r2319, %p2564;
	setp.eq.f32 	%p2566, %f115, 0fBF800000;
	selp.b32 	%r2322, 1072693248, %r2321, %p2566;
	mov.b64 	%fd3916, {%r2318, %r2322};
	bra.uni 	$L__BB0_1601;

$L__BB0_1597:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2314, %temp}, %fd1266;
	}
	and.b32  	%r2315, %r127, 2147483647;
	setp.ne.s32 	%p2559, %r2315, 2146435072;
	setp.ne.s32 	%p2560, %r2314, 0;
	or.pred  	%p2561, %p2559, %p2560;
	@%p2561 bra 	$L__BB0_1601;

	setp.ne.s32 	%p2562, %r7, 1071644672;
	and.pred  	%p2563, %p2562, %p84;
	selp.b32 	%r2316, %r9, %r8, %p2563;
	mov.u32 	%r2317, 0;
	mov.b64 	%fd3916, {%r2317, %r2316};

$L__BB0_1601:
	setp.eq.f32 	%p2567, %f115, 0f3F800000;
	selp.f64 	%fd2867, 0d3FF0000000000000, %fd3916, %p2567;
	add.f64 	%fd1277, %fd1265, %fd2867;
	abs.f64 	%fd1278, %fd1147;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1278;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3919, [retval0+0];
	} // callseq 84
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd1147;
	}
	setp.lt.s32 	%p2568, %r128, 0;
	and.pred  	%p85, %p2568, %p121;
	not.pred 	%p2570, %p85;
	@%p2570 bra 	$L__BB0_1603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2323}, %fd3919;
	}
	xor.b32  	%r2324, %r2323, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2325, %temp}, %fd3919;
	}
	mov.b64 	%fd3919, {%r2325, %r2324};

$L__BB0_1603:
	setp.eq.f32 	%p2571, %f105, 0f00000000;
	@%p2571 bra 	$L__BB0_1607;
	bra.uni 	$L__BB0_1604;

$L__BB0_1607:
	setp.lt.s32 	%p2574, %r5, 0;
	mov.u32 	%r2326, 0;
	selp.b32 	%r2327, %r128, 0, %p121;
	or.b32  	%r2328, %r2327, 2146435072;
	selp.b32 	%r2329, %r2328, %r2327, %p2574;
	mov.b64 	%fd3919, {%r2326, %r2329};
	bra.uni 	$L__BB0_1608;

$L__BB0_1604:
	setp.gt.s32 	%p2572, %r128, -1;
	@%p2572 bra 	$L__BB0_1608;

	mov.f64 	%fd2868, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2869, %fd2868;
	setp.eq.f64 	%p2573, %fd2869, 0d4000000000000000;
	@%p2573 bra 	$L__BB0_1608;

	mov.f64 	%fd3919, 0dFFF8000000000000;

$L__BB0_1608:
	add.f64 	%fd2871, %fd1147, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2330}, %fd2871;
	}
	and.b32  	%r2331, %r2330, 2146435072;
	setp.ne.s32 	%p2576, %r2331, 2146435072;
	@%p2576 bra 	$L__BB0_1615;

	setp.gtu.f64 	%p2577, %fd1278, 0d7FF0000000000000;
	@%p2577 bra 	$L__BB0_1614;
	bra.uni 	$L__BB0_1610;

$L__BB0_1614:
	mov.f64 	%fd2873, 0d4000000000000000;
	add.rn.f64 	%fd3919, %fd1147, %fd2873;
	bra.uni 	$L__BB0_1615;

$L__BB0_1610:
	setp.eq.s32 	%p2578, %r7, 2146435072;
	mov.f64 	%fd2872, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2332, %temp}, %fd2872;
	}
	setp.eq.s32 	%p2579, %r2332, 0;
	and.pred  	%p2580, %p2578, %p2579;
	@%p2580 bra 	$L__BB0_1613;
	bra.uni 	$L__BB0_1611;

$L__BB0_1613:
	setp.lt.s32 	%p2586, %r5, 0;
	mov.u32 	%r2337, 0;
	setp.gt.f64 	%p2587, %fd1278, 0d3FF0000000000000;
	selp.b32 	%r2338, 2146435072, 0, %p2587;
	xor.b32  	%r2339, %r2338, 2146435072;
	selp.b32 	%r2340, %r2339, %r2338, %p2586;
	setp.eq.f32 	%p2588, %f105, 0fBF800000;
	selp.b32 	%r2341, 1072693248, %r2340, %p2588;
	mov.b64 	%fd3919, {%r2337, %r2341};
	bra.uni 	$L__BB0_1615;

$L__BB0_1611:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2333, %temp}, %fd1147;
	}
	and.b32  	%r2334, %r128, 2147483647;
	setp.ne.s32 	%p2581, %r2334, 2146435072;
	setp.ne.s32 	%p2582, %r2333, 0;
	or.pred  	%p2583, %p2581, %p2582;
	@%p2583 bra 	$L__BB0_1615;

	setp.ne.s32 	%p2584, %r7, 1071644672;
	and.pred  	%p2585, %p2584, %p85;
	selp.b32 	%r2335, %r9, %r8, %p2585;
	mov.u32 	%r2336, 0;
	mov.b64 	%fd3919, {%r2336, %r2335};

$L__BB0_1615:
	setp.eq.f32 	%p2589, %f105, 0f3F800000;
	selp.f64 	%fd1288, 0d3FF0000000000000, %fd3919, %p2589;
	abs.f64 	%fd1289, %fd1148;
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1289;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3928, [retval0+0];
	} // callseq 85
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd1148;
	}
	setp.lt.s32 	%p2590, %r129, 0;
	and.pred  	%p86, %p2590, %p121;
	not.pred 	%p2592, %p86;
	mov.f64 	%fd3922, %fd3928;
	@%p2592 bra 	$L__BB0_1617;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2342}, %fd3928;
	}
	xor.b32  	%r2343, %r2342, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2344, %temp}, %fd3928;
	}
	mov.b64 	%fd3922, {%r2344, %r2343};

$L__BB0_1617:
	setp.eq.f32 	%p2593, %f103, 0f00000000;
	@%p2593 bra 	$L__BB0_1621;
	bra.uni 	$L__BB0_1618;

$L__BB0_1621:
	setp.lt.s32 	%p2596, %r5, 0;
	mov.u32 	%r2345, 0;
	selp.b32 	%r2346, %r129, 0, %p121;
	or.b32  	%r2347, %r2346, 2146435072;
	selp.b32 	%r2348, %r2347, %r2346, %p2596;
	mov.b64 	%fd3922, {%r2345, %r2348};
	bra.uni 	$L__BB0_1622;

$L__BB0_1618:
	setp.gt.s32 	%p2594, %r129, -1;
	@%p2594 bra 	$L__BB0_1622;

	mov.f64 	%fd2874, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2875, %fd2874;
	setp.eq.f64 	%p2595, %fd2875, 0d4000000000000000;
	@%p2595 bra 	$L__BB0_1622;

	mov.f64 	%fd3922, 0dFFF8000000000000;

$L__BB0_1622:
	add.f64 	%fd2877, %fd1148, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2349}, %fd2877;
	}
	and.b32  	%r130, %r2349, 2146435072;
	setp.ne.s32 	%p2598, %r130, 2146435072;
	@%p2598 bra 	$L__BB0_1629;

	setp.gtu.f64 	%p2599, %fd1289, 0d7FF0000000000000;
	@%p2599 bra 	$L__BB0_1628;
	bra.uni 	$L__BB0_1624;

$L__BB0_1628:
	mov.f64 	%fd2879, 0d4000000000000000;
	add.rn.f64 	%fd3922, %fd1148, %fd2879;
	bra.uni 	$L__BB0_1629;

$L__BB0_1624:
	setp.eq.s32 	%p2600, %r7, 2146435072;
	mov.f64 	%fd2878, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2350, %temp}, %fd2878;
	}
	setp.eq.s32 	%p2601, %r2350, 0;
	and.pred  	%p2602, %p2600, %p2601;
	@%p2602 bra 	$L__BB0_1627;
	bra.uni 	$L__BB0_1625;

$L__BB0_1627:
	setp.lt.s32 	%p2608, %r5, 0;
	mov.u32 	%r2355, 0;
	setp.gt.f64 	%p2609, %fd1289, 0d3FF0000000000000;
	selp.b32 	%r2356, 2146435072, 0, %p2609;
	xor.b32  	%r2357, %r2356, 2146435072;
	selp.b32 	%r2358, %r2357, %r2356, %p2608;
	setp.eq.f32 	%p2610, %f103, 0fBF800000;
	selp.b32 	%r2359, 1072693248, %r2358, %p2610;
	mov.b64 	%fd3922, {%r2355, %r2359};
	bra.uni 	$L__BB0_1629;

$L__BB0_1625:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2351, %temp}, %fd1148;
	}
	and.b32  	%r2352, %r129, 2147483647;
	setp.ne.s32 	%p2603, %r2352, 2146435072;
	setp.ne.s32 	%p2604, %r2351, 0;
	or.pred  	%p2605, %p2603, %p2604;
	@%p2605 bra 	$L__BB0_1629;

	setp.ne.s32 	%p2606, %r7, 1071644672;
	and.pred  	%p2607, %p2606, %p86;
	selp.b32 	%r2353, %r9, %r8, %p2607;
	mov.u32 	%r2354, 0;
	mov.b64 	%fd3922, {%r2354, %r2353};

$L__BB0_1629:
	setp.eq.f32 	%p2611, %f103, 0f3F800000;
	selp.f64 	%fd2880, 0d3FF0000000000000, %fd3922, %p2611;
	add.f64 	%fd1299, %fd1288, %fd2880;
	ld.global.f32 	%f116, [%rd29];
	cvt.f64.f32 	%fd1300, %f116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd1300;
	}
	abs.f64 	%fd1301, %fd1300;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1301;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3925, [retval0+0];
	} // callseq 86
	setp.lt.s32 	%p2612, %r131, 0;
	and.pred  	%p87, %p2612, %p121;
	not.pred 	%p2614, %p87;
	@%p2614 bra 	$L__BB0_1631;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2360}, %fd3925;
	}
	xor.b32  	%r2361, %r2360, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2362, %temp}, %fd3925;
	}
	mov.b64 	%fd3925, {%r2362, %r2361};

$L__BB0_1631:
	setp.eq.f32 	%p2615, %f116, 0f00000000;
	@%p2615 bra 	$L__BB0_1635;
	bra.uni 	$L__BB0_1632;

$L__BB0_1635:
	setp.lt.s32 	%p2618, %r5, 0;
	mov.u32 	%r2363, 0;
	selp.b32 	%r2364, %r131, 0, %p121;
	or.b32  	%r2365, %r2364, 2146435072;
	selp.b32 	%r2366, %r2365, %r2364, %p2618;
	mov.b64 	%fd3925, {%r2363, %r2366};
	bra.uni 	$L__BB0_1636;

$L__BB0_1632:
	setp.gt.s32 	%p2616, %r131, -1;
	@%p2616 bra 	$L__BB0_1636;

	mov.f64 	%fd2881, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2882, %fd2881;
	setp.eq.f64 	%p2617, %fd2882, 0d4000000000000000;
	@%p2617 bra 	$L__BB0_1636;

	mov.f64 	%fd3925, 0dFFF8000000000000;

$L__BB0_1636:
	add.f64 	%fd2884, %fd1300, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2367}, %fd2884;
	}
	and.b32  	%r2368, %r2367, 2146435072;
	setp.ne.s32 	%p2620, %r2368, 2146435072;
	@%p2620 bra 	$L__BB0_1643;

	setp.gtu.f64 	%p2621, %fd1301, 0d7FF0000000000000;
	@%p2621 bra 	$L__BB0_1642;
	bra.uni 	$L__BB0_1638;

$L__BB0_1642:
	mov.f64 	%fd2886, 0d4000000000000000;
	add.rn.f64 	%fd3925, %fd1300, %fd2886;
	bra.uni 	$L__BB0_1643;

$L__BB0_1638:
	setp.eq.s32 	%p2622, %r7, 2146435072;
	mov.f64 	%fd2885, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2369, %temp}, %fd2885;
	}
	setp.eq.s32 	%p2623, %r2369, 0;
	and.pred  	%p2624, %p2622, %p2623;
	@%p2624 bra 	$L__BB0_1641;
	bra.uni 	$L__BB0_1639;

$L__BB0_1641:
	setp.lt.s32 	%p2630, %r5, 0;
	mov.u32 	%r2374, 0;
	setp.gt.f64 	%p2631, %fd1301, 0d3FF0000000000000;
	selp.b32 	%r2375, 2146435072, 0, %p2631;
	xor.b32  	%r2376, %r2375, 2146435072;
	selp.b32 	%r2377, %r2376, %r2375, %p2630;
	setp.eq.f32 	%p2632, %f116, 0fBF800000;
	selp.b32 	%r2378, 1072693248, %r2377, %p2632;
	mov.b64 	%fd3925, {%r2374, %r2378};
	bra.uni 	$L__BB0_1643;

$L__BB0_1639:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2370, %temp}, %fd1300;
	}
	and.b32  	%r2371, %r131, 2147483647;
	setp.ne.s32 	%p2625, %r2371, 2146435072;
	setp.ne.s32 	%p2626, %r2370, 0;
	or.pred  	%p2627, %p2625, %p2626;
	@%p2627 bra 	$L__BB0_1643;

	setp.ne.s32 	%p2628, %r7, 1071644672;
	and.pred  	%p2629, %p2628, %p87;
	selp.b32 	%r2372, %r9, %r8, %p2629;
	mov.u32 	%r2373, 0;
	mov.b64 	%fd3925, {%r2373, %r2372};

$L__BB0_1643:
	setp.eq.f32 	%p2633, %f116, 0f3F800000;
	selp.f64 	%fd2887, 0d3FF0000000000000, %fd3925, %p2633;
	add.f64 	%fd1311, %fd1299, %fd2887;
	@%p2592 bra 	$L__BB0_1645;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2379}, %fd3928;
	}
	xor.b32  	%r2380, %r2379, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2381, %temp}, %fd3928;
	}
	mov.b64 	%fd3928, {%r2381, %r2380};

$L__BB0_1645:
	@%p2593 bra 	$L__BB0_1649;
	bra.uni 	$L__BB0_1646;

$L__BB0_1649:
	setp.lt.s32 	%p2638, %r5, 0;
	mov.u32 	%r2382, 0;
	selp.b32 	%r2383, %r129, 0, %p121;
	or.b32  	%r2384, %r2383, 2146435072;
	selp.b32 	%r2385, %r2384, %r2383, %p2638;
	mov.b64 	%fd3928, {%r2382, %r2385};
	bra.uni 	$L__BB0_1650;

$L__BB0_1646:
	setp.gt.s32 	%p2636, %r129, -1;
	@%p2636 bra 	$L__BB0_1650;

	mov.f64 	%fd2888, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2889, %fd2888;
	setp.eq.f64 	%p2637, %fd2889, 0d4000000000000000;
	@%p2637 bra 	$L__BB0_1650;

	mov.f64 	%fd3928, 0dFFF8000000000000;

$L__BB0_1650:
	@%p2598 bra 	$L__BB0_1657;

	setp.gtu.f64 	%p2641, %fd1289, 0d7FF0000000000000;
	@%p2641 bra 	$L__BB0_1656;
	bra.uni 	$L__BB0_1652;

$L__BB0_1656:
	mov.f64 	%fd2892, 0d4000000000000000;
	add.rn.f64 	%fd3928, %fd1148, %fd2892;
	bra.uni 	$L__BB0_1657;

$L__BB0_1652:
	setp.eq.s32 	%p2642, %r7, 2146435072;
	mov.f64 	%fd2891, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2386, %temp}, %fd2891;
	}
	setp.eq.s32 	%p2643, %r2386, 0;
	and.pred  	%p2644, %p2642, %p2643;
	@%p2644 bra 	$L__BB0_1655;
	bra.uni 	$L__BB0_1653;

$L__BB0_1655:
	setp.lt.s32 	%p2650, %r5, 0;
	mov.u32 	%r2391, 0;
	setp.gt.f64 	%p2651, %fd1289, 0d3FF0000000000000;
	selp.b32 	%r2392, 2146435072, 0, %p2651;
	xor.b32  	%r2393, %r2392, 2146435072;
	selp.b32 	%r2394, %r2393, %r2392, %p2650;
	setp.eq.f32 	%p2652, %f103, 0fBF800000;
	selp.b32 	%r2395, 1072693248, %r2394, %p2652;
	mov.b64 	%fd3928, {%r2391, %r2395};
	bra.uni 	$L__BB0_1657;

$L__BB0_1653:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2387, %temp}, %fd1148;
	}
	and.b32  	%r2388, %r129, 2147483647;
	setp.ne.s32 	%p2645, %r2388, 2146435072;
	setp.ne.s32 	%p2646, %r2387, 0;
	or.pred  	%p2647, %p2645, %p2646;
	@%p2647 bra 	$L__BB0_1657;

	setp.ne.s32 	%p2648, %r7, 1071644672;
	and.pred  	%p2649, %p2648, %p86;
	selp.b32 	%r2389, %r9, %r8, %p2649;
	mov.u32 	%r2390, 0;
	mov.b64 	%fd3928, {%r2390, %r2389};

$L__BB0_1657:
	selp.f64 	%fd2893, 0d3FF0000000000000, %fd3928, %p2611;
	mul.f64 	%fd1320, %fd1146, %fd2893;
	mul.f64 	%fd1321, %fd1146, %fd1311;
	@%p2526 bra 	$L__BB0_1659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2396}, %fd3931;
	}
	xor.b32  	%r2397, %r2396, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2398, %temp}, %fd3931;
	}
	mov.b64 	%fd3931, {%r2398, %r2397};

$L__BB0_1659:
	@%p2527 bra 	$L__BB0_1663;
	bra.uni 	$L__BB0_1660;

$L__BB0_1663:
	setp.lt.s32 	%p2658, %r5, 0;
	mov.u32 	%r2399, 0;
	selp.b32 	%r2400, %r125, 0, %p121;
	or.b32  	%r2401, %r2400, 2146435072;
	selp.b32 	%r2402, %r2401, %r2400, %p2658;
	mov.b64 	%fd3931, {%r2399, %r2402};
	bra.uni 	$L__BB0_1664;

$L__BB0_1660:
	setp.gt.s32 	%p2656, %r125, -1;
	@%p2656 bra 	$L__BB0_1664;

	mov.f64 	%fd2894, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2895, %fd2894;
	setp.eq.f64 	%p2657, %fd2895, 0d4000000000000000;
	@%p2657 bra 	$L__BB0_1664;

	mov.f64 	%fd3931, 0dFFF8000000000000;

$L__BB0_1664:
	@%p2532 bra 	$L__BB0_1671;

	setp.gtu.f64 	%p2661, %fd1255, 0d7FF0000000000000;
	@%p2661 bra 	$L__BB0_1670;
	bra.uni 	$L__BB0_1666;

$L__BB0_1670:
	mov.f64 	%fd2898, 0d4000000000000000;
	add.rn.f64 	%fd3931, %fd1254, %fd2898;
	bra.uni 	$L__BB0_1671;

$L__BB0_1666:
	setp.eq.s32 	%p2662, %r7, 2146435072;
	mov.f64 	%fd2897, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2403, %temp}, %fd2897;
	}
	setp.eq.s32 	%p2663, %r2403, 0;
	and.pred  	%p2664, %p2662, %p2663;
	@%p2664 bra 	$L__BB0_1669;
	bra.uni 	$L__BB0_1667;

$L__BB0_1669:
	setp.lt.s32 	%p2670, %r5, 0;
	mov.u32 	%r2408, 0;
	setp.gt.f64 	%p2671, %fd1255, 0d3FF0000000000000;
	selp.b32 	%r2409, 2146435072, 0, %p2671;
	xor.b32  	%r2410, %r2409, 2146435072;
	selp.b32 	%r2411, %r2410, %r2409, %p2670;
	setp.eq.f32 	%p2672, %f106, 0fBF800000;
	selp.b32 	%r2412, 1072693248, %r2411, %p2672;
	mov.b64 	%fd3931, {%r2408, %r2412};
	bra.uni 	$L__BB0_1671;

$L__BB0_1667:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2404, %temp}, %fd1254;
	}
	and.b32  	%r2405, %r125, 2147483647;
	setp.ne.s32 	%p2665, %r2405, 2146435072;
	setp.ne.s32 	%p2666, %r2404, 0;
	or.pred  	%p2667, %p2665, %p2666;
	@%p2667 bra 	$L__BB0_1671;

	setp.ne.s32 	%p2668, %r7, 1071644672;
	and.pred  	%p2669, %p2668, %p83;
	selp.b32 	%r2406, %r9, %r8, %p2669;
	mov.u32 	%r2407, 0;
	mov.b64 	%fd3931, {%r2407, %r2406};

$L__BB0_1671:
	ld.param.u64 	%rd273, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_18];
	cvta.to.global.u64 	%rd272, %rd273;
	ld.param.u64 	%rd271, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_21];
	cvta.to.global.u64 	%rd270, %rd271;
	ld.param.u64 	%rd269, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_10];
	cvta.to.global.u64 	%rd268, %rd269;
	selp.f64 	%fd2899, 0d3FF0000000000000, %fd3931, %p2545;
	sub.f64 	%fd2900, %fd1320, %fd2899;
	ld.global.f32 	%f574, [%rd35];
	cvt.rn.f32.f64 	%f575, %fd1321;
	sub.f32 	%f576, %f574, %f575;
	cvt.f64.f32 	%fd2901, %f576;
	cvt.rn.f32.f64 	%f577, %fd1277;
	cvt.f64.f32 	%fd2902, %f577;
	mul.f64 	%fd2903, %fd2902, 0d3FE0000000000000;
	sub.f64 	%fd2904, %fd2901, %fd2903;
	mul.f64 	%fd2905, %fd2904, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f578, %fd2905;
	cvt.f64.f32 	%fd2906, %f578;
	add.f64 	%fd2907, %fd2900, %fd2906;
	add.f64 	%fd2908, %fd2903, %fd2907;
	cvt.rn.f32.f64 	%f579, %fd2908;
	cvt.rn.f32.f64 	%f580, %fd1241;
	sub.f32 	%f581, %f580, %f579;
	cvt.f64.f32 	%fd2909, %f581;
	mul.f64 	%fd2910, %fd2, %fd2909;
	sub.f64 	%fd2911, %fd1149, %fd2910;
	ld.global.f32 	%f582, [%rd60];
	cvt.f64.f32 	%fd2912, %f582;
	rcp.rn.f64 	%fd2913, %fd2912;
	add.s64 	%rd64, %rd272, %rd169;
	ld.global.f32 	%f583, [%rd64];
	cvt.f64.f32 	%fd2914, %f583;
	mul.f64 	%fd2915, %fd2913, %fd2914;
	ld.global.f32 	%f584, [%rd42];
	cvt.f64.f32 	%fd2916, %f584;
	mul.f64 	%fd2917, %fd2915, %fd2916;
	ld.global.f32 	%f585, [%rd62];
	add.s64 	%rd65, %rd270, %rd169;
	ld.global.f32 	%f586, [%rd65];
	mul.f32 	%f587, %f586, %f585;
	cvt.f64.f32 	%fd2918, %f587;
	sub.f64 	%fd2919, %fd2917, %fd2918;
	cvt.rn.f32.f64 	%f588, %fd2919;
	cvt.f64.f32 	%fd2920, %f588;
	mul.f64 	%fd2921, %fd3, %fd2920;
	sub.f64 	%fd2922, %fd2911, %fd2921;
	cvt.rn.f32.f64 	%f589, %fd2922;
	add.s64 	%rd184, %rd268, %rd170;
	ld.global.f32 	%f590, [%rd184];
	cvt.f64.f32 	%fd2923, %f590;
	cvt.f64.f32 	%fd2924, %f104;
	add.f64 	%fd2925, %fd2924, %fd2924;
	sub.f64 	%fd2926, %fd2923, %fd2925;
	add.s64 	%rd186, %rd268, %rd172;
	ld.global.f32 	%f591, [%rd186];
	cvt.f64.f32 	%fd2927, %f591;
	add.f64 	%fd2928, %fd2926, %fd2927;
	ld.global.f32 	%f592, [%rd6+4];
	cvt.f64.f32 	%fd2929, %f592;
	sub.f64 	%fd2930, %fd2929, %fd2925;
	ld.global.f32 	%f593, [%rd6+-4];
	cvt.f64.f32 	%fd2931, %f593;
	add.f64 	%fd2932, %fd2930, %fd2931;
	mul.f64 	%fd2933, %fd956, %fd2932;
	fma.rn.f64 	%fd2934, %fd945, %fd2928, %fd2933;
	add.s64 	%rd188, %rd268, %rd174;
	ld.global.f32 	%f594, [%rd188];
	cvt.f64.f32 	%fd2935, %f594;
	sub.f64 	%fd2936, %fd2935, %fd2925;
	add.s64 	%rd190, %rd268, %rd176;
	ld.global.f32 	%f595, [%rd190];
	cvt.f64.f32 	%fd2937, %f595;
	add.f64 	%fd2938, %fd2936, %fd2937;
	fma.rn.f64 	%fd2939, %fd966, %fd2938, %fd2934;
	mul.f64 	%fd2940, %fd2939, %fd967;
	cvt.rn.f32.f64 	%f596, %fd2940;
	add.f32 	%f597, %f589, %f596;
	add.s64 	%rd193, %rd191, %rd101;
	st.global.f32 	[%rd193], %f597;
	ld.global.f32 	%f598, [%rd29];
	ld.global.f32 	%f117, [%rd7];
	add.f32 	%f599, %f117, %f598;
	cvt.f64.f32 	%fd2941, %f599;
	mul.f64 	%fd2942, %fd2941, 0d3FE0000000000000;
	ld.global.f32 	%f600, [%rd55];
	cvt.f64.f32 	%fd2943, %f600;
	rcp.rn.f64 	%fd2944, %fd2943;
	ld.global.f32 	%f601, [%rd38];
	cvt.f64.f32 	%fd2945, %f601;
	mul.f64 	%fd2946, %fd2944, %fd2945;
	ld.global.f32 	%f602, [%rd58];
	cvt.f64.f32 	%fd2947, %f602;
	mul.f64 	%fd2948, %fd2946, %fd2947;
	ld.global.f32 	%f603, [%rd53];
	ld.global.f32 	%f604, [%rd49];
	mul.f32 	%f605, %f604, %f603;
	cvt.f64.f32 	%fd2949, %f605;
	sub.f64 	%fd2950, %fd2948, %fd2949;
	cvt.rn.f32.f64 	%f606, %fd2950;
	ld.global.f32 	%f607, [%rd10];
	cvt.f64.f32 	%fd2951, %f607;
	rcp.rn.f64 	%fd2952, %fd2951;
	ld.global.f32 	%f608, [%rd39];
	cvt.f64.f32 	%fd2953, %f608;
	mul.f64 	%fd2954, %fd2952, %fd2953;
	cvt.f64.f32 	%fd2955, %f598;
	mul.f64 	%fd2956, %fd2954, %fd2955;
	ld.global.f32 	%f609, [%rd32];
	ld.global.f32 	%f610, [%rd30];
	mul.f32 	%f611, %f610, %f609;
	cvt.f64.f32 	%fd2957, %f611;
	sub.f64 	%fd2958, %fd2956, %fd2957;
	cvt.rn.f32.f64 	%f612, %fd2958;
	sub.f32 	%f613, %f606, %f612;
	cvt.f64.f32 	%fd2959, %f613;
	mul.f64 	%fd2960, %fd1, %fd2959;
	sub.f64 	%fd2961, %fd2942, %fd2960;
	ld.global.f32 	%f614, [%rd10+4];
	cvt.f64.f32 	%fd2962, %f614;
	rcp.rn.f64 	%fd2963, %fd2962;
	ld.global.f32 	%f615, [%rd27+4];
	cvt.f64.f32 	%fd2964, %f615;
	mul.f64 	%fd2965, %fd2963, %fd2964;
	ld.global.f32 	%f616, [%rd29+4];
	cvt.f64.f32 	%fd2966, %f616;
	mul.f64 	%fd2967, %fd2965, %fd2966;
	ld.global.f32 	%f617, [%rd32+4];
	ld.global.f32 	%f618, [%rd31+4];
	mul.f32 	%f619, %f618, %f617;
	cvt.f64.f32 	%fd2968, %f619;
	sub.f64 	%fd2969, %fd2967, %fd2968;
	cvt.rn.f32.f64 	%f620, %fd2969;
	ld.global.f32 	%f621, [%rd27];
	cvt.f64.f32 	%fd2970, %f621;
	mul.f64 	%fd2971, %fd2952, %fd2970;
	mul.f64 	%fd2972, %fd2971, %fd2955;
	ld.global.f32 	%f622, [%rd31];
	mul.f32 	%f623, %f622, %f609;
	cvt.f64.f32 	%fd2973, %f623;
	sub.f64 	%fd2974, %fd2972, %fd2973;
	cvt.rn.f32.f64 	%f624, %fd2974;
	sub.f32 	%f625, %f620, %f624;
	cvt.f64.f32 	%fd2975, %f625;
	mul.f64 	%fd2976, %fd2, %fd2975;
	sub.f64 	%fd1330, %fd2961, %fd2976;
	ld.global.f32 	%f118, [%rd63];
	cvt.f64.f32 	%fd1331, %f118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd1331;
	}
	abs.f64 	%fd1332, %fd1331;
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1332;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3934, [retval0+0];
	} // callseq 87
	setp.lt.s32 	%p2674, %r132, 0;
	and.pred  	%p88, %p2674, %p121;
	not.pred 	%p2676, %p88;
	@%p2676 bra 	$L__BB0_1673;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2413}, %fd3934;
	}
	xor.b32  	%r2414, %r2413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2415, %temp}, %fd3934;
	}
	mov.b64 	%fd3934, {%r2415, %r2414};

$L__BB0_1673:
	setp.eq.f32 	%p2677, %f118, 0f00000000;
	@%p2677 bra 	$L__BB0_1677;
	bra.uni 	$L__BB0_1674;

$L__BB0_1677:
	setp.lt.s32 	%p2680, %r5, 0;
	mov.u32 	%r2416, 0;
	selp.b32 	%r2417, %r132, 0, %p121;
	or.b32  	%r2418, %r2417, 2146435072;
	selp.b32 	%r2419, %r2418, %r2417, %p2680;
	mov.b64 	%fd3934, {%r2416, %r2419};
	bra.uni 	$L__BB0_1678;

$L__BB0_1674:
	setp.gt.s32 	%p2678, %r132, -1;
	@%p2678 bra 	$L__BB0_1678;

	mov.f64 	%fd2977, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2978, %fd2977;
	setp.eq.f64 	%p2679, %fd2978, 0d4000000000000000;
	@%p2679 bra 	$L__BB0_1678;

	mov.f64 	%fd3934, 0dFFF8000000000000;

$L__BB0_1678:
	add.f64 	%fd2980, %fd1331, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2420}, %fd2980;
	}
	and.b32  	%r2421, %r2420, 2146435072;
	setp.ne.s32 	%p2682, %r2421, 2146435072;
	@%p2682 bra 	$L__BB0_1685;

	setp.gtu.f64 	%p2683, %fd1332, 0d7FF0000000000000;
	@%p2683 bra 	$L__BB0_1684;
	bra.uni 	$L__BB0_1680;

$L__BB0_1684:
	mov.f64 	%fd2982, 0d4000000000000000;
	add.rn.f64 	%fd3934, %fd1331, %fd2982;
	bra.uni 	$L__BB0_1685;

$L__BB0_1680:
	setp.eq.s32 	%p2684, %r7, 2146435072;
	mov.f64 	%fd2981, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2422, %temp}, %fd2981;
	}
	setp.eq.s32 	%p2685, %r2422, 0;
	and.pred  	%p2686, %p2684, %p2685;
	@%p2686 bra 	$L__BB0_1683;
	bra.uni 	$L__BB0_1681;

$L__BB0_1683:
	setp.lt.s32 	%p2692, %r5, 0;
	mov.u32 	%r2427, 0;
	setp.gt.f64 	%p2693, %fd1332, 0d3FF0000000000000;
	selp.b32 	%r2428, 2146435072, 0, %p2693;
	xor.b32  	%r2429, %r2428, 2146435072;
	selp.b32 	%r2430, %r2429, %r2428, %p2692;
	setp.eq.f32 	%p2694, %f118, 0fBF800000;
	selp.b32 	%r2431, 1072693248, %r2430, %p2694;
	mov.b64 	%fd3934, {%r2427, %r2431};
	bra.uni 	$L__BB0_1685;

$L__BB0_1681:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2423, %temp}, %fd1331;
	}
	and.b32  	%r2424, %r132, 2147483647;
	setp.ne.s32 	%p2687, %r2424, 2146435072;
	setp.ne.s32 	%p2688, %r2423, 0;
	or.pred  	%p2689, %p2687, %p2688;
	@%p2689 bra 	$L__BB0_1685;

	setp.ne.s32 	%p2690, %r7, 1071644672;
	and.pred  	%p2691, %p2690, %p88;
	selp.b32 	%r2425, %r9, %r8, %p2691;
	mov.u32 	%r2426, 0;
	mov.b64 	%fd3934, {%r2426, %r2425};

$L__BB0_1685:
	setp.eq.f32 	%p2695, %f118, 0f3F800000;
	selp.f64 	%fd1342, 0d3FF0000000000000, %fd3934, %p2695;
	ld.global.f32 	%f119, [%rd65];
	cvt.f64.f32 	%fd1343, %f119;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r133}, %fd1343;
	}
	abs.f64 	%fd1344, %fd1343;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1344;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3937, [retval0+0];
	} // callseq 88
	setp.lt.s32 	%p2696, %r133, 0;
	and.pred  	%p89, %p2696, %p121;
	not.pred 	%p2698, %p89;
	@%p2698 bra 	$L__BB0_1687;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2432}, %fd3937;
	}
	xor.b32  	%r2433, %r2432, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2434, %temp}, %fd3937;
	}
	mov.b64 	%fd3937, {%r2434, %r2433};

$L__BB0_1687:
	setp.eq.f32 	%p2699, %f119, 0f00000000;
	@%p2699 bra 	$L__BB0_1691;
	bra.uni 	$L__BB0_1688;

$L__BB0_1691:
	setp.lt.s32 	%p2702, %r5, 0;
	mov.u32 	%r2435, 0;
	selp.b32 	%r2436, %r133, 0, %p121;
	or.b32  	%r2437, %r2436, 2146435072;
	selp.b32 	%r2438, %r2437, %r2436, %p2702;
	mov.b64 	%fd3937, {%r2435, %r2438};
	bra.uni 	$L__BB0_1692;

$L__BB0_1688:
	setp.gt.s32 	%p2700, %r133, -1;
	@%p2700 bra 	$L__BB0_1692;

	mov.f64 	%fd2983, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2984, %fd2983;
	setp.eq.f64 	%p2701, %fd2984, 0d4000000000000000;
	@%p2701 bra 	$L__BB0_1692;

	mov.f64 	%fd3937, 0dFFF8000000000000;

$L__BB0_1692:
	add.f64 	%fd2986, %fd1343, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2439}, %fd2986;
	}
	and.b32  	%r2440, %r2439, 2146435072;
	setp.ne.s32 	%p2704, %r2440, 2146435072;
	@%p2704 bra 	$L__BB0_1699;

	setp.gtu.f64 	%p2705, %fd1344, 0d7FF0000000000000;
	@%p2705 bra 	$L__BB0_1698;
	bra.uni 	$L__BB0_1694;

$L__BB0_1698:
	mov.f64 	%fd2988, 0d4000000000000000;
	add.rn.f64 	%fd3937, %fd1343, %fd2988;
	bra.uni 	$L__BB0_1699;

$L__BB0_1694:
	setp.eq.s32 	%p2706, %r7, 2146435072;
	mov.f64 	%fd2987, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2441, %temp}, %fd2987;
	}
	setp.eq.s32 	%p2707, %r2441, 0;
	and.pred  	%p2708, %p2706, %p2707;
	@%p2708 bra 	$L__BB0_1697;
	bra.uni 	$L__BB0_1695;

$L__BB0_1697:
	setp.lt.s32 	%p2714, %r5, 0;
	mov.u32 	%r2446, 0;
	setp.gt.f64 	%p2715, %fd1344, 0d3FF0000000000000;
	selp.b32 	%r2447, 2146435072, 0, %p2715;
	xor.b32  	%r2448, %r2447, 2146435072;
	selp.b32 	%r2449, %r2448, %r2447, %p2714;
	setp.eq.f32 	%p2716, %f119, 0fBF800000;
	selp.b32 	%r2450, 1072693248, %r2449, %p2716;
	mov.b64 	%fd3937, {%r2446, %r2450};
	bra.uni 	$L__BB0_1699;

$L__BB0_1695:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2442, %temp}, %fd1343;
	}
	and.b32  	%r2443, %r133, 2147483647;
	setp.ne.s32 	%p2709, %r2443, 2146435072;
	setp.ne.s32 	%p2710, %r2442, 0;
	or.pred  	%p2711, %p2709, %p2710;
	@%p2711 bra 	$L__BB0_1699;

	setp.ne.s32 	%p2712, %r7, 1071644672;
	and.pred  	%p2713, %p2712, %p89;
	selp.b32 	%r2444, %r9, %r8, %p2713;
	mov.u32 	%r2445, 0;
	mov.b64 	%fd3937, {%r2445, %r2444};

$L__BB0_1699:
	setp.eq.f32 	%p2717, %f119, 0f3F800000;
	selp.f64 	%fd2989, 0d3FF0000000000000, %fd3937, %p2717;
	add.f64 	%fd1354, %fd1342, %fd2989;
	ld.global.f32 	%f120, [%rd62];
	cvt.f64.f32 	%fd1355, %f120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd1355;
	}
	abs.f64 	%fd1356, %fd1355;
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1356;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3955, [retval0+0];
	} // callseq 89
	setp.lt.s32 	%p2718, %r134, 0;
	and.pred  	%p90, %p2718, %p121;
	not.pred 	%p2720, %p90;
	mov.f64 	%fd3940, %fd3955;
	@%p2720 bra 	$L__BB0_1701;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2451}, %fd3955;
	}
	xor.b32  	%r2452, %r2451, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2453, %temp}, %fd3955;
	}
	mov.b64 	%fd3940, {%r2453, %r2452};

$L__BB0_1701:
	setp.eq.f32 	%p2721, %f120, 0f00000000;
	@%p2721 bra 	$L__BB0_1705;
	bra.uni 	$L__BB0_1702;

$L__BB0_1705:
	setp.lt.s32 	%p2724, %r5, 0;
	mov.u32 	%r2454, 0;
	selp.b32 	%r2455, %r134, 0, %p121;
	or.b32  	%r2456, %r2455, 2146435072;
	selp.b32 	%r2457, %r2456, %r2455, %p2724;
	mov.b64 	%fd3940, {%r2454, %r2457};
	bra.uni 	$L__BB0_1706;

$L__BB0_1702:
	setp.gt.s32 	%p2722, %r134, -1;
	@%p2722 bra 	$L__BB0_1706;

	mov.f64 	%fd2990, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2991, %fd2990;
	setp.eq.f64 	%p2723, %fd2991, 0d4000000000000000;
	@%p2723 bra 	$L__BB0_1706;

	mov.f64 	%fd3940, 0dFFF8000000000000;

$L__BB0_1706:
	add.f64 	%fd2993, %fd1355, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2458}, %fd2993;
	}
	and.b32  	%r135, %r2458, 2146435072;
	setp.ne.s32 	%p2726, %r135, 2146435072;
	@%p2726 bra 	$L__BB0_1713;

	setp.gtu.f64 	%p2727, %fd1356, 0d7FF0000000000000;
	@%p2727 bra 	$L__BB0_1712;
	bra.uni 	$L__BB0_1708;

$L__BB0_1712:
	mov.f64 	%fd2995, 0d4000000000000000;
	add.rn.f64 	%fd3940, %fd1355, %fd2995;
	bra.uni 	$L__BB0_1713;

$L__BB0_1708:
	setp.eq.s32 	%p2728, %r7, 2146435072;
	mov.f64 	%fd2994, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2459, %temp}, %fd2994;
	}
	setp.eq.s32 	%p2729, %r2459, 0;
	and.pred  	%p2730, %p2728, %p2729;
	@%p2730 bra 	$L__BB0_1711;
	bra.uni 	$L__BB0_1709;

$L__BB0_1711:
	setp.lt.s32 	%p2736, %r5, 0;
	mov.u32 	%r2464, 0;
	setp.gt.f64 	%p2737, %fd1356, 0d3FF0000000000000;
	selp.b32 	%r2465, 2146435072, 0, %p2737;
	xor.b32  	%r2466, %r2465, 2146435072;
	selp.b32 	%r2467, %r2466, %r2465, %p2736;
	setp.eq.f32 	%p2738, %f120, 0fBF800000;
	selp.b32 	%r2468, 1072693248, %r2467, %p2738;
	mov.b64 	%fd3940, {%r2464, %r2468};
	bra.uni 	$L__BB0_1713;

$L__BB0_1709:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2460, %temp}, %fd1355;
	}
	and.b32  	%r2461, %r134, 2147483647;
	setp.ne.s32 	%p2731, %r2461, 2146435072;
	setp.ne.s32 	%p2732, %r2460, 0;
	or.pred  	%p2733, %p2731, %p2732;
	@%p2733 bra 	$L__BB0_1713;

	setp.ne.s32 	%p2734, %r7, 1071644672;
	and.pred  	%p2735, %p2734, %p90;
	selp.b32 	%r2462, %r9, %r8, %p2735;
	mov.u32 	%r2463, 0;
	mov.b64 	%fd3940, {%r2463, %r2462};

$L__BB0_1713:
	setp.eq.f32 	%p2739, %f120, 0f3F800000;
	selp.f64 	%fd2996, 0d3FF0000000000000, %fd3940, %p2739;
	add.f64 	%fd1366, %fd1354, %fd2996;
	ld.global.f32 	%f121, [%rd60];
	ld.global.f32 	%f122, [%rd61];
	cvt.f64.f32 	%fd1367, %f122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd1367;
	}
	abs.f64 	%fd1368, %fd1367;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1368;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3943, [retval0+0];
	} // callseq 90
	setp.lt.s32 	%p2740, %r136, 0;
	and.pred  	%p91, %p2740, %p121;
	not.pred 	%p2742, %p91;
	@%p2742 bra 	$L__BB0_1715;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2469}, %fd3943;
	}
	xor.b32  	%r2470, %r2469, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2471, %temp}, %fd3943;
	}
	mov.b64 	%fd3943, {%r2471, %r2470};

$L__BB0_1715:
	setp.eq.f32 	%p2743, %f122, 0f00000000;
	@%p2743 bra 	$L__BB0_1719;
	bra.uni 	$L__BB0_1716;

$L__BB0_1719:
	setp.lt.s32 	%p2746, %r5, 0;
	mov.u32 	%r2472, 0;
	selp.b32 	%r2473, %r136, 0, %p121;
	or.b32  	%r2474, %r2473, 2146435072;
	selp.b32 	%r2475, %r2474, %r2473, %p2746;
	mov.b64 	%fd3943, {%r2472, %r2475};
	bra.uni 	$L__BB0_1720;

$L__BB0_1716:
	setp.gt.s32 	%p2744, %r136, -1;
	@%p2744 bra 	$L__BB0_1720;

	mov.f64 	%fd2997, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd2998, %fd2997;
	setp.eq.f64 	%p2745, %fd2998, 0d4000000000000000;
	@%p2745 bra 	$L__BB0_1720;

	mov.f64 	%fd3943, 0dFFF8000000000000;

$L__BB0_1720:
	add.f64 	%fd3000, %fd1367, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2476}, %fd3000;
	}
	and.b32  	%r2477, %r2476, 2146435072;
	setp.ne.s32 	%p2748, %r2477, 2146435072;
	@%p2748 bra 	$L__BB0_1727;

	setp.gtu.f64 	%p2749, %fd1368, 0d7FF0000000000000;
	@%p2749 bra 	$L__BB0_1726;
	bra.uni 	$L__BB0_1722;

$L__BB0_1726:
	mov.f64 	%fd3002, 0d4000000000000000;
	add.rn.f64 	%fd3943, %fd1367, %fd3002;
	bra.uni 	$L__BB0_1727;

$L__BB0_1722:
	setp.eq.s32 	%p2750, %r7, 2146435072;
	mov.f64 	%fd3001, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2478, %temp}, %fd3001;
	}
	setp.eq.s32 	%p2751, %r2478, 0;
	and.pred  	%p2752, %p2750, %p2751;
	@%p2752 bra 	$L__BB0_1725;
	bra.uni 	$L__BB0_1723;

$L__BB0_1725:
	setp.lt.s32 	%p2758, %r5, 0;
	mov.u32 	%r2483, 0;
	setp.gt.f64 	%p2759, %fd1368, 0d3FF0000000000000;
	selp.b32 	%r2484, 2146435072, 0, %p2759;
	xor.b32  	%r2485, %r2484, 2146435072;
	selp.b32 	%r2486, %r2485, %r2484, %p2758;
	setp.eq.f32 	%p2760, %f122, 0fBF800000;
	selp.b32 	%r2487, 1072693248, %r2486, %p2760;
	mov.b64 	%fd3943, {%r2483, %r2487};
	bra.uni 	$L__BB0_1727;

$L__BB0_1723:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2479, %temp}, %fd1367;
	}
	and.b32  	%r2480, %r136, 2147483647;
	setp.ne.s32 	%p2753, %r2480, 2146435072;
	setp.ne.s32 	%p2754, %r2479, 0;
	or.pred  	%p2755, %p2753, %p2754;
	@%p2755 bra 	$L__BB0_1727;

	setp.ne.s32 	%p2756, %r7, 1071644672;
	and.pred  	%p2757, %p2756, %p91;
	selp.b32 	%r2481, %r9, %r8, %p2757;
	mov.u32 	%r2482, 0;
	mov.b64 	%fd3943, {%r2482, %r2481};

$L__BB0_1727:
	cvt.f64.f32 	%fd3003, %f121;
	rcp.rn.f64 	%fd1378, %fd3003;
	setp.eq.f32 	%p2761, %f122, 0f3F800000;
	selp.f64 	%fd1379, 0d3FF0000000000000, %fd3943, %p2761;
	ld.global.f32 	%f123, [%rd64];
	cvt.f64.f32 	%fd1380, %f123;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd1380;
	}
	abs.f64 	%fd1381, %fd1380;
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1381;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3946, [retval0+0];
	} // callseq 91
	setp.lt.s32 	%p2762, %r137, 0;
	and.pred  	%p92, %p2762, %p121;
	not.pred 	%p2764, %p92;
	@%p2764 bra 	$L__BB0_1729;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2488}, %fd3946;
	}
	xor.b32  	%r2489, %r2488, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2490, %temp}, %fd3946;
	}
	mov.b64 	%fd3946, {%r2490, %r2489};

$L__BB0_1729:
	setp.eq.f32 	%p2765, %f123, 0f00000000;
	@%p2765 bra 	$L__BB0_1733;
	bra.uni 	$L__BB0_1730;

$L__BB0_1733:
	setp.lt.s32 	%p2768, %r5, 0;
	mov.u32 	%r2491, 0;
	selp.b32 	%r2492, %r137, 0, %p121;
	or.b32  	%r2493, %r2492, 2146435072;
	selp.b32 	%r2494, %r2493, %r2492, %p2768;
	mov.b64 	%fd3946, {%r2491, %r2494};
	bra.uni 	$L__BB0_1734;

$L__BB0_1730:
	setp.gt.s32 	%p2766, %r137, -1;
	@%p2766 bra 	$L__BB0_1734;

	mov.f64 	%fd3004, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3005, %fd3004;
	setp.eq.f64 	%p2767, %fd3005, 0d4000000000000000;
	@%p2767 bra 	$L__BB0_1734;

	mov.f64 	%fd3946, 0dFFF8000000000000;

$L__BB0_1734:
	add.f64 	%fd3007, %fd1380, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2495}, %fd3007;
	}
	and.b32  	%r2496, %r2495, 2146435072;
	setp.ne.s32 	%p2770, %r2496, 2146435072;
	@%p2770 bra 	$L__BB0_1741;

	setp.gtu.f64 	%p2771, %fd1381, 0d7FF0000000000000;
	@%p2771 bra 	$L__BB0_1740;
	bra.uni 	$L__BB0_1736;

$L__BB0_1740:
	mov.f64 	%fd3009, 0d4000000000000000;
	add.rn.f64 	%fd3946, %fd1380, %fd3009;
	bra.uni 	$L__BB0_1741;

$L__BB0_1736:
	setp.eq.s32 	%p2772, %r7, 2146435072;
	mov.f64 	%fd3008, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2497, %temp}, %fd3008;
	}
	setp.eq.s32 	%p2773, %r2497, 0;
	and.pred  	%p2774, %p2772, %p2773;
	@%p2774 bra 	$L__BB0_1739;
	bra.uni 	$L__BB0_1737;

$L__BB0_1739:
	setp.lt.s32 	%p2780, %r5, 0;
	mov.u32 	%r2502, 0;
	setp.gt.f64 	%p2781, %fd1381, 0d3FF0000000000000;
	selp.b32 	%r2503, 2146435072, 0, %p2781;
	xor.b32  	%r2504, %r2503, 2146435072;
	selp.b32 	%r2505, %r2504, %r2503, %p2780;
	setp.eq.f32 	%p2782, %f123, 0fBF800000;
	selp.b32 	%r2506, 1072693248, %r2505, %p2782;
	mov.b64 	%fd3946, {%r2502, %r2506};
	bra.uni 	$L__BB0_1741;

$L__BB0_1737:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2498, %temp}, %fd1380;
	}
	and.b32  	%r2499, %r137, 2147483647;
	setp.ne.s32 	%p2775, %r2499, 2146435072;
	setp.ne.s32 	%p2776, %r2498, 0;
	or.pred  	%p2777, %p2775, %p2776;
	@%p2777 bra 	$L__BB0_1741;

	setp.ne.s32 	%p2778, %r7, 1071644672;
	and.pred  	%p2779, %p2778, %p92;
	selp.b32 	%r2500, %r9, %r8, %p2779;
	mov.u32 	%r2501, 0;
	mov.b64 	%fd3946, {%r2501, %r2500};

$L__BB0_1741:
	setp.eq.f32 	%p2783, %f123, 0f3F800000;
	selp.f64 	%fd3010, 0d3FF0000000000000, %fd3946, %p2783;
	add.f64 	%fd1391, %fd1379, %fd3010;
	ld.global.f32 	%f124, [%rd42];
	cvt.f64.f32 	%fd1392, %f124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd1392;
	}
	abs.f64 	%fd1393, %fd1392;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1393;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3952, [retval0+0];
	} // callseq 92
	setp.lt.s32 	%p2784, %r138, 0;
	and.pred  	%p93, %p2784, %p121;
	not.pred 	%p2786, %p93;
	mov.f64 	%fd3949, %fd3952;
	@%p2786 bra 	$L__BB0_1743;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2507}, %fd3952;
	}
	xor.b32  	%r2508, %r2507, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2509, %temp}, %fd3952;
	}
	mov.b64 	%fd3949, {%r2509, %r2508};

$L__BB0_1743:
	setp.eq.f32 	%p2787, %f124, 0f00000000;
	@%p2787 bra 	$L__BB0_1747;
	bra.uni 	$L__BB0_1744;

$L__BB0_1747:
	setp.lt.s32 	%p2790, %r5, 0;
	mov.u32 	%r2510, 0;
	selp.b32 	%r2511, %r138, 0, %p121;
	or.b32  	%r2512, %r2511, 2146435072;
	selp.b32 	%r2513, %r2512, %r2511, %p2790;
	mov.b64 	%fd3949, {%r2510, %r2513};
	bra.uni 	$L__BB0_1748;

$L__BB0_1744:
	setp.gt.s32 	%p2788, %r138, -1;
	@%p2788 bra 	$L__BB0_1748;

	mov.f64 	%fd3011, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3012, %fd3011;
	setp.eq.f64 	%p2789, %fd3012, 0d4000000000000000;
	@%p2789 bra 	$L__BB0_1748;

	mov.f64 	%fd3949, 0dFFF8000000000000;

$L__BB0_1748:
	add.f64 	%fd3014, %fd1392, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2514}, %fd3014;
	}
	and.b32  	%r139, %r2514, 2146435072;
	setp.ne.s32 	%p2792, %r139, 2146435072;
	@%p2792 bra 	$L__BB0_1755;

	setp.gtu.f64 	%p2793, %fd1393, 0d7FF0000000000000;
	@%p2793 bra 	$L__BB0_1754;
	bra.uni 	$L__BB0_1750;

$L__BB0_1754:
	mov.f64 	%fd3016, 0d4000000000000000;
	add.rn.f64 	%fd3949, %fd1392, %fd3016;
	bra.uni 	$L__BB0_1755;

$L__BB0_1750:
	setp.eq.s32 	%p2794, %r7, 2146435072;
	mov.f64 	%fd3015, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2515, %temp}, %fd3015;
	}
	setp.eq.s32 	%p2795, %r2515, 0;
	and.pred  	%p2796, %p2794, %p2795;
	@%p2796 bra 	$L__BB0_1753;
	bra.uni 	$L__BB0_1751;

$L__BB0_1753:
	setp.lt.s32 	%p2802, %r5, 0;
	mov.u32 	%r2520, 0;
	setp.gt.f64 	%p2803, %fd1393, 0d3FF0000000000000;
	selp.b32 	%r2521, 2146435072, 0, %p2803;
	xor.b32  	%r2522, %r2521, 2146435072;
	selp.b32 	%r2523, %r2522, %r2521, %p2802;
	setp.eq.f32 	%p2804, %f124, 0fBF800000;
	selp.b32 	%r2524, 1072693248, %r2523, %p2804;
	mov.b64 	%fd3949, {%r2520, %r2524};
	bra.uni 	$L__BB0_1755;

$L__BB0_1751:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2516, %temp}, %fd1392;
	}
	and.b32  	%r2517, %r138, 2147483647;
	setp.ne.s32 	%p2797, %r2517, 2146435072;
	setp.ne.s32 	%p2798, %r2516, 0;
	or.pred  	%p2799, %p2797, %p2798;
	@%p2799 bra 	$L__BB0_1755;

	setp.ne.s32 	%p2800, %r7, 1071644672;
	and.pred  	%p2801, %p2800, %p93;
	selp.b32 	%r2518, %r9, %r8, %p2801;
	mov.u32 	%r2519, 0;
	mov.b64 	%fd3949, {%r2519, %r2518};

$L__BB0_1755:
	setp.eq.f32 	%p2805, %f124, 0f3F800000;
	selp.f64 	%fd3017, 0d3FF0000000000000, %fd3949, %p2805;
	add.f64 	%fd1403, %fd1391, %fd3017;
	@%p2786 bra 	$L__BB0_1757;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2525}, %fd3952;
	}
	xor.b32  	%r2526, %r2525, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2527, %temp}, %fd3952;
	}
	mov.b64 	%fd3952, {%r2527, %r2526};

$L__BB0_1757:
	@%p2787 bra 	$L__BB0_1761;
	bra.uni 	$L__BB0_1758;

$L__BB0_1761:
	setp.lt.s32 	%p2810, %r5, 0;
	mov.u32 	%r2528, 0;
	selp.b32 	%r2529, %r138, 0, %p121;
	or.b32  	%r2530, %r2529, 2146435072;
	selp.b32 	%r2531, %r2530, %r2529, %p2810;
	mov.b64 	%fd3952, {%r2528, %r2531};
	bra.uni 	$L__BB0_1762;

$L__BB0_1758:
	setp.gt.s32 	%p2808, %r138, -1;
	@%p2808 bra 	$L__BB0_1762;

	mov.f64 	%fd3018, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3019, %fd3018;
	setp.eq.f64 	%p2809, %fd3019, 0d4000000000000000;
	@%p2809 bra 	$L__BB0_1762;

	mov.f64 	%fd3952, 0dFFF8000000000000;

$L__BB0_1762:
	@%p2792 bra 	$L__BB0_1769;

	setp.gtu.f64 	%p2813, %fd1393, 0d7FF0000000000000;
	@%p2813 bra 	$L__BB0_1768;
	bra.uni 	$L__BB0_1764;

$L__BB0_1768:
	mov.f64 	%fd3022, 0d4000000000000000;
	add.rn.f64 	%fd3952, %fd1392, %fd3022;
	bra.uni 	$L__BB0_1769;

$L__BB0_1764:
	setp.eq.s32 	%p2814, %r7, 2146435072;
	mov.f64 	%fd3021, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2532, %temp}, %fd3021;
	}
	setp.eq.s32 	%p2815, %r2532, 0;
	and.pred  	%p2816, %p2814, %p2815;
	@%p2816 bra 	$L__BB0_1767;
	bra.uni 	$L__BB0_1765;

$L__BB0_1767:
	setp.lt.s32 	%p2822, %r5, 0;
	mov.u32 	%r2537, 0;
	setp.gt.f64 	%p2823, %fd1393, 0d3FF0000000000000;
	selp.b32 	%r2538, 2146435072, 0, %p2823;
	xor.b32  	%r2539, %r2538, 2146435072;
	selp.b32 	%r2540, %r2539, %r2538, %p2822;
	setp.eq.f32 	%p2824, %f124, 0fBF800000;
	selp.b32 	%r2541, 1072693248, %r2540, %p2824;
	mov.b64 	%fd3952, {%r2537, %r2541};
	bra.uni 	$L__BB0_1769;

$L__BB0_1765:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2533, %temp}, %fd1392;
	}
	and.b32  	%r2534, %r138, 2147483647;
	setp.ne.s32 	%p2817, %r2534, 2146435072;
	setp.ne.s32 	%p2818, %r2533, 0;
	or.pred  	%p2819, %p2817, %p2818;
	@%p2819 bra 	$L__BB0_1769;

	setp.ne.s32 	%p2820, %r7, 1071644672;
	and.pred  	%p2821, %p2820, %p93;
	selp.b32 	%r2535, %r9, %r8, %p2821;
	mov.u32 	%r2536, 0;
	mov.b64 	%fd3952, {%r2536, %r2535};

$L__BB0_1769:
	selp.f64 	%fd3023, 0d3FF0000000000000, %fd3952, %p2805;
	mul.f64 	%fd1412, %fd1378, %fd3023;
	mul.f64 	%fd1413, %fd1378, %fd1403;
	@%p2720 bra 	$L__BB0_1771;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2542}, %fd3955;
	}
	xor.b32  	%r2543, %r2542, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2544, %temp}, %fd3955;
	}
	mov.b64 	%fd3955, {%r2544, %r2543};

$L__BB0_1771:
	@%p2721 bra 	$L__BB0_1775;
	bra.uni 	$L__BB0_1772;

$L__BB0_1775:
	setp.lt.s32 	%p2830, %r5, 0;
	mov.u32 	%r2545, 0;
	selp.b32 	%r2546, %r134, 0, %p121;
	or.b32  	%r2547, %r2546, 2146435072;
	selp.b32 	%r2548, %r2547, %r2546, %p2830;
	mov.b64 	%fd3955, {%r2545, %r2548};
	bra.uni 	$L__BB0_1776;

$L__BB0_1772:
	setp.gt.s32 	%p2828, %r134, -1;
	@%p2828 bra 	$L__BB0_1776;

	mov.f64 	%fd3024, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3025, %fd3024;
	setp.eq.f64 	%p2829, %fd3025, 0d4000000000000000;
	@%p2829 bra 	$L__BB0_1776;

	mov.f64 	%fd3955, 0dFFF8000000000000;

$L__BB0_1776:
	@%p2726 bra 	$L__BB0_1783;

	setp.gtu.f64 	%p2833, %fd1356, 0d7FF0000000000000;
	@%p2833 bra 	$L__BB0_1782;
	bra.uni 	$L__BB0_1778;

$L__BB0_1782:
	mov.f64 	%fd3028, 0d4000000000000000;
	add.rn.f64 	%fd3955, %fd1355, %fd3028;
	bra.uni 	$L__BB0_1783;

$L__BB0_1778:
	setp.eq.s32 	%p2834, %r7, 2146435072;
	mov.f64 	%fd3027, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2549, %temp}, %fd3027;
	}
	setp.eq.s32 	%p2835, %r2549, 0;
	and.pred  	%p2836, %p2834, %p2835;
	@%p2836 bra 	$L__BB0_1781;
	bra.uni 	$L__BB0_1779;

$L__BB0_1781:
	setp.lt.s32 	%p2842, %r5, 0;
	mov.u32 	%r2554, 0;
	setp.gt.f64 	%p2843, %fd1356, 0d3FF0000000000000;
	selp.b32 	%r2555, 2146435072, 0, %p2843;
	xor.b32  	%r2556, %r2555, 2146435072;
	selp.b32 	%r2557, %r2556, %r2555, %p2842;
	setp.eq.f32 	%p2844, %f120, 0fBF800000;
	selp.b32 	%r2558, 1072693248, %r2557, %p2844;
	mov.b64 	%fd3955, {%r2554, %r2558};
	bra.uni 	$L__BB0_1783;

$L__BB0_1779:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2550, %temp}, %fd1355;
	}
	and.b32  	%r2551, %r134, 2147483647;
	setp.ne.s32 	%p2837, %r2551, 2146435072;
	setp.ne.s32 	%p2838, %r2550, 0;
	or.pred  	%p2839, %p2837, %p2838;
	@%p2839 bra 	$L__BB0_1783;

	setp.ne.s32 	%p2840, %r7, 1071644672;
	and.pred  	%p2841, %p2840, %p90;
	selp.b32 	%r2552, %r9, %r8, %p2841;
	mov.u32 	%r2553, 0;
	mov.b64 	%fd3955, {%r2553, %r2552};

$L__BB0_1783:
	ld.param.u64 	%rd281, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_11];
	cvta.to.global.u64 	%rd280, %rd281;
	ld.param.u64 	%rd279, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_14];
	cvta.to.global.u64 	%rd278, %rd279;
	ld.param.u64 	%rd277, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_13];
	cvta.to.global.u64 	%rd276, %rd277;
	ld.param.u64 	%rd275, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_12];
	cvta.to.global.u64 	%rd274, %rd275;
	selp.f64 	%fd3029, 0d3FF0000000000000, %fd3955, %p2739;
	sub.f64 	%fd3030, %fd1412, %fd3029;
	add.s64 	%rd66, %rd34, %rd169;
	ld.global.f32 	%f626, [%rd66];
	cvt.rn.f32.f64 	%f627, %fd1413;
	sub.f32 	%f628, %f626, %f627;
	cvt.f64.f32 	%fd3031, %f628;
	cvt.rn.f32.f64 	%f629, %fd1366;
	cvt.f64.f32 	%fd3032, %f629;
	mul.f64 	%fd3033, %fd3032, 0d3FE0000000000000;
	sub.f64 	%fd3034, %fd3031, %fd3033;
	mul.f64 	%fd3035, %fd3034, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f630, %fd3035;
	cvt.f64.f32 	%fd3036, %f630;
	add.f64 	%fd3037, %fd3030, %fd3036;
	add.f64 	%fd3038, %fd3033, %fd3037;
	cvt.rn.f32.f64 	%f631, %fd3038;
	cvt.f64.f32 	%fd3039, %f631;
	mul.f64 	%fd3040, %fd3, %fd3039;
	sub.f64 	%fd3041, %fd1330, %fd3040;
	cvt.rn.f32.f64 	%f632, %fd3041;
	add.s64 	%rd197, %rd280, %rd170;
	ld.global.f32 	%f633, [%rd197];
	cvt.f64.f32 	%fd3042, %f633;
	cvt.f64.f32 	%fd3043, %f117;
	add.f64 	%fd3044, %fd3043, %fd3043;
	sub.f64 	%fd3045, %fd3042, %fd3044;
	add.s64 	%rd199, %rd280, %rd172;
	ld.global.f32 	%f634, [%rd199];
	cvt.f64.f32 	%fd3046, %f634;
	add.f64 	%fd3047, %fd3045, %fd3046;
	ld.global.f32 	%f635, [%rd7+4];
	cvt.f64.f32 	%fd3048, %f635;
	sub.f64 	%fd3049, %fd3048, %fd3044;
	ld.global.f32 	%f636, [%rd7+-4];
	cvt.f64.f32 	%fd3050, %f636;
	add.f64 	%fd3051, %fd3049, %fd3050;
	mul.f64 	%fd3052, %fd956, %fd3051;
	fma.rn.f64 	%fd3053, %fd945, %fd3047, %fd3052;
	add.s64 	%rd201, %rd280, %rd174;
	ld.global.f32 	%f637, [%rd201];
	cvt.f64.f32 	%fd3054, %f637;
	sub.f64 	%fd3055, %fd3054, %fd3044;
	add.s64 	%rd203, %rd280, %rd176;
	ld.global.f32 	%f638, [%rd203];
	cvt.f64.f32 	%fd3056, %f638;
	add.f64 	%fd3057, %fd3055, %fd3056;
	fma.rn.f64 	%fd3058, %fd966, %fd3057, %fd3053;
	mul.f64 	%fd3059, %fd3058, %fd967;
	cvt.rn.f32.f64 	%f639, %fd3059;
	add.f32 	%f640, %f632, %f639;
	add.s64 	%rd206, %rd204, %rd101;
	st.global.f32 	[%rd206], %f640;
	ld.global.f32 	%f641, [%rd30];
	ld.global.f32 	%f642, [%rd11];
	add.f32 	%f643, %f642, %f641;
	cvt.f64.f32 	%fd3060, %f643;
	mul.f64 	%fd3061, %fd3060, 0d3FE0000000000000;
	sub.f64 	%fd3062, %fd3061, %fd4;
	ld.global.f32 	%f644, [%rd10+4];
	cvt.f64.f32 	%fd3063, %f644;
	rcp.rn.f64 	%fd3064, %fd3063;
	ld.global.f32 	%f645, [%rd31+4];
	ld.global.f32 	%f646, [%rd39+4];
	mul.f32 	%f647, %f646, %f645;
	ld.global.f32 	%f648, [%rd27+4];
	ld.global.f32 	%f649, [%rd30+4];
	mul.f32 	%f650, %f649, %f648;
	sub.f32 	%f651, %f647, %f650;
	cvt.f64.f32 	%fd3065, %f651;
	mul.f64 	%fd3066, %fd3064, %fd3065;
	cvt.rn.f32.f64 	%f652, %fd3066;
	ld.global.f32 	%f653, [%rd10];
	cvt.f64.f32 	%fd3067, %f653;
	rcp.rn.f64 	%fd3068, %fd3067;
	ld.global.f32 	%f654, [%rd31];
	ld.global.f32 	%f655, [%rd39];
	mul.f32 	%f656, %f655, %f654;
	ld.global.f32 	%f657, [%rd27];
	mul.f32 	%f658, %f641, %f657;
	sub.f32 	%f659, %f656, %f658;
	cvt.f64.f32 	%fd3069, %f659;
	mul.f64 	%fd3070, %fd3068, %fd3069;
	cvt.rn.f32.f64 	%f660, %fd3070;
	sub.f32 	%f661, %f652, %f660;
	cvt.f64.f32 	%fd3071, %f661;
	mul.f64 	%fd3072, %fd2, %fd3071;
	sub.f64 	%fd3073, %fd3062, %fd3072;
	ld.global.f32 	%f662, [%rd60];
	cvt.f64.f32 	%fd3074, %f662;
	rcp.rn.f64 	%fd3075, %fd3074;
	ld.global.f32 	%f663, [%rd62];
	ld.global.f32 	%f664, [%rd61];
	mul.f32 	%f665, %f664, %f663;
	ld.global.f32 	%f666, [%rd42];
	ld.global.f32 	%f667, [%rd63];
	mul.f32 	%f668, %f667, %f666;
	sub.f32 	%f669, %f665, %f668;
	cvt.f64.f32 	%fd3076, %f669;
	mul.f64 	%fd3077, %fd3075, %fd3076;
	cvt.rn.f32.f64 	%f670, %fd3077;
	ld.global.f32 	%f671, [%rd32];
	mul.f32 	%f672, %f655, %f671;
	ld.global.f32 	%f673, [%rd29];
	mul.f32 	%f674, %f641, %f673;
	sub.f32 	%f675, %f672, %f674;
	cvt.f64.f32 	%fd3078, %f675;
	mul.f64 	%fd3079, %fd3068, %fd3078;
	cvt.rn.f32.f64 	%f676, %fd3079;
	sub.f32 	%f677, %f670, %f676;
	cvt.f64.f32 	%fd3080, %f677;
	mul.f64 	%fd3081, %fd3, %fd3080;
	sub.f64 	%fd3082, %fd3073, %fd3081;
	cvt.rn.f32.f64 	%f678, %fd3082;
	add.s64 	%rd208, %rd274, %rd170;
	ld.global.f32 	%f679, [%rd208];
	cvt.f64.f32 	%fd3083, %f679;
	cvt.f64.f32 	%fd3084, %f642;
	add.f64 	%fd3085, %fd3084, %fd3084;
	sub.f64 	%fd3086, %fd3083, %fd3085;
	add.s64 	%rd209, %rd274, %rd172;
	ld.global.f32 	%f680, [%rd209];
	cvt.f64.f32 	%fd3087, %f680;
	add.f64 	%fd3088, %fd3086, %fd3087;
	ld.global.f32 	%f681, [%rd11+4];
	cvt.f64.f32 	%fd3089, %f681;
	sub.f64 	%fd3090, %fd3089, %fd3085;
	ld.global.f32 	%f682, [%rd11+-4];
	cvt.f64.f32 	%fd3091, %f682;
	add.f64 	%fd3092, %fd3090, %fd3091;
	mul.f64 	%fd3093, %fd956, %fd3092;
	fma.rn.f64 	%fd3094, %fd945, %fd3088, %fd3093;
	add.s64 	%rd210, %rd274, %rd174;
	ld.global.f32 	%f683, [%rd210];
	cvt.f64.f32 	%fd3095, %f683;
	sub.f64 	%fd3096, %fd3095, %fd3085;
	add.s64 	%rd211, %rd274, %rd176;
	ld.global.f32 	%f684, [%rd211];
	cvt.f64.f32 	%fd3097, %f684;
	add.f64 	%fd3098, %fd3096, %fd3097;
	fma.rn.f64 	%fd3099, %fd966, %fd3098, %fd3094;
	mul.f64 	%fd3100, %fd3099, %fd967;
	cvt.rn.f32.f64 	%f685, %fd3100;
	add.f32 	%f686, %f678, %f685;
	add.s64 	%rd213, %rd212, %rd101;
	st.global.f32 	[%rd213], %f686;
	ld.global.f32 	%f687, [%rd31];
	ld.global.f32 	%f688, [%rd12];
	add.f32 	%f689, %f688, %f687;
	cvt.f64.f32 	%fd3101, %f689;
	mul.f64 	%fd3102, %fd3101, 0d3FE0000000000000;
	ld.global.f32 	%f690, [%rd55];
	cvt.f64.f32 	%fd3103, %f690;
	rcp.rn.f64 	%fd3104, %fd3103;
	ld.global.f32 	%f691, [%rd49];
	ld.global.f32 	%f692, [%rd57];
	mul.f32 	%f693, %f692, %f691;
	ld.global.f32 	%f694, [%rd38];
	ld.global.f32 	%f695, [%rd51];
	mul.f32 	%f696, %f695, %f694;
	sub.f32 	%f697, %f693, %f696;
	cvt.f64.f32 	%fd3105, %f697;
	mul.f64 	%fd3106, %fd3104, %fd3105;
	cvt.rn.f32.f64 	%f698, %fd3106;
	ld.global.f32 	%f699, [%rd10];
	cvt.f64.f32 	%fd3107, %f699;
	rcp.rn.f64 	%fd3108, %fd3107;
	ld.global.f32 	%f700, [%rd30];
	ld.global.f32 	%f701, [%rd27];
	mul.f32 	%f702, %f701, %f700;
	ld.global.f32 	%f703, [%rd39];
	mul.f32 	%f704, %f687, %f703;
	sub.f32 	%f705, %f702, %f704;
	cvt.f64.f32 	%fd3109, %f705;
	mul.f64 	%fd3110, %fd3108, %fd3109;
	cvt.rn.f32.f64 	%f706, %fd3110;
	sub.f32 	%f707, %f698, %f706;
	cvt.f64.f32 	%fd3111, %f707;
	mul.f64 	%fd3112, %fd1, %fd3111;
	sub.f64 	%fd3113, %fd3102, %fd3112;
	sub.f64 	%fd3114, %fd3113, %fd5;
	ld.global.f32 	%f708, [%rd60];
	cvt.f64.f32 	%fd3115, %f708;
	rcp.rn.f64 	%fd3116, %fd3115;
	ld.global.f32 	%f709, [%rd62];
	ld.global.f32 	%f710, [%rd64];
	mul.f32 	%f711, %f710, %f709;
	ld.global.f32 	%f712, [%rd42];
	ld.global.f32 	%f713, [%rd65];
	mul.f32 	%f714, %f713, %f712;
	sub.f32 	%f715, %f711, %f714;
	cvt.f64.f32 	%fd3117, %f715;
	mul.f64 	%fd3118, %fd3116, %fd3117;
	cvt.rn.f32.f64 	%f716, %fd3118;
	ld.global.f32 	%f717, [%rd32];
	mul.f32 	%f718, %f701, %f717;
	ld.global.f32 	%f719, [%rd29];
	mul.f32 	%f720, %f687, %f719;
	sub.f32 	%f721, %f718, %f720;
	cvt.f64.f32 	%fd3119, %f721;
	mul.f64 	%fd3120, %fd3108, %fd3119;
	cvt.rn.f32.f64 	%f722, %fd3120;
	sub.f32 	%f723, %f716, %f722;
	cvt.f64.f32 	%fd3121, %f723;
	mul.f64 	%fd3122, %fd3, %fd3121;
	sub.f64 	%fd3123, %fd3114, %fd3122;
	cvt.rn.f32.f64 	%f724, %fd3123;
	add.s64 	%rd215, %rd276, %rd170;
	ld.global.f32 	%f725, [%rd215];
	cvt.f64.f32 	%fd3124, %f725;
	cvt.f64.f32 	%fd3125, %f688;
	add.f64 	%fd3126, %fd3125, %fd3125;
	sub.f64 	%fd3127, %fd3124, %fd3126;
	add.s64 	%rd216, %rd276, %rd172;
	ld.global.f32 	%f726, [%rd216];
	cvt.f64.f32 	%fd3128, %f726;
	add.f64 	%fd3129, %fd3127, %fd3128;
	ld.global.f32 	%f727, [%rd12+4];
	cvt.f64.f32 	%fd3130, %f727;
	sub.f64 	%fd3131, %fd3130, %fd3126;
	ld.global.f32 	%f728, [%rd12+-4];
	cvt.f64.f32 	%fd3132, %f728;
	add.f64 	%fd3133, %fd3131, %fd3132;
	mul.f64 	%fd3134, %fd956, %fd3133;
	fma.rn.f64 	%fd3135, %fd945, %fd3129, %fd3134;
	add.s64 	%rd217, %rd276, %rd174;
	ld.global.f32 	%f729, [%rd217];
	cvt.f64.f32 	%fd3136, %f729;
	sub.f64 	%fd3137, %fd3136, %fd3126;
	add.s64 	%rd218, %rd276, %rd176;
	ld.global.f32 	%f730, [%rd218];
	cvt.f64.f32 	%fd3138, %f730;
	add.f64 	%fd3139, %fd3137, %fd3138;
	fma.rn.f64 	%fd3140, %fd966, %fd3139, %fd3135;
	mul.f64 	%fd3141, %fd3140, %fd967;
	cvt.rn.f32.f64 	%f731, %fd3141;
	add.f32 	%f732, %f724, %f731;
	add.s64 	%rd220, %rd219, %rd101;
	st.global.f32 	[%rd220], %f732;
	ld.global.f32 	%f733, [%rd32];
	ld.global.f32 	%f734, [%rd13];
	add.f32 	%f735, %f734, %f733;
	cvt.f64.f32 	%fd3142, %f735;
	mul.f64 	%fd3143, %fd3142, 0d3FE0000000000000;
	ld.global.f32 	%f736, [%rd55];
	cvt.f64.f32 	%fd3144, %f736;
	rcp.rn.f64 	%fd3145, %fd3144;
	ld.global.f32 	%f737, [%rd49];
	ld.global.f32 	%f738, [%rd58];
	mul.f32 	%f739, %f738, %f737;
	ld.global.f32 	%f740, [%rd38];
	ld.global.f32 	%f741, [%rd53];
	mul.f32 	%f742, %f741, %f740;
	sub.f32 	%f743, %f739, %f742;
	cvt.f64.f32 	%fd3146, %f743;
	mul.f64 	%fd3147, %fd3145, %fd3146;
	cvt.rn.f32.f64 	%f744, %fd3147;
	ld.global.f32 	%f745, [%rd10];
	cvt.f64.f32 	%fd3148, %f745;
	rcp.rn.f64 	%fd3149, %fd3148;
	ld.global.f32 	%f746, [%rd30];
	ld.global.f32 	%f747, [%rd29];
	mul.f32 	%f748, %f747, %f746;
	ld.global.f32 	%f749, [%rd39];
	mul.f32 	%f750, %f733, %f749;
	sub.f32 	%f751, %f748, %f750;
	cvt.f64.f32 	%fd3150, %f751;
	mul.f64 	%fd3151, %fd3149, %fd3150;
	cvt.rn.f32.f64 	%f752, %fd3151;
	sub.f32 	%f753, %f744, %f752;
	cvt.f64.f32 	%fd3152, %f753;
	mul.f64 	%fd3153, %fd1, %fd3152;
	sub.f64 	%fd3154, %fd3143, %fd3153;
	ld.global.f32 	%f754, [%rd10+4];
	cvt.f64.f32 	%fd3155, %f754;
	rcp.rn.f64 	%fd3156, %fd3155;
	ld.global.f32 	%f755, [%rd31+4];
	ld.global.f32 	%f756, [%rd29+4];
	mul.f32 	%f757, %f756, %f755;
	ld.global.f32 	%f758, [%rd27+4];
	ld.global.f32 	%f759, [%rd32+4];
	mul.f32 	%f760, %f759, %f758;
	sub.f32 	%f761, %f757, %f760;
	cvt.f64.f32 	%fd3157, %f761;
	mul.f64 	%fd3158, %fd3156, %fd3157;
	cvt.rn.f32.f64 	%f762, %fd3158;
	ld.global.f32 	%f763, [%rd31];
	mul.f32 	%f764, %f747, %f763;
	ld.global.f32 	%f765, [%rd27];
	mul.f32 	%f766, %f733, %f765;
	sub.f32 	%f767, %f764, %f766;
	cvt.f64.f32 	%fd3159, %f767;
	mul.f64 	%fd3160, %fd3149, %fd3159;
	cvt.rn.f32.f64 	%f768, %fd3160;
	sub.f32 	%f769, %f762, %f768;
	cvt.f64.f32 	%fd3161, %f769;
	mul.f64 	%fd3162, %fd2, %fd3161;
	sub.f64 	%fd3163, %fd3154, %fd3162;
	sub.f64 	%fd3164, %fd3163, %fd6;
	cvt.rn.f32.f64 	%f770, %fd3164;
	add.s64 	%rd222, %rd278, %rd170;
	ld.global.f32 	%f771, [%rd222];
	cvt.f64.f32 	%fd3165, %f771;
	cvt.f64.f32 	%fd3166, %f734;
	add.f64 	%fd3167, %fd3166, %fd3166;
	sub.f64 	%fd3168, %fd3165, %fd3167;
	add.s64 	%rd223, %rd278, %rd172;
	ld.global.f32 	%f772, [%rd223];
	cvt.f64.f32 	%fd3169, %f772;
	add.f64 	%fd3170, %fd3168, %fd3169;
	ld.global.f32 	%f773, [%rd13+4];
	cvt.f64.f32 	%fd3171, %f773;
	sub.f64 	%fd3172, %fd3171, %fd3167;
	ld.global.f32 	%f774, [%rd13+-4];
	cvt.f64.f32 	%fd3173, %f774;
	add.f64 	%fd3174, %fd3172, %fd3173;
	mul.f64 	%fd3175, %fd956, %fd3174;
	fma.rn.f64 	%fd3176, %fd945, %fd3170, %fd3175;
	add.s64 	%rd224, %rd278, %rd174;
	ld.global.f32 	%f775, [%rd224];
	cvt.f64.f32 	%fd3177, %f775;
	sub.f64 	%fd3178, %fd3177, %fd3167;
	add.s64 	%rd225, %rd278, %rd176;
	ld.global.f32 	%f776, [%rd225];
	cvt.f64.f32 	%fd3179, %f776;
	add.f64 	%fd3180, %fd3178, %fd3179;
	fma.rn.f64 	%fd3181, %fd966, %fd3180, %fd3176;
	mul.f64 	%fd3182, %fd3181, %fd967;
	cvt.rn.f32.f64 	%f777, %fd3182;
	add.f32 	%f778, %f770, %f777;
	add.s64 	%rd227, %rd226, %rd101;
	st.global.f32 	[%rd227], %f778;
	ld.global.f32 	%f125, [%rd35];
	ld.global.f32 	%f126, [%rd14];
	ld.global.f32 	%f127, [%rd49];
	cvt.f64.f32 	%fd1422, %f127;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd1422;
	}
	abs.f64 	%fd1423, %fd1422;
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1423;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3958, [retval0+0];
	} // callseq 93
	setp.lt.s32 	%p2846, %r140, 0;
	and.pred  	%p94, %p2846, %p121;
	not.pred 	%p2848, %p94;
	@%p2848 bra 	$L__BB0_1785;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2559}, %fd3958;
	}
	xor.b32  	%r2560, %r2559, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2561, %temp}, %fd3958;
	}
	mov.b64 	%fd3958, {%r2561, %r2560};

$L__BB0_1785:
	setp.eq.f32 	%p2849, %f127, 0f00000000;
	@%p2849 bra 	$L__BB0_1789;
	bra.uni 	$L__BB0_1786;

$L__BB0_1789:
	setp.lt.s32 	%p2852, %r5, 0;
	mov.u32 	%r2562, 0;
	selp.b32 	%r2563, %r140, 0, %p121;
	or.b32  	%r2564, %r2563, 2146435072;
	selp.b32 	%r2565, %r2564, %r2563, %p2852;
	mov.b64 	%fd3958, {%r2562, %r2565};
	bra.uni 	$L__BB0_1790;

$L__BB0_1786:
	setp.gt.s32 	%p2850, %r140, -1;
	@%p2850 bra 	$L__BB0_1790;

	mov.f64 	%fd3183, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3184, %fd3183;
	setp.eq.f64 	%p2851, %fd3184, 0d4000000000000000;
	@%p2851 bra 	$L__BB0_1790;

	mov.f64 	%fd3958, 0dFFF8000000000000;

$L__BB0_1790:
	add.f64 	%fd3186, %fd1422, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2566}, %fd3186;
	}
	and.b32  	%r2567, %r2566, 2146435072;
	setp.ne.s32 	%p2854, %r2567, 2146435072;
	@%p2854 bra 	$L__BB0_1797;

	setp.gtu.f64 	%p2855, %fd1423, 0d7FF0000000000000;
	@%p2855 bra 	$L__BB0_1796;
	bra.uni 	$L__BB0_1792;

$L__BB0_1796:
	mov.f64 	%fd3188, 0d4000000000000000;
	add.rn.f64 	%fd3958, %fd1422, %fd3188;
	bra.uni 	$L__BB0_1797;

$L__BB0_1792:
	setp.eq.s32 	%p2856, %r7, 2146435072;
	mov.f64 	%fd3187, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2568, %temp}, %fd3187;
	}
	setp.eq.s32 	%p2857, %r2568, 0;
	and.pred  	%p2858, %p2856, %p2857;
	@%p2858 bra 	$L__BB0_1795;
	bra.uni 	$L__BB0_1793;

$L__BB0_1795:
	setp.lt.s32 	%p2864, %r5, 0;
	mov.u32 	%r2573, 0;
	setp.gt.f64 	%p2865, %fd1423, 0d3FF0000000000000;
	selp.b32 	%r2574, 2146435072, 0, %p2865;
	xor.b32  	%r2575, %r2574, 2146435072;
	selp.b32 	%r2576, %r2575, %r2574, %p2864;
	setp.eq.f32 	%p2866, %f127, 0fBF800000;
	selp.b32 	%r2577, 1072693248, %r2576, %p2866;
	mov.b64 	%fd3958, {%r2573, %r2577};
	bra.uni 	$L__BB0_1797;

$L__BB0_1793:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2569, %temp}, %fd1422;
	}
	and.b32  	%r2570, %r140, 2147483647;
	setp.ne.s32 	%p2859, %r2570, 2146435072;
	setp.ne.s32 	%p2860, %r2569, 0;
	or.pred  	%p2861, %p2859, %p2860;
	@%p2861 bra 	$L__BB0_1797;

	setp.ne.s32 	%p2862, %r7, 1071644672;
	and.pred  	%p2863, %p2862, %p94;
	selp.b32 	%r2571, %r9, %r8, %p2863;
	mov.u32 	%r2572, 0;
	mov.b64 	%fd3958, {%r2572, %r2571};

$L__BB0_1797:
	ld.global.f32 	%f128, [%rd51];
	cvt.f64.f32 	%fd1433, %f128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd1433;
	}
	abs.f64 	%fd1434, %fd1433;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1434;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3961, [retval0+0];
	} // callseq 94
	setp.lt.s32 	%p2867, %r141, 0;
	and.pred  	%p95, %p2867, %p121;
	not.pred 	%p2869, %p95;
	@%p2869 bra 	$L__BB0_1799;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2578}, %fd3961;
	}
	xor.b32  	%r2579, %r2578, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2580, %temp}, %fd3961;
	}
	mov.b64 	%fd3961, {%r2580, %r2579};

$L__BB0_1799:
	setp.eq.f32 	%p2870, %f128, 0f00000000;
	@%p2870 bra 	$L__BB0_1803;
	bra.uni 	$L__BB0_1800;

$L__BB0_1803:
	setp.lt.s32 	%p2873, %r5, 0;
	mov.u32 	%r2581, 0;
	selp.b32 	%r2582, %r141, 0, %p121;
	or.b32  	%r2583, %r2582, 2146435072;
	selp.b32 	%r2584, %r2583, %r2582, %p2873;
	mov.b64 	%fd3961, {%r2581, %r2584};
	bra.uni 	$L__BB0_1804;

$L__BB0_1800:
	setp.gt.s32 	%p2871, %r141, -1;
	@%p2871 bra 	$L__BB0_1804;

	mov.f64 	%fd3189, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3190, %fd3189;
	setp.eq.f64 	%p2872, %fd3190, 0d4000000000000000;
	@%p2872 bra 	$L__BB0_1804;

	mov.f64 	%fd3961, 0dFFF8000000000000;

$L__BB0_1804:
	add.f64 	%fd3192, %fd1433, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2585}, %fd3192;
	}
	and.b32  	%r2586, %r2585, 2146435072;
	setp.ne.s32 	%p2875, %r2586, 2146435072;
	@%p2875 bra 	$L__BB0_1811;

	setp.gtu.f64 	%p2876, %fd1434, 0d7FF0000000000000;
	@%p2876 bra 	$L__BB0_1810;
	bra.uni 	$L__BB0_1806;

$L__BB0_1810:
	mov.f64 	%fd3194, 0d4000000000000000;
	add.rn.f64 	%fd3961, %fd1433, %fd3194;
	bra.uni 	$L__BB0_1811;

$L__BB0_1806:
	setp.eq.s32 	%p2877, %r7, 2146435072;
	mov.f64 	%fd3193, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2587, %temp}, %fd3193;
	}
	setp.eq.s32 	%p2878, %r2587, 0;
	and.pred  	%p2879, %p2877, %p2878;
	@%p2879 bra 	$L__BB0_1809;
	bra.uni 	$L__BB0_1807;

$L__BB0_1809:
	setp.lt.s32 	%p2885, %r5, 0;
	mov.u32 	%r2592, 0;
	setp.gt.f64 	%p2886, %fd1434, 0d3FF0000000000000;
	selp.b32 	%r2593, 2146435072, 0, %p2886;
	xor.b32  	%r2594, %r2593, 2146435072;
	selp.b32 	%r2595, %r2594, %r2593, %p2885;
	setp.eq.f32 	%p2887, %f128, 0fBF800000;
	selp.b32 	%r2596, 1072693248, %r2595, %p2887;
	mov.b64 	%fd3961, {%r2592, %r2596};
	bra.uni 	$L__BB0_1811;

$L__BB0_1807:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2588, %temp}, %fd1433;
	}
	and.b32  	%r2589, %r141, 2147483647;
	setp.ne.s32 	%p2880, %r2589, 2146435072;
	setp.ne.s32 	%p2881, %r2588, 0;
	or.pred  	%p2882, %p2880, %p2881;
	@%p2882 bra 	$L__BB0_1811;

	setp.ne.s32 	%p2883, %r7, 1071644672;
	and.pred  	%p2884, %p2883, %p95;
	selp.b32 	%r2590, %r9, %r8, %p2884;
	mov.u32 	%r2591, 0;
	mov.b64 	%fd3961, {%r2591, %r2590};

$L__BB0_1811:
	setp.eq.f32 	%p2888, %f128, 0f3F800000;
	selp.f64 	%fd3195, 0d3FF0000000000000, %fd3961, %p2888;
	setp.eq.f32 	%p2889, %f127, 0f3F800000;
	selp.f64 	%fd3196, 0d3FF0000000000000, %fd3958, %p2889;
	add.f64 	%fd1444, %fd3196, %fd3195;
	ld.global.f32 	%f129, [%rd53];
	cvt.f64.f32 	%fd1445, %f129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd1445;
	}
	abs.f64 	%fd1446, %fd1445;
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1446;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3964, [retval0+0];
	} // callseq 95
	setp.lt.s32 	%p2890, %r142, 0;
	and.pred  	%p96, %p2890, %p121;
	not.pred 	%p2892, %p96;
	@%p2892 bra 	$L__BB0_1813;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2597}, %fd3964;
	}
	xor.b32  	%r2598, %r2597, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2599, %temp}, %fd3964;
	}
	mov.b64 	%fd3964, {%r2599, %r2598};

$L__BB0_1813:
	setp.eq.f32 	%p2893, %f129, 0f00000000;
	@%p2893 bra 	$L__BB0_1817;
	bra.uni 	$L__BB0_1814;

$L__BB0_1817:
	setp.lt.s32 	%p2896, %r5, 0;
	mov.u32 	%r2600, 0;
	selp.b32 	%r2601, %r142, 0, %p121;
	or.b32  	%r2602, %r2601, 2146435072;
	selp.b32 	%r2603, %r2602, %r2601, %p2896;
	mov.b64 	%fd3964, {%r2600, %r2603};
	bra.uni 	$L__BB0_1818;

$L__BB0_1814:
	setp.gt.s32 	%p2894, %r142, -1;
	@%p2894 bra 	$L__BB0_1818;

	mov.f64 	%fd3197, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3198, %fd3197;
	setp.eq.f64 	%p2895, %fd3198, 0d4000000000000000;
	@%p2895 bra 	$L__BB0_1818;

	mov.f64 	%fd3964, 0dFFF8000000000000;

$L__BB0_1818:
	add.f64 	%fd3200, %fd1445, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2604}, %fd3200;
	}
	and.b32  	%r2605, %r2604, 2146435072;
	setp.ne.s32 	%p2898, %r2605, 2146435072;
	@%p2898 bra 	$L__BB0_1825;

	setp.gtu.f64 	%p2899, %fd1446, 0d7FF0000000000000;
	@%p2899 bra 	$L__BB0_1824;
	bra.uni 	$L__BB0_1820;

$L__BB0_1824:
	mov.f64 	%fd3202, 0d4000000000000000;
	add.rn.f64 	%fd3964, %fd1445, %fd3202;
	bra.uni 	$L__BB0_1825;

$L__BB0_1820:
	setp.eq.s32 	%p2900, %r7, 2146435072;
	mov.f64 	%fd3201, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2606, %temp}, %fd3201;
	}
	setp.eq.s32 	%p2901, %r2606, 0;
	and.pred  	%p2902, %p2900, %p2901;
	@%p2902 bra 	$L__BB0_1823;
	bra.uni 	$L__BB0_1821;

$L__BB0_1823:
	setp.lt.s32 	%p2908, %r5, 0;
	mov.u32 	%r2611, 0;
	setp.gt.f64 	%p2909, %fd1446, 0d3FF0000000000000;
	selp.b32 	%r2612, 2146435072, 0, %p2909;
	xor.b32  	%r2613, %r2612, 2146435072;
	selp.b32 	%r2614, %r2613, %r2612, %p2908;
	setp.eq.f32 	%p2910, %f129, 0fBF800000;
	selp.b32 	%r2615, 1072693248, %r2614, %p2910;
	mov.b64 	%fd3964, {%r2611, %r2615};
	bra.uni 	$L__BB0_1825;

$L__BB0_1821:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2607, %temp}, %fd1445;
	}
	and.b32  	%r2608, %r142, 2147483647;
	setp.ne.s32 	%p2903, %r2608, 2146435072;
	setp.ne.s32 	%p2904, %r2607, 0;
	or.pred  	%p2905, %p2903, %p2904;
	@%p2905 bra 	$L__BB0_1825;

	setp.ne.s32 	%p2906, %r7, 1071644672;
	and.pred  	%p2907, %p2906, %p96;
	selp.b32 	%r2609, %r9, %r8, %p2907;
	mov.u32 	%r2610, 0;
	mov.b64 	%fd3964, {%r2610, %r2609};

$L__BB0_1825:
	setp.eq.f32 	%p2911, %f129, 0f3F800000;
	selp.f64 	%fd3203, 0d3FF0000000000000, %fd3964, %p2911;
	add.f64 	%fd1456, %fd1444, %fd3203;
	ld.global.f32 	%f130, [%rd55];
	ld.global.f32 	%f131, [%rd38];
	cvt.f64.f32 	%fd1457, %f131;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd1457;
	}
	abs.f64 	%fd1458, %fd1457;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1458;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3967, [retval0+0];
	} // callseq 96
	setp.lt.s32 	%p2912, %r143, 0;
	and.pred  	%p97, %p2912, %p121;
	not.pred 	%p2914, %p97;
	@%p2914 bra 	$L__BB0_1827;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2616}, %fd3967;
	}
	xor.b32  	%r2617, %r2616, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2618, %temp}, %fd3967;
	}
	mov.b64 	%fd3967, {%r2618, %r2617};

$L__BB0_1827:
	setp.eq.f32 	%p2915, %f131, 0f00000000;
	@%p2915 bra 	$L__BB0_1831;
	bra.uni 	$L__BB0_1828;

$L__BB0_1831:
	setp.lt.s32 	%p2918, %r5, 0;
	mov.u32 	%r2619, 0;
	selp.b32 	%r2620, %r143, 0, %p121;
	or.b32  	%r2621, %r2620, 2146435072;
	selp.b32 	%r2622, %r2621, %r2620, %p2918;
	mov.b64 	%fd3967, {%r2619, %r2622};
	bra.uni 	$L__BB0_1832;

$L__BB0_1828:
	setp.gt.s32 	%p2916, %r143, -1;
	@%p2916 bra 	$L__BB0_1832;

	mov.f64 	%fd3204, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3205, %fd3204;
	setp.eq.f64 	%p2917, %fd3205, 0d4000000000000000;
	@%p2917 bra 	$L__BB0_1832;

	mov.f64 	%fd3967, 0dFFF8000000000000;

$L__BB0_1832:
	add.f64 	%fd3207, %fd1457, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2623}, %fd3207;
	}
	and.b32  	%r2624, %r2623, 2146435072;
	setp.ne.s32 	%p2920, %r2624, 2146435072;
	@%p2920 bra 	$L__BB0_1839;

	setp.gtu.f64 	%p2921, %fd1458, 0d7FF0000000000000;
	@%p2921 bra 	$L__BB0_1838;
	bra.uni 	$L__BB0_1834;

$L__BB0_1838:
	mov.f64 	%fd3209, 0d4000000000000000;
	add.rn.f64 	%fd3967, %fd1457, %fd3209;
	bra.uni 	$L__BB0_1839;

$L__BB0_1834:
	setp.eq.s32 	%p2922, %r7, 2146435072;
	mov.f64 	%fd3208, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2625, %temp}, %fd3208;
	}
	setp.eq.s32 	%p2923, %r2625, 0;
	and.pred  	%p2924, %p2922, %p2923;
	@%p2924 bra 	$L__BB0_1837;
	bra.uni 	$L__BB0_1835;

$L__BB0_1837:
	setp.lt.s32 	%p2930, %r5, 0;
	mov.u32 	%r2630, 0;
	setp.gt.f64 	%p2931, %fd1458, 0d3FF0000000000000;
	selp.b32 	%r2631, 2146435072, 0, %p2931;
	xor.b32  	%r2632, %r2631, 2146435072;
	selp.b32 	%r2633, %r2632, %r2631, %p2930;
	setp.eq.f32 	%p2932, %f131, 0fBF800000;
	selp.b32 	%r2634, 1072693248, %r2633, %p2932;
	mov.b64 	%fd3967, {%r2630, %r2634};
	bra.uni 	$L__BB0_1839;

$L__BB0_1835:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2626, %temp}, %fd1457;
	}
	and.b32  	%r2627, %r143, 2147483647;
	setp.ne.s32 	%p2925, %r2627, 2146435072;
	setp.ne.s32 	%p2926, %r2626, 0;
	or.pred  	%p2927, %p2925, %p2926;
	@%p2927 bra 	$L__BB0_1839;

	setp.ne.s32 	%p2928, %r7, 1071644672;
	and.pred  	%p2929, %p2928, %p97;
	selp.b32 	%r2628, %r9, %r8, %p2929;
	mov.u32 	%r2629, 0;
	mov.b64 	%fd3967, {%r2629, %r2628};

$L__BB0_1839:
	ld.global.f32 	%f132, [%rd57];
	cvt.f64.f32 	%fd1468, %f132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd1468;
	}
	abs.f64 	%fd1469, %fd1468;
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1469;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3970, [retval0+0];
	} // callseq 97
	setp.lt.s32 	%p2933, %r144, 0;
	and.pred  	%p98, %p2933, %p121;
	not.pred 	%p2935, %p98;
	@%p2935 bra 	$L__BB0_1841;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2635}, %fd3970;
	}
	xor.b32  	%r2636, %r2635, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2637, %temp}, %fd3970;
	}
	mov.b64 	%fd3970, {%r2637, %r2636};

$L__BB0_1841:
	setp.eq.f32 	%p2936, %f132, 0f00000000;
	@%p2936 bra 	$L__BB0_1845;
	bra.uni 	$L__BB0_1842;

$L__BB0_1845:
	setp.lt.s32 	%p2939, %r5, 0;
	mov.u32 	%r2638, 0;
	selp.b32 	%r2639, %r144, 0, %p121;
	or.b32  	%r2640, %r2639, 2146435072;
	selp.b32 	%r2641, %r2640, %r2639, %p2939;
	mov.b64 	%fd3970, {%r2638, %r2641};
	bra.uni 	$L__BB0_1846;

$L__BB0_1842:
	setp.gt.s32 	%p2937, %r144, -1;
	@%p2937 bra 	$L__BB0_1846;

	mov.f64 	%fd3210, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3211, %fd3210;
	setp.eq.f64 	%p2938, %fd3211, 0d4000000000000000;
	@%p2938 bra 	$L__BB0_1846;

	mov.f64 	%fd3970, 0dFFF8000000000000;

$L__BB0_1846:
	add.f64 	%fd3213, %fd1468, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2642}, %fd3213;
	}
	and.b32  	%r2643, %r2642, 2146435072;
	setp.ne.s32 	%p2941, %r2643, 2146435072;
	@%p2941 bra 	$L__BB0_1853;

	setp.gtu.f64 	%p2942, %fd1469, 0d7FF0000000000000;
	@%p2942 bra 	$L__BB0_1852;
	bra.uni 	$L__BB0_1848;

$L__BB0_1852:
	mov.f64 	%fd3215, 0d4000000000000000;
	add.rn.f64 	%fd3970, %fd1468, %fd3215;
	bra.uni 	$L__BB0_1853;

$L__BB0_1848:
	setp.eq.s32 	%p2943, %r7, 2146435072;
	mov.f64 	%fd3214, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2644, %temp}, %fd3214;
	}
	setp.eq.s32 	%p2944, %r2644, 0;
	and.pred  	%p2945, %p2943, %p2944;
	@%p2945 bra 	$L__BB0_1851;
	bra.uni 	$L__BB0_1849;

$L__BB0_1851:
	setp.lt.s32 	%p2951, %r5, 0;
	mov.u32 	%r2649, 0;
	setp.gt.f64 	%p2952, %fd1469, 0d3FF0000000000000;
	selp.b32 	%r2650, 2146435072, 0, %p2952;
	xor.b32  	%r2651, %r2650, 2146435072;
	selp.b32 	%r2652, %r2651, %r2650, %p2951;
	setp.eq.f32 	%p2953, %f132, 0fBF800000;
	selp.b32 	%r2653, 1072693248, %r2652, %p2953;
	mov.b64 	%fd3970, {%r2649, %r2653};
	bra.uni 	$L__BB0_1853;

$L__BB0_1849:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2645, %temp}, %fd1468;
	}
	and.b32  	%r2646, %r144, 2147483647;
	setp.ne.s32 	%p2946, %r2646, 2146435072;
	setp.ne.s32 	%p2947, %r2645, 0;
	or.pred  	%p2948, %p2946, %p2947;
	@%p2948 bra 	$L__BB0_1853;

	setp.ne.s32 	%p2949, %r7, 1071644672;
	and.pred  	%p2950, %p2949, %p98;
	selp.b32 	%r2647, %r9, %r8, %p2950;
	mov.u32 	%r2648, 0;
	mov.b64 	%fd3970, {%r2648, %r2647};

$L__BB0_1853:
	ld.global.f32 	%f133, [%rd58];
	cvt.f64.f32 	%fd1479, %f133;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd1479;
	}
	abs.f64 	%fd1480, %fd1479;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1480;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3973, [retval0+0];
	} // callseq 98
	setp.lt.s32 	%p2954, %r145, 0;
	and.pred  	%p99, %p2954, %p121;
	not.pred 	%p2956, %p99;
	@%p2956 bra 	$L__BB0_1855;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2654}, %fd3973;
	}
	xor.b32  	%r2655, %r2654, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2656, %temp}, %fd3973;
	}
	mov.b64 	%fd3973, {%r2656, %r2655};

$L__BB0_1855:
	setp.eq.f32 	%p2957, %f133, 0f00000000;
	setp.eq.f32 	%p2958, %f131, 0f3F800000;
	selp.f64 	%fd3216, 0d3FF0000000000000, %fd3967, %p2958;
	setp.eq.f32 	%p2959, %f132, 0f3F800000;
	selp.f64 	%fd3217, 0d3FF0000000000000, %fd3970, %p2959;
	add.f64 	%fd1484, %fd3216, %fd3217;
	@%p2957 bra 	$L__BB0_1859;
	bra.uni 	$L__BB0_1856;

$L__BB0_1859:
	setp.lt.s32 	%p2962, %r5, 0;
	mov.u32 	%r2657, 0;
	selp.b32 	%r2658, %r145, 0, %p121;
	or.b32  	%r2659, %r2658, 2146435072;
	selp.b32 	%r2660, %r2659, %r2658, %p2962;
	mov.b64 	%fd3973, {%r2657, %r2660};
	bra.uni 	$L__BB0_1860;

$L__BB0_1856:
	setp.gt.s32 	%p2960, %r145, -1;
	@%p2960 bra 	$L__BB0_1860;

	mov.f64 	%fd3218, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3219, %fd3218;
	setp.eq.f64 	%p2961, %fd3219, 0d4000000000000000;
	@%p2961 bra 	$L__BB0_1860;

	mov.f64 	%fd3973, 0dFFF8000000000000;

$L__BB0_1860:
	add.f64 	%fd3221, %fd1479, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2661}, %fd3221;
	}
	and.b32  	%r2662, %r2661, 2146435072;
	setp.ne.s32 	%p2964, %r2662, 2146435072;
	@%p2964 bra 	$L__BB0_1867;

	setp.gtu.f64 	%p2965, %fd1480, 0d7FF0000000000000;
	@%p2965 bra 	$L__BB0_1866;
	bra.uni 	$L__BB0_1862;

$L__BB0_1866:
	mov.f64 	%fd3223, 0d4000000000000000;
	add.rn.f64 	%fd3973, %fd1479, %fd3223;
	bra.uni 	$L__BB0_1867;

$L__BB0_1862:
	setp.eq.s32 	%p2966, %r7, 2146435072;
	mov.f64 	%fd3222, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2663, %temp}, %fd3222;
	}
	setp.eq.s32 	%p2967, %r2663, 0;
	and.pred  	%p2968, %p2966, %p2967;
	@%p2968 bra 	$L__BB0_1865;
	bra.uni 	$L__BB0_1863;

$L__BB0_1865:
	setp.lt.s32 	%p2974, %r5, 0;
	mov.u32 	%r2668, 0;
	setp.gt.f64 	%p2975, %fd1480, 0d3FF0000000000000;
	selp.b32 	%r2669, 2146435072, 0, %p2975;
	xor.b32  	%r2670, %r2669, 2146435072;
	selp.b32 	%r2671, %r2670, %r2669, %p2974;
	setp.eq.f32 	%p2976, %f133, 0fBF800000;
	selp.b32 	%r2672, 1072693248, %r2671, %p2976;
	mov.b64 	%fd3973, {%r2668, %r2672};
	bra.uni 	$L__BB0_1867;

$L__BB0_1863:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2664, %temp}, %fd1479;
	}
	and.b32  	%r2665, %r145, 2147483647;
	setp.ne.s32 	%p2969, %r2665, 2146435072;
	setp.ne.s32 	%p2970, %r2664, 0;
	or.pred  	%p2971, %p2969, %p2970;
	@%p2971 bra 	$L__BB0_1867;

	setp.ne.s32 	%p2972, %r7, 1071644672;
	and.pred  	%p2973, %p2972, %p99;
	selp.b32 	%r2666, %r9, %r8, %p2973;
	mov.u32 	%r2667, 0;
	mov.b64 	%fd3973, {%r2667, %r2666};

$L__BB0_1867:
	cvt.rn.f32.f64 	%f779, %fd1456;
	cvt.f64.f32 	%fd3224, %f130;
	rcp.rn.f64 	%fd3225, %fd3224;
	setp.eq.f32 	%p2977, %f133, 0f3F800000;
	selp.f64 	%fd3226, 0d3FF0000000000000, %fd3973, %p2977;
	add.f64 	%fd3227, %fd1484, %fd3226;
	mul.f64 	%fd3228, %fd3225, %fd3227;
	cvt.rn.f32.f64 	%f780, %fd3228;
	ld.global.f32 	%f781, [%rd59];
	sub.f32 	%f782, %f781, %f780;
	cvt.f64.f32 	%fd3229, %f782;
	cvt.f64.f32 	%fd3230, %f779;
	fma.rn.f64 	%fd3231, %fd3230, 0dBFE0000000000000, %fd3229;
	mul.f64 	%fd3232, %fd3231, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f783, %fd3232;
	mul.f32 	%f784, %f132, %f128;
	fma.rn.f32 	%f785, %f131, %f127, %f784;
	fma.rn.f32 	%f786, %f133, %f129, %f785;
	cvt.f64.f32 	%fd3233, %f786;
	mul.f64 	%fd3234, %fd3225, %fd3233;
	cvt.rn.f32.f64 	%f787, %fd3234;
	add.f32 	%f788, %f781, %f783;
	div.rn.f32 	%f789, %f131, %f130;
	fma.rn.f32 	%f790, %f789, %f779, %f788;
	mul.f32 	%f791, %f127, %f787;
	sub.f32 	%f134, %f790, %f791;
	ld.global.f32 	%f135, [%rd30];
	cvt.f64.f32 	%fd1491, %f135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd1491;
	}
	abs.f64 	%fd1492, %fd1491;
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1492;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4012, [retval0+0];
	} // callseq 99
	setp.lt.s32 	%p2978, %r146, 0;
	and.pred  	%p100, %p2978, %p121;
	not.pred 	%p2980, %p100;
	mov.f64 	%fd3976, %fd4012;
	@%p2980 bra 	$L__BB0_1869;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2673}, %fd4012;
	}
	xor.b32  	%r2674, %r2673, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2675, %temp}, %fd4012;
	}
	mov.b64 	%fd3976, {%r2675, %r2674};

$L__BB0_1869:
	setp.eq.f32 	%p2981, %f135, 0f00000000;
	@%p2981 bra 	$L__BB0_1873;
	bra.uni 	$L__BB0_1870;

$L__BB0_1873:
	setp.lt.s32 	%p2984, %r5, 0;
	mov.u32 	%r2676, 0;
	selp.b32 	%r2677, %r146, 0, %p121;
	or.b32  	%r2678, %r2677, 2146435072;
	selp.b32 	%r2679, %r2678, %r2677, %p2984;
	mov.b64 	%fd3976, {%r2676, %r2679};
	bra.uni 	$L__BB0_1874;

$L__BB0_1870:
	setp.gt.s32 	%p2982, %r146, -1;
	@%p2982 bra 	$L__BB0_1874;

	mov.f64 	%fd3235, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3236, %fd3235;
	setp.eq.f64 	%p2983, %fd3236, 0d4000000000000000;
	@%p2983 bra 	$L__BB0_1874;

	mov.f64 	%fd3976, 0dFFF8000000000000;

$L__BB0_1874:
	add.f64 	%fd3238, %fd1491, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2680}, %fd3238;
	}
	and.b32  	%r147, %r2680, 2146435072;
	setp.ne.s32 	%p2986, %r147, 2146435072;
	@%p2986 bra 	$L__BB0_1881;

	setp.gtu.f64 	%p2987, %fd1492, 0d7FF0000000000000;
	@%p2987 bra 	$L__BB0_1880;
	bra.uni 	$L__BB0_1876;

$L__BB0_1880:
	mov.f64 	%fd3240, 0d4000000000000000;
	add.rn.f64 	%fd3976, %fd1491, %fd3240;
	bra.uni 	$L__BB0_1881;

$L__BB0_1876:
	setp.eq.s32 	%p2988, %r7, 2146435072;
	mov.f64 	%fd3239, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2681, %temp}, %fd3239;
	}
	setp.eq.s32 	%p2989, %r2681, 0;
	and.pred  	%p2990, %p2988, %p2989;
	@%p2990 bra 	$L__BB0_1879;
	bra.uni 	$L__BB0_1877;

$L__BB0_1879:
	setp.lt.s32 	%p2996, %r5, 0;
	mov.u32 	%r2686, 0;
	setp.gt.f64 	%p2997, %fd1492, 0d3FF0000000000000;
	selp.b32 	%r2687, 2146435072, 0, %p2997;
	xor.b32  	%r2688, %r2687, 2146435072;
	selp.b32 	%r2689, %r2688, %r2687, %p2996;
	setp.eq.f32 	%p2998, %f135, 0fBF800000;
	selp.b32 	%r2690, 1072693248, %r2689, %p2998;
	mov.b64 	%fd3976, {%r2686, %r2690};
	bra.uni 	$L__BB0_1881;

$L__BB0_1877:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2682, %temp}, %fd1491;
	}
	and.b32  	%r2683, %r146, 2147483647;
	setp.ne.s32 	%p2991, %r2683, 2146435072;
	setp.ne.s32 	%p2992, %r2682, 0;
	or.pred  	%p2993, %p2991, %p2992;
	@%p2993 bra 	$L__BB0_1881;

	setp.ne.s32 	%p2994, %r7, 1071644672;
	and.pred  	%p2995, %p2994, %p100;
	selp.b32 	%r2684, %r9, %r8, %p2995;
	mov.u32 	%r2685, 0;
	mov.b64 	%fd3976, {%r2685, %r2684};

$L__BB0_1881:
	ld.global.f32 	%f136, [%rd31];
	cvt.f64.f32 	%fd1502, %f136;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd1502;
	}
	abs.f64 	%fd1503, %fd1502;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1503;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4015, [retval0+0];
	} // callseq 100
	setp.lt.s32 	%p2999, %r148, 0;
	and.pred  	%p101, %p2999, %p121;
	not.pred 	%p3001, %p101;
	mov.f64 	%fd3979, %fd4015;
	@%p3001 bra 	$L__BB0_1883;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2691}, %fd4015;
	}
	xor.b32  	%r2692, %r2691, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2693, %temp}, %fd4015;
	}
	mov.b64 	%fd3979, {%r2693, %r2692};

$L__BB0_1883:
	setp.eq.f32 	%p3002, %f136, 0f00000000;
	@%p3002 bra 	$L__BB0_1887;
	bra.uni 	$L__BB0_1884;

$L__BB0_1887:
	setp.lt.s32 	%p3005, %r5, 0;
	mov.u32 	%r2694, 0;
	selp.b32 	%r2695, %r148, 0, %p121;
	or.b32  	%r2696, %r2695, 2146435072;
	selp.b32 	%r2697, %r2696, %r2695, %p3005;
	mov.b64 	%fd3979, {%r2694, %r2697};
	bra.uni 	$L__BB0_1888;

$L__BB0_1884:
	setp.gt.s32 	%p3003, %r148, -1;
	@%p3003 bra 	$L__BB0_1888;

	mov.f64 	%fd3241, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3242, %fd3241;
	setp.eq.f64 	%p3004, %fd3242, 0d4000000000000000;
	@%p3004 bra 	$L__BB0_1888;

	mov.f64 	%fd3979, 0dFFF8000000000000;

$L__BB0_1888:
	add.f64 	%fd3244, %fd1502, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2698}, %fd3244;
	}
	and.b32  	%r149, %r2698, 2146435072;
	setp.ne.s32 	%p3007, %r149, 2146435072;
	@%p3007 bra 	$L__BB0_1895;

	setp.gtu.f64 	%p3008, %fd1503, 0d7FF0000000000000;
	@%p3008 bra 	$L__BB0_1894;
	bra.uni 	$L__BB0_1890;

$L__BB0_1894:
	mov.f64 	%fd3246, 0d4000000000000000;
	add.rn.f64 	%fd3979, %fd1502, %fd3246;
	bra.uni 	$L__BB0_1895;

$L__BB0_1890:
	setp.eq.s32 	%p3009, %r7, 2146435072;
	mov.f64 	%fd3245, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2699, %temp}, %fd3245;
	}
	setp.eq.s32 	%p3010, %r2699, 0;
	and.pred  	%p3011, %p3009, %p3010;
	@%p3011 bra 	$L__BB0_1893;
	bra.uni 	$L__BB0_1891;

$L__BB0_1893:
	setp.lt.s32 	%p3017, %r5, 0;
	mov.u32 	%r2704, 0;
	setp.gt.f64 	%p3018, %fd1503, 0d3FF0000000000000;
	selp.b32 	%r2705, 2146435072, 0, %p3018;
	xor.b32  	%r2706, %r2705, 2146435072;
	selp.b32 	%r2707, %r2706, %r2705, %p3017;
	setp.eq.f32 	%p3019, %f136, 0fBF800000;
	selp.b32 	%r2708, 1072693248, %r2707, %p3019;
	mov.b64 	%fd3979, {%r2704, %r2708};
	bra.uni 	$L__BB0_1895;

$L__BB0_1891:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2700, %temp}, %fd1502;
	}
	and.b32  	%r2701, %r148, 2147483647;
	setp.ne.s32 	%p3012, %r2701, 2146435072;
	setp.ne.s32 	%p3013, %r2700, 0;
	or.pred  	%p3014, %p3012, %p3013;
	@%p3014 bra 	$L__BB0_1895;

	setp.ne.s32 	%p3015, %r7, 1071644672;
	and.pred  	%p3016, %p3015, %p101;
	selp.b32 	%r2702, %r9, %r8, %p3016;
	mov.u32 	%r2703, 0;
	mov.b64 	%fd3979, {%r2703, %r2702};

$L__BB0_1895:
	setp.eq.f32 	%p3020, %f136, 0f3F800000;
	selp.f64 	%fd3247, 0d3FF0000000000000, %fd3979, %p3020;
	setp.eq.f32 	%p3021, %f135, 0f3F800000;
	selp.f64 	%fd3248, 0d3FF0000000000000, %fd3976, %p3021;
	add.f64 	%fd1513, %fd3248, %fd3247;
	ld.global.f32 	%f137, [%rd32];
	cvt.f64.f32 	%fd1514, %f137;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd1514;
	}
	abs.f64 	%fd1515, %fd1514;
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1515;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4018, [retval0+0];
	} // callseq 101
	setp.lt.s32 	%p3022, %r150, 0;
	and.pred  	%p102, %p3022, %p121;
	not.pred 	%p3024, %p102;
	mov.f64 	%fd3982, %fd4018;
	@%p3024 bra 	$L__BB0_1897;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2709}, %fd4018;
	}
	xor.b32  	%r2710, %r2709, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2711, %temp}, %fd4018;
	}
	mov.b64 	%fd3982, {%r2711, %r2710};

$L__BB0_1897:
	setp.eq.f32 	%p3025, %f137, 0f00000000;
	@%p3025 bra 	$L__BB0_1901;
	bra.uni 	$L__BB0_1898;

$L__BB0_1901:
	setp.lt.s32 	%p3028, %r5, 0;
	mov.u32 	%r2712, 0;
	selp.b32 	%r2713, %r150, 0, %p121;
	or.b32  	%r2714, %r2713, 2146435072;
	selp.b32 	%r2715, %r2714, %r2713, %p3028;
	mov.b64 	%fd3982, {%r2712, %r2715};
	bra.uni 	$L__BB0_1902;

$L__BB0_1898:
	setp.gt.s32 	%p3026, %r150, -1;
	@%p3026 bra 	$L__BB0_1902;

	mov.f64 	%fd3249, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3250, %fd3249;
	setp.eq.f64 	%p3027, %fd3250, 0d4000000000000000;
	@%p3027 bra 	$L__BB0_1902;

	mov.f64 	%fd3982, 0dFFF8000000000000;

$L__BB0_1902:
	add.f64 	%fd3252, %fd1514, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2716}, %fd3252;
	}
	and.b32  	%r151, %r2716, 2146435072;
	setp.ne.s32 	%p3030, %r151, 2146435072;
	@%p3030 bra 	$L__BB0_1909;

	setp.gtu.f64 	%p3031, %fd1515, 0d7FF0000000000000;
	@%p3031 bra 	$L__BB0_1908;
	bra.uni 	$L__BB0_1904;

$L__BB0_1908:
	mov.f64 	%fd3254, 0d4000000000000000;
	add.rn.f64 	%fd3982, %fd1514, %fd3254;
	bra.uni 	$L__BB0_1909;

$L__BB0_1904:
	setp.eq.s32 	%p3032, %r7, 2146435072;
	mov.f64 	%fd3253, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2717, %temp}, %fd3253;
	}
	setp.eq.s32 	%p3033, %r2717, 0;
	and.pred  	%p3034, %p3032, %p3033;
	@%p3034 bra 	$L__BB0_1907;
	bra.uni 	$L__BB0_1905;

$L__BB0_1907:
	setp.lt.s32 	%p3040, %r5, 0;
	mov.u32 	%r2722, 0;
	setp.gt.f64 	%p3041, %fd1515, 0d3FF0000000000000;
	selp.b32 	%r2723, 2146435072, 0, %p3041;
	xor.b32  	%r2724, %r2723, 2146435072;
	selp.b32 	%r2725, %r2724, %r2723, %p3040;
	setp.eq.f32 	%p3042, %f137, 0fBF800000;
	selp.b32 	%r2726, 1072693248, %r2725, %p3042;
	mov.b64 	%fd3982, {%r2722, %r2726};
	bra.uni 	$L__BB0_1909;

$L__BB0_1905:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2718, %temp}, %fd1514;
	}
	and.b32  	%r2719, %r150, 2147483647;
	setp.ne.s32 	%p3035, %r2719, 2146435072;
	setp.ne.s32 	%p3036, %r2718, 0;
	or.pred  	%p3037, %p3035, %p3036;
	@%p3037 bra 	$L__BB0_1909;

	setp.ne.s32 	%p3038, %r7, 1071644672;
	and.pred  	%p3039, %p3038, %p102;
	selp.b32 	%r2720, %r9, %r8, %p3039;
	mov.u32 	%r2721, 0;
	mov.b64 	%fd3982, {%r2721, %r2720};

$L__BB0_1909:
	setp.eq.f32 	%p3043, %f137, 0f3F800000;
	selp.f64 	%fd3255, 0d3FF0000000000000, %fd3982, %p3043;
	add.f64 	%fd1525, %fd1513, %fd3255;
	ld.global.f32 	%f138, [%rd10];
	cvt.f64.f32 	%fd3256, %f138;
	rcp.rn.f64 	%fd1526, %fd3256;
	ld.global.f32 	%f139, [%rd39];
	cvt.f64.f32 	%fd1527, %f139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd1527;
	}
	abs.f64 	%fd1528, %fd1527;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1528;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4024, [retval0+0];
	} // callseq 102
	setp.lt.s32 	%p3044, %r152, 0;
	and.pred  	%p103, %p3044, %p121;
	not.pred 	%p3046, %p103;
	mov.f64 	%fd3985, %fd4024;
	@%p3046 bra 	$L__BB0_1911;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2727}, %fd4024;
	}
	xor.b32  	%r2728, %r2727, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2729, %temp}, %fd4024;
	}
	mov.b64 	%fd3985, {%r2729, %r2728};

$L__BB0_1911:
	setp.eq.f32 	%p3047, %f139, 0f00000000;
	@%p3047 bra 	$L__BB0_1915;
	bra.uni 	$L__BB0_1912;

$L__BB0_1915:
	setp.lt.s32 	%p3050, %r5, 0;
	mov.u32 	%r2730, 0;
	selp.b32 	%r2731, %r152, 0, %p121;
	or.b32  	%r2732, %r2731, 2146435072;
	selp.b32 	%r2733, %r2732, %r2731, %p3050;
	mov.b64 	%fd3985, {%r2730, %r2733};
	bra.uni 	$L__BB0_1916;

$L__BB0_1912:
	setp.gt.s32 	%p3048, %r152, -1;
	@%p3048 bra 	$L__BB0_1916;

	mov.f64 	%fd3257, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3258, %fd3257;
	setp.eq.f64 	%p3049, %fd3258, 0d4000000000000000;
	@%p3049 bra 	$L__BB0_1916;

	mov.f64 	%fd3985, 0dFFF8000000000000;

$L__BB0_1916:
	add.f64 	%fd3260, %fd1527, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2734}, %fd3260;
	}
	and.b32  	%r153, %r2734, 2146435072;
	setp.ne.s32 	%p3052, %r153, 2146435072;
	@%p3052 bra 	$L__BB0_1923;

	setp.gtu.f64 	%p3053, %fd1528, 0d7FF0000000000000;
	@%p3053 bra 	$L__BB0_1922;
	bra.uni 	$L__BB0_1918;

$L__BB0_1922:
	mov.f64 	%fd3262, 0d4000000000000000;
	add.rn.f64 	%fd3985, %fd1527, %fd3262;
	bra.uni 	$L__BB0_1923;

$L__BB0_1918:
	setp.eq.s32 	%p3054, %r7, 2146435072;
	mov.f64 	%fd3261, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2735, %temp}, %fd3261;
	}
	setp.eq.s32 	%p3055, %r2735, 0;
	and.pred  	%p3056, %p3054, %p3055;
	@%p3056 bra 	$L__BB0_1921;
	bra.uni 	$L__BB0_1919;

$L__BB0_1921:
	setp.lt.s32 	%p3062, %r5, 0;
	mov.u32 	%r2740, 0;
	setp.gt.f64 	%p3063, %fd1528, 0d3FF0000000000000;
	selp.b32 	%r2741, 2146435072, 0, %p3063;
	xor.b32  	%r2742, %r2741, 2146435072;
	selp.b32 	%r2743, %r2742, %r2741, %p3062;
	setp.eq.f32 	%p3064, %f139, 0fBF800000;
	selp.b32 	%r2744, 1072693248, %r2743, %p3064;
	mov.b64 	%fd3985, {%r2740, %r2744};
	bra.uni 	$L__BB0_1923;

$L__BB0_1919:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2736, %temp}, %fd1527;
	}
	and.b32  	%r2737, %r152, 2147483647;
	setp.ne.s32 	%p3057, %r2737, 2146435072;
	setp.ne.s32 	%p3058, %r2736, 0;
	or.pred  	%p3059, %p3057, %p3058;
	@%p3059 bra 	$L__BB0_1923;

	setp.ne.s32 	%p3060, %r7, 1071644672;
	and.pred  	%p3061, %p3060, %p103;
	selp.b32 	%r2738, %r9, %r8, %p3061;
	mov.u32 	%r2739, 0;
	mov.b64 	%fd3985, {%r2739, %r2738};

$L__BB0_1923:
	ld.global.f32 	%f140, [%rd27];
	cvt.f64.f32 	%fd1538, %f140;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd1538;
	}
	abs.f64 	%fd1539, %fd1538;
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1539;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3988, [retval0+0];
	} // callseq 103
	setp.lt.s32 	%p3065, %r154, 0;
	and.pred  	%p104, %p3065, %p121;
	not.pred 	%p3067, %p104;
	@%p3067 bra 	$L__BB0_1925;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2745}, %fd3988;
	}
	xor.b32  	%r2746, %r2745, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2747, %temp}, %fd3988;
	}
	mov.b64 	%fd3988, {%r2747, %r2746};

$L__BB0_1925:
	setp.eq.f32 	%p3068, %f140, 0f00000000;
	@%p3068 bra 	$L__BB0_1929;
	bra.uni 	$L__BB0_1926;

$L__BB0_1929:
	setp.lt.s32 	%p3071, %r5, 0;
	mov.u32 	%r2748, 0;
	selp.b32 	%r2749, %r154, 0, %p121;
	or.b32  	%r2750, %r2749, 2146435072;
	selp.b32 	%r2751, %r2750, %r2749, %p3071;
	mov.b64 	%fd3988, {%r2748, %r2751};
	bra.uni 	$L__BB0_1930;

$L__BB0_1926:
	setp.gt.s32 	%p3069, %r154, -1;
	@%p3069 bra 	$L__BB0_1930;

	mov.f64 	%fd3263, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3264, %fd3263;
	setp.eq.f64 	%p3070, %fd3264, 0d4000000000000000;
	@%p3070 bra 	$L__BB0_1930;

	mov.f64 	%fd3988, 0dFFF8000000000000;

$L__BB0_1930:
	add.f64 	%fd3266, %fd1538, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2752}, %fd3266;
	}
	and.b32  	%r2753, %r2752, 2146435072;
	setp.ne.s32 	%p3073, %r2753, 2146435072;
	@%p3073 bra 	$L__BB0_1937;

	setp.gtu.f64 	%p3074, %fd1539, 0d7FF0000000000000;
	@%p3074 bra 	$L__BB0_1936;
	bra.uni 	$L__BB0_1932;

$L__BB0_1936:
	mov.f64 	%fd3268, 0d4000000000000000;
	add.rn.f64 	%fd3988, %fd1538, %fd3268;
	bra.uni 	$L__BB0_1937;

$L__BB0_1932:
	setp.eq.s32 	%p3075, %r7, 2146435072;
	mov.f64 	%fd3267, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2754, %temp}, %fd3267;
	}
	setp.eq.s32 	%p3076, %r2754, 0;
	and.pred  	%p3077, %p3075, %p3076;
	@%p3077 bra 	$L__BB0_1935;
	bra.uni 	$L__BB0_1933;

$L__BB0_1935:
	setp.lt.s32 	%p3083, %r5, 0;
	mov.u32 	%r2759, 0;
	setp.gt.f64 	%p3084, %fd1539, 0d3FF0000000000000;
	selp.b32 	%r2760, 2146435072, 0, %p3084;
	xor.b32  	%r2761, %r2760, 2146435072;
	selp.b32 	%r2762, %r2761, %r2760, %p3083;
	setp.eq.f32 	%p3085, %f140, 0fBF800000;
	selp.b32 	%r2763, 1072693248, %r2762, %p3085;
	mov.b64 	%fd3988, {%r2759, %r2763};
	bra.uni 	$L__BB0_1937;

$L__BB0_1933:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2755, %temp}, %fd1538;
	}
	and.b32  	%r2756, %r154, 2147483647;
	setp.ne.s32 	%p3078, %r2756, 2146435072;
	setp.ne.s32 	%p3079, %r2755, 0;
	or.pred  	%p3080, %p3078, %p3079;
	@%p3080 bra 	$L__BB0_1937;

	setp.ne.s32 	%p3081, %r7, 1071644672;
	and.pred  	%p3082, %p3081, %p104;
	selp.b32 	%r2757, %r9, %r8, %p3082;
	mov.u32 	%r2758, 0;
	mov.b64 	%fd3988, {%r2758, %r2757};

$L__BB0_1937:
	cvt.rn.f32.f64 	%f141, %fd1525;
	setp.eq.f32 	%p3086, %f140, 0f3F800000;
	selp.f64 	%fd3269, 0d3FF0000000000000, %fd3988, %p3086;
	setp.eq.f32 	%p3087, %f139, 0f3F800000;
	selp.f64 	%fd3270, 0d3FF0000000000000, %fd3985, %p3087;
	add.f64 	%fd1549, %fd3270, %fd3269;
	ld.global.f32 	%f142, [%rd29];
	cvt.f64.f32 	%fd1550, %f142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd1550;
	}
	abs.f64 	%fd1551, %fd1550;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1551;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4027, [retval0+0];
	} // callseq 104
	setp.lt.s32 	%p3088, %r155, 0;
	and.pred  	%p105, %p3088, %p121;
	not.pred 	%p3090, %p105;
	mov.f64 	%fd3991, %fd4027;
	@%p3090 bra 	$L__BB0_1939;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2764}, %fd4027;
	}
	xor.b32  	%r2765, %r2764, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2766, %temp}, %fd4027;
	}
	mov.b64 	%fd3991, {%r2766, %r2765};

$L__BB0_1939:
	setp.eq.f32 	%p3091, %f142, 0f00000000;
	@%p3091 bra 	$L__BB0_1943;
	bra.uni 	$L__BB0_1940;

$L__BB0_1943:
	setp.lt.s32 	%p3094, %r5, 0;
	mov.u32 	%r2767, 0;
	selp.b32 	%r2768, %r155, 0, %p121;
	or.b32  	%r2769, %r2768, 2146435072;
	selp.b32 	%r2770, %r2769, %r2768, %p3094;
	mov.b64 	%fd3991, {%r2767, %r2770};
	bra.uni 	$L__BB0_1944;

$L__BB0_1940:
	setp.gt.s32 	%p3092, %r155, -1;
	@%p3092 bra 	$L__BB0_1944;

	mov.f64 	%fd3271, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3272, %fd3271;
	setp.eq.f64 	%p3093, %fd3272, 0d4000000000000000;
	@%p3093 bra 	$L__BB0_1944;

	mov.f64 	%fd3991, 0dFFF8000000000000;

$L__BB0_1944:
	add.f64 	%fd3274, %fd1550, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2771}, %fd3274;
	}
	and.b32  	%r156, %r2771, 2146435072;
	setp.ne.s32 	%p3096, %r156, 2146435072;
	@%p3096 bra 	$L__BB0_1951;

	setp.gtu.f64 	%p3097, %fd1551, 0d7FF0000000000000;
	@%p3097 bra 	$L__BB0_1950;
	bra.uni 	$L__BB0_1946;

$L__BB0_1950:
	mov.f64 	%fd3276, 0d4000000000000000;
	add.rn.f64 	%fd3991, %fd1550, %fd3276;
	bra.uni 	$L__BB0_1951;

$L__BB0_1946:
	setp.eq.s32 	%p3098, %r7, 2146435072;
	mov.f64 	%fd3275, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2772, %temp}, %fd3275;
	}
	setp.eq.s32 	%p3099, %r2772, 0;
	and.pred  	%p3100, %p3098, %p3099;
	@%p3100 bra 	$L__BB0_1949;
	bra.uni 	$L__BB0_1947;

$L__BB0_1949:
	setp.lt.s32 	%p3106, %r5, 0;
	mov.u32 	%r2777, 0;
	setp.gt.f64 	%p3107, %fd1551, 0d3FF0000000000000;
	selp.b32 	%r2778, 2146435072, 0, %p3107;
	xor.b32  	%r2779, %r2778, 2146435072;
	selp.b32 	%r2780, %r2779, %r2778, %p3106;
	setp.eq.f32 	%p3108, %f142, 0fBF800000;
	selp.b32 	%r2781, 1072693248, %r2780, %p3108;
	mov.b64 	%fd3991, {%r2777, %r2781};
	bra.uni 	$L__BB0_1951;

$L__BB0_1947:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2773, %temp}, %fd1550;
	}
	and.b32  	%r2774, %r155, 2147483647;
	setp.ne.s32 	%p3101, %r2774, 2146435072;
	setp.ne.s32 	%p3102, %r2773, 0;
	or.pred  	%p3103, %p3101, %p3102;
	@%p3103 bra 	$L__BB0_1951;

	setp.ne.s32 	%p3104, %r7, 1071644672;
	and.pred  	%p3105, %p3104, %p105;
	selp.b32 	%r2775, %r9, %r8, %p3105;
	mov.u32 	%r2776, 0;
	mov.b64 	%fd3991, {%r2776, %r2775};

$L__BB0_1951:
	setp.eq.f32 	%p3109, %f142, 0f3F800000;
	selp.f64 	%fd3277, 0d3FF0000000000000, %fd3991, %p3109;
	add.f64 	%fd3278, %fd1549, %fd3277;
	mul.f64 	%fd3279, %fd1526, %fd3278;
	cvt.rn.f32.f64 	%f792, %fd3279;
	sub.f32 	%f793, %f125, %f792;
	cvt.f64.f32 	%fd3280, %f793;
	cvt.f64.f32 	%fd3281, %f141;
	fma.rn.f64 	%fd3282, %fd3281, 0dBFE0000000000000, %fd3280;
	mul.f64 	%fd3283, %fd3282, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f794, %fd3283;
	mul.f32 	%f143, %f139, %f135;
	fma.rn.f32 	%f795, %f140, %f136, %f143;
	mul.f32 	%f144, %f142, %f137;
	add.f32 	%f796, %f795, %f144;
	cvt.f64.f32 	%fd3284, %f796;
	mul.f64 	%fd3285, %fd1526, %fd3284;
	cvt.rn.f32.f64 	%f797, %fd3285;
	add.f32 	%f798, %f125, %f794;
	div.rn.f32 	%f145, %f139, %f138;
	fma.rn.f32 	%f799, %f145, %f141, %f798;
	mul.f32 	%f800, %f135, %f797;
	sub.f32 	%f801, %f799, %f800;
	sub.f32 	%f146, %f134, %f801;
	ld.global.f32 	%f147, [%rd30+4];
	cvt.f64.f32 	%fd1561, %f147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd1561;
	}
	abs.f64 	%fd1562, %fd1561;
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1562;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3994, [retval0+0];
	} // callseq 105
	setp.lt.s32 	%p3110, %r157, 0;
	and.pred  	%p106, %p3110, %p121;
	not.pred 	%p3112, %p106;
	@%p3112 bra 	$L__BB0_1953;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2782}, %fd3994;
	}
	xor.b32  	%r2783, %r2782, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2784, %temp}, %fd3994;
	}
	mov.b64 	%fd3994, {%r2784, %r2783};

$L__BB0_1953:
	setp.eq.f32 	%p3113, %f147, 0f00000000;
	@%p3113 bra 	$L__BB0_1957;
	bra.uni 	$L__BB0_1954;

$L__BB0_1957:
	setp.lt.s32 	%p3116, %r5, 0;
	mov.u32 	%r2785, 0;
	selp.b32 	%r2786, %r157, 0, %p121;
	or.b32  	%r2787, %r2786, 2146435072;
	selp.b32 	%r2788, %r2787, %r2786, %p3116;
	mov.b64 	%fd3994, {%r2785, %r2788};
	bra.uni 	$L__BB0_1958;

$L__BB0_1954:
	setp.gt.s32 	%p3114, %r157, -1;
	@%p3114 bra 	$L__BB0_1958;

	mov.f64 	%fd3286, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3287, %fd3286;
	setp.eq.f64 	%p3115, %fd3287, 0d4000000000000000;
	@%p3115 bra 	$L__BB0_1958;

	mov.f64 	%fd3994, 0dFFF8000000000000;

$L__BB0_1958:
	add.f64 	%fd3289, %fd1561, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2789}, %fd3289;
	}
	and.b32  	%r2790, %r2789, 2146435072;
	setp.ne.s32 	%p3118, %r2790, 2146435072;
	@%p3118 bra 	$L__BB0_1965;

	cvt.f64.f32 	%fd3546, %f147;
	abs.f64 	%fd3545, %fd3546;
	setp.gtu.f64 	%p3119, %fd3545, 0d7FF0000000000000;
	@%p3119 bra 	$L__BB0_1964;
	bra.uni 	$L__BB0_1960;

$L__BB0_1964:
	mov.f64 	%fd3291, 0d4000000000000000;
	add.rn.f64 	%fd3994, %fd1561, %fd3291;
	bra.uni 	$L__BB0_1965;

$L__BB0_1960:
	setp.eq.s32 	%p3120, %r7, 2146435072;
	mov.f64 	%fd3290, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2791, %temp}, %fd3290;
	}
	setp.eq.s32 	%p3121, %r2791, 0;
	and.pred  	%p3122, %p3120, %p3121;
	@%p3122 bra 	$L__BB0_1963;
	bra.uni 	$L__BB0_1961;

$L__BB0_1963:
	cvt.f64.f32 	%fd3549, %f147;
	abs.f64 	%fd3548, %fd3549;
	setp.lt.s32 	%p3128, %r5, 0;
	mov.u32 	%r2796, 0;
	setp.gt.f64 	%p3129, %fd3548, 0d3FF0000000000000;
	selp.b32 	%r2797, 2146435072, 0, %p3129;
	xor.b32  	%r2798, %r2797, 2146435072;
	selp.b32 	%r2799, %r2798, %r2797, %p3128;
	setp.eq.f32 	%p3130, %f147, 0fBF800000;
	selp.b32 	%r2800, 1072693248, %r2799, %p3130;
	mov.b64 	%fd3994, {%r2796, %r2800};
	bra.uni 	$L__BB0_1965;

$L__BB0_1961:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2792, %temp}, %fd1561;
	}
	and.b32  	%r2793, %r157, 2147483647;
	setp.ne.s32 	%p3123, %r2793, 2146435072;
	setp.ne.s32 	%p3124, %r2792, 0;
	or.pred  	%p3125, %p3123, %p3124;
	@%p3125 bra 	$L__BB0_1965;

	cvt.f64.f32 	%fd3547, %f147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3152}, %fd3547;
	}
	setp.lt.s32 	%p3556, %r3152, 0;
	and.pred  	%p3555, %p3556, %p121;
	setp.ne.s32 	%p3126, %r7, 1071644672;
	and.pred  	%p3127, %p3126, %p3555;
	selp.b32 	%r2794, %r9, %r8, %p3127;
	mov.u32 	%r2795, 0;
	mov.b64 	%fd3994, {%r2795, %r2794};

$L__BB0_1965:
	ld.global.f32 	%f148, [%rd31+4];
	cvt.f64.f32 	%fd1572, %f148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd1572;
	}
	abs.f64 	%fd1573, %fd1572;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1573;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd3997, [retval0+0];
	} // callseq 106
	setp.lt.s32 	%p3131, %r158, 0;
	and.pred  	%p107, %p3131, %p121;
	not.pred 	%p3133, %p107;
	@%p3133 bra 	$L__BB0_1967;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2801}, %fd3997;
	}
	xor.b32  	%r2802, %r2801, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2803, %temp}, %fd3997;
	}
	mov.b64 	%fd3997, {%r2803, %r2802};

$L__BB0_1967:
	setp.eq.f32 	%p3134, %f148, 0f00000000;
	@%p3134 bra 	$L__BB0_1971;
	bra.uni 	$L__BB0_1968;

$L__BB0_1971:
	setp.lt.s32 	%p3137, %r5, 0;
	mov.u32 	%r2804, 0;
	selp.b32 	%r2805, %r158, 0, %p121;
	or.b32  	%r2806, %r2805, 2146435072;
	selp.b32 	%r2807, %r2806, %r2805, %p3137;
	mov.b64 	%fd3997, {%r2804, %r2807};
	bra.uni 	$L__BB0_1972;

$L__BB0_1968:
	setp.gt.s32 	%p3135, %r158, -1;
	@%p3135 bra 	$L__BB0_1972;

	mov.f64 	%fd3292, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3293, %fd3292;
	setp.eq.f64 	%p3136, %fd3293, 0d4000000000000000;
	@%p3136 bra 	$L__BB0_1972;

	mov.f64 	%fd3997, 0dFFF8000000000000;

$L__BB0_1972:
	add.f64 	%fd3295, %fd1572, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2808}, %fd3295;
	}
	and.b32  	%r2809, %r2808, 2146435072;
	setp.ne.s32 	%p3139, %r2809, 2146435072;
	@%p3139 bra 	$L__BB0_1979;

	cvt.f64.f32 	%fd3551, %f148;
	abs.f64 	%fd3550, %fd3551;
	setp.gtu.f64 	%p3140, %fd3550, 0d7FF0000000000000;
	@%p3140 bra 	$L__BB0_1978;
	bra.uni 	$L__BB0_1974;

$L__BB0_1978:
	mov.f64 	%fd3297, 0d4000000000000000;
	add.rn.f64 	%fd3997, %fd1572, %fd3297;
	bra.uni 	$L__BB0_1979;

$L__BB0_1974:
	setp.eq.s32 	%p3141, %r7, 2146435072;
	mov.f64 	%fd3296, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2810, %temp}, %fd3296;
	}
	setp.eq.s32 	%p3142, %r2810, 0;
	and.pred  	%p3143, %p3141, %p3142;
	@%p3143 bra 	$L__BB0_1977;
	bra.uni 	$L__BB0_1975;

$L__BB0_1977:
	cvt.f64.f32 	%fd3554, %f148;
	abs.f64 	%fd3553, %fd3554;
	setp.lt.s32 	%p3149, %r5, 0;
	mov.u32 	%r2815, 0;
	setp.gt.f64 	%p3150, %fd3553, 0d3FF0000000000000;
	selp.b32 	%r2816, 2146435072, 0, %p3150;
	xor.b32  	%r2817, %r2816, 2146435072;
	selp.b32 	%r2818, %r2817, %r2816, %p3149;
	setp.eq.f32 	%p3151, %f148, 0fBF800000;
	selp.b32 	%r2819, 1072693248, %r2818, %p3151;
	mov.b64 	%fd3997, {%r2815, %r2819};
	bra.uni 	$L__BB0_1979;

$L__BB0_1975:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2811, %temp}, %fd1572;
	}
	and.b32  	%r2812, %r158, 2147483647;
	setp.ne.s32 	%p3144, %r2812, 2146435072;
	setp.ne.s32 	%p3145, %r2811, 0;
	or.pred  	%p3146, %p3144, %p3145;
	@%p3146 bra 	$L__BB0_1979;

	cvt.f64.f32 	%fd3552, %f148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3153}, %fd3552;
	}
	setp.lt.s32 	%p3558, %r3153, 0;
	and.pred  	%p3557, %p3558, %p121;
	setp.ne.s32 	%p3147, %r7, 1071644672;
	and.pred  	%p3148, %p3147, %p3557;
	selp.b32 	%r2813, %r9, %r8, %p3148;
	mov.u32 	%r2814, 0;
	mov.b64 	%fd3997, {%r2814, %r2813};

$L__BB0_1979:
	setp.eq.f32 	%p3152, %f148, 0f3F800000;
	selp.f64 	%fd3298, 0d3FF0000000000000, %fd3997, %p3152;
	setp.eq.f32 	%p3153, %f147, 0f3F800000;
	selp.f64 	%fd3299, 0d3FF0000000000000, %fd3994, %p3153;
	add.f64 	%fd1583, %fd3299, %fd3298;
	ld.global.f32 	%f149, [%rd32+4];
	cvt.f64.f32 	%fd1584, %f149;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd1584;
	}
	abs.f64 	%fd1585, %fd1584;
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1585;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4000, [retval0+0];
	} // callseq 107
	setp.lt.s32 	%p3154, %r159, 0;
	and.pred  	%p108, %p3154, %p121;
	not.pred 	%p3156, %p108;
	@%p3156 bra 	$L__BB0_1981;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2820}, %fd4000;
	}
	xor.b32  	%r2821, %r2820, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2822, %temp}, %fd4000;
	}
	mov.b64 	%fd4000, {%r2822, %r2821};

$L__BB0_1981:
	setp.eq.f32 	%p3157, %f149, 0f00000000;
	@%p3157 bra 	$L__BB0_1985;
	bra.uni 	$L__BB0_1982;

$L__BB0_1985:
	setp.lt.s32 	%p3160, %r5, 0;
	mov.u32 	%r2823, 0;
	selp.b32 	%r2824, %r159, 0, %p121;
	or.b32  	%r2825, %r2824, 2146435072;
	selp.b32 	%r2826, %r2825, %r2824, %p3160;
	mov.b64 	%fd4000, {%r2823, %r2826};
	bra.uni 	$L__BB0_1986;

$L__BB0_1982:
	setp.gt.s32 	%p3158, %r159, -1;
	@%p3158 bra 	$L__BB0_1986;

	mov.f64 	%fd3300, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3301, %fd3300;
	setp.eq.f64 	%p3159, %fd3301, 0d4000000000000000;
	@%p3159 bra 	$L__BB0_1986;

	mov.f64 	%fd4000, 0dFFF8000000000000;

$L__BB0_1986:
	add.f64 	%fd3303, %fd1584, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2827}, %fd3303;
	}
	and.b32  	%r2828, %r2827, 2146435072;
	setp.ne.s32 	%p3162, %r2828, 2146435072;
	@%p3162 bra 	$L__BB0_1993;

	cvt.f64.f32 	%fd3556, %f149;
	abs.f64 	%fd3555, %fd3556;
	setp.gtu.f64 	%p3163, %fd3555, 0d7FF0000000000000;
	@%p3163 bra 	$L__BB0_1992;
	bra.uni 	$L__BB0_1988;

$L__BB0_1992:
	mov.f64 	%fd3305, 0d4000000000000000;
	add.rn.f64 	%fd4000, %fd1584, %fd3305;
	bra.uni 	$L__BB0_1993;

$L__BB0_1988:
	setp.eq.s32 	%p3164, %r7, 2146435072;
	mov.f64 	%fd3304, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2829, %temp}, %fd3304;
	}
	setp.eq.s32 	%p3165, %r2829, 0;
	and.pred  	%p3166, %p3164, %p3165;
	@%p3166 bra 	$L__BB0_1991;
	bra.uni 	$L__BB0_1989;

$L__BB0_1991:
	cvt.f64.f32 	%fd3559, %f149;
	abs.f64 	%fd3558, %fd3559;
	setp.lt.s32 	%p3172, %r5, 0;
	mov.u32 	%r2834, 0;
	setp.gt.f64 	%p3173, %fd3558, 0d3FF0000000000000;
	selp.b32 	%r2835, 2146435072, 0, %p3173;
	xor.b32  	%r2836, %r2835, 2146435072;
	selp.b32 	%r2837, %r2836, %r2835, %p3172;
	setp.eq.f32 	%p3174, %f149, 0fBF800000;
	selp.b32 	%r2838, 1072693248, %r2837, %p3174;
	mov.b64 	%fd4000, {%r2834, %r2838};
	bra.uni 	$L__BB0_1993;

$L__BB0_1989:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2830, %temp}, %fd1584;
	}
	and.b32  	%r2831, %r159, 2147483647;
	setp.ne.s32 	%p3167, %r2831, 2146435072;
	setp.ne.s32 	%p3168, %r2830, 0;
	or.pred  	%p3169, %p3167, %p3168;
	@%p3169 bra 	$L__BB0_1993;

	cvt.f64.f32 	%fd3557, %f149;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3154}, %fd3557;
	}
	setp.lt.s32 	%p3560, %r3154, 0;
	and.pred  	%p3559, %p3560, %p121;
	setp.ne.s32 	%p3170, %r7, 1071644672;
	and.pred  	%p3171, %p3170, %p3559;
	selp.b32 	%r2832, %r9, %r8, %p3171;
	mov.u32 	%r2833, 0;
	mov.b64 	%fd4000, {%r2833, %r2832};

$L__BB0_1993:
	setp.eq.f32 	%p3175, %f149, 0f3F800000;
	selp.f64 	%fd3306, 0d3FF0000000000000, %fd4000, %p3175;
	add.f64 	%fd1595, %fd1583, %fd3306;
	ld.global.f32 	%f150, [%rd10+4];
	ld.global.f32 	%f151, [%rd39+4];
	cvt.f64.f32 	%fd1596, %f151;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd1596;
	}
	abs.f64 	%fd1597, %fd1596;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1597;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4003, [retval0+0];
	} // callseq 108
	setp.lt.s32 	%p3176, %r160, 0;
	and.pred  	%p109, %p3176, %p121;
	not.pred 	%p3178, %p109;
	@%p3178 bra 	$L__BB0_1995;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2839}, %fd4003;
	}
	xor.b32  	%r2840, %r2839, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2841, %temp}, %fd4003;
	}
	mov.b64 	%fd4003, {%r2841, %r2840};

$L__BB0_1995:
	setp.eq.f32 	%p3179, %f151, 0f00000000;
	@%p3179 bra 	$L__BB0_1999;
	bra.uni 	$L__BB0_1996;

$L__BB0_1999:
	setp.lt.s32 	%p3182, %r5, 0;
	mov.u32 	%r2842, 0;
	selp.b32 	%r2843, %r160, 0, %p121;
	or.b32  	%r2844, %r2843, 2146435072;
	selp.b32 	%r2845, %r2844, %r2843, %p3182;
	mov.b64 	%fd4003, {%r2842, %r2845};
	bra.uni 	$L__BB0_2000;

$L__BB0_1996:
	setp.gt.s32 	%p3180, %r160, -1;
	@%p3180 bra 	$L__BB0_2000;

	mov.f64 	%fd3307, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3308, %fd3307;
	setp.eq.f64 	%p3181, %fd3308, 0d4000000000000000;
	@%p3181 bra 	$L__BB0_2000;

	mov.f64 	%fd4003, 0dFFF8000000000000;

$L__BB0_2000:
	add.f64 	%fd3310, %fd1596, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2846}, %fd3310;
	}
	and.b32  	%r2847, %r2846, 2146435072;
	setp.ne.s32 	%p3184, %r2847, 2146435072;
	@%p3184 bra 	$L__BB0_2007;

	cvt.f64.f32 	%fd3561, %f151;
	abs.f64 	%fd3560, %fd3561;
	setp.gtu.f64 	%p3185, %fd3560, 0d7FF0000000000000;
	@%p3185 bra 	$L__BB0_2006;
	bra.uni 	$L__BB0_2002;

$L__BB0_2006:
	mov.f64 	%fd3312, 0d4000000000000000;
	add.rn.f64 	%fd4003, %fd1596, %fd3312;
	bra.uni 	$L__BB0_2007;

$L__BB0_2002:
	setp.eq.s32 	%p3186, %r7, 2146435072;
	mov.f64 	%fd3311, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2848, %temp}, %fd3311;
	}
	setp.eq.s32 	%p3187, %r2848, 0;
	and.pred  	%p3188, %p3186, %p3187;
	@%p3188 bra 	$L__BB0_2005;
	bra.uni 	$L__BB0_2003;

$L__BB0_2005:
	cvt.f64.f32 	%fd3564, %f151;
	abs.f64 	%fd3563, %fd3564;
	setp.lt.s32 	%p3194, %r5, 0;
	mov.u32 	%r2853, 0;
	setp.gt.f64 	%p3195, %fd3563, 0d3FF0000000000000;
	selp.b32 	%r2854, 2146435072, 0, %p3195;
	xor.b32  	%r2855, %r2854, 2146435072;
	selp.b32 	%r2856, %r2855, %r2854, %p3194;
	setp.eq.f32 	%p3196, %f151, 0fBF800000;
	selp.b32 	%r2857, 1072693248, %r2856, %p3196;
	mov.b64 	%fd4003, {%r2853, %r2857};
	bra.uni 	$L__BB0_2007;

$L__BB0_2003:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2849, %temp}, %fd1596;
	}
	and.b32  	%r2850, %r160, 2147483647;
	setp.ne.s32 	%p3189, %r2850, 2146435072;
	setp.ne.s32 	%p3190, %r2849, 0;
	or.pred  	%p3191, %p3189, %p3190;
	@%p3191 bra 	$L__BB0_2007;

	cvt.f64.f32 	%fd3562, %f151;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3155}, %fd3562;
	}
	setp.lt.s32 	%p3562, %r3155, 0;
	and.pred  	%p3561, %p3562, %p121;
	setp.ne.s32 	%p3192, %r7, 1071644672;
	and.pred  	%p3193, %p3192, %p3561;
	selp.b32 	%r2851, %r9, %r8, %p3193;
	mov.u32 	%r2852, 0;
	mov.b64 	%fd4003, {%r2852, %r2851};

$L__BB0_2007:
	ld.global.f32 	%f152, [%rd27+4];
	cvt.f64.f32 	%fd1607, %f152;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd1607;
	}
	abs.f64 	%fd1608, %fd1607;
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1608;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4006, [retval0+0];
	} // callseq 109
	setp.lt.s32 	%p3197, %r161, 0;
	and.pred  	%p110, %p3197, %p121;
	not.pred 	%p3199, %p110;
	@%p3199 bra 	$L__BB0_2009;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2858}, %fd4006;
	}
	xor.b32  	%r2859, %r2858, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2860, %temp}, %fd4006;
	}
	mov.b64 	%fd4006, {%r2860, %r2859};

$L__BB0_2009:
	setp.eq.f32 	%p3200, %f152, 0f00000000;
	@%p3200 bra 	$L__BB0_2013;
	bra.uni 	$L__BB0_2010;

$L__BB0_2013:
	setp.lt.s32 	%p3203, %r5, 0;
	mov.u32 	%r2861, 0;
	selp.b32 	%r2862, %r161, 0, %p121;
	or.b32  	%r2863, %r2862, 2146435072;
	selp.b32 	%r2864, %r2863, %r2862, %p3203;
	mov.b64 	%fd4006, {%r2861, %r2864};
	bra.uni 	$L__BB0_2014;

$L__BB0_2010:
	setp.gt.s32 	%p3201, %r161, -1;
	@%p3201 bra 	$L__BB0_2014;

	mov.f64 	%fd3313, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3314, %fd3313;
	setp.eq.f64 	%p3202, %fd3314, 0d4000000000000000;
	@%p3202 bra 	$L__BB0_2014;

	mov.f64 	%fd4006, 0dFFF8000000000000;

$L__BB0_2014:
	add.f64 	%fd3316, %fd1607, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2865}, %fd3316;
	}
	and.b32  	%r2866, %r2865, 2146435072;
	setp.ne.s32 	%p3205, %r2866, 2146435072;
	@%p3205 bra 	$L__BB0_2021;

	cvt.f64.f32 	%fd3566, %f152;
	abs.f64 	%fd3565, %fd3566;
	setp.gtu.f64 	%p3206, %fd3565, 0d7FF0000000000000;
	@%p3206 bra 	$L__BB0_2020;
	bra.uni 	$L__BB0_2016;

$L__BB0_2020:
	mov.f64 	%fd3318, 0d4000000000000000;
	add.rn.f64 	%fd4006, %fd1607, %fd3318;
	bra.uni 	$L__BB0_2021;

$L__BB0_2016:
	setp.eq.s32 	%p3207, %r7, 2146435072;
	mov.f64 	%fd3317, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2867, %temp}, %fd3317;
	}
	setp.eq.s32 	%p3208, %r2867, 0;
	and.pred  	%p3209, %p3207, %p3208;
	@%p3209 bra 	$L__BB0_2019;
	bra.uni 	$L__BB0_2017;

$L__BB0_2019:
	cvt.f64.f32 	%fd3569, %f152;
	abs.f64 	%fd3568, %fd3569;
	setp.lt.s32 	%p3215, %r5, 0;
	mov.u32 	%r2872, 0;
	setp.gt.f64 	%p3216, %fd3568, 0d3FF0000000000000;
	selp.b32 	%r2873, 2146435072, 0, %p3216;
	xor.b32  	%r2874, %r2873, 2146435072;
	selp.b32 	%r2875, %r2874, %r2873, %p3215;
	setp.eq.f32 	%p3217, %f152, 0fBF800000;
	selp.b32 	%r2876, 1072693248, %r2875, %p3217;
	mov.b64 	%fd4006, {%r2872, %r2876};
	bra.uni 	$L__BB0_2021;

$L__BB0_2017:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2868, %temp}, %fd1607;
	}
	and.b32  	%r2869, %r161, 2147483647;
	setp.ne.s32 	%p3210, %r2869, 2146435072;
	setp.ne.s32 	%p3211, %r2868, 0;
	or.pred  	%p3212, %p3210, %p3211;
	@%p3212 bra 	$L__BB0_2021;

	cvt.f64.f32 	%fd3567, %f152;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3156}, %fd3567;
	}
	setp.lt.s32 	%p3564, %r3156, 0;
	and.pred  	%p3563, %p3564, %p121;
	setp.ne.s32 	%p3213, %r7, 1071644672;
	and.pred  	%p3214, %p3213, %p3563;
	selp.b32 	%r2870, %r9, %r8, %p3214;
	mov.u32 	%r2871, 0;
	mov.b64 	%fd4006, {%r2871, %r2870};

$L__BB0_2021:
	ld.global.f32 	%f153, [%rd29+4];
	cvt.f64.f32 	%fd1618, %f153;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd1618;
	}
	abs.f64 	%fd1619, %fd1618;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1619;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4009, [retval0+0];
	} // callseq 110
	setp.lt.s32 	%p3218, %r162, 0;
	and.pred  	%p111, %p3218, %p121;
	not.pred 	%p3220, %p111;
	@%p3220 bra 	$L__BB0_2023;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2877}, %fd4009;
	}
	xor.b32  	%r2878, %r2877, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2879, %temp}, %fd4009;
	}
	mov.b64 	%fd4009, {%r2879, %r2878};

$L__BB0_2023:
	setp.eq.f32 	%p3221, %f153, 0f00000000;
	setp.eq.f32 	%p3222, %f151, 0f3F800000;
	selp.f64 	%fd3319, 0d3FF0000000000000, %fd4003, %p3222;
	setp.eq.f32 	%p3223, %f152, 0f3F800000;
	selp.f64 	%fd3320, 0d3FF0000000000000, %fd4006, %p3223;
	add.f64 	%fd1623, %fd3319, %fd3320;
	@%p3221 bra 	$L__BB0_2027;
	bra.uni 	$L__BB0_2024;

$L__BB0_2027:
	setp.lt.s32 	%p3226, %r5, 0;
	mov.u32 	%r2880, 0;
	selp.b32 	%r2881, %r162, 0, %p121;
	or.b32  	%r2882, %r2881, 2146435072;
	selp.b32 	%r2883, %r2882, %r2881, %p3226;
	mov.b64 	%fd4009, {%r2880, %r2883};
	bra.uni 	$L__BB0_2028;

$L__BB0_2024:
	setp.gt.s32 	%p3224, %r162, -1;
	@%p3224 bra 	$L__BB0_2028;

	mov.f64 	%fd3321, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3322, %fd3321;
	setp.eq.f64 	%p3225, %fd3322, 0d4000000000000000;
	@%p3225 bra 	$L__BB0_2028;

	mov.f64 	%fd4009, 0dFFF8000000000000;

$L__BB0_2028:
	add.f64 	%fd3324, %fd1618, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2884}, %fd3324;
	}
	and.b32  	%r2885, %r2884, 2146435072;
	setp.ne.s32 	%p3228, %r2885, 2146435072;
	@%p3228 bra 	$L__BB0_2035;

	cvt.f64.f32 	%fd3571, %f153;
	abs.f64 	%fd3570, %fd3571;
	setp.gtu.f64 	%p3229, %fd3570, 0d7FF0000000000000;
	@%p3229 bra 	$L__BB0_2034;
	bra.uni 	$L__BB0_2030;

$L__BB0_2034:
	mov.f64 	%fd3326, 0d4000000000000000;
	add.rn.f64 	%fd4009, %fd1618, %fd3326;
	bra.uni 	$L__BB0_2035;

$L__BB0_2030:
	setp.eq.s32 	%p3230, %r7, 2146435072;
	mov.f64 	%fd3325, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2886, %temp}, %fd3325;
	}
	setp.eq.s32 	%p3231, %r2886, 0;
	and.pred  	%p3232, %p3230, %p3231;
	@%p3232 bra 	$L__BB0_2033;
	bra.uni 	$L__BB0_2031;

$L__BB0_2033:
	cvt.f64.f32 	%fd3574, %f153;
	abs.f64 	%fd3573, %fd3574;
	setp.lt.s32 	%p3238, %r5, 0;
	mov.u32 	%r2891, 0;
	setp.gt.f64 	%p3239, %fd3573, 0d3FF0000000000000;
	selp.b32 	%r2892, 2146435072, 0, %p3239;
	xor.b32  	%r2893, %r2892, 2146435072;
	selp.b32 	%r2894, %r2893, %r2892, %p3238;
	setp.eq.f32 	%p3240, %f153, 0fBF800000;
	selp.b32 	%r2895, 1072693248, %r2894, %p3240;
	mov.b64 	%fd4009, {%r2891, %r2895};
	bra.uni 	$L__BB0_2035;

$L__BB0_2031:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2887, %temp}, %fd1618;
	}
	and.b32  	%r2888, %r162, 2147483647;
	setp.ne.s32 	%p3233, %r2888, 2146435072;
	setp.ne.s32 	%p3234, %r2887, 0;
	or.pred  	%p3235, %p3233, %p3234;
	@%p3235 bra 	$L__BB0_2035;

	cvt.f64.f32 	%fd3572, %f153;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3157}, %fd3572;
	}
	setp.lt.s32 	%p3566, %r3157, 0;
	and.pred  	%p3565, %p3566, %p121;
	setp.ne.s32 	%p3236, %r7, 1071644672;
	and.pred  	%p3237, %p3236, %p3565;
	selp.b32 	%r2889, %r9, %r8, %p3237;
	mov.u32 	%r2890, 0;
	mov.b64 	%fd4009, {%r2890, %r2889};

$L__BB0_2035:
	cvt.rn.f32.f64 	%f802, %fd1595;
	cvt.f64.f32 	%fd3327, %f150;
	rcp.rn.f64 	%fd3328, %fd3327;
	setp.eq.f32 	%p3241, %f153, 0f3F800000;
	selp.f64 	%fd3329, 0d3FF0000000000000, %fd4009, %p3241;
	add.f64 	%fd3330, %fd1623, %fd3329;
	mul.f64 	%fd3331, %fd3328, %fd3330;
	cvt.rn.f32.f64 	%f803, %fd3331;
	ld.global.f32 	%f804, [%rd35+4];
	sub.f32 	%f805, %f804, %f803;
	cvt.f64.f32 	%fd3332, %f805;
	cvt.f64.f32 	%fd3333, %f802;
	fma.rn.f64 	%fd3334, %fd3333, 0dBFE0000000000000, %fd3332;
	mul.f64 	%fd3335, %fd3334, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f806, %fd3335;
	mul.f32 	%f807, %f152, %f148;
	fma.rn.f32 	%f808, %f151, %f147, %f807;
	fma.rn.f32 	%f809, %f153, %f149, %f808;
	cvt.f64.f32 	%fd3336, %f809;
	mul.f64 	%fd3337, %fd3328, %fd3336;
	cvt.rn.f32.f64 	%f810, %fd3337;
	add.f32 	%f811, %f804, %f806;
	div.rn.f32 	%f812, %f152, %f150;
	fma.rn.f32 	%f813, %f812, %f802, %f811;
	mul.f32 	%f814, %f148, %f810;
	sub.f32 	%f154, %f813, %f814;
	@%p2980 bra 	$L__BB0_2037;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2896}, %fd4012;
	}
	xor.b32  	%r2897, %r2896, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2898, %temp}, %fd4012;
	}
	mov.b64 	%fd4012, {%r2898, %r2897};

$L__BB0_2037:
	setp.eq.f32 	%p3544, %f135, 0f00000000;
	@%p3544 bra 	$L__BB0_2041;
	bra.uni 	$L__BB0_2038;

$L__BB0_2041:
	setp.lt.s32 	%p3246, %r5, 0;
	mov.u32 	%r2899, 0;
	selp.b32 	%r2900, %r146, 0, %p121;
	or.b32  	%r2901, %r2900, 2146435072;
	selp.b32 	%r2902, %r2901, %r2900, %p3246;
	mov.b64 	%fd4012, {%r2899, %r2902};
	bra.uni 	$L__BB0_2042;

$L__BB0_2038:
	setp.gt.s32 	%p3244, %r146, -1;
	@%p3244 bra 	$L__BB0_2042;

	mov.f64 	%fd3338, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3339, %fd3338;
	setp.eq.f64 	%p3245, %fd3339, 0d4000000000000000;
	@%p3245 bra 	$L__BB0_2042;

	mov.f64 	%fd4012, 0dFFF8000000000000;

$L__BB0_2042:
	@%p2986 bra 	$L__BB0_2049;

	setp.gtu.f64 	%p3249, %fd1492, 0d7FF0000000000000;
	@%p3249 bra 	$L__BB0_2048;
	bra.uni 	$L__BB0_2044;

$L__BB0_2048:
	mov.f64 	%fd3342, 0d4000000000000000;
	add.rn.f64 	%fd4012, %fd1491, %fd3342;
	bra.uni 	$L__BB0_2049;

$L__BB0_2044:
	setp.eq.s32 	%p3250, %r7, 2146435072;
	mov.f64 	%fd3341, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2903, %temp}, %fd3341;
	}
	setp.eq.s32 	%p3251, %r2903, 0;
	and.pred  	%p3252, %p3250, %p3251;
	@%p3252 bra 	$L__BB0_2047;
	bra.uni 	$L__BB0_2045;

$L__BB0_2047:
	setp.lt.s32 	%p3258, %r5, 0;
	mov.u32 	%r2908, 0;
	setp.gt.f64 	%p3259, %fd1492, 0d3FF0000000000000;
	selp.b32 	%r2909, 2146435072, 0, %p3259;
	xor.b32  	%r2910, %r2909, 2146435072;
	selp.b32 	%r2911, %r2910, %r2909, %p3258;
	setp.eq.f32 	%p3260, %f135, 0fBF800000;
	selp.b32 	%r2912, 1072693248, %r2911, %p3260;
	mov.b64 	%fd4012, {%r2908, %r2912};
	bra.uni 	$L__BB0_2049;

$L__BB0_2045:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2904, %temp}, %fd1491;
	}
	and.b32  	%r2905, %r146, 2147483647;
	setp.ne.s32 	%p3253, %r2905, 2146435072;
	setp.ne.s32 	%p3254, %r2904, 0;
	or.pred  	%p3255, %p3253, %p3254;
	@%p3255 bra 	$L__BB0_2049;

	setp.ne.s32 	%p3256, %r7, 1071644672;
	and.pred  	%p3257, %p3256, %p100;
	selp.b32 	%r2906, %r9, %r8, %p3257;
	mov.u32 	%r2907, 0;
	mov.b64 	%fd4012, {%r2907, %r2906};

$L__BB0_2049:
	setp.eq.f32 	%p3545, %f135, 0f3F800000;
	selp.f64 	%fd1638, 0d3FF0000000000000, %fd4012, %p3545;
	@%p3001 bra 	$L__BB0_2051;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2913}, %fd4015;
	}
	xor.b32  	%r2914, %r2913, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2915, %temp}, %fd4015;
	}
	mov.b64 	%fd4015, {%r2915, %r2914};

$L__BB0_2051:
	setp.eq.f32 	%p3546, %f136, 0f00000000;
	@%p3546 bra 	$L__BB0_2055;
	bra.uni 	$L__BB0_2052;

$L__BB0_2055:
	setp.lt.s32 	%p3266, %r5, 0;
	mov.u32 	%r2916, 0;
	selp.b32 	%r2917, %r148, 0, %p121;
	or.b32  	%r2918, %r2917, 2146435072;
	selp.b32 	%r2919, %r2918, %r2917, %p3266;
	mov.b64 	%fd4015, {%r2916, %r2919};
	bra.uni 	$L__BB0_2056;

$L__BB0_2052:
	setp.gt.s32 	%p3264, %r148, -1;
	@%p3264 bra 	$L__BB0_2056;

	mov.f64 	%fd3343, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3344, %fd3343;
	setp.eq.f64 	%p3265, %fd3344, 0d4000000000000000;
	@%p3265 bra 	$L__BB0_2056;

	mov.f64 	%fd4015, 0dFFF8000000000000;

$L__BB0_2056:
	@%p3007 bra 	$L__BB0_2063;

	setp.gtu.f64 	%p3269, %fd1503, 0d7FF0000000000000;
	@%p3269 bra 	$L__BB0_2062;
	bra.uni 	$L__BB0_2058;

$L__BB0_2062:
	mov.f64 	%fd3347, 0d4000000000000000;
	add.rn.f64 	%fd4015, %fd1502, %fd3347;
	bra.uni 	$L__BB0_2063;

$L__BB0_2058:
	setp.eq.s32 	%p3270, %r7, 2146435072;
	mov.f64 	%fd3346, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2920, %temp}, %fd3346;
	}
	setp.eq.s32 	%p3271, %r2920, 0;
	and.pred  	%p3272, %p3270, %p3271;
	@%p3272 bra 	$L__BB0_2061;
	bra.uni 	$L__BB0_2059;

$L__BB0_2061:
	setp.lt.s32 	%p3278, %r5, 0;
	mov.u32 	%r2925, 0;
	setp.gt.f64 	%p3279, %fd1503, 0d3FF0000000000000;
	selp.b32 	%r2926, 2146435072, 0, %p3279;
	xor.b32  	%r2927, %r2926, 2146435072;
	selp.b32 	%r2928, %r2927, %r2926, %p3278;
	setp.eq.f32 	%p3280, %f136, 0fBF800000;
	selp.b32 	%r2929, 1072693248, %r2928, %p3280;
	mov.b64 	%fd4015, {%r2925, %r2929};
	bra.uni 	$L__BB0_2063;

$L__BB0_2059:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2921, %temp}, %fd1502;
	}
	and.b32  	%r2922, %r148, 2147483647;
	setp.ne.s32 	%p3273, %r2922, 2146435072;
	setp.ne.s32 	%p3274, %r2921, 0;
	or.pred  	%p3275, %p3273, %p3274;
	@%p3275 bra 	$L__BB0_2063;

	setp.ne.s32 	%p3276, %r7, 1071644672;
	and.pred  	%p3277, %p3276, %p101;
	selp.b32 	%r2923, %r9, %r8, %p3277;
	mov.u32 	%r2924, 0;
	mov.b64 	%fd4015, {%r2924, %r2923};

$L__BB0_2063:
	setp.eq.f32 	%p3547, %f136, 0f3F800000;
	selp.f64 	%fd3348, 0d3FF0000000000000, %fd4015, %p3547;
	add.f64 	%fd1647, %fd1638, %fd3348;
	@%p3024 bra 	$L__BB0_2065;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2930}, %fd4018;
	}
	xor.b32  	%r2931, %r2930, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2932, %temp}, %fd4018;
	}
	mov.b64 	%fd4018, {%r2932, %r2931};

$L__BB0_2065:
	setp.eq.f32 	%p3548, %f137, 0f00000000;
	@%p3548 bra 	$L__BB0_2069;
	bra.uni 	$L__BB0_2066;

$L__BB0_2069:
	setp.lt.s32 	%p3286, %r5, 0;
	mov.u32 	%r2933, 0;
	selp.b32 	%r2934, %r150, 0, %p121;
	or.b32  	%r2935, %r2934, 2146435072;
	selp.b32 	%r2936, %r2935, %r2934, %p3286;
	mov.b64 	%fd4018, {%r2933, %r2936};
	bra.uni 	$L__BB0_2070;

$L__BB0_2066:
	setp.gt.s32 	%p3284, %r150, -1;
	@%p3284 bra 	$L__BB0_2070;

	mov.f64 	%fd3349, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3350, %fd3349;
	setp.eq.f64 	%p3285, %fd3350, 0d4000000000000000;
	@%p3285 bra 	$L__BB0_2070;

	mov.f64 	%fd4018, 0dFFF8000000000000;

$L__BB0_2070:
	@%p3030 bra 	$L__BB0_2077;

	setp.gtu.f64 	%p3289, %fd1515, 0d7FF0000000000000;
	@%p3289 bra 	$L__BB0_2076;
	bra.uni 	$L__BB0_2072;

$L__BB0_2076:
	mov.f64 	%fd3353, 0d4000000000000000;
	add.rn.f64 	%fd4018, %fd1514, %fd3353;
	bra.uni 	$L__BB0_2077;

$L__BB0_2072:
	setp.eq.s32 	%p3290, %r7, 2146435072;
	mov.f64 	%fd3352, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2937, %temp}, %fd3352;
	}
	setp.eq.s32 	%p3291, %r2937, 0;
	and.pred  	%p3292, %p3290, %p3291;
	@%p3292 bra 	$L__BB0_2075;
	bra.uni 	$L__BB0_2073;

$L__BB0_2075:
	setp.lt.s32 	%p3298, %r5, 0;
	mov.u32 	%r2942, 0;
	setp.gt.f64 	%p3299, %fd1515, 0d3FF0000000000000;
	selp.b32 	%r2943, 2146435072, 0, %p3299;
	xor.b32  	%r2944, %r2943, 2146435072;
	selp.b32 	%r2945, %r2944, %r2943, %p3298;
	setp.eq.f32 	%p3300, %f137, 0fBF800000;
	selp.b32 	%r2946, 1072693248, %r2945, %p3300;
	mov.b64 	%fd4018, {%r2942, %r2946};
	bra.uni 	$L__BB0_2077;

$L__BB0_2073:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2938, %temp}, %fd1514;
	}
	and.b32  	%r2939, %r150, 2147483647;
	setp.ne.s32 	%p3293, %r2939, 2146435072;
	setp.ne.s32 	%p3294, %r2938, 0;
	or.pred  	%p3295, %p3293, %p3294;
	@%p3295 bra 	$L__BB0_2077;

	setp.ne.s32 	%p3296, %r7, 1071644672;
	and.pred  	%p3297, %p3296, %p102;
	selp.b32 	%r2940, %r9, %r8, %p3297;
	mov.u32 	%r2941, 0;
	mov.b64 	%fd4018, {%r2941, %r2940};

$L__BB0_2077:
	setp.eq.f32 	%p3549, %f137, 0f3F800000;
	selp.f64 	%fd3354, 0d3FF0000000000000, %fd4018, %p3549;
	add.f64 	%fd1656, %fd1647, %fd3354;
	mov.f64 	%fd4021, %fd4024;
	@%p3046 bra 	$L__BB0_2079;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2947}, %fd4024;
	}
	xor.b32  	%r2948, %r2947, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2949, %temp}, %fd4024;
	}
	mov.b64 	%fd4021, {%r2949, %r2948};

$L__BB0_2079:
	setp.eq.f32 	%p3550, %f139, 0f00000000;
	@%p3550 bra 	$L__BB0_2083;
	bra.uni 	$L__BB0_2080;

$L__BB0_2083:
	setp.lt.s32 	%p3306, %r5, 0;
	mov.u32 	%r2950, 0;
	selp.b32 	%r2951, %r152, 0, %p121;
	or.b32  	%r2952, %r2951, 2146435072;
	selp.b32 	%r2953, %r2952, %r2951, %p3306;
	mov.b64 	%fd4021, {%r2950, %r2953};
	bra.uni 	$L__BB0_2084;

$L__BB0_2080:
	setp.gt.s32 	%p3304, %r152, -1;
	@%p3304 bra 	$L__BB0_2084;

	mov.f64 	%fd3355, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3356, %fd3355;
	setp.eq.f64 	%p3305, %fd3356, 0d4000000000000000;
	@%p3305 bra 	$L__BB0_2084;

	mov.f64 	%fd4021, 0dFFF8000000000000;

$L__BB0_2084:
	@%p3052 bra 	$L__BB0_2091;

	setp.gtu.f64 	%p3309, %fd1528, 0d7FF0000000000000;
	@%p3309 bra 	$L__BB0_2090;
	bra.uni 	$L__BB0_2086;

$L__BB0_2090:
	mov.f64 	%fd3359, 0d4000000000000000;
	add.rn.f64 	%fd4021, %fd1527, %fd3359;
	bra.uni 	$L__BB0_2091;

$L__BB0_2086:
	setp.eq.s32 	%p3310, %r7, 2146435072;
	mov.f64 	%fd3358, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2954, %temp}, %fd3358;
	}
	setp.eq.s32 	%p3311, %r2954, 0;
	and.pred  	%p3312, %p3310, %p3311;
	@%p3312 bra 	$L__BB0_2089;
	bra.uni 	$L__BB0_2087;

$L__BB0_2089:
	setp.lt.s32 	%p3318, %r5, 0;
	mov.u32 	%r2959, 0;
	setp.gt.f64 	%p3319, %fd1528, 0d3FF0000000000000;
	selp.b32 	%r2960, 2146435072, 0, %p3319;
	xor.b32  	%r2961, %r2960, 2146435072;
	selp.b32 	%r2962, %r2961, %r2960, %p3318;
	setp.eq.f32 	%p3320, %f139, 0fBF800000;
	selp.b32 	%r2963, 1072693248, %r2962, %p3320;
	mov.b64 	%fd4021, {%r2959, %r2963};
	bra.uni 	$L__BB0_2091;

$L__BB0_2087:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2955, %temp}, %fd1527;
	}
	and.b32  	%r2956, %r152, 2147483647;
	setp.ne.s32 	%p3313, %r2956, 2146435072;
	setp.ne.s32 	%p3314, %r2955, 0;
	or.pred  	%p3315, %p3313, %p3314;
	@%p3315 bra 	$L__BB0_2091;

	setp.ne.s32 	%p3316, %r7, 1071644672;
	and.pred  	%p3317, %p3316, %p103;
	selp.b32 	%r2957, %r9, %r8, %p3317;
	mov.u32 	%r2958, 0;
	mov.b64 	%fd4021, {%r2958, %r2957};

$L__BB0_2091:
	@%p3046 bra 	$L__BB0_2093;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2964}, %fd4024;
	}
	xor.b32  	%r2965, %r2964, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2966, %temp}, %fd4024;
	}
	mov.b64 	%fd4024, {%r2966, %r2965};

$L__BB0_2093:
	setp.eq.f32 	%p3551, %f139, 0f00000000;
	@%p3551 bra 	$L__BB0_2097;
	bra.uni 	$L__BB0_2094;

$L__BB0_2097:
	setp.lt.s32 	%p3325, %r5, 0;
	mov.u32 	%r2967, 0;
	selp.b32 	%r2968, %r152, 0, %p121;
	or.b32  	%r2969, %r2968, 2146435072;
	selp.b32 	%r2970, %r2969, %r2968, %p3325;
	mov.b64 	%fd4024, {%r2967, %r2970};
	bra.uni 	$L__BB0_2098;

$L__BB0_2094:
	setp.gt.s32 	%p3323, %r152, -1;
	@%p3323 bra 	$L__BB0_2098;

	mov.f64 	%fd3360, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3361, %fd3360;
	setp.eq.f64 	%p3324, %fd3361, 0d4000000000000000;
	@%p3324 bra 	$L__BB0_2098;

	mov.f64 	%fd4024, 0dFFF8000000000000;

$L__BB0_2098:
	@%p3052 bra 	$L__BB0_2105;

	setp.gtu.f64 	%p3328, %fd1528, 0d7FF0000000000000;
	@%p3328 bra 	$L__BB0_2104;
	bra.uni 	$L__BB0_2100;

$L__BB0_2104:
	mov.f64 	%fd3364, 0d4000000000000000;
	add.rn.f64 	%fd4024, %fd1527, %fd3364;
	bra.uni 	$L__BB0_2105;

$L__BB0_2100:
	setp.eq.s32 	%p3329, %r7, 2146435072;
	mov.f64 	%fd3363, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2971, %temp}, %fd3363;
	}
	setp.eq.s32 	%p3330, %r2971, 0;
	and.pred  	%p3331, %p3329, %p3330;
	@%p3331 bra 	$L__BB0_2103;
	bra.uni 	$L__BB0_2101;

$L__BB0_2103:
	setp.lt.s32 	%p3337, %r5, 0;
	mov.u32 	%r2976, 0;
	setp.gt.f64 	%p3338, %fd1528, 0d3FF0000000000000;
	selp.b32 	%r2977, 2146435072, 0, %p3338;
	xor.b32  	%r2978, %r2977, 2146435072;
	selp.b32 	%r2979, %r2978, %r2977, %p3337;
	setp.eq.f32 	%p3339, %f139, 0fBF800000;
	selp.b32 	%r2980, 1072693248, %r2979, %p3339;
	mov.b64 	%fd4024, {%r2976, %r2980};
	bra.uni 	$L__BB0_2105;

$L__BB0_2101:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2972, %temp}, %fd1527;
	}
	and.b32  	%r2973, %r152, 2147483647;
	setp.ne.s32 	%p3332, %r2973, 2146435072;
	setp.ne.s32 	%p3333, %r2972, 0;
	or.pred  	%p3334, %p3332, %p3333;
	@%p3334 bra 	$L__BB0_2105;

	setp.ne.s32 	%p3335, %r7, 1071644672;
	and.pred  	%p3336, %p3335, %p103;
	selp.b32 	%r2974, %r9, %r8, %p3336;
	mov.u32 	%r2975, 0;
	mov.b64 	%fd4024, {%r2975, %r2974};

$L__BB0_2105:
	cvt.rn.f32.f64 	%f155, %fd1656;
	add.f64 	%fd1673, %fd4021, %fd4024;
	@%p3090 bra 	$L__BB0_2107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2981}, %fd4027;
	}
	xor.b32  	%r2982, %r2981, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2983, %temp}, %fd4027;
	}
	mov.b64 	%fd4027, {%r2983, %r2982};

$L__BB0_2107:
	setp.eq.f32 	%p3552, %f142, 0f00000000;
	@%p3552 bra 	$L__BB0_2111;
	bra.uni 	$L__BB0_2108;

$L__BB0_2111:
	setp.lt.s32 	%p3344, %r5, 0;
	mov.u32 	%r2984, 0;
	selp.b32 	%r2985, %r155, 0, %p121;
	or.b32  	%r2986, %r2985, 2146435072;
	selp.b32 	%r2987, %r2986, %r2985, %p3344;
	mov.b64 	%fd4027, {%r2984, %r2987};
	bra.uni 	$L__BB0_2112;

$L__BB0_2108:
	setp.gt.s32 	%p3342, %r155, -1;
	@%p3342 bra 	$L__BB0_2112;

	mov.f64 	%fd3365, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3366, %fd3365;
	setp.eq.f64 	%p3343, %fd3366, 0d4000000000000000;
	@%p3343 bra 	$L__BB0_2112;

	mov.f64 	%fd4027, 0dFFF8000000000000;

$L__BB0_2112:
	@%p3096 bra 	$L__BB0_2119;

	setp.gtu.f64 	%p3347, %fd1551, 0d7FF0000000000000;
	@%p3347 bra 	$L__BB0_2118;
	bra.uni 	$L__BB0_2114;

$L__BB0_2118:
	mov.f64 	%fd3369, 0d4000000000000000;
	add.rn.f64 	%fd4027, %fd1550, %fd3369;
	bra.uni 	$L__BB0_2119;

$L__BB0_2114:
	setp.eq.s32 	%p3348, %r7, 2146435072;
	mov.f64 	%fd3368, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2988, %temp}, %fd3368;
	}
	setp.eq.s32 	%p3349, %r2988, 0;
	and.pred  	%p3350, %p3348, %p3349;
	@%p3350 bra 	$L__BB0_2117;
	bra.uni 	$L__BB0_2115;

$L__BB0_2117:
	setp.lt.s32 	%p3356, %r5, 0;
	mov.u32 	%r2993, 0;
	setp.gt.f64 	%p3357, %fd1551, 0d3FF0000000000000;
	selp.b32 	%r2994, 2146435072, 0, %p3357;
	xor.b32  	%r2995, %r2994, 2146435072;
	selp.b32 	%r2996, %r2995, %r2994, %p3356;
	setp.eq.f32 	%p3358, %f142, 0fBF800000;
	selp.b32 	%r2997, 1072693248, %r2996, %p3358;
	mov.b64 	%fd4027, {%r2993, %r2997};
	bra.uni 	$L__BB0_2119;

$L__BB0_2115:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2989, %temp}, %fd1550;
	}
	and.b32  	%r2990, %r155, 2147483647;
	setp.ne.s32 	%p3351, %r2990, 2146435072;
	setp.ne.s32 	%p3352, %r2989, 0;
	or.pred  	%p3353, %p3351, %p3352;
	@%p3353 bra 	$L__BB0_2119;

	setp.ne.s32 	%p3354, %r7, 1071644672;
	and.pred  	%p3355, %p3354, %p105;
	selp.b32 	%r2991, %r9, %r8, %p3355;
	mov.u32 	%r2992, 0;
	mov.b64 	%fd4027, {%r2992, %r2991};

$L__BB0_2119:
	mul.f32 	%f853, %f142, %f137;
	mul.f32 	%f852, %f139, %f135;
	setp.eq.f32 	%p3554, %f139, 0f3F800000;
	setp.eq.f32 	%p3553, %f142, 0f3F800000;
	selp.f64 	%fd3370, 0d3FF0000000000000, %fd4027, %p3553;
	selp.f64 	%fd3371, 0d4000000000000000, %fd1673, %p3554;
	add.f64 	%fd3372, %fd3371, %fd3370;
	mul.f64 	%fd3373, %fd1526, %fd3372;
	cvt.rn.f32.f64 	%f815, %fd3373;
	sub.f32 	%f816, %f125, %f815;
	cvt.f64.f32 	%fd3374, %f816;
	cvt.f64.f32 	%fd3375, %f155;
	mul.f64 	%fd3376, %fd3375, 0d3FE0000000000000;
	sub.f64 	%fd3377, %fd3374, %fd3376;
	mul.f64 	%fd3378, %fd3377, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f817, %fd3378;
	fma.rn.f32 	%f818, %f139, %f136, %f852;
	add.f32 	%f819, %f818, %f853;
	cvt.f64.f32 	%fd3379, %f819;
	mul.f64 	%fd3380, %fd1526, %fd3379;
	cvt.rn.f32.f64 	%f820, %fd3380;
	add.f32 	%f821, %f125, %f817;
	fma.rn.f32 	%f822, %f145, %f155, %f821;
	mul.f32 	%f823, %f136, %f820;
	sub.f32 	%f824, %f822, %f823;
	sub.f32 	%f825, %f154, %f824;
	cvt.f64.f32 	%fd3381, %f825;
	mul.f64 	%fd3382, %fd2, %fd3381;
	cvt.f64.f32 	%fd3383, %f146;
	mul.f64 	%fd3384, %fd1, %fd3383;
	add.f32 	%f826, %f126, %f125;
	cvt.f64.f32 	%fd3385, %f826;
	mul.f64 	%fd3386, %fd3385, 0d3FE0000000000000;
	sub.f64 	%fd3387, %fd3386, %fd3384;
	sub.f64 	%fd1682, %fd3387, %fd3382;
	ld.global.f32 	%f156, [%rd63];
	cvt.f64.f32 	%fd1683, %f156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd1683;
	}
	abs.f64 	%fd1684, %fd1683;
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1684;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4030, [retval0+0];
	} // callseq 111
	setp.lt.s32 	%p3361, %r163, 0;
	and.pred  	%p112, %p3361, %p121;
	not.pred 	%p3363, %p112;
	@%p3363 bra 	$L__BB0_2121;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2998}, %fd4030;
	}
	xor.b32  	%r2999, %r2998, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3000, %temp}, %fd4030;
	}
	mov.b64 	%fd4030, {%r3000, %r2999};

$L__BB0_2121:
	setp.eq.f32 	%p3364, %f156, 0f00000000;
	@%p3364 bra 	$L__BB0_2125;
	bra.uni 	$L__BB0_2122;

$L__BB0_2125:
	setp.lt.s32 	%p3367, %r5, 0;
	mov.u32 	%r3001, 0;
	selp.b32 	%r3002, %r163, 0, %p121;
	or.b32  	%r3003, %r3002, 2146435072;
	selp.b32 	%r3004, %r3003, %r3002, %p3367;
	mov.b64 	%fd4030, {%r3001, %r3004};
	bra.uni 	$L__BB0_2126;

$L__BB0_2122:
	setp.gt.s32 	%p3365, %r163, -1;
	@%p3365 bra 	$L__BB0_2126;

	mov.f64 	%fd3388, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3389, %fd3388;
	setp.eq.f64 	%p3366, %fd3389, 0d4000000000000000;
	@%p3366 bra 	$L__BB0_2126;

	mov.f64 	%fd4030, 0dFFF8000000000000;

$L__BB0_2126:
	add.f64 	%fd3391, %fd1683, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3005}, %fd3391;
	}
	and.b32  	%r3006, %r3005, 2146435072;
	setp.ne.s32 	%p3369, %r3006, 2146435072;
	@%p3369 bra 	$L__BB0_2133;

	setp.gtu.f64 	%p3370, %fd1684, 0d7FF0000000000000;
	@%p3370 bra 	$L__BB0_2132;
	bra.uni 	$L__BB0_2128;

$L__BB0_2132:
	mov.f64 	%fd3393, 0d4000000000000000;
	add.rn.f64 	%fd4030, %fd1683, %fd3393;
	bra.uni 	$L__BB0_2133;

$L__BB0_2128:
	setp.eq.s32 	%p3371, %r7, 2146435072;
	mov.f64 	%fd3392, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3007, %temp}, %fd3392;
	}
	setp.eq.s32 	%p3372, %r3007, 0;
	and.pred  	%p3373, %p3371, %p3372;
	@%p3373 bra 	$L__BB0_2131;
	bra.uni 	$L__BB0_2129;

$L__BB0_2131:
	setp.lt.s32 	%p3379, %r5, 0;
	mov.u32 	%r3012, 0;
	setp.gt.f64 	%p3380, %fd1684, 0d3FF0000000000000;
	selp.b32 	%r3013, 2146435072, 0, %p3380;
	xor.b32  	%r3014, %r3013, 2146435072;
	selp.b32 	%r3015, %r3014, %r3013, %p3379;
	setp.eq.f32 	%p3381, %f156, 0fBF800000;
	selp.b32 	%r3016, 1072693248, %r3015, %p3381;
	mov.b64 	%fd4030, {%r3012, %r3016};
	bra.uni 	$L__BB0_2133;

$L__BB0_2129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3008, %temp}, %fd1683;
	}
	and.b32  	%r3009, %r163, 2147483647;
	setp.ne.s32 	%p3374, %r3009, 2146435072;
	setp.ne.s32 	%p3375, %r3008, 0;
	or.pred  	%p3376, %p3374, %p3375;
	@%p3376 bra 	$L__BB0_2133;

	setp.ne.s32 	%p3377, %r7, 1071644672;
	and.pred  	%p3378, %p3377, %p112;
	selp.b32 	%r3010, %r9, %r8, %p3378;
	mov.u32 	%r3011, 0;
	mov.b64 	%fd4030, {%r3011, %r3010};

$L__BB0_2133:
	ld.global.f32 	%f157, [%rd65];
	cvt.f64.f32 	%fd1694, %f157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd1694;
	}
	abs.f64 	%fd1695, %fd1694;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1695;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4033, [retval0+0];
	} // callseq 112
	setp.lt.s32 	%p3382, %r164, 0;
	and.pred  	%p113, %p3382, %p121;
	not.pred 	%p3384, %p113;
	@%p3384 bra 	$L__BB0_2135;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3017}, %fd4033;
	}
	xor.b32  	%r3018, %r3017, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3019, %temp}, %fd4033;
	}
	mov.b64 	%fd4033, {%r3019, %r3018};

$L__BB0_2135:
	setp.eq.f32 	%p3385, %f157, 0f00000000;
	@%p3385 bra 	$L__BB0_2139;
	bra.uni 	$L__BB0_2136;

$L__BB0_2139:
	setp.lt.s32 	%p3388, %r5, 0;
	mov.u32 	%r3020, 0;
	selp.b32 	%r3021, %r164, 0, %p121;
	or.b32  	%r3022, %r3021, 2146435072;
	selp.b32 	%r3023, %r3022, %r3021, %p3388;
	mov.b64 	%fd4033, {%r3020, %r3023};
	bra.uni 	$L__BB0_2140;

$L__BB0_2136:
	setp.gt.s32 	%p3386, %r164, -1;
	@%p3386 bra 	$L__BB0_2140;

	mov.f64 	%fd3394, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3395, %fd3394;
	setp.eq.f64 	%p3387, %fd3395, 0d4000000000000000;
	@%p3387 bra 	$L__BB0_2140;

	mov.f64 	%fd4033, 0dFFF8000000000000;

$L__BB0_2140:
	add.f64 	%fd3397, %fd1694, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3024}, %fd3397;
	}
	and.b32  	%r3025, %r3024, 2146435072;
	setp.ne.s32 	%p3390, %r3025, 2146435072;
	@%p3390 bra 	$L__BB0_2147;

	setp.gtu.f64 	%p3391, %fd1695, 0d7FF0000000000000;
	@%p3391 bra 	$L__BB0_2146;
	bra.uni 	$L__BB0_2142;

$L__BB0_2146:
	mov.f64 	%fd3399, 0d4000000000000000;
	add.rn.f64 	%fd4033, %fd1694, %fd3399;
	bra.uni 	$L__BB0_2147;

$L__BB0_2142:
	setp.eq.s32 	%p3392, %r7, 2146435072;
	mov.f64 	%fd3398, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3026, %temp}, %fd3398;
	}
	setp.eq.s32 	%p3393, %r3026, 0;
	and.pred  	%p3394, %p3392, %p3393;
	@%p3394 bra 	$L__BB0_2145;
	bra.uni 	$L__BB0_2143;

$L__BB0_2145:
	setp.lt.s32 	%p3400, %r5, 0;
	mov.u32 	%r3031, 0;
	setp.gt.f64 	%p3401, %fd1695, 0d3FF0000000000000;
	selp.b32 	%r3032, 2146435072, 0, %p3401;
	xor.b32  	%r3033, %r3032, 2146435072;
	selp.b32 	%r3034, %r3033, %r3032, %p3400;
	setp.eq.f32 	%p3402, %f157, 0fBF800000;
	selp.b32 	%r3035, 1072693248, %r3034, %p3402;
	mov.b64 	%fd4033, {%r3031, %r3035};
	bra.uni 	$L__BB0_2147;

$L__BB0_2143:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3027, %temp}, %fd1694;
	}
	and.b32  	%r3028, %r164, 2147483647;
	setp.ne.s32 	%p3395, %r3028, 2146435072;
	setp.ne.s32 	%p3396, %r3027, 0;
	or.pred  	%p3397, %p3395, %p3396;
	@%p3397 bra 	$L__BB0_2147;

	setp.ne.s32 	%p3398, %r7, 1071644672;
	and.pred  	%p3399, %p3398, %p113;
	selp.b32 	%r3029, %r9, %r8, %p3399;
	mov.u32 	%r3030, 0;
	mov.b64 	%fd4033, {%r3030, %r3029};

$L__BB0_2147:
	setp.eq.f32 	%p3403, %f157, 0f3F800000;
	selp.f64 	%fd3400, 0d3FF0000000000000, %fd4033, %p3403;
	setp.eq.f32 	%p3404, %f156, 0f3F800000;
	selp.f64 	%fd3401, 0d3FF0000000000000, %fd4030, %p3404;
	add.f64 	%fd1705, %fd3401, %fd3400;
	ld.global.f32 	%f158, [%rd62];
	cvt.f64.f32 	%fd1706, %f158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd1706;
	}
	abs.f64 	%fd1707, %fd1706;
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1707;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4036, [retval0+0];
	} // callseq 113
	setp.lt.s32 	%p3405, %r165, 0;
	and.pred  	%p114, %p3405, %p121;
	not.pred 	%p3407, %p114;
	@%p3407 bra 	$L__BB0_2149;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3036}, %fd4036;
	}
	xor.b32  	%r3037, %r3036, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3038, %temp}, %fd4036;
	}
	mov.b64 	%fd4036, {%r3038, %r3037};

$L__BB0_2149:
	setp.eq.f32 	%p3408, %f158, 0f00000000;
	@%p3408 bra 	$L__BB0_2153;
	bra.uni 	$L__BB0_2150;

$L__BB0_2153:
	setp.lt.s32 	%p3411, %r5, 0;
	mov.u32 	%r3039, 0;
	selp.b32 	%r3040, %r165, 0, %p121;
	or.b32  	%r3041, %r3040, 2146435072;
	selp.b32 	%r3042, %r3041, %r3040, %p3411;
	mov.b64 	%fd4036, {%r3039, %r3042};
	bra.uni 	$L__BB0_2154;

$L__BB0_2150:
	setp.gt.s32 	%p3409, %r165, -1;
	@%p3409 bra 	$L__BB0_2154;

	mov.f64 	%fd3402, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3403, %fd3402;
	setp.eq.f64 	%p3410, %fd3403, 0d4000000000000000;
	@%p3410 bra 	$L__BB0_2154;

	mov.f64 	%fd4036, 0dFFF8000000000000;

$L__BB0_2154:
	add.f64 	%fd3405, %fd1706, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3043}, %fd3405;
	}
	and.b32  	%r3044, %r3043, 2146435072;
	setp.ne.s32 	%p3413, %r3044, 2146435072;
	@%p3413 bra 	$L__BB0_2161;

	setp.gtu.f64 	%p3414, %fd1707, 0d7FF0000000000000;
	@%p3414 bra 	$L__BB0_2160;
	bra.uni 	$L__BB0_2156;

$L__BB0_2160:
	mov.f64 	%fd3407, 0d4000000000000000;
	add.rn.f64 	%fd4036, %fd1706, %fd3407;
	bra.uni 	$L__BB0_2161;

$L__BB0_2156:
	setp.eq.s32 	%p3415, %r7, 2146435072;
	mov.f64 	%fd3406, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3045, %temp}, %fd3406;
	}
	setp.eq.s32 	%p3416, %r3045, 0;
	and.pred  	%p3417, %p3415, %p3416;
	@%p3417 bra 	$L__BB0_2159;
	bra.uni 	$L__BB0_2157;

$L__BB0_2159:
	setp.lt.s32 	%p3423, %r5, 0;
	mov.u32 	%r3050, 0;
	setp.gt.f64 	%p3424, %fd1707, 0d3FF0000000000000;
	selp.b32 	%r3051, 2146435072, 0, %p3424;
	xor.b32  	%r3052, %r3051, 2146435072;
	selp.b32 	%r3053, %r3052, %r3051, %p3423;
	setp.eq.f32 	%p3425, %f158, 0fBF800000;
	selp.b32 	%r3054, 1072693248, %r3053, %p3425;
	mov.b64 	%fd4036, {%r3050, %r3054};
	bra.uni 	$L__BB0_2161;

$L__BB0_2157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3046, %temp}, %fd1706;
	}
	and.b32  	%r3047, %r165, 2147483647;
	setp.ne.s32 	%p3418, %r3047, 2146435072;
	setp.ne.s32 	%p3419, %r3046, 0;
	or.pred  	%p3420, %p3418, %p3419;
	@%p3420 bra 	$L__BB0_2161;

	setp.ne.s32 	%p3421, %r7, 1071644672;
	and.pred  	%p3422, %p3421, %p114;
	selp.b32 	%r3048, %r9, %r8, %p3422;
	mov.u32 	%r3049, 0;
	mov.b64 	%fd4036, {%r3049, %r3048};

$L__BB0_2161:
	setp.eq.f32 	%p3426, %f158, 0f3F800000;
	selp.f64 	%fd3408, 0d3FF0000000000000, %fd4036, %p3426;
	add.f64 	%fd1717, %fd1705, %fd3408;
	ld.global.f32 	%f159, [%rd60];
	ld.global.f32 	%f160, [%rd61];
	cvt.f64.f32 	%fd1718, %f160;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd1718;
	}
	abs.f64 	%fd1719, %fd1718;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1719;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4039, [retval0+0];
	} // callseq 114
	setp.lt.s32 	%p3427, %r166, 0;
	and.pred  	%p115, %p3427, %p121;
	not.pred 	%p3429, %p115;
	@%p3429 bra 	$L__BB0_2163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3055}, %fd4039;
	}
	xor.b32  	%r3056, %r3055, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3057, %temp}, %fd4039;
	}
	mov.b64 	%fd4039, {%r3057, %r3056};

$L__BB0_2163:
	setp.eq.f32 	%p3430, %f160, 0f00000000;
	@%p3430 bra 	$L__BB0_2167;
	bra.uni 	$L__BB0_2164;

$L__BB0_2167:
	setp.lt.s32 	%p3433, %r5, 0;
	mov.u32 	%r3058, 0;
	selp.b32 	%r3059, %r166, 0, %p121;
	or.b32  	%r3060, %r3059, 2146435072;
	selp.b32 	%r3061, %r3060, %r3059, %p3433;
	mov.b64 	%fd4039, {%r3058, %r3061};
	bra.uni 	$L__BB0_2168;

$L__BB0_2164:
	setp.gt.s32 	%p3431, %r166, -1;
	@%p3431 bra 	$L__BB0_2168;

	mov.f64 	%fd3409, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3410, %fd3409;
	setp.eq.f64 	%p3432, %fd3410, 0d4000000000000000;
	@%p3432 bra 	$L__BB0_2168;

	mov.f64 	%fd4039, 0dFFF8000000000000;

$L__BB0_2168:
	add.f64 	%fd3412, %fd1718, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3062}, %fd3412;
	}
	and.b32  	%r3063, %r3062, 2146435072;
	setp.ne.s32 	%p3435, %r3063, 2146435072;
	@%p3435 bra 	$L__BB0_2175;

	setp.gtu.f64 	%p3436, %fd1719, 0d7FF0000000000000;
	@%p3436 bra 	$L__BB0_2174;
	bra.uni 	$L__BB0_2170;

$L__BB0_2174:
	mov.f64 	%fd3414, 0d4000000000000000;
	add.rn.f64 	%fd4039, %fd1718, %fd3414;
	bra.uni 	$L__BB0_2175;

$L__BB0_2170:
	setp.eq.s32 	%p3437, %r7, 2146435072;
	mov.f64 	%fd3413, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3064, %temp}, %fd3413;
	}
	setp.eq.s32 	%p3438, %r3064, 0;
	and.pred  	%p3439, %p3437, %p3438;
	@%p3439 bra 	$L__BB0_2173;
	bra.uni 	$L__BB0_2171;

$L__BB0_2173:
	setp.lt.s32 	%p3445, %r5, 0;
	mov.u32 	%r3069, 0;
	setp.gt.f64 	%p3446, %fd1719, 0d3FF0000000000000;
	selp.b32 	%r3070, 2146435072, 0, %p3446;
	xor.b32  	%r3071, %r3070, 2146435072;
	selp.b32 	%r3072, %r3071, %r3070, %p3445;
	setp.eq.f32 	%p3447, %f160, 0fBF800000;
	selp.b32 	%r3073, 1072693248, %r3072, %p3447;
	mov.b64 	%fd4039, {%r3069, %r3073};
	bra.uni 	$L__BB0_2175;

$L__BB0_2171:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3065, %temp}, %fd1718;
	}
	and.b32  	%r3066, %r166, 2147483647;
	setp.ne.s32 	%p3440, %r3066, 2146435072;
	setp.ne.s32 	%p3441, %r3065, 0;
	or.pred  	%p3442, %p3440, %p3441;
	@%p3442 bra 	$L__BB0_2175;

	setp.ne.s32 	%p3443, %r7, 1071644672;
	and.pred  	%p3444, %p3443, %p115;
	selp.b32 	%r3067, %r9, %r8, %p3444;
	mov.u32 	%r3068, 0;
	mov.b64 	%fd4039, {%r3068, %r3067};

$L__BB0_2175:
	ld.global.f32 	%f161, [%rd64];
	cvt.f64.f32 	%fd1729, %f161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd1729;
	}
	abs.f64 	%fd1730, %fd1729;
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1730;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4042, [retval0+0];
	} // callseq 115
	setp.lt.s32 	%p3448, %r167, 0;
	and.pred  	%p116, %p3448, %p121;
	not.pred 	%p3450, %p116;
	@%p3450 bra 	$L__BB0_2177;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3074}, %fd4042;
	}
	xor.b32  	%r3075, %r3074, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3076, %temp}, %fd4042;
	}
	mov.b64 	%fd4042, {%r3076, %r3075};

$L__BB0_2177:
	setp.eq.f32 	%p3451, %f161, 0f00000000;
	@%p3451 bra 	$L__BB0_2181;
	bra.uni 	$L__BB0_2178;

$L__BB0_2181:
	setp.lt.s32 	%p3454, %r5, 0;
	mov.u32 	%r3077, 0;
	selp.b32 	%r3078, %r167, 0, %p121;
	or.b32  	%r3079, %r3078, 2146435072;
	selp.b32 	%r3080, %r3079, %r3078, %p3454;
	mov.b64 	%fd4042, {%r3077, %r3080};
	bra.uni 	$L__BB0_2182;

$L__BB0_2178:
	setp.gt.s32 	%p3452, %r167, -1;
	@%p3452 bra 	$L__BB0_2182;

	mov.f64 	%fd3415, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3416, %fd3415;
	setp.eq.f64 	%p3453, %fd3416, 0d4000000000000000;
	@%p3453 bra 	$L__BB0_2182;

	mov.f64 	%fd4042, 0dFFF8000000000000;

$L__BB0_2182:
	add.f64 	%fd3418, %fd1729, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3081}, %fd3418;
	}
	and.b32  	%r3082, %r3081, 2146435072;
	setp.ne.s32 	%p3456, %r3082, 2146435072;
	@%p3456 bra 	$L__BB0_2189;

	setp.gtu.f64 	%p3457, %fd1730, 0d7FF0000000000000;
	@%p3457 bra 	$L__BB0_2188;
	bra.uni 	$L__BB0_2184;

$L__BB0_2188:
	mov.f64 	%fd3420, 0d4000000000000000;
	add.rn.f64 	%fd4042, %fd1729, %fd3420;
	bra.uni 	$L__BB0_2189;

$L__BB0_2184:
	setp.eq.s32 	%p3458, %r7, 2146435072;
	mov.f64 	%fd3419, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3083, %temp}, %fd3419;
	}
	setp.eq.s32 	%p3459, %r3083, 0;
	and.pred  	%p3460, %p3458, %p3459;
	@%p3460 bra 	$L__BB0_2187;
	bra.uni 	$L__BB0_2185;

$L__BB0_2187:
	setp.lt.s32 	%p3466, %r5, 0;
	mov.u32 	%r3088, 0;
	setp.gt.f64 	%p3467, %fd1730, 0d3FF0000000000000;
	selp.b32 	%r3089, 2146435072, 0, %p3467;
	xor.b32  	%r3090, %r3089, 2146435072;
	selp.b32 	%r3091, %r3090, %r3089, %p3466;
	setp.eq.f32 	%p3468, %f161, 0fBF800000;
	selp.b32 	%r3092, 1072693248, %r3091, %p3468;
	mov.b64 	%fd4042, {%r3088, %r3092};
	bra.uni 	$L__BB0_2189;

$L__BB0_2185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3084, %temp}, %fd1729;
	}
	and.b32  	%r3085, %r167, 2147483647;
	setp.ne.s32 	%p3461, %r3085, 2146435072;
	setp.ne.s32 	%p3462, %r3084, 0;
	or.pred  	%p3463, %p3461, %p3462;
	@%p3463 bra 	$L__BB0_2189;

	setp.ne.s32 	%p3464, %r7, 1071644672;
	and.pred  	%p3465, %p3464, %p116;
	selp.b32 	%r3086, %r9, %r8, %p3465;
	mov.u32 	%r3087, 0;
	mov.b64 	%fd4042, {%r3087, %r3086};

$L__BB0_2189:
	ld.global.f32 	%f162, [%rd42];
	cvt.f64.f32 	%fd1740, %f162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd1740;
	}
	abs.f64 	%fd1741, %fd1740;
	{ // callseq 116, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1741;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd4045, [retval0+0];
	} // callseq 116
	setp.lt.s32 	%p3469, %r168, 0;
	and.pred  	%p117, %p3469, %p121;
	not.pred 	%p3471, %p117;
	@%p3471 bra 	$L__BB0_2191;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3093}, %fd4045;
	}
	xor.b32  	%r3094, %r3093, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3095, %temp}, %fd4045;
	}
	mov.b64 	%fd4045, {%r3095, %r3094};

$L__BB0_2191:
	setp.eq.f32 	%p3472, %f162, 0f00000000;
	setp.eq.f32 	%p3473, %f160, 0f3F800000;
	selp.f64 	%fd3421, 0d3FF0000000000000, %fd4039, %p3473;
	setp.eq.f32 	%p3474, %f161, 0f3F800000;
	selp.f64 	%fd3422, 0d3FF0000000000000, %fd4042, %p3474;
	add.f64 	%fd1745, %fd3421, %fd3422;
	@%p3472 bra 	$L__BB0_2195;
	bra.uni 	$L__BB0_2192;

$L__BB0_2195:
	setp.lt.s32 	%p3477, %r5, 0;
	mov.u32 	%r3096, 0;
	selp.b32 	%r3097, %r168, 0, %p121;
	or.b32  	%r3098, %r3097, 2146435072;
	selp.b32 	%r3099, %r3098, %r3097, %p3477;
	mov.b64 	%fd4045, {%r3096, %r3099};
	bra.uni 	$L__BB0_2196;

$L__BB0_2192:
	setp.gt.s32 	%p3475, %r168, -1;
	@%p3475 bra 	$L__BB0_2196;

	mov.f64 	%fd3423, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3424, %fd3423;
	setp.eq.f64 	%p3476, %fd3424, 0d4000000000000000;
	@%p3476 bra 	$L__BB0_2196;

	mov.f64 	%fd4045, 0dFFF8000000000000;

$L__BB0_2196:
	add.f64 	%fd3426, %fd1740, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3100}, %fd3426;
	}
	and.b32  	%r3101, %r3100, 2146435072;
	setp.ne.s32 	%p3479, %r3101, 2146435072;
	@%p3479 bra 	$L__BB0_2203;

	setp.gtu.f64 	%p3480, %fd1741, 0d7FF0000000000000;
	@%p3480 bra 	$L__BB0_2202;
	bra.uni 	$L__BB0_2198;

$L__BB0_2202:
	mov.f64 	%fd3428, 0d4000000000000000;
	add.rn.f64 	%fd4045, %fd1740, %fd3428;
	bra.uni 	$L__BB0_2203;

$L__BB0_2198:
	setp.eq.s32 	%p3481, %r7, 2146435072;
	mov.f64 	%fd3427, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3102, %temp}, %fd3427;
	}
	setp.eq.s32 	%p3482, %r3102, 0;
	and.pred  	%p3483, %p3481, %p3482;
	@%p3483 bra 	$L__BB0_2201;
	bra.uni 	$L__BB0_2199;

$L__BB0_2201:
	setp.lt.s32 	%p3489, %r5, 0;
	mov.u32 	%r3107, 0;
	setp.gt.f64 	%p3490, %fd1741, 0d3FF0000000000000;
	selp.b32 	%r3108, 2146435072, 0, %p3490;
	xor.b32  	%r3109, %r3108, 2146435072;
	selp.b32 	%r3110, %r3109, %r3108, %p3489;
	setp.eq.f32 	%p3491, %f162, 0fBF800000;
	selp.b32 	%r3111, 1072693248, %r3110, %p3491;
	mov.b64 	%fd4045, {%r3107, %r3111};
	bra.uni 	$L__BB0_2203;

$L__BB0_2199:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3103, %temp}, %fd1740;
	}
	and.b32  	%r3104, %r168, 2147483647;
	setp.ne.s32 	%p3484, %r3104, 2146435072;
	setp.ne.s32 	%p3485, %r3103, 0;
	or.pred  	%p3486, %p3484, %p3485;
	@%p3486 bra 	$L__BB0_2203;

	setp.ne.s32 	%p3487, %r7, 1071644672;
	and.pred  	%p3488, %p3487, %p117;
	selp.b32 	%r3105, %r9, %r8, %p3488;
	mov.u32 	%r3106, 0;
	mov.b64 	%fd4045, {%r3106, %r3105};

$L__BB0_2203:
	add.s32 	%r3134, %r173, -1;
	mov.u32 	%r3133, %ntid.y;
	ld.param.u64 	%rd283, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_15];
	cvta.to.global.u64 	%rd282, %rd283;
	cvt.rn.f32.f64 	%f827, %fd1717;
	cvt.f64.f32 	%fd3429, %f159;
	rcp.rn.f64 	%fd3430, %fd3429;
	setp.eq.f32 	%p3492, %f162, 0f3F800000;
	selp.f64 	%fd3431, 0d3FF0000000000000, %fd4045, %p3492;
	add.f64 	%fd3432, %fd1745, %fd3431;
	mul.f64 	%fd3433, %fd3430, %fd3432;
	cvt.rn.f32.f64 	%f828, %fd3433;
	ld.global.f32 	%f829, [%rd66];
	sub.f32 	%f830, %f829, %f828;
	cvt.f64.f32 	%fd3434, %f830;
	cvt.f64.f32 	%fd3435, %f827;
	fma.rn.f64 	%fd3436, %fd3435, 0dBFE0000000000000, %fd3434;
	mul.f64 	%fd3437, %fd3436, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f831, %fd3437;
	mul.f32 	%f832, %f161, %f157;
	fma.rn.f32 	%f833, %f160, %f156, %f832;
	fma.rn.f32 	%f834, %f162, %f158, %f833;
	cvt.f64.f32 	%fd3438, %f834;
	mul.f64 	%fd3439, %fd3430, %fd3438;
	cvt.rn.f32.f64 	%f835, %fd3439;
	add.f32 	%f836, %f829, %f831;
	div.rn.f32 	%f837, %f162, %f159;
	fma.rn.f32 	%f838, %f837, %f827, %f836;
	mul.f32 	%f839, %f158, %f835;
	sub.f32 	%f840, %f838, %f839;
	cvt.f64.f32 	%fd3440, %f840;
	mul.f64 	%fd3441, %fd3, %fd3440;
	sub.f64 	%fd3442, %fd1682, %fd3441;
	cvt.rn.f32.f64 	%f841, %fd3442;
	add.s64 	%rd230, %rd282, %rd170;
	ld.global.f32 	%f842, [%rd230];
	cvt.f64.f32 	%fd3443, %f842;
	cvt.f64.f32 	%fd3444, %f126;
	add.f64 	%fd3445, %fd3444, %fd3444;
	sub.f64 	%fd3446, %fd3443, %fd3445;
	add.s64 	%rd232, %rd282, %rd172;
	ld.global.f32 	%f843, [%rd232];
	cvt.f64.f32 	%fd3447, %f843;
	add.f64 	%fd3448, %fd3446, %fd3447;
	ld.global.f32 	%f844, [%rd14+4];
	cvt.f64.f32 	%fd3449, %f844;
	sub.f64 	%fd3450, %fd3449, %fd3445;
	ld.global.f32 	%f845, [%rd14+-4];
	cvt.f64.f32 	%fd3451, %f845;
	add.f64 	%fd3452, %fd3450, %fd3451;
	mul.f64 	%fd3453, %fd956, %fd3452;
	fma.rn.f64 	%fd3454, %fd945, %fd3448, %fd3453;
	add.s64 	%rd234, %rd282, %rd174;
	ld.global.f32 	%f846, [%rd234];
	cvt.f64.f32 	%fd3455, %f846;
	sub.f64 	%fd3456, %fd3455, %fd3445;
	add.s64 	%rd236, %rd282, %rd176;
	ld.global.f32 	%f847, [%rd236];
	cvt.f64.f32 	%fd3457, %f847;
	add.f64 	%fd3458, %fd3456, %fd3457;
	fma.rn.f64 	%fd3459, %fd966, %fd3458, %fd3454;
	mul.f64 	%fd3460, %fd3459, %fd967;
	cvt.rn.f32.f64 	%f848, %fd3460;
	add.f32 	%f849, %f841, %f848;
	add.s64 	%rd239, %rd237, %rd101;
	st.global.f32 	[%rd239], %f849;
	mov.u32 	%r3113, %nctaid.y;
	mad.lo.s32 	%r3160, %r3113, %r3133, %r3160;
	setp.lt.s32 	%p3493, %r3160, %r3134;
	@%p3493 bra 	$L__BB0_5;

$L__BB0_2204:
	add.s32 	%r3136, %r172, -1;
	mov.u32 	%r3135, %ntid.x;
	mov.u32 	%r3115, %nctaid.x;
	mad.lo.s32 	%r3159, %r3115, %r3135, %r3159;
	setp.lt.s32 	%p3494, %r3159, %r3136;
	@%p3494 bra 	$L__BB0_3;

$L__BB0_2205:
	ld.param.u32 	%r3139, [_Z12FluidAdvancePfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_31];
	add.s32 	%r3138, %r3139, -1;
	mov.u32 	%r3137, %ntid.z;
	mov.u32 	%r3118, %nctaid.z;
	mad.lo.s32 	%r3158, %r3118, %r3137, %r3158;
	setp.lt.s32 	%p3495, %r3158, %r3138;
	@%p3495 bra 	$L__BB0_2;

$L__BB0_2206:
	ret;

}
	// .globl	_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii
.visible .entry _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii(
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_0,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_1,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_2,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_3,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_4,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_5,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_6,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_7,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_8,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_9,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_10,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_11,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_12,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_13,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_14,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_15,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_16,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_17,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_18,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_19,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_20,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_21,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_22,
	.param .u64 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_23,
	.param .f32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_24,
	.param .f32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_25,
	.param .f32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_26,
	.param .f32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_27,
	.param .f32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_28,
	.param .u32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_29,
	.param .u32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_30,
	.param .u32 _Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_31
)
{
	.reg .pred 	%p<7603>;
	.reg .f32 	%f<1838>;
	.reg .b32 	%r<7157>;
	.reg .f64 	%fd<8604>;
	.reg .b64 	%rd<1088>;


	ld.param.u64 	%rd130, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_0];
	ld.param.u64 	%rd131, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_1];
	ld.param.u64 	%rd132, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_2];
	ld.param.u64 	%rd133, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_3];
	ld.param.u64 	%rd134, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_4];
	ld.param.u64 	%rd135, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_5];
	ld.param.u64 	%rd136, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_6];
	ld.param.u64 	%rd137, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_7];
	ld.param.u64 	%rd138, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_15];
	ld.param.f32 	%f329, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_25];
	ld.param.f32 	%f330, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_26];
	ld.param.f32 	%f331, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_27];
	ld.param.f32 	%f332, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_28];
	ld.param.u32 	%r403, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_29];
	ld.param.u32 	%r404, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_30];
	ld.param.u32 	%r405, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_31];
	cvta.to.global.u64 	%rd1, %rd137;
	cvta.to.global.u64 	%rd2, %rd138;
	cvta.to.global.u64 	%rd3, %rd136;
	cvta.to.global.u64 	%rd4, %rd135;
	cvta.to.global.u64 	%rd5, %rd134;
	cvta.to.global.u64 	%rd6, %rd133;
	cvta.to.global.u64 	%rd7, %rd132;
	cvta.to.global.u64 	%rd8, %rd131;
	cvta.to.global.u64 	%rd9, %rd130;
	mov.u32 	%r406, %ctaid.x;
	mov.u32 	%r407, %ntid.x;
	mov.u32 	%r408, %tid.x;
	mad.lo.s32 	%r409, %r407, %r406, %r408;
	add.s32 	%r7143, %r409, 1;
	add.s32 	%r410, %r403, -1;
	setp.ge.s32 	%p244, %r7143, %r410;
	@%p244 bra 	$L__BB1_4752;

	div.rn.f32 	%f1, %f329, %f330;
	mul.f32 	%f2, %f1, 0f00000000;
	div.rn.f32 	%f3, %f329, %f331;
	mul.f32 	%f4, %f3, 0f00000000;
	div.rn.f32 	%f5, %f329, %f332;
	mul.f32 	%f6, %f5, 0f00000000;
	cvt.f64.f32 	%fd3749, %f1;
	mul.f64 	%fd1, %fd3749, 0d3FE0000000000000;
	cvt.f64.f32 	%fd3750, %f3;
	mul.f64 	%fd2, %fd3750, 0d3FE0000000000000;
	cvt.f64.f32 	%fd3751, %f5;
	mul.f64 	%fd3, %fd3751, 0d3FE0000000000000;
	mul.f64 	%fd4, %fd1, 0d0000000000000000;
	mul.f64 	%fd5, %fd2, 0d0000000000000000;
	mul.f64 	%fd6, %fd3, 0d0000000000000000;

$L__BB1_2:
	mov.u32 	%r411, %ctaid.y;
	mov.u32 	%r412, %ntid.y;
	mov.u32 	%r413, %tid.y;
	mad.lo.s32 	%r414, %r412, %r411, %r413;
	add.s32 	%r7144, %r414, 1;
	add.s32 	%r416, %r404, -1;
	setp.ge.s32 	%p245, %r7144, %r416;
	@%p245 bra 	$L__BB1_4751;

	mov.f64 	%fd3752, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd3752;
	}
	and.b32  	%r4, %r3, 2146435072;
	setp.eq.s32 	%p246, %r4, 1062207488;
	and.b32  	%r5, %r3, 2147483647;
	setp.gt.s32 	%p247, %r3, -1;
	selp.b32 	%r6, 2146435072, 0, %p247;
	or.b32  	%r7, %r6, -2147483648;
	cvt.f64.f32 	%fd3753, %f330;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd3753;
	}
	abs.f64 	%fd7, %fd3753;
	{ // callseq 117, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8, [retval0+0];
	} // callseq 117
	setp.lt.s32 	%p248, %r8, 0;
	and.pred  	%p1, %p248, %p246;
	cvt.f64.f32 	%fd3755, %f331;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd3755;
	}
	abs.f64 	%fd9, %fd3755;
	{ // callseq 118, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd10, [retval0+0];
	} // callseq 118
	setp.lt.s32 	%p249, %r10, 0;
	and.pred  	%p2, %p249, %p246;
	cvt.f64.f32 	%fd3757, %f332;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd3757;
	}
	abs.f64 	%fd11, %fd3757;
	{ // callseq 119, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd12, [retval0+0];
	} // callseq 119
	setp.lt.s32 	%p250, %r12, 0;
	and.pred  	%p3, %p250, %p246;

$L__BB1_4:
	ld.param.u64 	%rd1058, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_12];
	ld.param.u64 	%rd1057, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_16];
	ld.param.u64 	%rd1056, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_11];
	ld.param.u64 	%rd1055, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_10];
	ld.param.u64 	%rd1054, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_9];
	ld.param.u64 	%rd1053, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_8];
	mul.lo.s32 	%r424, %r7143, %r404;
	add.s32 	%r16, %r7144, %r424;
	cvt.s64.s32 	%rd10, %r16;
	cvta.to.global.u64 	%rd139, %rd1053;
	mul.wide.s32 	%rd140, %r16, 4;
	add.s64 	%rd11, %rd139, %rd140;
	cvta.to.global.u64 	%rd141, %rd1054;
	add.s64 	%rd12, %rd141, %rd140;
	sub.s32 	%r425, %r424, %r404;
	add.s32 	%r426, %r7144, %r425;
	cvt.s64.s32 	%rd13, %r426;
	mul.wide.s32 	%rd142, %r426, 4;
	add.s64 	%rd14, %rd141, %rd142;
	ld.global.f32 	%f333, [%rd14];
	ld.global.f32 	%f334, [%rd12];
	sub.f32 	%f335, %f334, %f333;
	mul.f32 	%f336, %f1, %f335;
	ld.global.f32 	%f337, [%rd11];
	sub.f32 	%f338, %f337, %f336;
	cvta.to.global.u64 	%rd143, %rd1055;
	add.s64 	%rd15, %rd143, %rd140;
	ld.global.f32 	%f339, [%rd15+-4];
	ld.global.f32 	%f340, [%rd15];
	sub.f32 	%f341, %f340, %f339;
	mul.f32 	%f342, %f3, %f341;
	sub.f32 	%f343, %f338, %f342;
	cvta.to.global.u64 	%rd144, %rd1056;
	add.s64 	%rd16, %rd144, %rd140;
	mul.lo.s32 	%r427, %r404, %r403;
	add.s32 	%r428, %r405, -2;
	mad.lo.s32 	%r429, %r428, %r427, %r16;
	cvt.s64.s32 	%rd17, %r429;
	mul.wide.s32 	%rd145, %r429, 4;
	add.s64 	%rd18, %rd144, %rd145;
	ld.global.f32 	%f344, [%rd18];
	ld.global.f32 	%f345, [%rd16];
	sub.f32 	%f346, %f345, %f344;
	mul.f32 	%f347, %f5, %f346;
	sub.f32 	%f348, %f343, %f347;
	cvta.to.global.u64 	%rd146, %rd1057;
	add.s64 	%rd19, %rd146, %rd140;
	st.global.f32 	[%rd19], %f348;
	ld.global.f32 	%f7, [%rd12];
	cvta.to.global.u64 	%rd147, %rd1058;
	add.s64 	%rd20, %rd147, %rd140;
	ld.global.f32 	%f8, [%rd20];
	cvt.f64.f32 	%fd13, %f8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd13;
	}
	abs.f64 	%fd14, %fd13;
	{ // callseq 120, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd14;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7610, [retval0+0];
	} // callseq 120
	setp.lt.s32 	%p251, %r17, 0;
	and.pred  	%p4, %p251, %p246;
	not.pred 	%p253, %p4;
	mov.f64 	%fd7589, %fd7610;
	@%p253 bra 	$L__BB1_6;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r430}, %fd7610;
	}
	xor.b32  	%r431, %r430, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd7610;
	}
	mov.b64 	%fd7589, {%r432, %r431};

$L__BB1_6:
	setp.eq.f32 	%p254, %f8, 0f00000000;
	@%p254 bra 	$L__BB1_10;
	bra.uni 	$L__BB1_7;

$L__BB1_10:
	setp.lt.s32 	%p257, %r3, 0;
	mov.u32 	%r433, 0;
	selp.b32 	%r434, %r17, 0, %p246;
	or.b32  	%r435, %r434, 2146435072;
	selp.b32 	%r436, %r435, %r434, %p257;
	mov.b64 	%fd7589, {%r433, %r436};
	bra.uni 	$L__BB1_11;

$L__BB1_7:
	setp.gt.s32 	%p255, %r17, -1;
	@%p255 bra 	$L__BB1_11;

	mov.f64 	%fd3759, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3760, %fd3759;
	setp.eq.f64 	%p256, %fd3760, 0d4000000000000000;
	@%p256 bra 	$L__BB1_11;

	mov.f64 	%fd7589, 0dFFF8000000000000;

$L__BB1_11:
	add.f64 	%fd3762, %fd13, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r437}, %fd3762;
	}
	and.b32  	%r18, %r437, 2146435072;
	setp.ne.s32 	%p259, %r18, 2146435072;
	@%p259 bra 	$L__BB1_18;

	setp.gtu.f64 	%p260, %fd14, 0d7FF0000000000000;
	@%p260 bra 	$L__BB1_17;
	bra.uni 	$L__BB1_13;

$L__BB1_17:
	mov.f64 	%fd3764, 0d4000000000000000;
	add.rn.f64 	%fd7589, %fd13, %fd3764;
	bra.uni 	$L__BB1_18;

$L__BB1_13:
	setp.eq.s32 	%p261, %r5, 2146435072;
	mov.f64 	%fd3763, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd3763;
	}
	setp.eq.s32 	%p262, %r438, 0;
	and.pred  	%p263, %p261, %p262;
	@%p263 bra 	$L__BB1_16;
	bra.uni 	$L__BB1_14;

$L__BB1_16:
	setp.lt.s32 	%p269, %r3, 0;
	mov.u32 	%r443, 0;
	setp.gt.f64 	%p270, %fd14, 0d3FF0000000000000;
	selp.b32 	%r444, 2146435072, 0, %p270;
	xor.b32  	%r445, %r444, 2146435072;
	selp.b32 	%r446, %r445, %r444, %p269;
	setp.eq.f32 	%p271, %f8, 0fBF800000;
	selp.b32 	%r447, 1072693248, %r446, %p271;
	mov.b64 	%fd7589, {%r443, %r447};
	bra.uni 	$L__BB1_18;

$L__BB1_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r439, %temp}, %fd13;
	}
	and.b32  	%r440, %r17, 2147483647;
	setp.ne.s32 	%p264, %r440, 2146435072;
	setp.ne.s32 	%p265, %r439, 0;
	or.pred  	%p266, %p264, %p265;
	@%p266 bra 	$L__BB1_18;

	setp.ne.s32 	%p267, %r5, 1071644672;
	and.pred  	%p268, %p267, %p4;
	selp.b32 	%r441, %r7, %r6, %p268;
	mov.u32 	%r442, 0;
	mov.b64 	%fd7589, {%r442, %r441};

$L__BB1_18:
	ld.param.u64 	%rd1059, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_13];
	cvta.to.global.u64 	%rd148, %rd1059;
	shl.b64 	%rd149, %rd10, 2;
	add.s64 	%rd21, %rd148, %rd149;
	ld.global.f32 	%f9, [%rd21];
	cvt.f64.f32 	%fd24, %f9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd24;
	}
	abs.f64 	%fd25, %fd24;
	{ // callseq 121, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd25;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7592, [retval0+0];
	} // callseq 121
	setp.lt.s32 	%p272, %r19, 0;
	and.pred  	%p5, %p272, %p246;
	not.pred 	%p274, %p5;
	@%p274 bra 	$L__BB1_20;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r448}, %fd7592;
	}
	xor.b32  	%r449, %r448, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r450, %temp}, %fd7592;
	}
	mov.b64 	%fd7592, {%r450, %r449};

$L__BB1_20:
	setp.eq.f32 	%p275, %f9, 0f00000000;
	@%p275 bra 	$L__BB1_24;
	bra.uni 	$L__BB1_21;

$L__BB1_24:
	setp.lt.s32 	%p278, %r3, 0;
	mov.u32 	%r451, 0;
	selp.b32 	%r452, %r19, 0, %p246;
	or.b32  	%r453, %r452, 2146435072;
	selp.b32 	%r454, %r453, %r452, %p278;
	mov.b64 	%fd7592, {%r451, %r454};
	bra.uni 	$L__BB1_25;

$L__BB1_21:
	setp.gt.s32 	%p276, %r19, -1;
	@%p276 bra 	$L__BB1_25;

	mov.f64 	%fd3765, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3766, %fd3765;
	setp.eq.f64 	%p277, %fd3766, 0d4000000000000000;
	@%p277 bra 	$L__BB1_25;

	mov.f64 	%fd7592, 0dFFF8000000000000;

$L__BB1_25:
	add.f64 	%fd3768, %fd24, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r455}, %fd3768;
	}
	and.b32  	%r456, %r455, 2146435072;
	setp.ne.s32 	%p280, %r456, 2146435072;
	@%p280 bra 	$L__BB1_32;

	setp.gtu.f64 	%p281, %fd25, 0d7FF0000000000000;
	@%p281 bra 	$L__BB1_31;
	bra.uni 	$L__BB1_27;

$L__BB1_31:
	mov.f64 	%fd3770, 0d4000000000000000;
	add.rn.f64 	%fd7592, %fd24, %fd3770;
	bra.uni 	$L__BB1_32;

$L__BB1_27:
	setp.eq.s32 	%p282, %r5, 2146435072;
	mov.f64 	%fd3769, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r457, %temp}, %fd3769;
	}
	setp.eq.s32 	%p283, %r457, 0;
	and.pred  	%p284, %p282, %p283;
	@%p284 bra 	$L__BB1_30;
	bra.uni 	$L__BB1_28;

$L__BB1_30:
	setp.lt.s32 	%p290, %r3, 0;
	mov.u32 	%r462, 0;
	setp.gt.f64 	%p291, %fd25, 0d3FF0000000000000;
	selp.b32 	%r463, 2146435072, 0, %p291;
	xor.b32  	%r464, %r463, 2146435072;
	selp.b32 	%r465, %r464, %r463, %p290;
	setp.eq.f32 	%p292, %f9, 0fBF800000;
	selp.b32 	%r466, 1072693248, %r465, %p292;
	mov.b64 	%fd7592, {%r462, %r466};
	bra.uni 	$L__BB1_32;

$L__BB1_28:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r458, %temp}, %fd24;
	}
	and.b32  	%r459, %r19, 2147483647;
	setp.ne.s32 	%p285, %r459, 2146435072;
	setp.ne.s32 	%p286, %r458, 0;
	or.pred  	%p287, %p285, %p286;
	@%p287 bra 	$L__BB1_32;

	setp.ne.s32 	%p288, %r5, 1071644672;
	and.pred  	%p289, %p288, %p5;
	selp.b32 	%r460, %r7, %r6, %p289;
	mov.u32 	%r461, 0;
	mov.b64 	%fd7592, {%r461, %r460};

$L__BB1_32:
	ld.param.u64 	%rd1060, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_14];
	setp.eq.f32 	%p293, %f9, 0f3F800000;
	selp.f64 	%fd3771, 0d3FF0000000000000, %fd7592, %p293;
	setp.eq.f32 	%p294, %f8, 0f3F800000;
	selp.f64 	%fd3772, 0d3FF0000000000000, %fd7589, %p294;
	add.f64 	%fd35, %fd3772, %fd3771;
	cvta.to.global.u64 	%rd150, %rd1060;
	add.s64 	%rd22, %rd150, %rd149;
	ld.global.f32 	%f10, [%rd22];
	cvt.f64.f32 	%fd36, %f10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd36;
	}
	abs.f64 	%fd37, %fd36;
	{ // callseq 122, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7595, [retval0+0];
	} // callseq 122
	setp.lt.s32 	%p295, %r20, 0;
	and.pred  	%p6, %p295, %p246;
	not.pred 	%p297, %p6;
	@%p297 bra 	$L__BB1_34;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r467}, %fd7595;
	}
	xor.b32  	%r468, %r467, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r469, %temp}, %fd7595;
	}
	mov.b64 	%fd7595, {%r469, %r468};

$L__BB1_34:
	setp.eq.f32 	%p298, %f10, 0f00000000;
	@%p298 bra 	$L__BB1_38;
	bra.uni 	$L__BB1_35;

$L__BB1_38:
	setp.lt.s32 	%p301, %r3, 0;
	mov.u32 	%r470, 0;
	selp.b32 	%r471, %r20, 0, %p246;
	or.b32  	%r472, %r471, 2146435072;
	selp.b32 	%r473, %r472, %r471, %p301;
	mov.b64 	%fd7595, {%r470, %r473};
	bra.uni 	$L__BB1_39;

$L__BB1_35:
	setp.gt.s32 	%p299, %r20, -1;
	@%p299 bra 	$L__BB1_39;

	mov.f64 	%fd3773, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3774, %fd3773;
	setp.eq.f64 	%p300, %fd3774, 0d4000000000000000;
	@%p300 bra 	$L__BB1_39;

	mov.f64 	%fd7595, 0dFFF8000000000000;

$L__BB1_39:
	add.f64 	%fd3776, %fd36, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r474}, %fd3776;
	}
	and.b32  	%r475, %r474, 2146435072;
	setp.ne.s32 	%p303, %r475, 2146435072;
	@%p303 bra 	$L__BB1_46;

	setp.gtu.f64 	%p304, %fd37, 0d7FF0000000000000;
	@%p304 bra 	$L__BB1_45;
	bra.uni 	$L__BB1_41;

$L__BB1_45:
	mov.f64 	%fd3778, 0d4000000000000000;
	add.rn.f64 	%fd7595, %fd36, %fd3778;
	bra.uni 	$L__BB1_46;

$L__BB1_41:
	setp.eq.s32 	%p305, %r5, 2146435072;
	mov.f64 	%fd3777, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r476, %temp}, %fd3777;
	}
	setp.eq.s32 	%p306, %r476, 0;
	and.pred  	%p307, %p305, %p306;
	@%p307 bra 	$L__BB1_44;
	bra.uni 	$L__BB1_42;

$L__BB1_44:
	setp.lt.s32 	%p313, %r3, 0;
	mov.u32 	%r481, 0;
	setp.gt.f64 	%p314, %fd37, 0d3FF0000000000000;
	selp.b32 	%r482, 2146435072, 0, %p314;
	xor.b32  	%r483, %r482, 2146435072;
	selp.b32 	%r484, %r483, %r482, %p313;
	setp.eq.f32 	%p315, %f10, 0fBF800000;
	selp.b32 	%r485, 1072693248, %r484, %p315;
	mov.b64 	%fd7595, {%r481, %r485};
	bra.uni 	$L__BB1_46;

$L__BB1_42:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r477, %temp}, %fd36;
	}
	and.b32  	%r478, %r20, 2147483647;
	setp.ne.s32 	%p308, %r478, 2146435072;
	setp.ne.s32 	%p309, %r477, 0;
	or.pred  	%p310, %p308, %p309;
	@%p310 bra 	$L__BB1_46;

	setp.ne.s32 	%p311, %r5, 1071644672;
	and.pred  	%p312, %p311, %p6;
	selp.b32 	%r479, %r7, %r6, %p312;
	mov.u32 	%r480, 0;
	mov.b64 	%fd7595, {%r480, %r479};

$L__BB1_46:
	setp.eq.f32 	%p316, %f10, 0f3F800000;
	selp.f64 	%fd3779, 0d3FF0000000000000, %fd7595, %p316;
	add.f64 	%fd47, %fd35, %fd3779;
	ld.global.f32 	%f349, [%rd11];
	cvt.f64.f32 	%fd3780, %f349;
	rcp.rn.f64 	%fd48, %fd3780;
	cvt.f64.f32 	%fd49, %f7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd49;
	}
	abs.f64 	%fd50, %fd49;
	{ // callseq 123, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd50;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7607, [retval0+0];
	} // callseq 123
	setp.lt.s32 	%p317, %r21, 0;
	and.pred  	%p7, %p317, %p246;
	not.pred 	%p319, %p7;
	mov.f64 	%fd7598, %fd7607;
	@%p319 bra 	$L__BB1_48;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r486}, %fd7607;
	}
	xor.b32  	%r487, %r486, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r488, %temp}, %fd7607;
	}
	mov.b64 	%fd7598, {%r488, %r487};

$L__BB1_48:
	setp.eq.f32 	%p320, %f7, 0f00000000;
	@%p320 bra 	$L__BB1_52;
	bra.uni 	$L__BB1_49;

$L__BB1_52:
	setp.lt.s32 	%p323, %r3, 0;
	mov.u32 	%r489, 0;
	selp.b32 	%r490, %r21, 0, %p246;
	or.b32  	%r491, %r490, 2146435072;
	selp.b32 	%r492, %r491, %r490, %p323;
	mov.b64 	%fd7598, {%r489, %r492};
	bra.uni 	$L__BB1_53;

$L__BB1_49:
	setp.gt.s32 	%p321, %r21, -1;
	@%p321 bra 	$L__BB1_53;

	mov.f64 	%fd3781, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3782, %fd3781;
	setp.eq.f64 	%p322, %fd3782, 0d4000000000000000;
	@%p322 bra 	$L__BB1_53;

	mov.f64 	%fd7598, 0dFFF8000000000000;

$L__BB1_53:
	add.f64 	%fd3784, %fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r493}, %fd3784;
	}
	and.b32  	%r22, %r493, 2146435072;
	setp.ne.s32 	%p325, %r22, 2146435072;
	@%p325 bra 	$L__BB1_60;

	setp.gtu.f64 	%p326, %fd50, 0d7FF0000000000000;
	@%p326 bra 	$L__BB1_59;
	bra.uni 	$L__BB1_55;

$L__BB1_59:
	mov.f64 	%fd3786, 0d4000000000000000;
	add.rn.f64 	%fd7598, %fd49, %fd3786;
	bra.uni 	$L__BB1_60;

$L__BB1_55:
	setp.eq.s32 	%p327, %r5, 2146435072;
	mov.f64 	%fd3785, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r494, %temp}, %fd3785;
	}
	setp.eq.s32 	%p328, %r494, 0;
	and.pred  	%p329, %p327, %p328;
	@%p329 bra 	$L__BB1_58;
	bra.uni 	$L__BB1_56;

$L__BB1_58:
	setp.lt.s32 	%p335, %r3, 0;
	mov.u32 	%r499, 0;
	setp.gt.f64 	%p336, %fd50, 0d3FF0000000000000;
	selp.b32 	%r500, 2146435072, 0, %p336;
	xor.b32  	%r501, %r500, 2146435072;
	selp.b32 	%r502, %r501, %r500, %p335;
	setp.eq.f32 	%p337, %f7, 0fBF800000;
	selp.b32 	%r503, 1072693248, %r502, %p337;
	mov.b64 	%fd7598, {%r499, %r503};
	bra.uni 	$L__BB1_60;

$L__BB1_56:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r495, %temp}, %fd49;
	}
	and.b32  	%r496, %r21, 2147483647;
	setp.ne.s32 	%p330, %r496, 2146435072;
	setp.ne.s32 	%p331, %r495, 0;
	or.pred  	%p332, %p330, %p331;
	@%p332 bra 	$L__BB1_60;

	setp.ne.s32 	%p333, %r5, 1071644672;
	and.pred  	%p334, %p333, %p7;
	selp.b32 	%r497, %r7, %r6, %p334;
	mov.u32 	%r498, 0;
	mov.b64 	%fd7598, {%r498, %r497};

$L__BB1_60:
	ld.global.f32 	%f11, [%rd15];
	cvt.f64.f32 	%fd60, %f11;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd60;
	}
	abs.f64 	%fd61, %fd60;
	{ // callseq 124, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd61;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7601, [retval0+0];
	} // callseq 124
	setp.lt.s32 	%p338, %r23, 0;
	and.pred  	%p8, %p338, %p246;
	not.pred 	%p340, %p8;
	@%p340 bra 	$L__BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r504}, %fd7601;
	}
	xor.b32  	%r505, %r504, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r506, %temp}, %fd7601;
	}
	mov.b64 	%fd7601, {%r506, %r505};

$L__BB1_62:
	setp.eq.f32 	%p341, %f11, 0f00000000;
	@%p341 bra 	$L__BB1_66;
	bra.uni 	$L__BB1_63;

$L__BB1_66:
	setp.lt.s32 	%p344, %r3, 0;
	mov.u32 	%r507, 0;
	selp.b32 	%r508, %r23, 0, %p246;
	or.b32  	%r509, %r508, 2146435072;
	selp.b32 	%r510, %r509, %r508, %p344;
	mov.b64 	%fd7601, {%r507, %r510};
	bra.uni 	$L__BB1_67;

$L__BB1_63:
	setp.gt.s32 	%p342, %r23, -1;
	@%p342 bra 	$L__BB1_67;

	mov.f64 	%fd3787, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3788, %fd3787;
	setp.eq.f64 	%p343, %fd3788, 0d4000000000000000;
	@%p343 bra 	$L__BB1_67;

	mov.f64 	%fd7601, 0dFFF8000000000000;

$L__BB1_67:
	add.f64 	%fd3790, %fd60, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r511}, %fd3790;
	}
	and.b32  	%r512, %r511, 2146435072;
	setp.ne.s32 	%p346, %r512, 2146435072;
	@%p346 bra 	$L__BB1_74;

	setp.gtu.f64 	%p347, %fd61, 0d7FF0000000000000;
	@%p347 bra 	$L__BB1_73;
	bra.uni 	$L__BB1_69;

$L__BB1_73:
	mov.f64 	%fd3792, 0d4000000000000000;
	add.rn.f64 	%fd7601, %fd60, %fd3792;
	bra.uni 	$L__BB1_74;

$L__BB1_69:
	setp.eq.s32 	%p348, %r5, 2146435072;
	mov.f64 	%fd3791, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r513, %temp}, %fd3791;
	}
	setp.eq.s32 	%p349, %r513, 0;
	and.pred  	%p350, %p348, %p349;
	@%p350 bra 	$L__BB1_72;
	bra.uni 	$L__BB1_70;

$L__BB1_72:
	setp.lt.s32 	%p356, %r3, 0;
	mov.u32 	%r518, 0;
	setp.gt.f64 	%p357, %fd61, 0d3FF0000000000000;
	selp.b32 	%r519, 2146435072, 0, %p357;
	xor.b32  	%r520, %r519, 2146435072;
	selp.b32 	%r521, %r520, %r519, %p356;
	setp.eq.f32 	%p358, %f11, 0fBF800000;
	selp.b32 	%r522, 1072693248, %r521, %p358;
	mov.b64 	%fd7601, {%r518, %r522};
	bra.uni 	$L__BB1_74;

$L__BB1_70:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r514, %temp}, %fd60;
	}
	and.b32  	%r515, %r23, 2147483647;
	setp.ne.s32 	%p351, %r515, 2146435072;
	setp.ne.s32 	%p352, %r514, 0;
	or.pred  	%p353, %p351, %p352;
	@%p353 bra 	$L__BB1_74;

	setp.ne.s32 	%p354, %r5, 1071644672;
	and.pred  	%p355, %p354, %p8;
	selp.b32 	%r516, %r7, %r6, %p355;
	mov.u32 	%r517, 0;
	mov.b64 	%fd7601, {%r517, %r516};

$L__BB1_74:
	setp.eq.f32 	%p359, %f11, 0f3F800000;
	selp.f64 	%fd3793, 0d3FF0000000000000, %fd7601, %p359;
	setp.eq.f32 	%p360, %f7, 0f3F800000;
	selp.f64 	%fd3794, 0d3FF0000000000000, %fd7598, %p360;
	add.f64 	%fd71, %fd3794, %fd3793;
	ld.global.f32 	%f12, [%rd16];
	cvt.f64.f32 	%fd72, %f12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd72;
	}
	abs.f64 	%fd73, %fd72;
	{ // callseq 125, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd73;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7604, [retval0+0];
	} // callseq 125
	setp.lt.s32 	%p361, %r24, 0;
	and.pred  	%p9, %p361, %p246;
	not.pred 	%p363, %p9;
	@%p363 bra 	$L__BB1_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r523}, %fd7604;
	}
	xor.b32  	%r524, %r523, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r525, %temp}, %fd7604;
	}
	mov.b64 	%fd7604, {%r525, %r524};

$L__BB1_76:
	setp.eq.f32 	%p364, %f12, 0f00000000;
	@%p364 bra 	$L__BB1_80;
	bra.uni 	$L__BB1_77;

$L__BB1_80:
	setp.lt.s32 	%p367, %r3, 0;
	mov.u32 	%r526, 0;
	selp.b32 	%r527, %r24, 0, %p246;
	or.b32  	%r528, %r527, 2146435072;
	selp.b32 	%r529, %r528, %r527, %p367;
	mov.b64 	%fd7604, {%r526, %r529};
	bra.uni 	$L__BB1_81;

$L__BB1_77:
	setp.gt.s32 	%p365, %r24, -1;
	@%p365 bra 	$L__BB1_81;

	mov.f64 	%fd3795, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3796, %fd3795;
	setp.eq.f64 	%p366, %fd3796, 0d4000000000000000;
	@%p366 bra 	$L__BB1_81;

	mov.f64 	%fd7604, 0dFFF8000000000000;

$L__BB1_81:
	add.f64 	%fd3798, %fd72, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r530}, %fd3798;
	}
	and.b32  	%r531, %r530, 2146435072;
	setp.ne.s32 	%p369, %r531, 2146435072;
	@%p369 bra 	$L__BB1_88;

	setp.gtu.f64 	%p370, %fd73, 0d7FF0000000000000;
	@%p370 bra 	$L__BB1_87;
	bra.uni 	$L__BB1_83;

$L__BB1_87:
	mov.f64 	%fd3800, 0d4000000000000000;
	add.rn.f64 	%fd7604, %fd72, %fd3800;
	bra.uni 	$L__BB1_88;

$L__BB1_83:
	setp.eq.s32 	%p371, %r5, 2146435072;
	mov.f64 	%fd3799, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r532, %temp}, %fd3799;
	}
	setp.eq.s32 	%p372, %r532, 0;
	and.pred  	%p373, %p371, %p372;
	@%p373 bra 	$L__BB1_86;
	bra.uni 	$L__BB1_84;

$L__BB1_86:
	setp.lt.s32 	%p379, %r3, 0;
	mov.u32 	%r537, 0;
	setp.gt.f64 	%p380, %fd73, 0d3FF0000000000000;
	selp.b32 	%r538, 2146435072, 0, %p380;
	xor.b32  	%r539, %r538, 2146435072;
	selp.b32 	%r540, %r539, %r538, %p379;
	setp.eq.f32 	%p381, %f12, 0fBF800000;
	selp.b32 	%r541, 1072693248, %r540, %p381;
	mov.b64 	%fd7604, {%r537, %r541};
	bra.uni 	$L__BB1_88;

$L__BB1_84:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r533, %temp}, %fd72;
	}
	and.b32  	%r534, %r24, 2147483647;
	setp.ne.s32 	%p374, %r534, 2146435072;
	setp.ne.s32 	%p375, %r533, 0;
	or.pred  	%p376, %p374, %p375;
	@%p376 bra 	$L__BB1_88;

	setp.ne.s32 	%p377, %r5, 1071644672;
	and.pred  	%p378, %p377, %p9;
	selp.b32 	%r535, %r7, %r6, %p378;
	mov.u32 	%r536, 0;
	mov.b64 	%fd7604, {%r536, %r535};

$L__BB1_88:
	setp.eq.f32 	%p382, %f12, 0f3F800000;
	selp.f64 	%fd3801, 0d3FF0000000000000, %fd7604, %p382;
	add.f64 	%fd83, %fd71, %fd3801;
	@%p319 bra 	$L__BB1_90;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd7607;
	}
	xor.b32  	%r543, %r542, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r544, %temp}, %fd7607;
	}
	mov.b64 	%fd7607, {%r544, %r543};

$L__BB1_90:
	@%p320 bra 	$L__BB1_94;
	bra.uni 	$L__BB1_91;

$L__BB1_94:
	setp.lt.s32 	%p387, %r3, 0;
	mov.u32 	%r545, 0;
	selp.b32 	%r546, %r21, 0, %p246;
	or.b32  	%r547, %r546, 2146435072;
	selp.b32 	%r548, %r547, %r546, %p387;
	mov.b64 	%fd7607, {%r545, %r548};
	bra.uni 	$L__BB1_95;

$L__BB1_91:
	setp.gt.s32 	%p385, %r21, -1;
	@%p385 bra 	$L__BB1_95;

	mov.f64 	%fd3802, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3803, %fd3802;
	setp.eq.f64 	%p386, %fd3803, 0d4000000000000000;
	@%p386 bra 	$L__BB1_95;

	mov.f64 	%fd7607, 0dFFF8000000000000;

$L__BB1_95:
	@%p325 bra 	$L__BB1_102;

	setp.gtu.f64 	%p390, %fd50, 0d7FF0000000000000;
	@%p390 bra 	$L__BB1_101;
	bra.uni 	$L__BB1_97;

$L__BB1_101:
	mov.f64 	%fd3806, 0d4000000000000000;
	add.rn.f64 	%fd7607, %fd49, %fd3806;
	bra.uni 	$L__BB1_102;

$L__BB1_97:
	setp.eq.s32 	%p391, %r5, 2146435072;
	mov.f64 	%fd3805, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r549, %temp}, %fd3805;
	}
	setp.eq.s32 	%p392, %r549, 0;
	and.pred  	%p393, %p391, %p392;
	@%p393 bra 	$L__BB1_100;
	bra.uni 	$L__BB1_98;

$L__BB1_100:
	setp.lt.s32 	%p399, %r3, 0;
	mov.u32 	%r554, 0;
	setp.gt.f64 	%p400, %fd50, 0d3FF0000000000000;
	selp.b32 	%r555, 2146435072, 0, %p400;
	xor.b32  	%r556, %r555, 2146435072;
	selp.b32 	%r557, %r556, %r555, %p399;
	setp.eq.f32 	%p401, %f7, 0fBF800000;
	selp.b32 	%r558, 1072693248, %r557, %p401;
	mov.b64 	%fd7607, {%r554, %r558};
	bra.uni 	$L__BB1_102;

$L__BB1_98:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r550, %temp}, %fd49;
	}
	and.b32  	%r551, %r21, 2147483647;
	setp.ne.s32 	%p394, %r551, 2146435072;
	setp.ne.s32 	%p395, %r550, 0;
	or.pred  	%p396, %p394, %p395;
	@%p396 bra 	$L__BB1_102;

	setp.ne.s32 	%p397, %r5, 1071644672;
	and.pred  	%p398, %p397, %p7;
	selp.b32 	%r552, %r7, %r6, %p398;
	mov.u32 	%r553, 0;
	mov.b64 	%fd7607, {%r553, %r552};

$L__BB1_102:
	@%p253 bra 	$L__BB1_104;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r559}, %fd7610;
	}
	xor.b32  	%r560, %r559, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r561, %temp}, %fd7610;
	}
	mov.b64 	%fd7610, {%r561, %r560};

$L__BB1_104:
	@%p254 bra 	$L__BB1_108;
	bra.uni 	$L__BB1_105;

$L__BB1_108:
	setp.lt.s32 	%p406, %r3, 0;
	mov.u32 	%r562, 0;
	selp.b32 	%r563, %r17, 0, %p246;
	or.b32  	%r564, %r563, 2146435072;
	selp.b32 	%r565, %r564, %r563, %p406;
	mov.b64 	%fd7610, {%r562, %r565};
	bra.uni 	$L__BB1_109;

$L__BB1_105:
	setp.gt.s32 	%p404, %r17, -1;
	@%p404 bra 	$L__BB1_109;

	mov.f64 	%fd3807, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3808, %fd3807;
	setp.eq.f64 	%p405, %fd3808, 0d4000000000000000;
	@%p405 bra 	$L__BB1_109;

	mov.f64 	%fd7610, 0dFFF8000000000000;

$L__BB1_109:
	@%p259 bra 	$L__BB1_116;

	setp.gtu.f64 	%p409, %fd14, 0d7FF0000000000000;
	@%p409 bra 	$L__BB1_115;
	bra.uni 	$L__BB1_111;

$L__BB1_115:
	mov.f64 	%fd3811, 0d4000000000000000;
	add.rn.f64 	%fd7610, %fd13, %fd3811;
	bra.uni 	$L__BB1_116;

$L__BB1_111:
	setp.eq.s32 	%p410, %r5, 2146435072;
	mov.f64 	%fd3810, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r566, %temp}, %fd3810;
	}
	setp.eq.s32 	%p411, %r566, 0;
	and.pred  	%p412, %p410, %p411;
	@%p412 bra 	$L__BB1_114;
	bra.uni 	$L__BB1_112;

$L__BB1_114:
	setp.lt.s32 	%p418, %r3, 0;
	mov.u32 	%r571, 0;
	setp.gt.f64 	%p419, %fd14, 0d3FF0000000000000;
	selp.b32 	%r572, 2146435072, 0, %p419;
	xor.b32  	%r573, %r572, 2146435072;
	selp.b32 	%r574, %r573, %r572, %p418;
	setp.eq.f32 	%p420, %f8, 0fBF800000;
	selp.b32 	%r575, 1072693248, %r574, %p420;
	mov.b64 	%fd7610, {%r571, %r575};
	bra.uni 	$L__BB1_116;

$L__BB1_112:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r567, %temp}, %fd13;
	}
	and.b32  	%r568, %r17, 2147483647;
	setp.ne.s32 	%p413, %r568, 2146435072;
	setp.ne.s32 	%p414, %r567, 0;
	or.pred  	%p415, %p413, %p414;
	@%p415 bra 	$L__BB1_116;

	setp.ne.s32 	%p416, %r5, 1071644672;
	and.pred  	%p417, %p416, %p4;
	selp.b32 	%r569, %r7, %r6, %p417;
	mov.u32 	%r570, 0;
	mov.b64 	%fd7610, {%r570, %r569};

$L__BB1_116:
	selp.f64 	%fd3812, 0d3FF0000000000000, %fd7610, %p294;
	selp.f64 	%fd3813, 0d3FF0000000000000, %fd7607, %p360;
	mul.f64 	%fd3814, %fd48, %fd3813;
	sub.f64 	%fd3815, %fd3814, %fd3812;
	add.s64 	%rd153, %rd2, %rd149;
	ld.global.f32 	%f350, [%rd153];
	mul.f64 	%fd3816, %fd48, %fd83;
	cvt.rn.f32.f64 	%f351, %fd3816;
	sub.f32 	%f352, %f350, %f351;
	cvt.f64.f32 	%fd3817, %f352;
	cvt.rn.f32.f64 	%f353, %fd47;
	cvt.f64.f32 	%fd3818, %f353;
	mul.f64 	%fd3819, %fd3818, 0d3FE0000000000000;
	sub.f64 	%fd3820, %fd3817, %fd3819;
	mul.f64 	%fd3821, %fd3820, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f354, %fd3821;
	cvt.f64.f32 	%fd3822, %f354;
	add.f64 	%fd3823, %fd3815, %fd3822;
	add.f64 	%fd100, %fd3819, %fd3823;
	shl.b64 	%rd155, %rd13, 2;
	add.s64 	%rd23, %rd147, %rd155;
	ld.global.f32 	%f13, [%rd23];
	cvt.f64.f32 	%fd101, %f13;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd101;
	}
	abs.f64 	%fd102, %fd101;
	{ // callseq 126, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd102;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7634, [retval0+0];
	} // callseq 126
	setp.lt.s32 	%p423, %r25, 0;
	and.pred  	%p10, %p423, %p246;
	not.pred 	%p425, %p10;
	mov.f64 	%fd7613, %fd7634;
	@%p425 bra 	$L__BB1_118;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r576}, %fd7634;
	}
	xor.b32  	%r577, %r576, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r578, %temp}, %fd7634;
	}
	mov.b64 	%fd7613, {%r578, %r577};

$L__BB1_118:
	setp.eq.f32 	%p426, %f13, 0f00000000;
	@%p426 bra 	$L__BB1_122;
	bra.uni 	$L__BB1_119;

$L__BB1_122:
	setp.lt.s32 	%p429, %r3, 0;
	mov.u32 	%r579, 0;
	selp.b32 	%r580, %r25, 0, %p246;
	or.b32  	%r581, %r580, 2146435072;
	selp.b32 	%r582, %r581, %r580, %p429;
	mov.b64 	%fd7613, {%r579, %r582};
	bra.uni 	$L__BB1_123;

$L__BB1_119:
	setp.gt.s32 	%p427, %r25, -1;
	@%p427 bra 	$L__BB1_123;

	mov.f64 	%fd3824, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3825, %fd3824;
	setp.eq.f64 	%p428, %fd3825, 0d4000000000000000;
	@%p428 bra 	$L__BB1_123;

	mov.f64 	%fd7613, 0dFFF8000000000000;

$L__BB1_123:
	add.f64 	%fd3827, %fd101, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r583}, %fd3827;
	}
	and.b32  	%r26, %r583, 2146435072;
	setp.ne.s32 	%p431, %r26, 2146435072;
	@%p431 bra 	$L__BB1_130;

	setp.gtu.f64 	%p432, %fd102, 0d7FF0000000000000;
	@%p432 bra 	$L__BB1_129;
	bra.uni 	$L__BB1_125;

$L__BB1_129:
	mov.f64 	%fd3829, 0d4000000000000000;
	add.rn.f64 	%fd7613, %fd101, %fd3829;
	bra.uni 	$L__BB1_130;

$L__BB1_125:
	setp.eq.s32 	%p433, %r5, 2146435072;
	mov.f64 	%fd3828, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r584, %temp}, %fd3828;
	}
	setp.eq.s32 	%p434, %r584, 0;
	and.pred  	%p435, %p433, %p434;
	@%p435 bra 	$L__BB1_128;
	bra.uni 	$L__BB1_126;

$L__BB1_128:
	setp.lt.s32 	%p441, %r3, 0;
	mov.u32 	%r589, 0;
	setp.gt.f64 	%p442, %fd102, 0d3FF0000000000000;
	selp.b32 	%r590, 2146435072, 0, %p442;
	xor.b32  	%r591, %r590, 2146435072;
	selp.b32 	%r592, %r591, %r590, %p441;
	setp.eq.f32 	%p443, %f13, 0fBF800000;
	selp.b32 	%r593, 1072693248, %r592, %p443;
	mov.b64 	%fd7613, {%r589, %r593};
	bra.uni 	$L__BB1_130;

$L__BB1_126:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r585, %temp}, %fd101;
	}
	and.b32  	%r586, %r25, 2147483647;
	setp.ne.s32 	%p436, %r586, 2146435072;
	setp.ne.s32 	%p437, %r585, 0;
	or.pred  	%p438, %p436, %p437;
	@%p438 bra 	$L__BB1_130;

	setp.ne.s32 	%p439, %r5, 1071644672;
	and.pred  	%p440, %p439, %p10;
	selp.b32 	%r587, %r7, %r6, %p440;
	mov.u32 	%r588, 0;
	mov.b64 	%fd7613, {%r588, %r587};

$L__BB1_130:
	add.s64 	%rd24, %rd148, %rd155;
	ld.global.f32 	%f14, [%rd24];
	cvt.f64.f32 	%fd112, %f14;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd112;
	}
	abs.f64 	%fd113, %fd112;
	{ // callseq 127, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7616, [retval0+0];
	} // callseq 127
	setp.lt.s32 	%p444, %r27, 0;
	and.pred  	%p11, %p444, %p246;
	not.pred 	%p446, %p11;
	@%p446 bra 	$L__BB1_132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r594}, %fd7616;
	}
	xor.b32  	%r595, %r594, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r596, %temp}, %fd7616;
	}
	mov.b64 	%fd7616, {%r596, %r595};

$L__BB1_132:
	setp.eq.f32 	%p447, %f14, 0f00000000;
	@%p447 bra 	$L__BB1_136;
	bra.uni 	$L__BB1_133;

$L__BB1_136:
	setp.lt.s32 	%p450, %r3, 0;
	mov.u32 	%r597, 0;
	selp.b32 	%r598, %r27, 0, %p246;
	or.b32  	%r599, %r598, 2146435072;
	selp.b32 	%r600, %r599, %r598, %p450;
	mov.b64 	%fd7616, {%r597, %r600};
	bra.uni 	$L__BB1_137;

$L__BB1_133:
	setp.gt.s32 	%p448, %r27, -1;
	@%p448 bra 	$L__BB1_137;

	mov.f64 	%fd3830, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3831, %fd3830;
	setp.eq.f64 	%p449, %fd3831, 0d4000000000000000;
	@%p449 bra 	$L__BB1_137;

	mov.f64 	%fd7616, 0dFFF8000000000000;

$L__BB1_137:
	add.f64 	%fd3833, %fd112, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r601}, %fd3833;
	}
	and.b32  	%r602, %r601, 2146435072;
	setp.ne.s32 	%p452, %r602, 2146435072;
	@%p452 bra 	$L__BB1_144;

	setp.gtu.f64 	%p453, %fd113, 0d7FF0000000000000;
	@%p453 bra 	$L__BB1_143;
	bra.uni 	$L__BB1_139;

$L__BB1_143:
	mov.f64 	%fd3835, 0d4000000000000000;
	add.rn.f64 	%fd7616, %fd112, %fd3835;
	bra.uni 	$L__BB1_144;

$L__BB1_139:
	setp.eq.s32 	%p454, %r5, 2146435072;
	mov.f64 	%fd3834, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r603, %temp}, %fd3834;
	}
	setp.eq.s32 	%p455, %r603, 0;
	and.pred  	%p456, %p454, %p455;
	@%p456 bra 	$L__BB1_142;
	bra.uni 	$L__BB1_140;

$L__BB1_142:
	setp.lt.s32 	%p462, %r3, 0;
	mov.u32 	%r608, 0;
	setp.gt.f64 	%p463, %fd113, 0d3FF0000000000000;
	selp.b32 	%r609, 2146435072, 0, %p463;
	xor.b32  	%r610, %r609, 2146435072;
	selp.b32 	%r611, %r610, %r609, %p462;
	setp.eq.f32 	%p464, %f14, 0fBF800000;
	selp.b32 	%r612, 1072693248, %r611, %p464;
	mov.b64 	%fd7616, {%r608, %r612};
	bra.uni 	$L__BB1_144;

$L__BB1_140:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r604, %temp}, %fd112;
	}
	and.b32  	%r605, %r27, 2147483647;
	setp.ne.s32 	%p457, %r605, 2146435072;
	setp.ne.s32 	%p458, %r604, 0;
	or.pred  	%p459, %p457, %p458;
	@%p459 bra 	$L__BB1_144;

	setp.ne.s32 	%p460, %r5, 1071644672;
	and.pred  	%p461, %p460, %p11;
	selp.b32 	%r606, %r7, %r6, %p461;
	mov.u32 	%r607, 0;
	mov.b64 	%fd7616, {%r607, %r606};

$L__BB1_144:
	setp.eq.f32 	%p465, %f14, 0f3F800000;
	selp.f64 	%fd3836, 0d3FF0000000000000, %fd7616, %p465;
	setp.eq.f32 	%p466, %f13, 0f3F800000;
	selp.f64 	%fd3837, 0d3FF0000000000000, %fd7613, %p466;
	add.f64 	%fd123, %fd3837, %fd3836;
	add.s64 	%rd25, %rd150, %rd155;
	ld.global.f32 	%f15, [%rd25];
	cvt.f64.f32 	%fd124, %f15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd124;
	}
	abs.f64 	%fd125, %fd124;
	{ // callseq 128, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd125;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7619, [retval0+0];
	} // callseq 128
	setp.lt.s32 	%p467, %r28, 0;
	and.pred  	%p12, %p467, %p246;
	not.pred 	%p469, %p12;
	@%p469 bra 	$L__BB1_146;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r613}, %fd7619;
	}
	xor.b32  	%r614, %r613, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r615, %temp}, %fd7619;
	}
	mov.b64 	%fd7619, {%r615, %r614};

$L__BB1_146:
	setp.eq.f32 	%p470, %f15, 0f00000000;
	@%p470 bra 	$L__BB1_150;
	bra.uni 	$L__BB1_147;

$L__BB1_150:
	setp.lt.s32 	%p473, %r3, 0;
	mov.u32 	%r616, 0;
	selp.b32 	%r617, %r28, 0, %p246;
	or.b32  	%r618, %r617, 2146435072;
	selp.b32 	%r619, %r618, %r617, %p473;
	mov.b64 	%fd7619, {%r616, %r619};
	bra.uni 	$L__BB1_151;

$L__BB1_147:
	setp.gt.s32 	%p471, %r28, -1;
	@%p471 bra 	$L__BB1_151;

	mov.f64 	%fd3838, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3839, %fd3838;
	setp.eq.f64 	%p472, %fd3839, 0d4000000000000000;
	@%p472 bra 	$L__BB1_151;

	mov.f64 	%fd7619, 0dFFF8000000000000;

$L__BB1_151:
	add.f64 	%fd3841, %fd124, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r620}, %fd3841;
	}
	and.b32  	%r621, %r620, 2146435072;
	setp.ne.s32 	%p475, %r621, 2146435072;
	@%p475 bra 	$L__BB1_158;

	setp.gtu.f64 	%p476, %fd125, 0d7FF0000000000000;
	@%p476 bra 	$L__BB1_157;
	bra.uni 	$L__BB1_153;

$L__BB1_157:
	mov.f64 	%fd3843, 0d4000000000000000;
	add.rn.f64 	%fd7619, %fd124, %fd3843;
	bra.uni 	$L__BB1_158;

$L__BB1_153:
	setp.eq.s32 	%p477, %r5, 2146435072;
	mov.f64 	%fd3842, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r622, %temp}, %fd3842;
	}
	setp.eq.s32 	%p478, %r622, 0;
	and.pred  	%p479, %p477, %p478;
	@%p479 bra 	$L__BB1_156;
	bra.uni 	$L__BB1_154;

$L__BB1_156:
	setp.lt.s32 	%p485, %r3, 0;
	mov.u32 	%r627, 0;
	setp.gt.f64 	%p486, %fd125, 0d3FF0000000000000;
	selp.b32 	%r628, 2146435072, 0, %p486;
	xor.b32  	%r629, %r628, 2146435072;
	selp.b32 	%r630, %r629, %r628, %p485;
	setp.eq.f32 	%p487, %f15, 0fBF800000;
	selp.b32 	%r631, 1072693248, %r630, %p487;
	mov.b64 	%fd7619, {%r627, %r631};
	bra.uni 	$L__BB1_158;

$L__BB1_154:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r623, %temp}, %fd124;
	}
	and.b32  	%r624, %r28, 2147483647;
	setp.ne.s32 	%p480, %r624, 2146435072;
	setp.ne.s32 	%p481, %r623, 0;
	or.pred  	%p482, %p480, %p481;
	@%p482 bra 	$L__BB1_158;

	setp.ne.s32 	%p483, %r5, 1071644672;
	and.pred  	%p484, %p483, %p12;
	selp.b32 	%r625, %r7, %r6, %p484;
	mov.u32 	%r626, 0;
	mov.b64 	%fd7619, {%r626, %r625};

$L__BB1_158:
	setp.eq.f32 	%p488, %f15, 0f3F800000;
	selp.f64 	%fd3844, 0d3FF0000000000000, %fd7619, %p488;
	add.f64 	%fd135, %fd123, %fd3844;
	add.s64 	%rd26, %rd139, %rd155;
	ld.global.f32 	%f16, [%rd26];
	ld.global.f32 	%f17, [%rd14];
	cvt.f64.f32 	%fd136, %f17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd136;
	}
	abs.f64 	%fd137, %fd136;
	{ // callseq 129, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd137;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7631, [retval0+0];
	} // callseq 129
	setp.lt.s32 	%p489, %r29, 0;
	and.pred  	%p13, %p489, %p246;
	not.pred 	%p491, %p13;
	mov.f64 	%fd7622, %fd7631;
	@%p491 bra 	$L__BB1_160;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r632}, %fd7631;
	}
	xor.b32  	%r633, %r632, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r634, %temp}, %fd7631;
	}
	mov.b64 	%fd7622, {%r634, %r633};

$L__BB1_160:
	setp.eq.f32 	%p492, %f17, 0f00000000;
	@%p492 bra 	$L__BB1_164;
	bra.uni 	$L__BB1_161;

$L__BB1_164:
	setp.lt.s32 	%p495, %r3, 0;
	mov.u32 	%r635, 0;
	selp.b32 	%r636, %r29, 0, %p246;
	or.b32  	%r637, %r636, 2146435072;
	selp.b32 	%r638, %r637, %r636, %p495;
	mov.b64 	%fd7622, {%r635, %r638};
	bra.uni 	$L__BB1_165;

$L__BB1_161:
	setp.gt.s32 	%p493, %r29, -1;
	@%p493 bra 	$L__BB1_165;

	mov.f64 	%fd3845, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3846, %fd3845;
	setp.eq.f64 	%p494, %fd3846, 0d4000000000000000;
	@%p494 bra 	$L__BB1_165;

	mov.f64 	%fd7622, 0dFFF8000000000000;

$L__BB1_165:
	add.f64 	%fd3848, %fd136, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r639}, %fd3848;
	}
	and.b32  	%r30, %r639, 2146435072;
	setp.ne.s32 	%p497, %r30, 2146435072;
	@%p497 bra 	$L__BB1_172;

	setp.gtu.f64 	%p498, %fd137, 0d7FF0000000000000;
	@%p498 bra 	$L__BB1_171;
	bra.uni 	$L__BB1_167;

$L__BB1_171:
	mov.f64 	%fd3850, 0d4000000000000000;
	add.rn.f64 	%fd7622, %fd136, %fd3850;
	bra.uni 	$L__BB1_172;

$L__BB1_167:
	setp.eq.s32 	%p499, %r5, 2146435072;
	mov.f64 	%fd3849, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r640, %temp}, %fd3849;
	}
	setp.eq.s32 	%p500, %r640, 0;
	and.pred  	%p501, %p499, %p500;
	@%p501 bra 	$L__BB1_170;
	bra.uni 	$L__BB1_168;

$L__BB1_170:
	setp.lt.s32 	%p507, %r3, 0;
	mov.u32 	%r645, 0;
	setp.gt.f64 	%p508, %fd137, 0d3FF0000000000000;
	selp.b32 	%r646, 2146435072, 0, %p508;
	xor.b32  	%r647, %r646, 2146435072;
	selp.b32 	%r648, %r647, %r646, %p507;
	setp.eq.f32 	%p509, %f17, 0fBF800000;
	selp.b32 	%r649, 1072693248, %r648, %p509;
	mov.b64 	%fd7622, {%r645, %r649};
	bra.uni 	$L__BB1_172;

$L__BB1_168:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r641, %temp}, %fd136;
	}
	and.b32  	%r642, %r29, 2147483647;
	setp.ne.s32 	%p502, %r642, 2146435072;
	setp.ne.s32 	%p503, %r641, 0;
	or.pred  	%p504, %p502, %p503;
	@%p504 bra 	$L__BB1_172;

	setp.ne.s32 	%p505, %r5, 1071644672;
	and.pred  	%p506, %p505, %p13;
	selp.b32 	%r643, %r7, %r6, %p506;
	mov.u32 	%r644, 0;
	mov.b64 	%fd7622, {%r644, %r643};

$L__BB1_172:
	add.s64 	%rd27, %rd143, %rd155;
	ld.global.f32 	%f18, [%rd27];
	cvt.f64.f32 	%fd147, %f18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd147;
	}
	abs.f64 	%fd148, %fd147;
	{ // callseq 130, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd148;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7625, [retval0+0];
	} // callseq 130
	setp.lt.s32 	%p510, %r31, 0;
	and.pred  	%p14, %p510, %p246;
	not.pred 	%p512, %p14;
	@%p512 bra 	$L__BB1_174;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r650}, %fd7625;
	}
	xor.b32  	%r651, %r650, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r652, %temp}, %fd7625;
	}
	mov.b64 	%fd7625, {%r652, %r651};

$L__BB1_174:
	setp.eq.f32 	%p513, %f18, 0f00000000;
	@%p513 bra 	$L__BB1_178;
	bra.uni 	$L__BB1_175;

$L__BB1_178:
	setp.lt.s32 	%p516, %r3, 0;
	mov.u32 	%r653, 0;
	selp.b32 	%r654, %r31, 0, %p246;
	or.b32  	%r655, %r654, 2146435072;
	selp.b32 	%r656, %r655, %r654, %p516;
	mov.b64 	%fd7625, {%r653, %r656};
	bra.uni 	$L__BB1_179;

$L__BB1_175:
	setp.gt.s32 	%p514, %r31, -1;
	@%p514 bra 	$L__BB1_179;

	mov.f64 	%fd3851, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3852, %fd3851;
	setp.eq.f64 	%p515, %fd3852, 0d4000000000000000;
	@%p515 bra 	$L__BB1_179;

	mov.f64 	%fd7625, 0dFFF8000000000000;

$L__BB1_179:
	add.f64 	%fd3854, %fd147, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r657}, %fd3854;
	}
	and.b32  	%r658, %r657, 2146435072;
	setp.ne.s32 	%p518, %r658, 2146435072;
	@%p518 bra 	$L__BB1_186;

	setp.gtu.f64 	%p519, %fd148, 0d7FF0000000000000;
	@%p519 bra 	$L__BB1_185;
	bra.uni 	$L__BB1_181;

$L__BB1_185:
	mov.f64 	%fd3856, 0d4000000000000000;
	add.rn.f64 	%fd7625, %fd147, %fd3856;
	bra.uni 	$L__BB1_186;

$L__BB1_181:
	setp.eq.s32 	%p520, %r5, 2146435072;
	mov.f64 	%fd3855, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r659, %temp}, %fd3855;
	}
	setp.eq.s32 	%p521, %r659, 0;
	and.pred  	%p522, %p520, %p521;
	@%p522 bra 	$L__BB1_184;
	bra.uni 	$L__BB1_182;

$L__BB1_184:
	setp.lt.s32 	%p528, %r3, 0;
	mov.u32 	%r664, 0;
	setp.gt.f64 	%p529, %fd148, 0d3FF0000000000000;
	selp.b32 	%r665, 2146435072, 0, %p529;
	xor.b32  	%r666, %r665, 2146435072;
	selp.b32 	%r667, %r666, %r665, %p528;
	setp.eq.f32 	%p530, %f18, 0fBF800000;
	selp.b32 	%r668, 1072693248, %r667, %p530;
	mov.b64 	%fd7625, {%r664, %r668};
	bra.uni 	$L__BB1_186;

$L__BB1_182:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r660, %temp}, %fd147;
	}
	and.b32  	%r661, %r31, 2147483647;
	setp.ne.s32 	%p523, %r661, 2146435072;
	setp.ne.s32 	%p524, %r660, 0;
	or.pred  	%p525, %p523, %p524;
	@%p525 bra 	$L__BB1_186;

	setp.ne.s32 	%p526, %r5, 1071644672;
	and.pred  	%p527, %p526, %p14;
	selp.b32 	%r662, %r7, %r6, %p527;
	mov.u32 	%r663, 0;
	mov.b64 	%fd7625, {%r663, %r662};

$L__BB1_186:
	cvt.f64.f32 	%fd3857, %f16;
	rcp.rn.f64 	%fd158, %fd3857;
	setp.eq.f32 	%p531, %f18, 0f3F800000;
	selp.f64 	%fd3858, 0d3FF0000000000000, %fd7625, %p531;
	setp.eq.f32 	%p532, %f17, 0f3F800000;
	selp.f64 	%fd3859, 0d3FF0000000000000, %fd7622, %p532;
	add.f64 	%fd159, %fd3859, %fd3858;
	add.s64 	%rd28, %rd144, %rd155;
	ld.global.f32 	%f19, [%rd28];
	cvt.f64.f32 	%fd160, %f19;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd160;
	}
	abs.f64 	%fd161, %fd160;
	{ // callseq 131, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd161;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7628, [retval0+0];
	} // callseq 131
	setp.lt.s32 	%p533, %r32, 0;
	and.pred  	%p15, %p533, %p246;
	not.pred 	%p535, %p15;
	@%p535 bra 	$L__BB1_188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r669}, %fd7628;
	}
	xor.b32  	%r670, %r669, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r671, %temp}, %fd7628;
	}
	mov.b64 	%fd7628, {%r671, %r670};

$L__BB1_188:
	setp.eq.f32 	%p536, %f19, 0f00000000;
	@%p536 bra 	$L__BB1_192;
	bra.uni 	$L__BB1_189;

$L__BB1_192:
	setp.lt.s32 	%p539, %r3, 0;
	mov.u32 	%r672, 0;
	selp.b32 	%r673, %r32, 0, %p246;
	or.b32  	%r674, %r673, 2146435072;
	selp.b32 	%r675, %r674, %r673, %p539;
	mov.b64 	%fd7628, {%r672, %r675};
	bra.uni 	$L__BB1_193;

$L__BB1_189:
	setp.gt.s32 	%p537, %r32, -1;
	@%p537 bra 	$L__BB1_193;

	mov.f64 	%fd3860, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3861, %fd3860;
	setp.eq.f64 	%p538, %fd3861, 0d4000000000000000;
	@%p538 bra 	$L__BB1_193;

	mov.f64 	%fd7628, 0dFFF8000000000000;

$L__BB1_193:
	add.f64 	%fd3863, %fd160, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r676}, %fd3863;
	}
	and.b32  	%r677, %r676, 2146435072;
	setp.ne.s32 	%p541, %r677, 2146435072;
	@%p541 bra 	$L__BB1_200;

	setp.gtu.f64 	%p542, %fd161, 0d7FF0000000000000;
	@%p542 bra 	$L__BB1_199;
	bra.uni 	$L__BB1_195;

$L__BB1_199:
	mov.f64 	%fd3865, 0d4000000000000000;
	add.rn.f64 	%fd7628, %fd160, %fd3865;
	bra.uni 	$L__BB1_200;

$L__BB1_195:
	setp.eq.s32 	%p543, %r5, 2146435072;
	mov.f64 	%fd3864, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r678, %temp}, %fd3864;
	}
	setp.eq.s32 	%p544, %r678, 0;
	and.pred  	%p545, %p543, %p544;
	@%p545 bra 	$L__BB1_198;
	bra.uni 	$L__BB1_196;

$L__BB1_198:
	setp.lt.s32 	%p551, %r3, 0;
	mov.u32 	%r683, 0;
	setp.gt.f64 	%p552, %fd161, 0d3FF0000000000000;
	selp.b32 	%r684, 2146435072, 0, %p552;
	xor.b32  	%r685, %r684, 2146435072;
	selp.b32 	%r686, %r685, %r684, %p551;
	setp.eq.f32 	%p553, %f19, 0fBF800000;
	selp.b32 	%r687, 1072693248, %r686, %p553;
	mov.b64 	%fd7628, {%r683, %r687};
	bra.uni 	$L__BB1_200;

$L__BB1_196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r679, %temp}, %fd160;
	}
	and.b32  	%r680, %r32, 2147483647;
	setp.ne.s32 	%p546, %r680, 2146435072;
	setp.ne.s32 	%p547, %r679, 0;
	or.pred  	%p548, %p546, %p547;
	@%p548 bra 	$L__BB1_200;

	setp.ne.s32 	%p549, %r5, 1071644672;
	and.pred  	%p550, %p549, %p15;
	selp.b32 	%r681, %r7, %r6, %p550;
	mov.u32 	%r682, 0;
	mov.b64 	%fd7628, {%r682, %r681};

$L__BB1_200:
	setp.eq.f32 	%p554, %f19, 0f3F800000;
	selp.f64 	%fd3866, 0d3FF0000000000000, %fd7628, %p554;
	add.f64 	%fd171, %fd159, %fd3866;
	@%p491 bra 	$L__BB1_202;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r688}, %fd7631;
	}
	xor.b32  	%r689, %r688, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r690, %temp}, %fd7631;
	}
	mov.b64 	%fd7631, {%r690, %r689};

$L__BB1_202:
	@%p492 bra 	$L__BB1_206;
	bra.uni 	$L__BB1_203;

$L__BB1_206:
	setp.lt.s32 	%p559, %r3, 0;
	mov.u32 	%r691, 0;
	selp.b32 	%r692, %r29, 0, %p246;
	or.b32  	%r693, %r692, 2146435072;
	selp.b32 	%r694, %r693, %r692, %p559;
	mov.b64 	%fd7631, {%r691, %r694};
	bra.uni 	$L__BB1_207;

$L__BB1_203:
	setp.gt.s32 	%p557, %r29, -1;
	@%p557 bra 	$L__BB1_207;

	mov.f64 	%fd3867, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3868, %fd3867;
	setp.eq.f64 	%p558, %fd3868, 0d4000000000000000;
	@%p558 bra 	$L__BB1_207;

	mov.f64 	%fd7631, 0dFFF8000000000000;

$L__BB1_207:
	@%p497 bra 	$L__BB1_214;

	setp.gtu.f64 	%p562, %fd137, 0d7FF0000000000000;
	@%p562 bra 	$L__BB1_213;
	bra.uni 	$L__BB1_209;

$L__BB1_213:
	mov.f64 	%fd3871, 0d4000000000000000;
	add.rn.f64 	%fd7631, %fd136, %fd3871;
	bra.uni 	$L__BB1_214;

$L__BB1_209:
	setp.eq.s32 	%p563, %r5, 2146435072;
	mov.f64 	%fd3870, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r695, %temp}, %fd3870;
	}
	setp.eq.s32 	%p564, %r695, 0;
	and.pred  	%p565, %p563, %p564;
	@%p565 bra 	$L__BB1_212;
	bra.uni 	$L__BB1_210;

$L__BB1_212:
	setp.lt.s32 	%p571, %r3, 0;
	mov.u32 	%r700, 0;
	setp.gt.f64 	%p572, %fd137, 0d3FF0000000000000;
	selp.b32 	%r701, 2146435072, 0, %p572;
	xor.b32  	%r702, %r701, 2146435072;
	selp.b32 	%r703, %r702, %r701, %p571;
	setp.eq.f32 	%p573, %f17, 0fBF800000;
	selp.b32 	%r704, 1072693248, %r703, %p573;
	mov.b64 	%fd7631, {%r700, %r704};
	bra.uni 	$L__BB1_214;

$L__BB1_210:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r696, %temp}, %fd136;
	}
	and.b32  	%r697, %r29, 2147483647;
	setp.ne.s32 	%p566, %r697, 2146435072;
	setp.ne.s32 	%p567, %r696, 0;
	or.pred  	%p568, %p566, %p567;
	@%p568 bra 	$L__BB1_214;

	setp.ne.s32 	%p569, %r5, 1071644672;
	and.pred  	%p570, %p569, %p13;
	selp.b32 	%r698, %r7, %r6, %p570;
	mov.u32 	%r699, 0;
	mov.b64 	%fd7631, {%r699, %r698};

$L__BB1_214:
	selp.f64 	%fd3872, 0d3FF0000000000000, %fd7631, %p532;
	mul.f64 	%fd180, %fd158, %fd3872;
	mul.f64 	%fd181, %fd158, %fd171;
	@%p425 bra 	$L__BB1_216;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r705}, %fd7634;
	}
	xor.b32  	%r706, %r705, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r707, %temp}, %fd7634;
	}
	mov.b64 	%fd7634, {%r707, %r706};

$L__BB1_216:
	@%p426 bra 	$L__BB1_220;
	bra.uni 	$L__BB1_217;

$L__BB1_220:
	setp.lt.s32 	%p579, %r3, 0;
	mov.u32 	%r708, 0;
	selp.b32 	%r709, %r25, 0, %p246;
	or.b32  	%r710, %r709, 2146435072;
	selp.b32 	%r711, %r710, %r709, %p579;
	mov.b64 	%fd7634, {%r708, %r711};
	bra.uni 	$L__BB1_221;

$L__BB1_217:
	setp.gt.s32 	%p577, %r25, -1;
	@%p577 bra 	$L__BB1_221;

	mov.f64 	%fd3873, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3874, %fd3873;
	setp.eq.f64 	%p578, %fd3874, 0d4000000000000000;
	@%p578 bra 	$L__BB1_221;

	mov.f64 	%fd7634, 0dFFF8000000000000;

$L__BB1_221:
	@%p431 bra 	$L__BB1_228;

	setp.gtu.f64 	%p582, %fd102, 0d7FF0000000000000;
	@%p582 bra 	$L__BB1_227;
	bra.uni 	$L__BB1_223;

$L__BB1_227:
	mov.f64 	%fd3877, 0d4000000000000000;
	add.rn.f64 	%fd7634, %fd101, %fd3877;
	bra.uni 	$L__BB1_228;

$L__BB1_223:
	setp.eq.s32 	%p583, %r5, 2146435072;
	mov.f64 	%fd3876, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r712, %temp}, %fd3876;
	}
	setp.eq.s32 	%p584, %r712, 0;
	and.pred  	%p585, %p583, %p584;
	@%p585 bra 	$L__BB1_226;
	bra.uni 	$L__BB1_224;

$L__BB1_226:
	setp.lt.s32 	%p591, %r3, 0;
	mov.u32 	%r717, 0;
	setp.gt.f64 	%p592, %fd102, 0d3FF0000000000000;
	selp.b32 	%r718, 2146435072, 0, %p592;
	xor.b32  	%r719, %r718, 2146435072;
	selp.b32 	%r720, %r719, %r718, %p591;
	setp.eq.f32 	%p593, %f13, 0fBF800000;
	selp.b32 	%r721, 1072693248, %r720, %p593;
	mov.b64 	%fd7634, {%r717, %r721};
	bra.uni 	$L__BB1_228;

$L__BB1_224:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r713, %temp}, %fd101;
	}
	and.b32  	%r714, %r25, 2147483647;
	setp.ne.s32 	%p586, %r714, 2146435072;
	setp.ne.s32 	%p587, %r713, 0;
	or.pred  	%p588, %p586, %p587;
	@%p588 bra 	$L__BB1_228;

	setp.ne.s32 	%p589, %r5, 1071644672;
	and.pred  	%p590, %p589, %p10;
	selp.b32 	%r715, %r7, %r6, %p590;
	mov.u32 	%r716, 0;
	mov.b64 	%fd7634, {%r716, %r715};

$L__BB1_228:
	ld.param.u64 	%rd1061, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_17];
	selp.f64 	%fd3878, 0d3FF0000000000000, %fd7634, %p466;
	sub.f64 	%fd3879, %fd180, %fd3878;
	add.s64 	%rd167, %rd2, %rd155;
	ld.global.f32 	%f355, [%rd167];
	cvt.rn.f32.f64 	%f356, %fd181;
	sub.f32 	%f357, %f355, %f356;
	cvt.f64.f32 	%fd3880, %f357;
	cvt.rn.f32.f64 	%f358, %fd135;
	cvt.f64.f32 	%fd3881, %f358;
	mul.f64 	%fd3882, %fd3881, 0d3FE0000000000000;
	sub.f64 	%fd3883, %fd3880, %fd3882;
	mul.f64 	%fd3884, %fd3883, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f359, %fd3884;
	cvt.f64.f32 	%fd3885, %f359;
	add.f64 	%fd3886, %fd3879, %fd3885;
	add.f64 	%fd3887, %fd3882, %fd3886;
	cvt.rn.f32.f64 	%f360, %fd3887;
	cvt.rn.f32.f64 	%f361, %fd100;
	sub.f32 	%f362, %f361, %f360;
	mul.f32 	%f363, %f1, %f362;
	sub.f32 	%f364, %f7, %f363;
	mul.f64 	%fd3888, %fd48, %fd49;
	mul.f64 	%fd3889, %fd3888, %fd60;
	mul.f32 	%f365, %f8, %f9;
	cvt.f64.f32 	%fd3890, %f365;
	sub.f64 	%fd3891, %fd3889, %fd3890;
	cvt.rn.f32.f64 	%f366, %fd3891;
	ld.global.f32 	%f367, [%rd11+-4];
	cvt.f64.f32 	%fd3892, %f367;
	rcp.rn.f64 	%fd3893, %fd3892;
	ld.global.f32 	%f368, [%rd12+-4];
	cvt.f64.f32 	%fd3894, %f368;
	mul.f64 	%fd3895, %fd3893, %fd3894;
	ld.global.f32 	%f369, [%rd15+-4];
	cvt.f64.f32 	%fd3896, %f369;
	mul.f64 	%fd3897, %fd3895, %fd3896;
	ld.global.f32 	%f370, [%rd21+-4];
	ld.global.f32 	%f371, [%rd20+-4];
	mul.f32 	%f372, %f371, %f370;
	cvt.f64.f32 	%fd3898, %f372;
	sub.f64 	%fd3899, %fd3897, %fd3898;
	cvt.rn.f32.f64 	%f373, %fd3899;
	sub.f32 	%f374, %f366, %f373;
	mul.f32 	%f375, %f3, %f374;
	sub.f32 	%f376, %f364, %f375;
	mul.f64 	%fd3900, %fd3888, %fd72;
	mul.f32 	%f377, %f8, %f10;
	cvt.f64.f32 	%fd3901, %f377;
	sub.f64 	%fd3902, %fd3900, %fd3901;
	cvt.rn.f32.f64 	%f378, %fd3902;
	shl.b64 	%rd169, %rd17, 2;
	add.s64 	%rd29, %rd139, %rd169;
	ld.global.f32 	%f379, [%rd29];
	cvt.f64.f32 	%fd3903, %f379;
	rcp.rn.f64 	%fd3904, %fd3903;
	add.s64 	%rd30, %rd141, %rd169;
	ld.global.f32 	%f380, [%rd30];
	cvt.f64.f32 	%fd3905, %f380;
	mul.f64 	%fd3906, %fd3904, %fd3905;
	ld.global.f32 	%f381, [%rd18];
	cvt.f64.f32 	%fd3907, %f381;
	mul.f64 	%fd3908, %fd3906, %fd3907;
	add.s64 	%rd31, %rd147, %rd169;
	add.s64 	%rd32, %rd150, %rd169;
	ld.global.f32 	%f382, [%rd32];
	ld.global.f32 	%f383, [%rd31];
	mul.f32 	%f384, %f383, %f382;
	cvt.f64.f32 	%fd3909, %f384;
	sub.f64 	%fd3910, %fd3908, %fd3909;
	cvt.rn.f32.f64 	%f385, %fd3910;
	sub.f32 	%f386, %f378, %f385;
	mul.f32 	%f387, %f5, %f386;
	sub.f32 	%f388, %f376, %f387;
	cvta.to.global.u64 	%rd173, %rd1061;
	add.s64 	%rd175, %rd173, %rd149;
	st.global.f32 	[%rd175], %f388;
	ld.global.f32 	%f389, [%rd11];
	cvt.f64.f32 	%fd3911, %f389;
	rcp.rn.f64 	%fd190, %fd3911;
	ld.global.f32 	%f20, [%rd12];
	cvt.f64.f32 	%fd191, %f20;
	mul.f64 	%fd3912, %fd190, %fd191;
	ld.global.f32 	%f21, [%rd15];
	cvt.f64.f32 	%fd192, %f21;
	mul.f64 	%fd3913, %fd3912, %fd192;
	ld.global.f32 	%f22, [%rd21];
	ld.global.f32 	%f23, [%rd20];
	mul.f32 	%f390, %f23, %f22;
	cvt.f64.f32 	%fd3914, %f390;
	sub.f64 	%fd3915, %fd3913, %fd3914;
	cvt.rn.f32.f64 	%f391, %fd3915;
	ld.global.f32 	%f392, [%rd26];
	cvt.f64.f32 	%fd3916, %f392;
	rcp.rn.f64 	%fd3917, %fd3916;
	ld.global.f32 	%f393, [%rd14];
	cvt.f64.f32 	%fd3918, %f393;
	mul.f64 	%fd3919, %fd3917, %fd3918;
	ld.global.f32 	%f394, [%rd27];
	cvt.f64.f32 	%fd3920, %f394;
	mul.f64 	%fd3921, %fd3919, %fd3920;
	ld.global.f32 	%f395, [%rd24];
	ld.global.f32 	%f396, [%rd23];
	mul.f32 	%f397, %f396, %f395;
	cvt.f64.f32 	%fd3922, %f397;
	sub.f64 	%fd3923, %fd3921, %fd3922;
	cvt.rn.f32.f64 	%f398, %fd3923;
	sub.f32 	%f24, %f391, %f398;
	cvt.f64.f32 	%fd193, %f23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd193;
	}
	abs.f64 	%fd194, %fd193;
	{ // callseq 132, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd194;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7637, [retval0+0];
	} // callseq 132
	setp.lt.s32 	%p595, %r33, 0;
	and.pred  	%p16, %p595, %p246;
	not.pred 	%p597, %p16;
	@%p597 bra 	$L__BB1_230;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r722}, %fd7637;
	}
	xor.b32  	%r723, %r722, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r724, %temp}, %fd7637;
	}
	mov.b64 	%fd7637, {%r724, %r723};

$L__BB1_230:
	setp.eq.f32 	%p598, %f23, 0f00000000;
	@%p598 bra 	$L__BB1_234;
	bra.uni 	$L__BB1_231;

$L__BB1_234:
	setp.lt.s32 	%p601, %r3, 0;
	mov.u32 	%r725, 0;
	selp.b32 	%r726, %r33, 0, %p246;
	or.b32  	%r727, %r726, 2146435072;
	selp.b32 	%r728, %r727, %r726, %p601;
	mov.b64 	%fd7637, {%r725, %r728};
	bra.uni 	$L__BB1_235;

$L__BB1_231:
	setp.gt.s32 	%p599, %r33, -1;
	@%p599 bra 	$L__BB1_235;

	mov.f64 	%fd3924, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3925, %fd3924;
	setp.eq.f64 	%p600, %fd3925, 0d4000000000000000;
	@%p600 bra 	$L__BB1_235;

	mov.f64 	%fd7637, 0dFFF8000000000000;

$L__BB1_235:
	add.f64 	%fd3927, %fd193, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r729}, %fd3927;
	}
	and.b32  	%r730, %r729, 2146435072;
	setp.ne.s32 	%p603, %r730, 2146435072;
	@%p603 bra 	$L__BB1_242;

	setp.gtu.f64 	%p604, %fd194, 0d7FF0000000000000;
	@%p604 bra 	$L__BB1_241;
	bra.uni 	$L__BB1_237;

$L__BB1_241:
	mov.f64 	%fd3929, 0d4000000000000000;
	add.rn.f64 	%fd7637, %fd193, %fd3929;
	bra.uni 	$L__BB1_242;

$L__BB1_237:
	setp.eq.s32 	%p605, %r5, 2146435072;
	mov.f64 	%fd3928, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r731, %temp}, %fd3928;
	}
	setp.eq.s32 	%p606, %r731, 0;
	and.pred  	%p607, %p605, %p606;
	@%p607 bra 	$L__BB1_240;
	bra.uni 	$L__BB1_238;

$L__BB1_240:
	setp.lt.s32 	%p613, %r3, 0;
	mov.u32 	%r736, 0;
	setp.gt.f64 	%p614, %fd194, 0d3FF0000000000000;
	selp.b32 	%r737, 2146435072, 0, %p614;
	xor.b32  	%r738, %r737, 2146435072;
	selp.b32 	%r739, %r738, %r737, %p613;
	setp.eq.f32 	%p615, %f23, 0fBF800000;
	selp.b32 	%r740, 1072693248, %r739, %p615;
	mov.b64 	%fd7637, {%r736, %r740};
	bra.uni 	$L__BB1_242;

$L__BB1_238:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r732, %temp}, %fd193;
	}
	and.b32  	%r733, %r33, 2147483647;
	setp.ne.s32 	%p608, %r733, 2146435072;
	setp.ne.s32 	%p609, %r732, 0;
	or.pred  	%p610, %p608, %p609;
	@%p610 bra 	$L__BB1_242;

	setp.ne.s32 	%p611, %r5, 1071644672;
	and.pred  	%p612, %p611, %p16;
	selp.b32 	%r734, %r7, %r6, %p612;
	mov.u32 	%r735, 0;
	mov.b64 	%fd7637, {%r735, %r734};

$L__BB1_242:
	setp.eq.f32 	%p616, %f23, 0f3F800000;
	selp.f64 	%fd204, 0d3FF0000000000000, %fd7637, %p616;
	cvt.f64.f32 	%fd205, %f22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd205;
	}
	abs.f64 	%fd206, %fd205;
	{ // callseq 133, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd206;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7658, [retval0+0];
	} // callseq 133
	setp.lt.s32 	%p617, %r34, 0;
	and.pred  	%p17, %p617, %p246;
	not.pred 	%p619, %p17;
	mov.f64 	%fd7640, %fd7658;
	@%p619 bra 	$L__BB1_244;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r741}, %fd7658;
	}
	xor.b32  	%r742, %r741, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r743, %temp}, %fd7658;
	}
	mov.b64 	%fd7640, {%r743, %r742};

$L__BB1_244:
	setp.eq.f32 	%p620, %f22, 0f00000000;
	@%p620 bra 	$L__BB1_248;
	bra.uni 	$L__BB1_245;

$L__BB1_248:
	setp.lt.s32 	%p623, %r3, 0;
	mov.u32 	%r744, 0;
	selp.b32 	%r745, %r34, 0, %p246;
	or.b32  	%r746, %r745, 2146435072;
	selp.b32 	%r747, %r746, %r745, %p623;
	mov.b64 	%fd7640, {%r744, %r747};
	bra.uni 	$L__BB1_249;

$L__BB1_245:
	setp.gt.s32 	%p621, %r34, -1;
	@%p621 bra 	$L__BB1_249;

	mov.f64 	%fd3930, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3931, %fd3930;
	setp.eq.f64 	%p622, %fd3931, 0d4000000000000000;
	@%p622 bra 	$L__BB1_249;

	mov.f64 	%fd7640, 0dFFF8000000000000;

$L__BB1_249:
	add.f64 	%fd3933, %fd205, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r748}, %fd3933;
	}
	and.b32  	%r35, %r748, 2146435072;
	setp.ne.s32 	%p625, %r35, 2146435072;
	@%p625 bra 	$L__BB1_256;

	setp.gtu.f64 	%p626, %fd206, 0d7FF0000000000000;
	@%p626 bra 	$L__BB1_255;
	bra.uni 	$L__BB1_251;

$L__BB1_255:
	mov.f64 	%fd3935, 0d4000000000000000;
	add.rn.f64 	%fd7640, %fd205, %fd3935;
	bra.uni 	$L__BB1_256;

$L__BB1_251:
	setp.eq.s32 	%p627, %r5, 2146435072;
	mov.f64 	%fd3934, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r749, %temp}, %fd3934;
	}
	setp.eq.s32 	%p628, %r749, 0;
	and.pred  	%p629, %p627, %p628;
	@%p629 bra 	$L__BB1_254;
	bra.uni 	$L__BB1_252;

$L__BB1_254:
	setp.lt.s32 	%p635, %r3, 0;
	mov.u32 	%r754, 0;
	setp.gt.f64 	%p636, %fd206, 0d3FF0000000000000;
	selp.b32 	%r755, 2146435072, 0, %p636;
	xor.b32  	%r756, %r755, 2146435072;
	selp.b32 	%r757, %r756, %r755, %p635;
	setp.eq.f32 	%p637, %f22, 0fBF800000;
	selp.b32 	%r758, 1072693248, %r757, %p637;
	mov.b64 	%fd7640, {%r754, %r758};
	bra.uni 	$L__BB1_256;

$L__BB1_252:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r750, %temp}, %fd205;
	}
	and.b32  	%r751, %r34, 2147483647;
	setp.ne.s32 	%p630, %r751, 2146435072;
	setp.ne.s32 	%p631, %r750, 0;
	or.pred  	%p632, %p630, %p631;
	@%p632 bra 	$L__BB1_256;

	setp.ne.s32 	%p633, %r5, 1071644672;
	and.pred  	%p634, %p633, %p17;
	selp.b32 	%r752, %r7, %r6, %p634;
	mov.u32 	%r753, 0;
	mov.b64 	%fd7640, {%r753, %r752};

$L__BB1_256:
	setp.eq.f32 	%p638, %f22, 0f3F800000;
	selp.f64 	%fd3936, 0d3FF0000000000000, %fd7640, %p638;
	add.f64 	%fd216, %fd204, %fd3936;
	ld.global.f32 	%f25, [%rd22];
	cvt.f64.f32 	%fd217, %f25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd217;
	}
	abs.f64 	%fd218, %fd217;
	{ // callseq 134, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7643, [retval0+0];
	} // callseq 134
	setp.lt.s32 	%p639, %r36, 0;
	and.pred  	%p18, %p639, %p246;
	not.pred 	%p641, %p18;
	@%p641 bra 	$L__BB1_258;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r759}, %fd7643;
	}
	xor.b32  	%r760, %r759, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r761, %temp}, %fd7643;
	}
	mov.b64 	%fd7643, {%r761, %r760};

$L__BB1_258:
	setp.eq.f32 	%p642, %f25, 0f00000000;
	@%p642 bra 	$L__BB1_262;
	bra.uni 	$L__BB1_259;

$L__BB1_262:
	setp.lt.s32 	%p645, %r3, 0;
	mov.u32 	%r762, 0;
	selp.b32 	%r763, %r36, 0, %p246;
	or.b32  	%r764, %r763, 2146435072;
	selp.b32 	%r765, %r764, %r763, %p645;
	mov.b64 	%fd7643, {%r762, %r765};
	bra.uni 	$L__BB1_263;

$L__BB1_259:
	setp.gt.s32 	%p643, %r36, -1;
	@%p643 bra 	$L__BB1_263;

	mov.f64 	%fd3937, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3938, %fd3937;
	setp.eq.f64 	%p644, %fd3938, 0d4000000000000000;
	@%p644 bra 	$L__BB1_263;

	mov.f64 	%fd7643, 0dFFF8000000000000;

$L__BB1_263:
	add.f64 	%fd3940, %fd217, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r766}, %fd3940;
	}
	and.b32  	%r767, %r766, 2146435072;
	setp.ne.s32 	%p647, %r767, 2146435072;
	@%p647 bra 	$L__BB1_270;

	setp.gtu.f64 	%p648, %fd218, 0d7FF0000000000000;
	@%p648 bra 	$L__BB1_269;
	bra.uni 	$L__BB1_265;

$L__BB1_269:
	mov.f64 	%fd3942, 0d4000000000000000;
	add.rn.f64 	%fd7643, %fd217, %fd3942;
	bra.uni 	$L__BB1_270;

$L__BB1_265:
	setp.eq.s32 	%p649, %r5, 2146435072;
	mov.f64 	%fd3941, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r768, %temp}, %fd3941;
	}
	setp.eq.s32 	%p650, %r768, 0;
	and.pred  	%p651, %p649, %p650;
	@%p651 bra 	$L__BB1_268;
	bra.uni 	$L__BB1_266;

$L__BB1_268:
	setp.lt.s32 	%p657, %r3, 0;
	mov.u32 	%r773, 0;
	setp.gt.f64 	%p658, %fd218, 0d3FF0000000000000;
	selp.b32 	%r774, 2146435072, 0, %p658;
	xor.b32  	%r775, %r774, 2146435072;
	selp.b32 	%r776, %r775, %r774, %p657;
	setp.eq.f32 	%p659, %f25, 0fBF800000;
	selp.b32 	%r777, 1072693248, %r776, %p659;
	mov.b64 	%fd7643, {%r773, %r777};
	bra.uni 	$L__BB1_270;

$L__BB1_266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r769, %temp}, %fd217;
	}
	and.b32  	%r770, %r36, 2147483647;
	setp.ne.s32 	%p652, %r770, 2146435072;
	setp.ne.s32 	%p653, %r769, 0;
	or.pred  	%p654, %p652, %p653;
	@%p654 bra 	$L__BB1_270;

	setp.ne.s32 	%p655, %r5, 1071644672;
	and.pred  	%p656, %p655, %p18;
	selp.b32 	%r771, %r7, %r6, %p656;
	mov.u32 	%r772, 0;
	mov.b64 	%fd7643, {%r772, %r771};

$L__BB1_270:
	setp.eq.f32 	%p660, %f25, 0f3F800000;
	selp.f64 	%fd3943, 0d3FF0000000000000, %fd7643, %p660;
	add.f64 	%fd228, %fd216, %fd3943;
	abs.f64 	%fd229, %fd191;
	{ // callseq 135, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd229;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7646, [retval0+0];
	} // callseq 135
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd191;
	}
	setp.lt.s32 	%p661, %r37, 0;
	and.pred  	%p19, %p661, %p246;
	not.pred 	%p663, %p19;
	@%p663 bra 	$L__BB1_272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r778}, %fd7646;
	}
	xor.b32  	%r779, %r778, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r780, %temp}, %fd7646;
	}
	mov.b64 	%fd7646, {%r780, %r779};

$L__BB1_272:
	setp.eq.f32 	%p664, %f20, 0f00000000;
	@%p664 bra 	$L__BB1_276;
	bra.uni 	$L__BB1_273;

$L__BB1_276:
	setp.lt.s32 	%p667, %r3, 0;
	mov.u32 	%r781, 0;
	selp.b32 	%r782, %r37, 0, %p246;
	or.b32  	%r783, %r782, 2146435072;
	selp.b32 	%r784, %r783, %r782, %p667;
	mov.b64 	%fd7646, {%r781, %r784};
	bra.uni 	$L__BB1_277;

$L__BB1_273:
	setp.gt.s32 	%p665, %r37, -1;
	@%p665 bra 	$L__BB1_277;

	mov.f64 	%fd3944, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3945, %fd3944;
	setp.eq.f64 	%p666, %fd3945, 0d4000000000000000;
	@%p666 bra 	$L__BB1_277;

	mov.f64 	%fd7646, 0dFFF8000000000000;

$L__BB1_277:
	add.f64 	%fd3947, %fd191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r785}, %fd3947;
	}
	and.b32  	%r786, %r785, 2146435072;
	setp.ne.s32 	%p669, %r786, 2146435072;
	@%p669 bra 	$L__BB1_284;

	setp.gtu.f64 	%p670, %fd229, 0d7FF0000000000000;
	@%p670 bra 	$L__BB1_283;
	bra.uni 	$L__BB1_279;

$L__BB1_283:
	mov.f64 	%fd3949, 0d4000000000000000;
	add.rn.f64 	%fd7646, %fd191, %fd3949;
	bra.uni 	$L__BB1_284;

$L__BB1_279:
	setp.eq.s32 	%p671, %r5, 2146435072;
	mov.f64 	%fd3948, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r787, %temp}, %fd3948;
	}
	setp.eq.s32 	%p672, %r787, 0;
	and.pred  	%p673, %p671, %p672;
	@%p673 bra 	$L__BB1_282;
	bra.uni 	$L__BB1_280;

$L__BB1_282:
	setp.lt.s32 	%p679, %r3, 0;
	mov.u32 	%r792, 0;
	setp.gt.f64 	%p680, %fd229, 0d3FF0000000000000;
	selp.b32 	%r793, 2146435072, 0, %p680;
	xor.b32  	%r794, %r793, 2146435072;
	selp.b32 	%r795, %r794, %r793, %p679;
	setp.eq.f32 	%p681, %f20, 0fBF800000;
	selp.b32 	%r796, 1072693248, %r795, %p681;
	mov.b64 	%fd7646, {%r792, %r796};
	bra.uni 	$L__BB1_284;

$L__BB1_280:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r788, %temp}, %fd191;
	}
	and.b32  	%r789, %r37, 2147483647;
	setp.ne.s32 	%p674, %r789, 2146435072;
	setp.ne.s32 	%p675, %r788, 0;
	or.pred  	%p676, %p674, %p675;
	@%p676 bra 	$L__BB1_284;

	setp.ne.s32 	%p677, %r5, 1071644672;
	and.pred  	%p678, %p677, %p19;
	selp.b32 	%r790, %r7, %r6, %p678;
	mov.u32 	%r791, 0;
	mov.b64 	%fd7646, {%r791, %r790};

$L__BB1_284:
	setp.eq.f32 	%p682, %f20, 0f3F800000;
	selp.f64 	%fd239, 0d3FF0000000000000, %fd7646, %p682;
	abs.f64 	%fd240, %fd192;
	{ // callseq 136, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd240;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7655, [retval0+0];
	} // callseq 136
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd192;
	}
	setp.lt.s32 	%p683, %r38, 0;
	and.pred  	%p20, %p683, %p246;
	not.pred 	%p685, %p20;
	mov.f64 	%fd7649, %fd7655;
	@%p685 bra 	$L__BB1_286;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd7655;
	}
	xor.b32  	%r798, %r797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r799, %temp}, %fd7655;
	}
	mov.b64 	%fd7649, {%r799, %r798};

$L__BB1_286:
	setp.eq.f32 	%p686, %f21, 0f00000000;
	@%p686 bra 	$L__BB1_290;
	bra.uni 	$L__BB1_287;

$L__BB1_290:
	setp.lt.s32 	%p689, %r3, 0;
	mov.u32 	%r800, 0;
	selp.b32 	%r801, %r38, 0, %p246;
	or.b32  	%r802, %r801, 2146435072;
	selp.b32 	%r803, %r802, %r801, %p689;
	mov.b64 	%fd7649, {%r800, %r803};
	bra.uni 	$L__BB1_291;

$L__BB1_287:
	setp.gt.s32 	%p687, %r38, -1;
	@%p687 bra 	$L__BB1_291;

	mov.f64 	%fd3950, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3951, %fd3950;
	setp.eq.f64 	%p688, %fd3951, 0d4000000000000000;
	@%p688 bra 	$L__BB1_291;

	mov.f64 	%fd7649, 0dFFF8000000000000;

$L__BB1_291:
	add.f64 	%fd3953, %fd192, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r804}, %fd3953;
	}
	and.b32  	%r39, %r804, 2146435072;
	setp.ne.s32 	%p691, %r39, 2146435072;
	@%p691 bra 	$L__BB1_298;

	setp.gtu.f64 	%p692, %fd240, 0d7FF0000000000000;
	@%p692 bra 	$L__BB1_297;
	bra.uni 	$L__BB1_293;

$L__BB1_297:
	mov.f64 	%fd3955, 0d4000000000000000;
	add.rn.f64 	%fd7649, %fd192, %fd3955;
	bra.uni 	$L__BB1_298;

$L__BB1_293:
	setp.eq.s32 	%p693, %r5, 2146435072;
	mov.f64 	%fd3954, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r805, %temp}, %fd3954;
	}
	setp.eq.s32 	%p694, %r805, 0;
	and.pred  	%p695, %p693, %p694;
	@%p695 bra 	$L__BB1_296;
	bra.uni 	$L__BB1_294;

$L__BB1_296:
	setp.lt.s32 	%p701, %r3, 0;
	mov.u32 	%r810, 0;
	setp.gt.f64 	%p702, %fd240, 0d3FF0000000000000;
	selp.b32 	%r811, 2146435072, 0, %p702;
	xor.b32  	%r812, %r811, 2146435072;
	selp.b32 	%r813, %r812, %r811, %p701;
	setp.eq.f32 	%p703, %f21, 0fBF800000;
	selp.b32 	%r814, 1072693248, %r813, %p703;
	mov.b64 	%fd7649, {%r810, %r814};
	bra.uni 	$L__BB1_298;

$L__BB1_294:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r806, %temp}, %fd192;
	}
	and.b32  	%r807, %r38, 2147483647;
	setp.ne.s32 	%p696, %r807, 2146435072;
	setp.ne.s32 	%p697, %r806, 0;
	or.pred  	%p698, %p696, %p697;
	@%p698 bra 	$L__BB1_298;

	setp.ne.s32 	%p699, %r5, 1071644672;
	and.pred  	%p700, %p699, %p20;
	selp.b32 	%r808, %r7, %r6, %p700;
	mov.u32 	%r809, 0;
	mov.b64 	%fd7649, {%r809, %r808};

$L__BB1_298:
	setp.eq.f32 	%p704, %f21, 0f3F800000;
	selp.f64 	%fd3956, 0d3FF0000000000000, %fd7649, %p704;
	add.f64 	%fd250, %fd239, %fd3956;
	ld.global.f32 	%f26, [%rd16];
	cvt.f64.f32 	%fd251, %f26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd251;
	}
	abs.f64 	%fd252, %fd251;
	{ // callseq 137, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd252;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7652, [retval0+0];
	} // callseq 137
	setp.lt.s32 	%p705, %r40, 0;
	and.pred  	%p21, %p705, %p246;
	not.pred 	%p707, %p21;
	@%p707 bra 	$L__BB1_300;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r815}, %fd7652;
	}
	xor.b32  	%r816, %r815, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r817, %temp}, %fd7652;
	}
	mov.b64 	%fd7652, {%r817, %r816};

$L__BB1_300:
	setp.eq.f32 	%p708, %f26, 0f00000000;
	@%p708 bra 	$L__BB1_304;
	bra.uni 	$L__BB1_301;

$L__BB1_304:
	setp.lt.s32 	%p711, %r3, 0;
	mov.u32 	%r818, 0;
	selp.b32 	%r819, %r40, 0, %p246;
	or.b32  	%r820, %r819, 2146435072;
	selp.b32 	%r821, %r820, %r819, %p711;
	mov.b64 	%fd7652, {%r818, %r821};
	bra.uni 	$L__BB1_305;

$L__BB1_301:
	setp.gt.s32 	%p709, %r40, -1;
	@%p709 bra 	$L__BB1_305;

	mov.f64 	%fd3957, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3958, %fd3957;
	setp.eq.f64 	%p710, %fd3958, 0d4000000000000000;
	@%p710 bra 	$L__BB1_305;

	mov.f64 	%fd7652, 0dFFF8000000000000;

$L__BB1_305:
	add.f64 	%fd3960, %fd251, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r822}, %fd3960;
	}
	and.b32  	%r823, %r822, 2146435072;
	setp.ne.s32 	%p713, %r823, 2146435072;
	@%p713 bra 	$L__BB1_312;

	setp.gtu.f64 	%p714, %fd252, 0d7FF0000000000000;
	@%p714 bra 	$L__BB1_311;
	bra.uni 	$L__BB1_307;

$L__BB1_311:
	mov.f64 	%fd3962, 0d4000000000000000;
	add.rn.f64 	%fd7652, %fd251, %fd3962;
	bra.uni 	$L__BB1_312;

$L__BB1_307:
	setp.eq.s32 	%p715, %r5, 2146435072;
	mov.f64 	%fd3961, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r824, %temp}, %fd3961;
	}
	setp.eq.s32 	%p716, %r824, 0;
	and.pred  	%p717, %p715, %p716;
	@%p717 bra 	$L__BB1_310;
	bra.uni 	$L__BB1_308;

$L__BB1_310:
	setp.lt.s32 	%p723, %r3, 0;
	mov.u32 	%r829, 0;
	setp.gt.f64 	%p724, %fd252, 0d3FF0000000000000;
	selp.b32 	%r830, 2146435072, 0, %p724;
	xor.b32  	%r831, %r830, 2146435072;
	selp.b32 	%r832, %r831, %r830, %p723;
	setp.eq.f32 	%p725, %f26, 0fBF800000;
	selp.b32 	%r833, 1072693248, %r832, %p725;
	mov.b64 	%fd7652, {%r829, %r833};
	bra.uni 	$L__BB1_312;

$L__BB1_308:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r825, %temp}, %fd251;
	}
	and.b32  	%r826, %r40, 2147483647;
	setp.ne.s32 	%p718, %r826, 2146435072;
	setp.ne.s32 	%p719, %r825, 0;
	or.pred  	%p720, %p718, %p719;
	@%p720 bra 	$L__BB1_312;

	setp.ne.s32 	%p721, %r5, 1071644672;
	and.pred  	%p722, %p721, %p21;
	selp.b32 	%r827, %r7, %r6, %p722;
	mov.u32 	%r828, 0;
	mov.b64 	%fd7652, {%r828, %r827};

$L__BB1_312:
	setp.eq.f32 	%p726, %f26, 0f3F800000;
	selp.f64 	%fd3963, 0d3FF0000000000000, %fd7652, %p726;
	add.f64 	%fd262, %fd250, %fd3963;
	@%p685 bra 	$L__BB1_314;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r834}, %fd7655;
	}
	xor.b32  	%r835, %r834, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r836, %temp}, %fd7655;
	}
	mov.b64 	%fd7655, {%r836, %r835};

$L__BB1_314:
	@%p686 bra 	$L__BB1_318;
	bra.uni 	$L__BB1_315;

$L__BB1_318:
	setp.lt.s32 	%p731, %r3, 0;
	mov.u32 	%r837, 0;
	selp.b32 	%r838, %r38, 0, %p246;
	or.b32  	%r839, %r838, 2146435072;
	selp.b32 	%r840, %r839, %r838, %p731;
	mov.b64 	%fd7655, {%r837, %r840};
	bra.uni 	$L__BB1_319;

$L__BB1_315:
	setp.gt.s32 	%p729, %r38, -1;
	@%p729 bra 	$L__BB1_319;

	mov.f64 	%fd3964, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3965, %fd3964;
	setp.eq.f64 	%p730, %fd3965, 0d4000000000000000;
	@%p730 bra 	$L__BB1_319;

	mov.f64 	%fd7655, 0dFFF8000000000000;

$L__BB1_319:
	@%p691 bra 	$L__BB1_326;

	setp.gtu.f64 	%p734, %fd240, 0d7FF0000000000000;
	@%p734 bra 	$L__BB1_325;
	bra.uni 	$L__BB1_321;

$L__BB1_325:
	mov.f64 	%fd3968, 0d4000000000000000;
	add.rn.f64 	%fd7655, %fd192, %fd3968;
	bra.uni 	$L__BB1_326;

$L__BB1_321:
	setp.eq.s32 	%p735, %r5, 2146435072;
	mov.f64 	%fd3967, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r841, %temp}, %fd3967;
	}
	setp.eq.s32 	%p736, %r841, 0;
	and.pred  	%p737, %p735, %p736;
	@%p737 bra 	$L__BB1_324;
	bra.uni 	$L__BB1_322;

$L__BB1_324:
	setp.lt.s32 	%p743, %r3, 0;
	mov.u32 	%r846, 0;
	setp.gt.f64 	%p744, %fd240, 0d3FF0000000000000;
	selp.b32 	%r847, 2146435072, 0, %p744;
	xor.b32  	%r848, %r847, 2146435072;
	selp.b32 	%r849, %r848, %r847, %p743;
	setp.eq.f32 	%p745, %f21, 0fBF800000;
	selp.b32 	%r850, 1072693248, %r849, %p745;
	mov.b64 	%fd7655, {%r846, %r850};
	bra.uni 	$L__BB1_326;

$L__BB1_322:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r842, %temp}, %fd192;
	}
	and.b32  	%r843, %r38, 2147483647;
	setp.ne.s32 	%p738, %r843, 2146435072;
	setp.ne.s32 	%p739, %r842, 0;
	or.pred  	%p740, %p738, %p739;
	@%p740 bra 	$L__BB1_326;

	setp.ne.s32 	%p741, %r5, 1071644672;
	and.pred  	%p742, %p741, %p20;
	selp.b32 	%r844, %r7, %r6, %p742;
	mov.u32 	%r845, 0;
	mov.b64 	%fd7655, {%r845, %r844};

$L__BB1_326:
	selp.f64 	%fd271, 0d3FF0000000000000, %fd7655, %p704;
	mul.f32 	%f399, %f1, %f24;
	sub.f32 	%f27, %f21, %f399;
	@%p619 bra 	$L__BB1_328;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r851}, %fd7658;
	}
	xor.b32  	%r852, %r851, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r853, %temp}, %fd7658;
	}
	mov.b64 	%fd7658, {%r853, %r852};

$L__BB1_328:
	@%p620 bra 	$L__BB1_332;
	bra.uni 	$L__BB1_329;

$L__BB1_332:
	setp.lt.s32 	%p751, %r3, 0;
	mov.u32 	%r854, 0;
	selp.b32 	%r855, %r34, 0, %p246;
	or.b32  	%r856, %r855, 2146435072;
	selp.b32 	%r857, %r856, %r855, %p751;
	mov.b64 	%fd7658, {%r854, %r857};
	bra.uni 	$L__BB1_333;

$L__BB1_329:
	setp.gt.s32 	%p749, %r34, -1;
	@%p749 bra 	$L__BB1_333;

	mov.f64 	%fd3969, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3970, %fd3969;
	setp.eq.f64 	%p750, %fd3970, 0d4000000000000000;
	@%p750 bra 	$L__BB1_333;

	mov.f64 	%fd7658, 0dFFF8000000000000;

$L__BB1_333:
	@%p625 bra 	$L__BB1_340;

	setp.gtu.f64 	%p754, %fd206, 0d7FF0000000000000;
	@%p754 bra 	$L__BB1_339;
	bra.uni 	$L__BB1_335;

$L__BB1_339:
	mov.f64 	%fd3973, 0d4000000000000000;
	add.rn.f64 	%fd7658, %fd205, %fd3973;
	bra.uni 	$L__BB1_340;

$L__BB1_335:
	setp.eq.s32 	%p755, %r5, 2146435072;
	mov.f64 	%fd3972, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r858, %temp}, %fd3972;
	}
	setp.eq.s32 	%p756, %r858, 0;
	and.pred  	%p757, %p755, %p756;
	@%p757 bra 	$L__BB1_338;
	bra.uni 	$L__BB1_336;

$L__BB1_338:
	setp.lt.s32 	%p763, %r3, 0;
	mov.u32 	%r863, 0;
	setp.gt.f64 	%p764, %fd206, 0d3FF0000000000000;
	selp.b32 	%r864, 2146435072, 0, %p764;
	xor.b32  	%r865, %r864, 2146435072;
	selp.b32 	%r866, %r865, %r864, %p763;
	setp.eq.f32 	%p765, %f22, 0fBF800000;
	selp.b32 	%r867, 1072693248, %r866, %p765;
	mov.b64 	%fd7658, {%r863, %r867};
	bra.uni 	$L__BB1_340;

$L__BB1_336:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r859, %temp}, %fd205;
	}
	and.b32  	%r860, %r34, 2147483647;
	setp.ne.s32 	%p758, %r860, 2146435072;
	setp.ne.s32 	%p759, %r859, 0;
	or.pred  	%p760, %p758, %p759;
	@%p760 bra 	$L__BB1_340;

	setp.ne.s32 	%p761, %r5, 1071644672;
	and.pred  	%p762, %p761, %p17;
	selp.b32 	%r861, %r7, %r6, %p762;
	mov.u32 	%r862, 0;
	mov.b64 	%fd7658, {%r862, %r861};

$L__BB1_340:
	selp.f64 	%fd3974, 0d3FF0000000000000, %fd7658, %p638;
	mul.f64 	%fd3975, %fd190, %fd271;
	sub.f64 	%fd3976, %fd3975, %fd3974;
	ld.global.f32 	%f400, [%rd153];
	mul.f64 	%fd3977, %fd190, %fd262;
	cvt.rn.f32.f64 	%f401, %fd3977;
	sub.f32 	%f402, %f400, %f401;
	cvt.f64.f32 	%fd3978, %f402;
	cvt.rn.f32.f64 	%f403, %fd228;
	cvt.f64.f32 	%fd3979, %f403;
	mul.f64 	%fd3980, %fd3979, 0d3FE0000000000000;
	sub.f64 	%fd3981, %fd3978, %fd3980;
	mul.f64 	%fd3982, %fd3981, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f404, %fd3982;
	cvt.f64.f32 	%fd3983, %f404;
	add.f64 	%fd3984, %fd3976, %fd3983;
	add.f64 	%fd280, %fd3980, %fd3984;
	ld.global.f32 	%f28, [%rd20+-4];
	cvt.f64.f32 	%fd281, %f28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd281;
	}
	abs.f64 	%fd282, %fd281;
	{ // callseq 138, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd282;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7661, [retval0+0];
	} // callseq 138
	setp.lt.s32 	%p767, %r41, 0;
	and.pred  	%p22, %p767, %p246;
	not.pred 	%p769, %p22;
	@%p769 bra 	$L__BB1_342;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r868}, %fd7661;
	}
	xor.b32  	%r869, %r868, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r870, %temp}, %fd7661;
	}
	mov.b64 	%fd7661, {%r870, %r869};

$L__BB1_342:
	setp.eq.f32 	%p770, %f28, 0f00000000;
	@%p770 bra 	$L__BB1_346;
	bra.uni 	$L__BB1_343;

$L__BB1_346:
	setp.lt.s32 	%p773, %r3, 0;
	mov.u32 	%r871, 0;
	selp.b32 	%r872, %r41, 0, %p246;
	or.b32  	%r873, %r872, 2146435072;
	selp.b32 	%r874, %r873, %r872, %p773;
	mov.b64 	%fd7661, {%r871, %r874};
	bra.uni 	$L__BB1_347;

$L__BB1_343:
	setp.gt.s32 	%p771, %r41, -1;
	@%p771 bra 	$L__BB1_347;

	mov.f64 	%fd3985, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3986, %fd3985;
	setp.eq.f64 	%p772, %fd3986, 0d4000000000000000;
	@%p772 bra 	$L__BB1_347;

	mov.f64 	%fd7661, 0dFFF8000000000000;

$L__BB1_347:
	add.f64 	%fd3988, %fd281, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r875}, %fd3988;
	}
	and.b32  	%r876, %r875, 2146435072;
	setp.ne.s32 	%p775, %r876, 2146435072;
	@%p775 bra 	$L__BB1_354;

	setp.gtu.f64 	%p776, %fd282, 0d7FF0000000000000;
	@%p776 bra 	$L__BB1_353;
	bra.uni 	$L__BB1_349;

$L__BB1_353:
	mov.f64 	%fd3990, 0d4000000000000000;
	add.rn.f64 	%fd7661, %fd281, %fd3990;
	bra.uni 	$L__BB1_354;

$L__BB1_349:
	setp.eq.s32 	%p777, %r5, 2146435072;
	mov.f64 	%fd3989, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r877, %temp}, %fd3989;
	}
	setp.eq.s32 	%p778, %r877, 0;
	and.pred  	%p779, %p777, %p778;
	@%p779 bra 	$L__BB1_352;
	bra.uni 	$L__BB1_350;

$L__BB1_352:
	setp.lt.s32 	%p785, %r3, 0;
	mov.u32 	%r882, 0;
	setp.gt.f64 	%p786, %fd282, 0d3FF0000000000000;
	selp.b32 	%r883, 2146435072, 0, %p786;
	xor.b32  	%r884, %r883, 2146435072;
	selp.b32 	%r885, %r884, %r883, %p785;
	setp.eq.f32 	%p787, %f28, 0fBF800000;
	selp.b32 	%r886, 1072693248, %r885, %p787;
	mov.b64 	%fd7661, {%r882, %r886};
	bra.uni 	$L__BB1_354;

$L__BB1_350:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r878, %temp}, %fd281;
	}
	and.b32  	%r879, %r41, 2147483647;
	setp.ne.s32 	%p780, %r879, 2146435072;
	setp.ne.s32 	%p781, %r878, 0;
	or.pred  	%p782, %p780, %p781;
	@%p782 bra 	$L__BB1_354;

	setp.ne.s32 	%p783, %r5, 1071644672;
	and.pred  	%p784, %p783, %p22;
	selp.b32 	%r880, %r7, %r6, %p784;
	mov.u32 	%r881, 0;
	mov.b64 	%fd7661, {%r881, %r880};

$L__BB1_354:
	setp.eq.f32 	%p788, %f28, 0f3F800000;
	selp.f64 	%fd292, 0d3FF0000000000000, %fd7661, %p788;
	ld.global.f32 	%f29, [%rd21+-4];
	cvt.f64.f32 	%fd293, %f29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd293;
	}
	abs.f64 	%fd294, %fd293;
	{ // callseq 139, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd294;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7682, [retval0+0];
	} // callseq 139
	setp.lt.s32 	%p789, %r42, 0;
	and.pred  	%p23, %p789, %p246;
	not.pred 	%p791, %p23;
	mov.f64 	%fd7664, %fd7682;
	@%p791 bra 	$L__BB1_356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r887}, %fd7682;
	}
	xor.b32  	%r888, %r887, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r889, %temp}, %fd7682;
	}
	mov.b64 	%fd7664, {%r889, %r888};

$L__BB1_356:
	setp.eq.f32 	%p792, %f29, 0f00000000;
	@%p792 bra 	$L__BB1_360;
	bra.uni 	$L__BB1_357;

$L__BB1_360:
	setp.lt.s32 	%p795, %r3, 0;
	mov.u32 	%r890, 0;
	selp.b32 	%r891, %r42, 0, %p246;
	or.b32  	%r892, %r891, 2146435072;
	selp.b32 	%r893, %r892, %r891, %p795;
	mov.b64 	%fd7664, {%r890, %r893};
	bra.uni 	$L__BB1_361;

$L__BB1_357:
	setp.gt.s32 	%p793, %r42, -1;
	@%p793 bra 	$L__BB1_361;

	mov.f64 	%fd3991, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3992, %fd3991;
	setp.eq.f64 	%p794, %fd3992, 0d4000000000000000;
	@%p794 bra 	$L__BB1_361;

	mov.f64 	%fd7664, 0dFFF8000000000000;

$L__BB1_361:
	add.f64 	%fd3994, %fd293, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r894}, %fd3994;
	}
	and.b32  	%r43, %r894, 2146435072;
	setp.ne.s32 	%p797, %r43, 2146435072;
	@%p797 bra 	$L__BB1_368;

	setp.gtu.f64 	%p798, %fd294, 0d7FF0000000000000;
	@%p798 bra 	$L__BB1_367;
	bra.uni 	$L__BB1_363;

$L__BB1_367:
	mov.f64 	%fd3996, 0d4000000000000000;
	add.rn.f64 	%fd7664, %fd293, %fd3996;
	bra.uni 	$L__BB1_368;

$L__BB1_363:
	setp.eq.s32 	%p799, %r5, 2146435072;
	mov.f64 	%fd3995, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r895, %temp}, %fd3995;
	}
	setp.eq.s32 	%p800, %r895, 0;
	and.pred  	%p801, %p799, %p800;
	@%p801 bra 	$L__BB1_366;
	bra.uni 	$L__BB1_364;

$L__BB1_366:
	setp.lt.s32 	%p807, %r3, 0;
	mov.u32 	%r900, 0;
	setp.gt.f64 	%p808, %fd294, 0d3FF0000000000000;
	selp.b32 	%r901, 2146435072, 0, %p808;
	xor.b32  	%r902, %r901, 2146435072;
	selp.b32 	%r903, %r902, %r901, %p807;
	setp.eq.f32 	%p809, %f29, 0fBF800000;
	selp.b32 	%r904, 1072693248, %r903, %p809;
	mov.b64 	%fd7664, {%r900, %r904};
	bra.uni 	$L__BB1_368;

$L__BB1_364:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r896, %temp}, %fd293;
	}
	and.b32  	%r897, %r42, 2147483647;
	setp.ne.s32 	%p802, %r897, 2146435072;
	setp.ne.s32 	%p803, %r896, 0;
	or.pred  	%p804, %p802, %p803;
	@%p804 bra 	$L__BB1_368;

	setp.ne.s32 	%p805, %r5, 1071644672;
	and.pred  	%p806, %p805, %p23;
	selp.b32 	%r898, %r7, %r6, %p806;
	mov.u32 	%r899, 0;
	mov.b64 	%fd7664, {%r899, %r898};

$L__BB1_368:
	setp.eq.f32 	%p810, %f29, 0f3F800000;
	selp.f64 	%fd3997, 0d3FF0000000000000, %fd7664, %p810;
	add.f64 	%fd304, %fd292, %fd3997;
	ld.global.f32 	%f30, [%rd22+-4];
	cvt.f64.f32 	%fd305, %f30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd305;
	}
	abs.f64 	%fd306, %fd305;
	{ // callseq 140, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd306;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7667, [retval0+0];
	} // callseq 140
	setp.lt.s32 	%p811, %r44, 0;
	and.pred  	%p24, %p811, %p246;
	not.pred 	%p813, %p24;
	@%p813 bra 	$L__BB1_370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r905}, %fd7667;
	}
	xor.b32  	%r906, %r905, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r907, %temp}, %fd7667;
	}
	mov.b64 	%fd7667, {%r907, %r906};

$L__BB1_370:
	setp.eq.f32 	%p814, %f30, 0f00000000;
	@%p814 bra 	$L__BB1_374;
	bra.uni 	$L__BB1_371;

$L__BB1_374:
	setp.lt.s32 	%p817, %r3, 0;
	mov.u32 	%r908, 0;
	selp.b32 	%r909, %r44, 0, %p246;
	or.b32  	%r910, %r909, 2146435072;
	selp.b32 	%r911, %r910, %r909, %p817;
	mov.b64 	%fd7667, {%r908, %r911};
	bra.uni 	$L__BB1_375;

$L__BB1_371:
	setp.gt.s32 	%p815, %r44, -1;
	@%p815 bra 	$L__BB1_375;

	mov.f64 	%fd3998, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd3999, %fd3998;
	setp.eq.f64 	%p816, %fd3999, 0d4000000000000000;
	@%p816 bra 	$L__BB1_375;

	mov.f64 	%fd7667, 0dFFF8000000000000;

$L__BB1_375:
	add.f64 	%fd4001, %fd305, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd4001;
	}
	and.b32  	%r913, %r912, 2146435072;
	setp.ne.s32 	%p819, %r913, 2146435072;
	@%p819 bra 	$L__BB1_382;

	setp.gtu.f64 	%p820, %fd306, 0d7FF0000000000000;
	@%p820 bra 	$L__BB1_381;
	bra.uni 	$L__BB1_377;

$L__BB1_381:
	mov.f64 	%fd4003, 0d4000000000000000;
	add.rn.f64 	%fd7667, %fd305, %fd4003;
	bra.uni 	$L__BB1_382;

$L__BB1_377:
	setp.eq.s32 	%p821, %r5, 2146435072;
	mov.f64 	%fd4002, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r914, %temp}, %fd4002;
	}
	setp.eq.s32 	%p822, %r914, 0;
	and.pred  	%p823, %p821, %p822;
	@%p823 bra 	$L__BB1_380;
	bra.uni 	$L__BB1_378;

$L__BB1_380:
	setp.lt.s32 	%p829, %r3, 0;
	mov.u32 	%r919, 0;
	setp.gt.f64 	%p830, %fd306, 0d3FF0000000000000;
	selp.b32 	%r920, 2146435072, 0, %p830;
	xor.b32  	%r921, %r920, 2146435072;
	selp.b32 	%r922, %r921, %r920, %p829;
	setp.eq.f32 	%p831, %f30, 0fBF800000;
	selp.b32 	%r923, 1072693248, %r922, %p831;
	mov.b64 	%fd7667, {%r919, %r923};
	bra.uni 	$L__BB1_382;

$L__BB1_378:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r915, %temp}, %fd305;
	}
	and.b32  	%r916, %r44, 2147483647;
	setp.ne.s32 	%p824, %r916, 2146435072;
	setp.ne.s32 	%p825, %r915, 0;
	or.pred  	%p826, %p824, %p825;
	@%p826 bra 	$L__BB1_382;

	setp.ne.s32 	%p827, %r5, 1071644672;
	and.pred  	%p828, %p827, %p24;
	selp.b32 	%r917, %r7, %r6, %p828;
	mov.u32 	%r918, 0;
	mov.b64 	%fd7667, {%r918, %r917};

$L__BB1_382:
	setp.eq.f32 	%p832, %f30, 0f3F800000;
	selp.f64 	%fd4004, 0d3FF0000000000000, %fd7667, %p832;
	add.f64 	%fd316, %fd304, %fd4004;
	ld.global.f32 	%f31, [%rd11+-4];
	ld.global.f32 	%f32, [%rd12+-4];
	cvt.f64.f32 	%fd317, %f32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd317;
	}
	abs.f64 	%fd318, %fd317;
	{ // callseq 141, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd318;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7670, [retval0+0];
	} // callseq 141
	setp.lt.s32 	%p833, %r45, 0;
	and.pred  	%p25, %p833, %p246;
	not.pred 	%p835, %p25;
	@%p835 bra 	$L__BB1_384;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r924}, %fd7670;
	}
	xor.b32  	%r925, %r924, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r926, %temp}, %fd7670;
	}
	mov.b64 	%fd7670, {%r926, %r925};

$L__BB1_384:
	setp.eq.f32 	%p836, %f32, 0f00000000;
	@%p836 bra 	$L__BB1_388;
	bra.uni 	$L__BB1_385;

$L__BB1_388:
	setp.lt.s32 	%p839, %r3, 0;
	mov.u32 	%r927, 0;
	selp.b32 	%r928, %r45, 0, %p246;
	or.b32  	%r929, %r928, 2146435072;
	selp.b32 	%r930, %r929, %r928, %p839;
	mov.b64 	%fd7670, {%r927, %r930};
	bra.uni 	$L__BB1_389;

$L__BB1_385:
	setp.gt.s32 	%p837, %r45, -1;
	@%p837 bra 	$L__BB1_389;

	mov.f64 	%fd4005, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4006, %fd4005;
	setp.eq.f64 	%p838, %fd4006, 0d4000000000000000;
	@%p838 bra 	$L__BB1_389;

	mov.f64 	%fd7670, 0dFFF8000000000000;

$L__BB1_389:
	add.f64 	%fd4008, %fd317, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r931}, %fd4008;
	}
	and.b32  	%r932, %r931, 2146435072;
	setp.ne.s32 	%p841, %r932, 2146435072;
	@%p841 bra 	$L__BB1_396;

	setp.gtu.f64 	%p842, %fd318, 0d7FF0000000000000;
	@%p842 bra 	$L__BB1_395;
	bra.uni 	$L__BB1_391;

$L__BB1_395:
	mov.f64 	%fd4010, 0d4000000000000000;
	add.rn.f64 	%fd7670, %fd317, %fd4010;
	bra.uni 	$L__BB1_396;

$L__BB1_391:
	setp.eq.s32 	%p843, %r5, 2146435072;
	mov.f64 	%fd4009, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r933, %temp}, %fd4009;
	}
	setp.eq.s32 	%p844, %r933, 0;
	and.pred  	%p845, %p843, %p844;
	@%p845 bra 	$L__BB1_394;
	bra.uni 	$L__BB1_392;

$L__BB1_394:
	setp.lt.s32 	%p851, %r3, 0;
	mov.u32 	%r938, 0;
	setp.gt.f64 	%p852, %fd318, 0d3FF0000000000000;
	selp.b32 	%r939, 2146435072, 0, %p852;
	xor.b32  	%r940, %r939, 2146435072;
	selp.b32 	%r941, %r940, %r939, %p851;
	setp.eq.f32 	%p853, %f32, 0fBF800000;
	selp.b32 	%r942, 1072693248, %r941, %p853;
	mov.b64 	%fd7670, {%r938, %r942};
	bra.uni 	$L__BB1_396;

$L__BB1_392:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r934, %temp}, %fd317;
	}
	and.b32  	%r935, %r45, 2147483647;
	setp.ne.s32 	%p846, %r935, 2146435072;
	setp.ne.s32 	%p847, %r934, 0;
	or.pred  	%p848, %p846, %p847;
	@%p848 bra 	$L__BB1_396;

	setp.ne.s32 	%p849, %r5, 1071644672;
	and.pred  	%p850, %p849, %p25;
	selp.b32 	%r936, %r7, %r6, %p850;
	mov.u32 	%r937, 0;
	mov.b64 	%fd7670, {%r937, %r936};

$L__BB1_396:
	cvt.f64.f32 	%fd4011, %f31;
	rcp.rn.f64 	%fd328, %fd4011;
	setp.eq.f32 	%p854, %f32, 0f3F800000;
	selp.f64 	%fd329, 0d3FF0000000000000, %fd7670, %p854;
	ld.global.f32 	%f33, [%rd15+-4];
	cvt.f64.f32 	%fd330, %f33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd330;
	}
	abs.f64 	%fd331, %fd330;
	{ // callseq 142, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd331;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7679, [retval0+0];
	} // callseq 142
	setp.lt.s32 	%p855, %r46, 0;
	and.pred  	%p26, %p855, %p246;
	not.pred 	%p857, %p26;
	mov.f64 	%fd7673, %fd7679;
	@%p857 bra 	$L__BB1_398;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r943}, %fd7679;
	}
	xor.b32  	%r944, %r943, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r945, %temp}, %fd7679;
	}
	mov.b64 	%fd7673, {%r945, %r944};

$L__BB1_398:
	setp.eq.f32 	%p858, %f33, 0f00000000;
	@%p858 bra 	$L__BB1_402;
	bra.uni 	$L__BB1_399;

$L__BB1_402:
	setp.lt.s32 	%p861, %r3, 0;
	mov.u32 	%r946, 0;
	selp.b32 	%r947, %r46, 0, %p246;
	or.b32  	%r948, %r947, 2146435072;
	selp.b32 	%r949, %r948, %r947, %p861;
	mov.b64 	%fd7673, {%r946, %r949};
	bra.uni 	$L__BB1_403;

$L__BB1_399:
	setp.gt.s32 	%p859, %r46, -1;
	@%p859 bra 	$L__BB1_403;

	mov.f64 	%fd4012, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4013, %fd4012;
	setp.eq.f64 	%p860, %fd4013, 0d4000000000000000;
	@%p860 bra 	$L__BB1_403;

	mov.f64 	%fd7673, 0dFFF8000000000000;

$L__BB1_403:
	add.f64 	%fd4015, %fd330, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r950}, %fd4015;
	}
	and.b32  	%r47, %r950, 2146435072;
	setp.ne.s32 	%p863, %r47, 2146435072;
	@%p863 bra 	$L__BB1_410;

	setp.gtu.f64 	%p864, %fd331, 0d7FF0000000000000;
	@%p864 bra 	$L__BB1_409;
	bra.uni 	$L__BB1_405;

$L__BB1_409:
	mov.f64 	%fd4017, 0d4000000000000000;
	add.rn.f64 	%fd7673, %fd330, %fd4017;
	bra.uni 	$L__BB1_410;

$L__BB1_405:
	setp.eq.s32 	%p865, %r5, 2146435072;
	mov.f64 	%fd4016, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r951, %temp}, %fd4016;
	}
	setp.eq.s32 	%p866, %r951, 0;
	and.pred  	%p867, %p865, %p866;
	@%p867 bra 	$L__BB1_408;
	bra.uni 	$L__BB1_406;

$L__BB1_408:
	setp.lt.s32 	%p873, %r3, 0;
	mov.u32 	%r956, 0;
	setp.gt.f64 	%p874, %fd331, 0d3FF0000000000000;
	selp.b32 	%r957, 2146435072, 0, %p874;
	xor.b32  	%r958, %r957, 2146435072;
	selp.b32 	%r959, %r958, %r957, %p873;
	setp.eq.f32 	%p875, %f33, 0fBF800000;
	selp.b32 	%r960, 1072693248, %r959, %p875;
	mov.b64 	%fd7673, {%r956, %r960};
	bra.uni 	$L__BB1_410;

$L__BB1_406:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r952, %temp}, %fd330;
	}
	and.b32  	%r953, %r46, 2147483647;
	setp.ne.s32 	%p868, %r953, 2146435072;
	setp.ne.s32 	%p869, %r952, 0;
	or.pred  	%p870, %p868, %p869;
	@%p870 bra 	$L__BB1_410;

	setp.ne.s32 	%p871, %r5, 1071644672;
	and.pred  	%p872, %p871, %p26;
	selp.b32 	%r954, %r7, %r6, %p872;
	mov.u32 	%r955, 0;
	mov.b64 	%fd7673, {%r955, %r954};

$L__BB1_410:
	setp.eq.f32 	%p876, %f33, 0f3F800000;
	selp.f64 	%fd4018, 0d3FF0000000000000, %fd7673, %p876;
	add.f64 	%fd341, %fd329, %fd4018;
	ld.global.f32 	%f34, [%rd16+-4];
	cvt.f64.f32 	%fd342, %f34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd342;
	}
	abs.f64 	%fd343, %fd342;
	{ // callseq 143, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd343;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7676, [retval0+0];
	} // callseq 143
	setp.lt.s32 	%p877, %r48, 0;
	and.pred  	%p27, %p877, %p246;
	not.pred 	%p879, %p27;
	@%p879 bra 	$L__BB1_412;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r961}, %fd7676;
	}
	xor.b32  	%r962, %r961, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r963, %temp}, %fd7676;
	}
	mov.b64 	%fd7676, {%r963, %r962};

$L__BB1_412:
	setp.eq.f32 	%p880, %f34, 0f00000000;
	@%p880 bra 	$L__BB1_416;
	bra.uni 	$L__BB1_413;

$L__BB1_416:
	setp.lt.s32 	%p883, %r3, 0;
	mov.u32 	%r964, 0;
	selp.b32 	%r965, %r48, 0, %p246;
	or.b32  	%r966, %r965, 2146435072;
	selp.b32 	%r967, %r966, %r965, %p883;
	mov.b64 	%fd7676, {%r964, %r967};
	bra.uni 	$L__BB1_417;

$L__BB1_413:
	setp.gt.s32 	%p881, %r48, -1;
	@%p881 bra 	$L__BB1_417;

	mov.f64 	%fd4019, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4020, %fd4019;
	setp.eq.f64 	%p882, %fd4020, 0d4000000000000000;
	@%p882 bra 	$L__BB1_417;

	mov.f64 	%fd7676, 0dFFF8000000000000;

$L__BB1_417:
	add.f64 	%fd4022, %fd342, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r968}, %fd4022;
	}
	and.b32  	%r969, %r968, 2146435072;
	setp.ne.s32 	%p885, %r969, 2146435072;
	@%p885 bra 	$L__BB1_424;

	setp.gtu.f64 	%p886, %fd343, 0d7FF0000000000000;
	@%p886 bra 	$L__BB1_423;
	bra.uni 	$L__BB1_419;

$L__BB1_423:
	mov.f64 	%fd4024, 0d4000000000000000;
	add.rn.f64 	%fd7676, %fd342, %fd4024;
	bra.uni 	$L__BB1_424;

$L__BB1_419:
	setp.eq.s32 	%p887, %r5, 2146435072;
	mov.f64 	%fd4023, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r970, %temp}, %fd4023;
	}
	setp.eq.s32 	%p888, %r970, 0;
	and.pred  	%p889, %p887, %p888;
	@%p889 bra 	$L__BB1_422;
	bra.uni 	$L__BB1_420;

$L__BB1_422:
	setp.lt.s32 	%p895, %r3, 0;
	mov.u32 	%r975, 0;
	setp.gt.f64 	%p896, %fd343, 0d3FF0000000000000;
	selp.b32 	%r976, 2146435072, 0, %p896;
	xor.b32  	%r977, %r976, 2146435072;
	selp.b32 	%r978, %r977, %r976, %p895;
	setp.eq.f32 	%p897, %f34, 0fBF800000;
	selp.b32 	%r979, 1072693248, %r978, %p897;
	mov.b64 	%fd7676, {%r975, %r979};
	bra.uni 	$L__BB1_424;

$L__BB1_420:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r971, %temp}, %fd342;
	}
	and.b32  	%r972, %r48, 2147483647;
	setp.ne.s32 	%p890, %r972, 2146435072;
	setp.ne.s32 	%p891, %r971, 0;
	or.pred  	%p892, %p890, %p891;
	@%p892 bra 	$L__BB1_424;

	setp.ne.s32 	%p893, %r5, 1071644672;
	and.pred  	%p894, %p893, %p27;
	selp.b32 	%r973, %r7, %r6, %p894;
	mov.u32 	%r974, 0;
	mov.b64 	%fd7676, {%r974, %r973};

$L__BB1_424:
	setp.eq.f32 	%p898, %f34, 0f3F800000;
	selp.f64 	%fd4025, 0d3FF0000000000000, %fd7676, %p898;
	add.f64 	%fd353, %fd341, %fd4025;
	@%p857 bra 	$L__BB1_426;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd7679;
	}
	xor.b32  	%r981, %r980, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r982, %temp}, %fd7679;
	}
	mov.b64 	%fd7679, {%r982, %r981};

$L__BB1_426:
	@%p858 bra 	$L__BB1_430;
	bra.uni 	$L__BB1_427;

$L__BB1_430:
	setp.lt.s32 	%p903, %r3, 0;
	mov.u32 	%r983, 0;
	selp.b32 	%r984, %r46, 0, %p246;
	or.b32  	%r985, %r984, 2146435072;
	selp.b32 	%r986, %r985, %r984, %p903;
	mov.b64 	%fd7679, {%r983, %r986};
	bra.uni 	$L__BB1_431;

$L__BB1_427:
	setp.gt.s32 	%p901, %r46, -1;
	@%p901 bra 	$L__BB1_431;

	mov.f64 	%fd4026, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4027, %fd4026;
	setp.eq.f64 	%p902, %fd4027, 0d4000000000000000;
	@%p902 bra 	$L__BB1_431;

	mov.f64 	%fd7679, 0dFFF8000000000000;

$L__BB1_431:
	@%p863 bra 	$L__BB1_438;

	setp.gtu.f64 	%p906, %fd331, 0d7FF0000000000000;
	@%p906 bra 	$L__BB1_437;
	bra.uni 	$L__BB1_433;

$L__BB1_437:
	mov.f64 	%fd4030, 0d4000000000000000;
	add.rn.f64 	%fd7679, %fd330, %fd4030;
	bra.uni 	$L__BB1_438;

$L__BB1_433:
	setp.eq.s32 	%p907, %r5, 2146435072;
	mov.f64 	%fd4029, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r987, %temp}, %fd4029;
	}
	setp.eq.s32 	%p908, %r987, 0;
	and.pred  	%p909, %p907, %p908;
	@%p909 bra 	$L__BB1_436;
	bra.uni 	$L__BB1_434;

$L__BB1_436:
	setp.lt.s32 	%p915, %r3, 0;
	mov.u32 	%r992, 0;
	setp.gt.f64 	%p916, %fd331, 0d3FF0000000000000;
	selp.b32 	%r993, 2146435072, 0, %p916;
	xor.b32  	%r994, %r993, 2146435072;
	selp.b32 	%r995, %r994, %r993, %p915;
	setp.eq.f32 	%p917, %f33, 0fBF800000;
	selp.b32 	%r996, 1072693248, %r995, %p917;
	mov.b64 	%fd7679, {%r992, %r996};
	bra.uni 	$L__BB1_438;

$L__BB1_434:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r988, %temp}, %fd330;
	}
	and.b32  	%r989, %r46, 2147483647;
	setp.ne.s32 	%p910, %r989, 2146435072;
	setp.ne.s32 	%p911, %r988, 0;
	or.pred  	%p912, %p910, %p911;
	@%p912 bra 	$L__BB1_438;

	setp.ne.s32 	%p913, %r5, 1071644672;
	and.pred  	%p914, %p913, %p26;
	selp.b32 	%r990, %r7, %r6, %p914;
	mov.u32 	%r991, 0;
	mov.b64 	%fd7679, {%r991, %r990};

$L__BB1_438:
	selp.f64 	%fd4031, 0d3FF0000000000000, %fd7679, %p876;
	mul.f64 	%fd362, %fd328, %fd4031;
	mul.f64 	%fd363, %fd328, %fd353;
	@%p791 bra 	$L__BB1_440;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r997}, %fd7682;
	}
	xor.b32  	%r998, %r997, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r999, %temp}, %fd7682;
	}
	mov.b64 	%fd7682, {%r999, %r998};

$L__BB1_440:
	@%p792 bra 	$L__BB1_444;
	bra.uni 	$L__BB1_441;

$L__BB1_444:
	setp.lt.s32 	%p923, %r3, 0;
	mov.u32 	%r1000, 0;
	selp.b32 	%r1001, %r42, 0, %p246;
	or.b32  	%r1002, %r1001, 2146435072;
	selp.b32 	%r1003, %r1002, %r1001, %p923;
	mov.b64 	%fd7682, {%r1000, %r1003};
	bra.uni 	$L__BB1_445;

$L__BB1_441:
	setp.gt.s32 	%p921, %r42, -1;
	@%p921 bra 	$L__BB1_445;

	mov.f64 	%fd4032, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4033, %fd4032;
	setp.eq.f64 	%p922, %fd4033, 0d4000000000000000;
	@%p922 bra 	$L__BB1_445;

	mov.f64 	%fd7682, 0dFFF8000000000000;

$L__BB1_445:
	@%p797 bra 	$L__BB1_452;

	setp.gtu.f64 	%p926, %fd294, 0d7FF0000000000000;
	@%p926 bra 	$L__BB1_451;
	bra.uni 	$L__BB1_447;

$L__BB1_451:
	mov.f64 	%fd4036, 0d4000000000000000;
	add.rn.f64 	%fd7682, %fd293, %fd4036;
	bra.uni 	$L__BB1_452;

$L__BB1_447:
	setp.eq.s32 	%p927, %r5, 2146435072;
	mov.f64 	%fd4035, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1004, %temp}, %fd4035;
	}
	setp.eq.s32 	%p928, %r1004, 0;
	and.pred  	%p929, %p927, %p928;
	@%p929 bra 	$L__BB1_450;
	bra.uni 	$L__BB1_448;

$L__BB1_450:
	setp.lt.s32 	%p935, %r3, 0;
	mov.u32 	%r1009, 0;
	setp.gt.f64 	%p936, %fd294, 0d3FF0000000000000;
	selp.b32 	%r1010, 2146435072, 0, %p936;
	xor.b32  	%r1011, %r1010, 2146435072;
	selp.b32 	%r1012, %r1011, %r1010, %p935;
	setp.eq.f32 	%p937, %f29, 0fBF800000;
	selp.b32 	%r1013, 1072693248, %r1012, %p937;
	mov.b64 	%fd7682, {%r1009, %r1013};
	bra.uni 	$L__BB1_452;

$L__BB1_448:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1005, %temp}, %fd293;
	}
	and.b32  	%r1006, %r42, 2147483647;
	setp.ne.s32 	%p930, %r1006, 2146435072;
	setp.ne.s32 	%p931, %r1005, 0;
	or.pred  	%p932, %p930, %p931;
	@%p932 bra 	$L__BB1_452;

	setp.ne.s32 	%p933, %r5, 1071644672;
	and.pred  	%p934, %p933, %p23;
	selp.b32 	%r1007, %r7, %r6, %p934;
	mov.u32 	%r1008, 0;
	mov.b64 	%fd7682, {%r1008, %r1007};

$L__BB1_452:
	ld.param.u64 	%rd1062, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_18];
	selp.f64 	%fd4037, 0d3FF0000000000000, %fd7682, %p810;
	sub.f64 	%fd4038, %fd362, %fd4037;
	ld.global.f32 	%f405, [%rd153+-4];
	cvt.rn.f32.f64 	%f406, %fd363;
	sub.f32 	%f407, %f405, %f406;
	cvt.f64.f32 	%fd4039, %f407;
	cvt.rn.f32.f64 	%f408, %fd316;
	cvt.f64.f32 	%fd4040, %f408;
	mul.f64 	%fd4041, %fd4040, 0d3FE0000000000000;
	sub.f64 	%fd4042, %fd4039, %fd4041;
	mul.f64 	%fd4043, %fd4042, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f409, %fd4043;
	cvt.f64.f32 	%fd4044, %f409;
	add.f64 	%fd4045, %fd4038, %fd4044;
	add.f64 	%fd4046, %fd4041, %fd4045;
	cvt.rn.f32.f64 	%f410, %fd4046;
	cvt.rn.f32.f64 	%f411, %fd280;
	sub.f32 	%f412, %f411, %f410;
	mul.f32 	%f413, %f3, %f412;
	sub.f32 	%f414, %f27, %f413;
	mul.f64 	%fd4047, %fd190, %fd192;
	mul.f64 	%fd4048, %fd4047, %fd251;
	mul.f32 	%f415, %f22, %f25;
	cvt.f64.f32 	%fd4049, %f415;
	sub.f64 	%fd4050, %fd4048, %fd4049;
	cvt.rn.f32.f64 	%f416, %fd4050;
	ld.global.f32 	%f417, [%rd29];
	cvt.f64.f32 	%fd4051, %f417;
	rcp.rn.f64 	%fd4052, %fd4051;
	add.s64 	%rd33, %rd143, %rd169;
	ld.global.f32 	%f418, [%rd33];
	cvt.f64.f32 	%fd4053, %f418;
	mul.f64 	%fd4054, %fd4052, %fd4053;
	ld.global.f32 	%f419, [%rd18];
	cvt.f64.f32 	%fd4055, %f419;
	mul.f64 	%fd4056, %fd4054, %fd4055;
	add.s64 	%rd34, %rd148, %rd169;
	ld.global.f32 	%f420, [%rd32];
	ld.global.f32 	%f421, [%rd34];
	mul.f32 	%f422, %f421, %f420;
	cvt.f64.f32 	%fd4057, %f422;
	sub.f64 	%fd4058, %fd4056, %fd4057;
	cvt.rn.f32.f64 	%f423, %fd4058;
	sub.f32 	%f424, %f416, %f423;
	mul.f32 	%f425, %f5, %f424;
	sub.f32 	%f426, %f414, %f425;
	cvta.to.global.u64 	%rd183, %rd1062;
	add.s64 	%rd184, %rd183, %rd149;
	st.global.f32 	[%rd184], %f426;
	ld.global.f32 	%f427, [%rd11];
	cvt.f64.f32 	%fd4059, %f427;
	rcp.rn.f64 	%fd372, %fd4059;
	ld.global.f32 	%f35, [%rd12];
	cvt.f64.f32 	%fd373, %f35;
	mul.f64 	%fd4060, %fd372, %fd373;
	ld.global.f32 	%f36, [%rd16];
	cvt.f64.f32 	%fd374, %f36;
	mul.f64 	%fd4061, %fd4060, %fd374;
	ld.global.f32 	%f37, [%rd22];
	ld.global.f32 	%f38, [%rd20];
	mul.f32 	%f428, %f38, %f37;
	cvt.f64.f32 	%fd4062, %f428;
	sub.f64 	%fd4063, %fd4061, %fd4062;
	cvt.rn.f32.f64 	%f429, %fd4063;
	ld.global.f32 	%f430, [%rd26];
	cvt.f64.f32 	%fd4064, %f430;
	rcp.rn.f64 	%fd4065, %fd4064;
	ld.global.f32 	%f431, [%rd14];
	cvt.f64.f32 	%fd4066, %f431;
	mul.f64 	%fd4067, %fd4065, %fd4066;
	ld.global.f32 	%f432, [%rd28];
	cvt.f64.f32 	%fd4068, %f432;
	mul.f64 	%fd4069, %fd4067, %fd4068;
	ld.global.f32 	%f433, [%rd25];
	ld.global.f32 	%f434, [%rd23];
	mul.f32 	%f435, %f434, %f433;
	cvt.f64.f32 	%fd4070, %f435;
	sub.f64 	%fd4071, %fd4069, %fd4070;
	cvt.rn.f32.f64 	%f436, %fd4071;
	sub.f32 	%f437, %f429, %f436;
	mul.f32 	%f438, %f1, %f437;
	sub.f32 	%f439, %f36, %f438;
	ld.global.f32 	%f39, [%rd15];
	cvt.f64.f32 	%fd375, %f39;
	mul.f64 	%fd4072, %fd372, %fd375;
	mul.f64 	%fd4073, %fd4072, %fd374;
	ld.global.f32 	%f40, [%rd21];
	mul.f32 	%f440, %f40, %f37;
	cvt.f64.f32 	%fd4074, %f440;
	sub.f64 	%fd4075, %fd4073, %fd4074;
	cvt.rn.f32.f64 	%f441, %fd4075;
	ld.global.f32 	%f442, [%rd11+-4];
	cvt.f64.f32 	%fd4076, %f442;
	rcp.rn.f64 	%fd4077, %fd4076;
	ld.global.f32 	%f443, [%rd15+-4];
	cvt.f64.f32 	%fd4078, %f443;
	mul.f64 	%fd4079, %fd4077, %fd4078;
	ld.global.f32 	%f444, [%rd16+-4];
	cvt.f64.f32 	%fd4080, %f444;
	mul.f64 	%fd4081, %fd4079, %fd4080;
	ld.global.f32 	%f445, [%rd22+-4];
	ld.global.f32 	%f446, [%rd21+-4];
	mul.f32 	%f447, %f446, %f445;
	cvt.f64.f32 	%fd4082, %f447;
	sub.f64 	%fd4083, %fd4081, %fd4082;
	cvt.rn.f32.f64 	%f448, %fd4083;
	sub.f32 	%f449, %f441, %f448;
	mul.f32 	%f450, %f3, %f449;
	sub.f32 	%f41, %f439, %f450;
	cvt.f64.f32 	%fd376, %f38;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd376;
	}
	abs.f64 	%fd377, %fd376;
	{ // callseq 144, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd377;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7685, [retval0+0];
	} // callseq 144
	setp.lt.s32 	%p939, %r49, 0;
	and.pred  	%p28, %p939, %p246;
	not.pred 	%p941, %p28;
	@%p941 bra 	$L__BB1_454;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1014}, %fd7685;
	}
	xor.b32  	%r1015, %r1014, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1016, %temp}, %fd7685;
	}
	mov.b64 	%fd7685, {%r1016, %r1015};

$L__BB1_454:
	setp.eq.f32 	%p942, %f38, 0f00000000;
	@%p942 bra 	$L__BB1_458;
	bra.uni 	$L__BB1_455;

$L__BB1_458:
	setp.lt.s32 	%p945, %r3, 0;
	mov.u32 	%r1017, 0;
	selp.b32 	%r1018, %r49, 0, %p246;
	or.b32  	%r1019, %r1018, 2146435072;
	selp.b32 	%r1020, %r1019, %r1018, %p945;
	mov.b64 	%fd7685, {%r1017, %r1020};
	bra.uni 	$L__BB1_459;

$L__BB1_455:
	setp.gt.s32 	%p943, %r49, -1;
	@%p943 bra 	$L__BB1_459;

	mov.f64 	%fd4084, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4085, %fd4084;
	setp.eq.f64 	%p944, %fd4085, 0d4000000000000000;
	@%p944 bra 	$L__BB1_459;

	mov.f64 	%fd7685, 0dFFF8000000000000;

$L__BB1_459:
	add.f64 	%fd4087, %fd376, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1021}, %fd4087;
	}
	and.b32  	%r1022, %r1021, 2146435072;
	setp.ne.s32 	%p947, %r1022, 2146435072;
	@%p947 bra 	$L__BB1_466;

	setp.gtu.f64 	%p948, %fd377, 0d7FF0000000000000;
	@%p948 bra 	$L__BB1_465;
	bra.uni 	$L__BB1_461;

$L__BB1_465:
	mov.f64 	%fd4089, 0d4000000000000000;
	add.rn.f64 	%fd7685, %fd376, %fd4089;
	bra.uni 	$L__BB1_466;

$L__BB1_461:
	setp.eq.s32 	%p949, %r5, 2146435072;
	mov.f64 	%fd4088, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1023, %temp}, %fd4088;
	}
	setp.eq.s32 	%p950, %r1023, 0;
	and.pred  	%p951, %p949, %p950;
	@%p951 bra 	$L__BB1_464;
	bra.uni 	$L__BB1_462;

$L__BB1_464:
	setp.lt.s32 	%p957, %r3, 0;
	mov.u32 	%r1028, 0;
	setp.gt.f64 	%p958, %fd377, 0d3FF0000000000000;
	selp.b32 	%r1029, 2146435072, 0, %p958;
	xor.b32  	%r1030, %r1029, 2146435072;
	selp.b32 	%r1031, %r1030, %r1029, %p957;
	setp.eq.f32 	%p959, %f38, 0fBF800000;
	selp.b32 	%r1032, 1072693248, %r1031, %p959;
	mov.b64 	%fd7685, {%r1028, %r1032};
	bra.uni 	$L__BB1_466;

$L__BB1_462:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1024, %temp}, %fd376;
	}
	and.b32  	%r1025, %r49, 2147483647;
	setp.ne.s32 	%p952, %r1025, 2146435072;
	setp.ne.s32 	%p953, %r1024, 0;
	or.pred  	%p954, %p952, %p953;
	@%p954 bra 	$L__BB1_466;

	setp.ne.s32 	%p955, %r5, 1071644672;
	and.pred  	%p956, %p955, %p28;
	selp.b32 	%r1026, %r7, %r6, %p956;
	mov.u32 	%r1027, 0;
	mov.b64 	%fd7685, {%r1027, %r1026};

$L__BB1_466:
	setp.eq.f32 	%p960, %f38, 0f3F800000;
	selp.f64 	%fd387, 0d3FF0000000000000, %fd7685, %p960;
	cvt.f64.f32 	%fd388, %f40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd388;
	}
	abs.f64 	%fd389, %fd388;
	{ // callseq 145, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd389;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7688, [retval0+0];
	} // callseq 145
	setp.lt.s32 	%p961, %r50, 0;
	and.pred  	%p29, %p961, %p246;
	not.pred 	%p963, %p29;
	@%p963 bra 	$L__BB1_468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1033}, %fd7688;
	}
	xor.b32  	%r1034, %r1033, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1035, %temp}, %fd7688;
	}
	mov.b64 	%fd7688, {%r1035, %r1034};

$L__BB1_468:
	setp.eq.f32 	%p964, %f40, 0f00000000;
	@%p964 bra 	$L__BB1_472;
	bra.uni 	$L__BB1_469;

$L__BB1_472:
	setp.lt.s32 	%p967, %r3, 0;
	mov.u32 	%r1036, 0;
	selp.b32 	%r1037, %r50, 0, %p246;
	or.b32  	%r1038, %r1037, 2146435072;
	selp.b32 	%r1039, %r1038, %r1037, %p967;
	mov.b64 	%fd7688, {%r1036, %r1039};
	bra.uni 	$L__BB1_473;

$L__BB1_469:
	setp.gt.s32 	%p965, %r50, -1;
	@%p965 bra 	$L__BB1_473;

	mov.f64 	%fd4090, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4091, %fd4090;
	setp.eq.f64 	%p966, %fd4091, 0d4000000000000000;
	@%p966 bra 	$L__BB1_473;

	mov.f64 	%fd7688, 0dFFF8000000000000;

$L__BB1_473:
	add.f64 	%fd4093, %fd388, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1040}, %fd4093;
	}
	and.b32  	%r1041, %r1040, 2146435072;
	setp.ne.s32 	%p969, %r1041, 2146435072;
	@%p969 bra 	$L__BB1_480;

	setp.gtu.f64 	%p970, %fd389, 0d7FF0000000000000;
	@%p970 bra 	$L__BB1_479;
	bra.uni 	$L__BB1_475;

$L__BB1_479:
	mov.f64 	%fd4095, 0d4000000000000000;
	add.rn.f64 	%fd7688, %fd388, %fd4095;
	bra.uni 	$L__BB1_480;

$L__BB1_475:
	setp.eq.s32 	%p971, %r5, 2146435072;
	mov.f64 	%fd4094, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1042, %temp}, %fd4094;
	}
	setp.eq.s32 	%p972, %r1042, 0;
	and.pred  	%p973, %p971, %p972;
	@%p973 bra 	$L__BB1_478;
	bra.uni 	$L__BB1_476;

$L__BB1_478:
	setp.lt.s32 	%p979, %r3, 0;
	mov.u32 	%r1047, 0;
	setp.gt.f64 	%p980, %fd389, 0d3FF0000000000000;
	selp.b32 	%r1048, 2146435072, 0, %p980;
	xor.b32  	%r1049, %r1048, 2146435072;
	selp.b32 	%r1050, %r1049, %r1048, %p979;
	setp.eq.f32 	%p981, %f40, 0fBF800000;
	selp.b32 	%r1051, 1072693248, %r1050, %p981;
	mov.b64 	%fd7688, {%r1047, %r1051};
	bra.uni 	$L__BB1_480;

$L__BB1_476:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1043, %temp}, %fd388;
	}
	and.b32  	%r1044, %r50, 2147483647;
	setp.ne.s32 	%p974, %r1044, 2146435072;
	setp.ne.s32 	%p975, %r1043, 0;
	or.pred  	%p976, %p974, %p975;
	@%p976 bra 	$L__BB1_480;

	setp.ne.s32 	%p977, %r5, 1071644672;
	and.pred  	%p978, %p977, %p29;
	selp.b32 	%r1045, %r7, %r6, %p978;
	mov.u32 	%r1046, 0;
	mov.b64 	%fd7688, {%r1046, %r1045};

$L__BB1_480:
	setp.eq.f32 	%p982, %f40, 0f3F800000;
	selp.f64 	%fd4096, 0d3FF0000000000000, %fd7688, %p982;
	add.f64 	%fd399, %fd387, %fd4096;
	cvt.f64.f32 	%fd400, %f37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd400;
	}
	abs.f64 	%fd401, %fd400;
	{ // callseq 146, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd401;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7706, [retval0+0];
	} // callseq 146
	setp.lt.s32 	%p983, %r51, 0;
	and.pred  	%p30, %p983, %p246;
	not.pred 	%p985, %p30;
	mov.f64 	%fd7691, %fd7706;
	@%p985 bra 	$L__BB1_482;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1052}, %fd7706;
	}
	xor.b32  	%r1053, %r1052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1054, %temp}, %fd7706;
	}
	mov.b64 	%fd7691, {%r1054, %r1053};

$L__BB1_482:
	setp.eq.f32 	%p986, %f37, 0f00000000;
	@%p986 bra 	$L__BB1_486;
	bra.uni 	$L__BB1_483;

$L__BB1_486:
	setp.lt.s32 	%p989, %r3, 0;
	mov.u32 	%r1055, 0;
	selp.b32 	%r1056, %r51, 0, %p246;
	or.b32  	%r1057, %r1056, 2146435072;
	selp.b32 	%r1058, %r1057, %r1056, %p989;
	mov.b64 	%fd7691, {%r1055, %r1058};
	bra.uni 	$L__BB1_487;

$L__BB1_483:
	setp.gt.s32 	%p987, %r51, -1;
	@%p987 bra 	$L__BB1_487;

	mov.f64 	%fd4097, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4098, %fd4097;
	setp.eq.f64 	%p988, %fd4098, 0d4000000000000000;
	@%p988 bra 	$L__BB1_487;

	mov.f64 	%fd7691, 0dFFF8000000000000;

$L__BB1_487:
	add.f64 	%fd4100, %fd400, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd4100;
	}
	and.b32  	%r52, %r1059, 2146435072;
	setp.ne.s32 	%p991, %r52, 2146435072;
	@%p991 bra 	$L__BB1_494;

	setp.gtu.f64 	%p992, %fd401, 0d7FF0000000000000;
	@%p992 bra 	$L__BB1_493;
	bra.uni 	$L__BB1_489;

$L__BB1_493:
	mov.f64 	%fd4102, 0d4000000000000000;
	add.rn.f64 	%fd7691, %fd400, %fd4102;
	bra.uni 	$L__BB1_494;

$L__BB1_489:
	setp.eq.s32 	%p993, %r5, 2146435072;
	mov.f64 	%fd4101, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1060, %temp}, %fd4101;
	}
	setp.eq.s32 	%p994, %r1060, 0;
	and.pred  	%p995, %p993, %p994;
	@%p995 bra 	$L__BB1_492;
	bra.uni 	$L__BB1_490;

$L__BB1_492:
	setp.lt.s32 	%p1001, %r3, 0;
	mov.u32 	%r1065, 0;
	setp.gt.f64 	%p1002, %fd401, 0d3FF0000000000000;
	selp.b32 	%r1066, 2146435072, 0, %p1002;
	xor.b32  	%r1067, %r1066, 2146435072;
	selp.b32 	%r1068, %r1067, %r1066, %p1001;
	setp.eq.f32 	%p1003, %f37, 0fBF800000;
	selp.b32 	%r1069, 1072693248, %r1068, %p1003;
	mov.b64 	%fd7691, {%r1065, %r1069};
	bra.uni 	$L__BB1_494;

$L__BB1_490:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1061, %temp}, %fd400;
	}
	and.b32  	%r1062, %r51, 2147483647;
	setp.ne.s32 	%p996, %r1062, 2146435072;
	setp.ne.s32 	%p997, %r1061, 0;
	or.pred  	%p998, %p996, %p997;
	@%p998 bra 	$L__BB1_494;

	setp.ne.s32 	%p999, %r5, 1071644672;
	and.pred  	%p1000, %p999, %p30;
	selp.b32 	%r1063, %r7, %r6, %p1000;
	mov.u32 	%r1064, 0;
	mov.b64 	%fd7691, {%r1064, %r1063};

$L__BB1_494:
	setp.eq.f32 	%p1004, %f37, 0f3F800000;
	selp.f64 	%fd4103, 0d3FF0000000000000, %fd7691, %p1004;
	add.f64 	%fd411, %fd399, %fd4103;
	abs.f64 	%fd412, %fd373;
	{ // callseq 147, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd412;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7694, [retval0+0];
	} // callseq 147
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd373;
	}
	setp.lt.s32 	%p1005, %r53, 0;
	and.pred  	%p31, %p1005, %p246;
	not.pred 	%p1007, %p31;
	@%p1007 bra 	$L__BB1_496;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1070}, %fd7694;
	}
	xor.b32  	%r1071, %r1070, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1072, %temp}, %fd7694;
	}
	mov.b64 	%fd7694, {%r1072, %r1071};

$L__BB1_496:
	setp.eq.f32 	%p1008, %f35, 0f00000000;
	@%p1008 bra 	$L__BB1_500;
	bra.uni 	$L__BB1_497;

$L__BB1_500:
	setp.lt.s32 	%p1011, %r3, 0;
	mov.u32 	%r1073, 0;
	selp.b32 	%r1074, %r53, 0, %p246;
	or.b32  	%r1075, %r1074, 2146435072;
	selp.b32 	%r1076, %r1075, %r1074, %p1011;
	mov.b64 	%fd7694, {%r1073, %r1076};
	bra.uni 	$L__BB1_501;

$L__BB1_497:
	setp.gt.s32 	%p1009, %r53, -1;
	@%p1009 bra 	$L__BB1_501;

	mov.f64 	%fd4104, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4105, %fd4104;
	setp.eq.f64 	%p1010, %fd4105, 0d4000000000000000;
	@%p1010 bra 	$L__BB1_501;

	mov.f64 	%fd7694, 0dFFF8000000000000;

$L__BB1_501:
	add.f64 	%fd4107, %fd373, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1077}, %fd4107;
	}
	and.b32  	%r1078, %r1077, 2146435072;
	setp.ne.s32 	%p1013, %r1078, 2146435072;
	@%p1013 bra 	$L__BB1_508;

	setp.gtu.f64 	%p1014, %fd412, 0d7FF0000000000000;
	@%p1014 bra 	$L__BB1_507;
	bra.uni 	$L__BB1_503;

$L__BB1_507:
	mov.f64 	%fd4109, 0d4000000000000000;
	add.rn.f64 	%fd7694, %fd373, %fd4109;
	bra.uni 	$L__BB1_508;

$L__BB1_503:
	setp.eq.s32 	%p1015, %r5, 2146435072;
	mov.f64 	%fd4108, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1079, %temp}, %fd4108;
	}
	setp.eq.s32 	%p1016, %r1079, 0;
	and.pred  	%p1017, %p1015, %p1016;
	@%p1017 bra 	$L__BB1_506;
	bra.uni 	$L__BB1_504;

$L__BB1_506:
	setp.lt.s32 	%p1023, %r3, 0;
	mov.u32 	%r1084, 0;
	setp.gt.f64 	%p1024, %fd412, 0d3FF0000000000000;
	selp.b32 	%r1085, 2146435072, 0, %p1024;
	xor.b32  	%r1086, %r1085, 2146435072;
	selp.b32 	%r1087, %r1086, %r1085, %p1023;
	setp.eq.f32 	%p1025, %f35, 0fBF800000;
	selp.b32 	%r1088, 1072693248, %r1087, %p1025;
	mov.b64 	%fd7694, {%r1084, %r1088};
	bra.uni 	$L__BB1_508;

$L__BB1_504:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1080, %temp}, %fd373;
	}
	and.b32  	%r1081, %r53, 2147483647;
	setp.ne.s32 	%p1018, %r1081, 2146435072;
	setp.ne.s32 	%p1019, %r1080, 0;
	or.pred  	%p1020, %p1018, %p1019;
	@%p1020 bra 	$L__BB1_508;

	setp.ne.s32 	%p1021, %r5, 1071644672;
	and.pred  	%p1022, %p1021, %p31;
	selp.b32 	%r1082, %r7, %r6, %p1022;
	mov.u32 	%r1083, 0;
	mov.b64 	%fd7694, {%r1083, %r1082};

$L__BB1_508:
	setp.eq.f32 	%p1026, %f35, 0f3F800000;
	selp.f64 	%fd422, 0d3FF0000000000000, %fd7694, %p1026;
	abs.f64 	%fd423, %fd375;
	{ // callseq 148, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd423;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7697, [retval0+0];
	} // callseq 148
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd375;
	}
	setp.lt.s32 	%p1027, %r54, 0;
	and.pred  	%p32, %p1027, %p246;
	not.pred 	%p1029, %p32;
	@%p1029 bra 	$L__BB1_510;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1089}, %fd7697;
	}
	xor.b32  	%r1090, %r1089, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1091, %temp}, %fd7697;
	}
	mov.b64 	%fd7697, {%r1091, %r1090};

$L__BB1_510:
	setp.eq.f32 	%p1030, %f39, 0f00000000;
	@%p1030 bra 	$L__BB1_514;
	bra.uni 	$L__BB1_511;

$L__BB1_514:
	setp.lt.s32 	%p1033, %r3, 0;
	mov.u32 	%r1092, 0;
	selp.b32 	%r1093, %r54, 0, %p246;
	or.b32  	%r1094, %r1093, 2146435072;
	selp.b32 	%r1095, %r1094, %r1093, %p1033;
	mov.b64 	%fd7697, {%r1092, %r1095};
	bra.uni 	$L__BB1_515;

$L__BB1_511:
	setp.gt.s32 	%p1031, %r54, -1;
	@%p1031 bra 	$L__BB1_515;

	mov.f64 	%fd4110, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4111, %fd4110;
	setp.eq.f64 	%p1032, %fd4111, 0d4000000000000000;
	@%p1032 bra 	$L__BB1_515;

	mov.f64 	%fd7697, 0dFFF8000000000000;

$L__BB1_515:
	add.f64 	%fd4113, %fd375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1096}, %fd4113;
	}
	and.b32  	%r1097, %r1096, 2146435072;
	setp.ne.s32 	%p1035, %r1097, 2146435072;
	@%p1035 bra 	$L__BB1_522;

	setp.gtu.f64 	%p1036, %fd423, 0d7FF0000000000000;
	@%p1036 bra 	$L__BB1_521;
	bra.uni 	$L__BB1_517;

$L__BB1_521:
	mov.f64 	%fd4115, 0d4000000000000000;
	add.rn.f64 	%fd7697, %fd375, %fd4115;
	bra.uni 	$L__BB1_522;

$L__BB1_517:
	setp.eq.s32 	%p1037, %r5, 2146435072;
	mov.f64 	%fd4114, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1098, %temp}, %fd4114;
	}
	setp.eq.s32 	%p1038, %r1098, 0;
	and.pred  	%p1039, %p1037, %p1038;
	@%p1039 bra 	$L__BB1_520;
	bra.uni 	$L__BB1_518;

$L__BB1_520:
	setp.lt.s32 	%p1045, %r3, 0;
	mov.u32 	%r1103, 0;
	setp.gt.f64 	%p1046, %fd423, 0d3FF0000000000000;
	selp.b32 	%r1104, 2146435072, 0, %p1046;
	xor.b32  	%r1105, %r1104, 2146435072;
	selp.b32 	%r1106, %r1105, %r1104, %p1045;
	setp.eq.f32 	%p1047, %f39, 0fBF800000;
	selp.b32 	%r1107, 1072693248, %r1106, %p1047;
	mov.b64 	%fd7697, {%r1103, %r1107};
	bra.uni 	$L__BB1_522;

$L__BB1_518:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1099, %temp}, %fd375;
	}
	and.b32  	%r1100, %r54, 2147483647;
	setp.ne.s32 	%p1040, %r1100, 2146435072;
	setp.ne.s32 	%p1041, %r1099, 0;
	or.pred  	%p1042, %p1040, %p1041;
	@%p1042 bra 	$L__BB1_522;

	setp.ne.s32 	%p1043, %r5, 1071644672;
	and.pred  	%p1044, %p1043, %p32;
	selp.b32 	%r1101, %r7, %r6, %p1044;
	mov.u32 	%r1102, 0;
	mov.b64 	%fd7697, {%r1102, %r1101};

$L__BB1_522:
	setp.eq.f32 	%p1048, %f39, 0f3F800000;
	selp.f64 	%fd4116, 0d3FF0000000000000, %fd7697, %p1048;
	add.f64 	%fd433, %fd422, %fd4116;
	abs.f64 	%fd434, %fd374;
	{ // callseq 149, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd434;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7703, [retval0+0];
	} // callseq 149
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd374;
	}
	setp.lt.s32 	%p1049, %r55, 0;
	and.pred  	%p33, %p1049, %p246;
	not.pred 	%p1051, %p33;
	mov.f64 	%fd7700, %fd7703;
	@%p1051 bra 	$L__BB1_524;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1108}, %fd7703;
	}
	xor.b32  	%r1109, %r1108, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1110, %temp}, %fd7703;
	}
	mov.b64 	%fd7700, {%r1110, %r1109};

$L__BB1_524:
	setp.eq.f32 	%p1052, %f36, 0f00000000;
	@%p1052 bra 	$L__BB1_528;
	bra.uni 	$L__BB1_525;

$L__BB1_528:
	setp.lt.s32 	%p1055, %r3, 0;
	mov.u32 	%r1111, 0;
	selp.b32 	%r1112, %r55, 0, %p246;
	or.b32  	%r1113, %r1112, 2146435072;
	selp.b32 	%r1114, %r1113, %r1112, %p1055;
	mov.b64 	%fd7700, {%r1111, %r1114};
	bra.uni 	$L__BB1_529;

$L__BB1_525:
	setp.gt.s32 	%p1053, %r55, -1;
	@%p1053 bra 	$L__BB1_529;

	mov.f64 	%fd4117, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4118, %fd4117;
	setp.eq.f64 	%p1054, %fd4118, 0d4000000000000000;
	@%p1054 bra 	$L__BB1_529;

	mov.f64 	%fd7700, 0dFFF8000000000000;

$L__BB1_529:
	add.f64 	%fd4120, %fd374, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1115}, %fd4120;
	}
	and.b32  	%r56, %r1115, 2146435072;
	setp.ne.s32 	%p1057, %r56, 2146435072;
	@%p1057 bra 	$L__BB1_536;

	setp.gtu.f64 	%p1058, %fd434, 0d7FF0000000000000;
	@%p1058 bra 	$L__BB1_535;
	bra.uni 	$L__BB1_531;

$L__BB1_535:
	mov.f64 	%fd4122, 0d4000000000000000;
	add.rn.f64 	%fd7700, %fd374, %fd4122;
	bra.uni 	$L__BB1_536;

$L__BB1_531:
	setp.eq.s32 	%p1059, %r5, 2146435072;
	mov.f64 	%fd4121, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1116, %temp}, %fd4121;
	}
	setp.eq.s32 	%p1060, %r1116, 0;
	and.pred  	%p1061, %p1059, %p1060;
	@%p1061 bra 	$L__BB1_534;
	bra.uni 	$L__BB1_532;

$L__BB1_534:
	setp.lt.s32 	%p1067, %r3, 0;
	mov.u32 	%r1121, 0;
	setp.gt.f64 	%p1068, %fd434, 0d3FF0000000000000;
	selp.b32 	%r1122, 2146435072, 0, %p1068;
	xor.b32  	%r1123, %r1122, 2146435072;
	selp.b32 	%r1124, %r1123, %r1122, %p1067;
	setp.eq.f32 	%p1069, %f36, 0fBF800000;
	selp.b32 	%r1125, 1072693248, %r1124, %p1069;
	mov.b64 	%fd7700, {%r1121, %r1125};
	bra.uni 	$L__BB1_536;

$L__BB1_532:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1117, %temp}, %fd374;
	}
	and.b32  	%r1118, %r55, 2147483647;
	setp.ne.s32 	%p1062, %r1118, 2146435072;
	setp.ne.s32 	%p1063, %r1117, 0;
	or.pred  	%p1064, %p1062, %p1063;
	@%p1064 bra 	$L__BB1_536;

	setp.ne.s32 	%p1065, %r5, 1071644672;
	and.pred  	%p1066, %p1065, %p33;
	selp.b32 	%r1119, %r7, %r6, %p1066;
	mov.u32 	%r1120, 0;
	mov.b64 	%fd7700, {%r1120, %r1119};

$L__BB1_536:
	setp.eq.f32 	%p1070, %f36, 0f3F800000;
	selp.f64 	%fd4123, 0d3FF0000000000000, %fd7700, %p1070;
	add.f64 	%fd444, %fd433, %fd4123;
	@%p1051 bra 	$L__BB1_538;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1126}, %fd7703;
	}
	xor.b32  	%r1127, %r1126, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1128, %temp}, %fd7703;
	}
	mov.b64 	%fd7703, {%r1128, %r1127};

$L__BB1_538:
	@%p1052 bra 	$L__BB1_542;
	bra.uni 	$L__BB1_539;

$L__BB1_542:
	setp.lt.s32 	%p1075, %r3, 0;
	mov.u32 	%r1129, 0;
	selp.b32 	%r1130, %r55, 0, %p246;
	or.b32  	%r1131, %r1130, 2146435072;
	selp.b32 	%r1132, %r1131, %r1130, %p1075;
	mov.b64 	%fd7703, {%r1129, %r1132};
	bra.uni 	$L__BB1_543;

$L__BB1_539:
	setp.gt.s32 	%p1073, %r55, -1;
	@%p1073 bra 	$L__BB1_543;

	mov.f64 	%fd4124, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4125, %fd4124;
	setp.eq.f64 	%p1074, %fd4125, 0d4000000000000000;
	@%p1074 bra 	$L__BB1_543;

	mov.f64 	%fd7703, 0dFFF8000000000000;

$L__BB1_543:
	@%p1057 bra 	$L__BB1_550;

	setp.gtu.f64 	%p1078, %fd434, 0d7FF0000000000000;
	@%p1078 bra 	$L__BB1_549;
	bra.uni 	$L__BB1_545;

$L__BB1_549:
	mov.f64 	%fd4128, 0d4000000000000000;
	add.rn.f64 	%fd7703, %fd374, %fd4128;
	bra.uni 	$L__BB1_550;

$L__BB1_545:
	setp.eq.s32 	%p1079, %r5, 2146435072;
	mov.f64 	%fd4127, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1133, %temp}, %fd4127;
	}
	setp.eq.s32 	%p1080, %r1133, 0;
	and.pred  	%p1081, %p1079, %p1080;
	@%p1081 bra 	$L__BB1_548;
	bra.uni 	$L__BB1_546;

$L__BB1_548:
	setp.lt.s32 	%p1087, %r3, 0;
	mov.u32 	%r1138, 0;
	setp.gt.f64 	%p1088, %fd434, 0d3FF0000000000000;
	selp.b32 	%r1139, 2146435072, 0, %p1088;
	xor.b32  	%r1140, %r1139, 2146435072;
	selp.b32 	%r1141, %r1140, %r1139, %p1087;
	setp.eq.f32 	%p1089, %f36, 0fBF800000;
	selp.b32 	%r1142, 1072693248, %r1141, %p1089;
	mov.b64 	%fd7703, {%r1138, %r1142};
	bra.uni 	$L__BB1_550;

$L__BB1_546:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1134, %temp}, %fd374;
	}
	and.b32  	%r1135, %r55, 2147483647;
	setp.ne.s32 	%p1082, %r1135, 2146435072;
	setp.ne.s32 	%p1083, %r1134, 0;
	or.pred  	%p1084, %p1082, %p1083;
	@%p1084 bra 	$L__BB1_550;

	setp.ne.s32 	%p1085, %r5, 1071644672;
	and.pred  	%p1086, %p1085, %p33;
	selp.b32 	%r1136, %r7, %r6, %p1086;
	mov.u32 	%r1137, 0;
	mov.b64 	%fd7703, {%r1137, %r1136};

$L__BB1_550:
	selp.f64 	%fd4129, 0d3FF0000000000000, %fd7703, %p1070;
	mul.f64 	%fd453, %fd372, %fd4129;
	mul.f64 	%fd454, %fd372, %fd444;
	@%p985 bra 	$L__BB1_552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1143}, %fd7706;
	}
	xor.b32  	%r1144, %r1143, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1145, %temp}, %fd7706;
	}
	mov.b64 	%fd7706, {%r1145, %r1144};

$L__BB1_552:
	@%p986 bra 	$L__BB1_556;
	bra.uni 	$L__BB1_553;

$L__BB1_556:
	setp.lt.s32 	%p1095, %r3, 0;
	mov.u32 	%r1146, 0;
	selp.b32 	%r1147, %r51, 0, %p246;
	or.b32  	%r1148, %r1147, 2146435072;
	selp.b32 	%r1149, %r1148, %r1147, %p1095;
	mov.b64 	%fd7706, {%r1146, %r1149};
	bra.uni 	$L__BB1_557;

$L__BB1_553:
	setp.gt.s32 	%p1093, %r51, -1;
	@%p1093 bra 	$L__BB1_557;

	mov.f64 	%fd4130, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4131, %fd4130;
	setp.eq.f64 	%p1094, %fd4131, 0d4000000000000000;
	@%p1094 bra 	$L__BB1_557;

	mov.f64 	%fd7706, 0dFFF8000000000000;

$L__BB1_557:
	@%p991 bra 	$L__BB1_564;

	setp.gtu.f64 	%p1098, %fd401, 0d7FF0000000000000;
	@%p1098 bra 	$L__BB1_563;
	bra.uni 	$L__BB1_559;

$L__BB1_563:
	mov.f64 	%fd4134, 0d4000000000000000;
	add.rn.f64 	%fd7706, %fd400, %fd4134;
	bra.uni 	$L__BB1_564;

$L__BB1_559:
	setp.eq.s32 	%p1099, %r5, 2146435072;
	mov.f64 	%fd4133, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1150, %temp}, %fd4133;
	}
	setp.eq.s32 	%p1100, %r1150, 0;
	and.pred  	%p1101, %p1099, %p1100;
	@%p1101 bra 	$L__BB1_562;
	bra.uni 	$L__BB1_560;

$L__BB1_562:
	setp.lt.s32 	%p1107, %r3, 0;
	mov.u32 	%r1155, 0;
	setp.gt.f64 	%p1108, %fd401, 0d3FF0000000000000;
	selp.b32 	%r1156, 2146435072, 0, %p1108;
	xor.b32  	%r1157, %r1156, 2146435072;
	selp.b32 	%r1158, %r1157, %r1156, %p1107;
	setp.eq.f32 	%p1109, %f37, 0fBF800000;
	selp.b32 	%r1159, 1072693248, %r1158, %p1109;
	mov.b64 	%fd7706, {%r1155, %r1159};
	bra.uni 	$L__BB1_564;

$L__BB1_560:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1151, %temp}, %fd400;
	}
	and.b32  	%r1152, %r51, 2147483647;
	setp.ne.s32 	%p1102, %r1152, 2146435072;
	setp.ne.s32 	%p1103, %r1151, 0;
	or.pred  	%p1104, %p1102, %p1103;
	@%p1104 bra 	$L__BB1_564;

	setp.ne.s32 	%p1105, %r5, 1071644672;
	and.pred  	%p1106, %p1105, %p30;
	selp.b32 	%r1153, %r7, %r6, %p1106;
	mov.u32 	%r1154, 0;
	mov.b64 	%fd7706, {%r1154, %r1153};

$L__BB1_564:
	selp.f64 	%fd4135, 0d3FF0000000000000, %fd7706, %p1004;
	sub.f64 	%fd4136, %fd453, %fd4135;
	ld.global.f32 	%f451, [%rd153];
	cvt.rn.f32.f64 	%f452, %fd454;
	sub.f32 	%f453, %f451, %f452;
	cvt.f64.f32 	%fd4137, %f453;
	cvt.rn.f32.f64 	%f454, %fd411;
	cvt.f64.f32 	%fd4138, %f454;
	mul.f64 	%fd4139, %fd4138, 0d3FE0000000000000;
	sub.f64 	%fd4140, %fd4137, %fd4139;
	mul.f64 	%fd4141, %fd4140, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f455, %fd4141;
	cvt.f64.f32 	%fd4142, %f455;
	add.f64 	%fd4143, %fd4136, %fd4142;
	add.f64 	%fd463, %fd4139, %fd4143;
	ld.global.f32 	%f42, [%rd31];
	cvt.f64.f32 	%fd464, %f42;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd464;
	}
	abs.f64 	%fd465, %fd464;
	{ // callseq 150, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd465;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7709, [retval0+0];
	} // callseq 150
	setp.lt.s32 	%p1111, %r57, 0;
	and.pred  	%p34, %p1111, %p246;
	not.pred 	%p1113, %p34;
	@%p1113 bra 	$L__BB1_566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1160}, %fd7709;
	}
	xor.b32  	%r1161, %r1160, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1162, %temp}, %fd7709;
	}
	mov.b64 	%fd7709, {%r1162, %r1161};

$L__BB1_566:
	setp.eq.f32 	%p1114, %f42, 0f00000000;
	@%p1114 bra 	$L__BB1_570;
	bra.uni 	$L__BB1_567;

$L__BB1_570:
	setp.lt.s32 	%p1117, %r3, 0;
	mov.u32 	%r1163, 0;
	selp.b32 	%r1164, %r57, 0, %p246;
	or.b32  	%r1165, %r1164, 2146435072;
	selp.b32 	%r1166, %r1165, %r1164, %p1117;
	mov.b64 	%fd7709, {%r1163, %r1166};
	bra.uni 	$L__BB1_571;

$L__BB1_567:
	setp.gt.s32 	%p1115, %r57, -1;
	@%p1115 bra 	$L__BB1_571;

	mov.f64 	%fd4144, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4145, %fd4144;
	setp.eq.f64 	%p1116, %fd4145, 0d4000000000000000;
	@%p1116 bra 	$L__BB1_571;

	mov.f64 	%fd7709, 0dFFF8000000000000;

$L__BB1_571:
	add.f64 	%fd4147, %fd464, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1167}, %fd4147;
	}
	and.b32  	%r1168, %r1167, 2146435072;
	setp.ne.s32 	%p1119, %r1168, 2146435072;
	@%p1119 bra 	$L__BB1_578;

	setp.gtu.f64 	%p1120, %fd465, 0d7FF0000000000000;
	@%p1120 bra 	$L__BB1_577;
	bra.uni 	$L__BB1_573;

$L__BB1_577:
	mov.f64 	%fd4149, 0d4000000000000000;
	add.rn.f64 	%fd7709, %fd464, %fd4149;
	bra.uni 	$L__BB1_578;

$L__BB1_573:
	setp.eq.s32 	%p1121, %r5, 2146435072;
	mov.f64 	%fd4148, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1169, %temp}, %fd4148;
	}
	setp.eq.s32 	%p1122, %r1169, 0;
	and.pred  	%p1123, %p1121, %p1122;
	@%p1123 bra 	$L__BB1_576;
	bra.uni 	$L__BB1_574;

$L__BB1_576:
	setp.lt.s32 	%p1129, %r3, 0;
	mov.u32 	%r1174, 0;
	setp.gt.f64 	%p1130, %fd465, 0d3FF0000000000000;
	selp.b32 	%r1175, 2146435072, 0, %p1130;
	xor.b32  	%r1176, %r1175, 2146435072;
	selp.b32 	%r1177, %r1176, %r1175, %p1129;
	setp.eq.f32 	%p1131, %f42, 0fBF800000;
	selp.b32 	%r1178, 1072693248, %r1177, %p1131;
	mov.b64 	%fd7709, {%r1174, %r1178};
	bra.uni 	$L__BB1_578;

$L__BB1_574:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1170, %temp}, %fd464;
	}
	and.b32  	%r1171, %r57, 2147483647;
	setp.ne.s32 	%p1124, %r1171, 2146435072;
	setp.ne.s32 	%p1125, %r1170, 0;
	or.pred  	%p1126, %p1124, %p1125;
	@%p1126 bra 	$L__BB1_578;

	setp.ne.s32 	%p1127, %r5, 1071644672;
	and.pred  	%p1128, %p1127, %p34;
	selp.b32 	%r1172, %r7, %r6, %p1128;
	mov.u32 	%r1173, 0;
	mov.b64 	%fd7709, {%r1173, %r1172};

$L__BB1_578:
	setp.eq.f32 	%p1132, %f42, 0f3F800000;
	selp.f64 	%fd475, 0d3FF0000000000000, %fd7709, %p1132;
	ld.global.f32 	%f43, [%rd34];
	cvt.f64.f32 	%fd476, %f43;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd476;
	}
	abs.f64 	%fd477, %fd476;
	{ // callseq 151, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd477;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7712, [retval0+0];
	} // callseq 151
	setp.lt.s32 	%p1133, %r58, 0;
	and.pred  	%p35, %p1133, %p246;
	not.pred 	%p1135, %p35;
	@%p1135 bra 	$L__BB1_580;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1179}, %fd7712;
	}
	xor.b32  	%r1180, %r1179, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1181, %temp}, %fd7712;
	}
	mov.b64 	%fd7712, {%r1181, %r1180};

$L__BB1_580:
	setp.eq.f32 	%p1136, %f43, 0f00000000;
	@%p1136 bra 	$L__BB1_584;
	bra.uni 	$L__BB1_581;

$L__BB1_584:
	setp.lt.s32 	%p1139, %r3, 0;
	mov.u32 	%r1182, 0;
	selp.b32 	%r1183, %r58, 0, %p246;
	or.b32  	%r1184, %r1183, 2146435072;
	selp.b32 	%r1185, %r1184, %r1183, %p1139;
	mov.b64 	%fd7712, {%r1182, %r1185};
	bra.uni 	$L__BB1_585;

$L__BB1_581:
	setp.gt.s32 	%p1137, %r58, -1;
	@%p1137 bra 	$L__BB1_585;

	mov.f64 	%fd4150, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4151, %fd4150;
	setp.eq.f64 	%p1138, %fd4151, 0d4000000000000000;
	@%p1138 bra 	$L__BB1_585;

	mov.f64 	%fd7712, 0dFFF8000000000000;

$L__BB1_585:
	add.f64 	%fd4153, %fd476, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1186}, %fd4153;
	}
	and.b32  	%r1187, %r1186, 2146435072;
	setp.ne.s32 	%p1141, %r1187, 2146435072;
	@%p1141 bra 	$L__BB1_592;

	setp.gtu.f64 	%p1142, %fd477, 0d7FF0000000000000;
	@%p1142 bra 	$L__BB1_591;
	bra.uni 	$L__BB1_587;

$L__BB1_591:
	mov.f64 	%fd4155, 0d4000000000000000;
	add.rn.f64 	%fd7712, %fd476, %fd4155;
	bra.uni 	$L__BB1_592;

$L__BB1_587:
	setp.eq.s32 	%p1143, %r5, 2146435072;
	mov.f64 	%fd4154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1188, %temp}, %fd4154;
	}
	setp.eq.s32 	%p1144, %r1188, 0;
	and.pred  	%p1145, %p1143, %p1144;
	@%p1145 bra 	$L__BB1_590;
	bra.uni 	$L__BB1_588;

$L__BB1_590:
	setp.lt.s32 	%p1151, %r3, 0;
	mov.u32 	%r1193, 0;
	setp.gt.f64 	%p1152, %fd477, 0d3FF0000000000000;
	selp.b32 	%r1194, 2146435072, 0, %p1152;
	xor.b32  	%r1195, %r1194, 2146435072;
	selp.b32 	%r1196, %r1195, %r1194, %p1151;
	setp.eq.f32 	%p1153, %f43, 0fBF800000;
	selp.b32 	%r1197, 1072693248, %r1196, %p1153;
	mov.b64 	%fd7712, {%r1193, %r1197};
	bra.uni 	$L__BB1_592;

$L__BB1_588:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1189, %temp}, %fd476;
	}
	and.b32  	%r1190, %r58, 2147483647;
	setp.ne.s32 	%p1146, %r1190, 2146435072;
	setp.ne.s32 	%p1147, %r1189, 0;
	or.pred  	%p1148, %p1146, %p1147;
	@%p1148 bra 	$L__BB1_592;

	setp.ne.s32 	%p1149, %r5, 1071644672;
	and.pred  	%p1150, %p1149, %p35;
	selp.b32 	%r1191, %r7, %r6, %p1150;
	mov.u32 	%r1192, 0;
	mov.b64 	%fd7712, {%r1192, %r1191};

$L__BB1_592:
	setp.eq.f32 	%p1154, %f43, 0f3F800000;
	selp.f64 	%fd4156, 0d3FF0000000000000, %fd7712, %p1154;
	add.f64 	%fd487, %fd475, %fd4156;
	ld.global.f32 	%f44, [%rd32];
	cvt.f64.f32 	%fd488, %f44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd488;
	}
	abs.f64 	%fd489, %fd488;
	{ // callseq 152, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd489;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7730, [retval0+0];
	} // callseq 152
	setp.lt.s32 	%p1155, %r59, 0;
	and.pred  	%p36, %p1155, %p246;
	not.pred 	%p1157, %p36;
	mov.f64 	%fd7715, %fd7730;
	@%p1157 bra 	$L__BB1_594;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1198}, %fd7730;
	}
	xor.b32  	%r1199, %r1198, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1200, %temp}, %fd7730;
	}
	mov.b64 	%fd7715, {%r1200, %r1199};

$L__BB1_594:
	setp.eq.f32 	%p1158, %f44, 0f00000000;
	@%p1158 bra 	$L__BB1_598;
	bra.uni 	$L__BB1_595;

$L__BB1_598:
	setp.lt.s32 	%p1161, %r3, 0;
	mov.u32 	%r1201, 0;
	selp.b32 	%r1202, %r59, 0, %p246;
	or.b32  	%r1203, %r1202, 2146435072;
	selp.b32 	%r1204, %r1203, %r1202, %p1161;
	mov.b64 	%fd7715, {%r1201, %r1204};
	bra.uni 	$L__BB1_599;

$L__BB1_595:
	setp.gt.s32 	%p1159, %r59, -1;
	@%p1159 bra 	$L__BB1_599;

	mov.f64 	%fd4157, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4158, %fd4157;
	setp.eq.f64 	%p1160, %fd4158, 0d4000000000000000;
	@%p1160 bra 	$L__BB1_599;

	mov.f64 	%fd7715, 0dFFF8000000000000;

$L__BB1_599:
	add.f64 	%fd4160, %fd488, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1205}, %fd4160;
	}
	and.b32  	%r60, %r1205, 2146435072;
	setp.ne.s32 	%p1163, %r60, 2146435072;
	@%p1163 bra 	$L__BB1_606;

	setp.gtu.f64 	%p1164, %fd489, 0d7FF0000000000000;
	@%p1164 bra 	$L__BB1_605;
	bra.uni 	$L__BB1_601;

$L__BB1_605:
	mov.f64 	%fd4162, 0d4000000000000000;
	add.rn.f64 	%fd7715, %fd488, %fd4162;
	bra.uni 	$L__BB1_606;

$L__BB1_601:
	setp.eq.s32 	%p1165, %r5, 2146435072;
	mov.f64 	%fd4161, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1206, %temp}, %fd4161;
	}
	setp.eq.s32 	%p1166, %r1206, 0;
	and.pred  	%p1167, %p1165, %p1166;
	@%p1167 bra 	$L__BB1_604;
	bra.uni 	$L__BB1_602;

$L__BB1_604:
	setp.lt.s32 	%p1173, %r3, 0;
	mov.u32 	%r1211, 0;
	setp.gt.f64 	%p1174, %fd489, 0d3FF0000000000000;
	selp.b32 	%r1212, 2146435072, 0, %p1174;
	xor.b32  	%r1213, %r1212, 2146435072;
	selp.b32 	%r1214, %r1213, %r1212, %p1173;
	setp.eq.f32 	%p1175, %f44, 0fBF800000;
	selp.b32 	%r1215, 1072693248, %r1214, %p1175;
	mov.b64 	%fd7715, {%r1211, %r1215};
	bra.uni 	$L__BB1_606;

$L__BB1_602:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1207, %temp}, %fd488;
	}
	and.b32  	%r1208, %r59, 2147483647;
	setp.ne.s32 	%p1168, %r1208, 2146435072;
	setp.ne.s32 	%p1169, %r1207, 0;
	or.pred  	%p1170, %p1168, %p1169;
	@%p1170 bra 	$L__BB1_606;

	setp.ne.s32 	%p1171, %r5, 1071644672;
	and.pred  	%p1172, %p1171, %p36;
	selp.b32 	%r1209, %r7, %r6, %p1172;
	mov.u32 	%r1210, 0;
	mov.b64 	%fd7715, {%r1210, %r1209};

$L__BB1_606:
	setp.eq.f32 	%p1176, %f44, 0f3F800000;
	selp.f64 	%fd4163, 0d3FF0000000000000, %fd7715, %p1176;
	add.f64 	%fd499, %fd487, %fd4163;
	ld.global.f32 	%f45, [%rd29];
	ld.global.f32 	%f46, [%rd30];
	cvt.f64.f32 	%fd500, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd500;
	}
	abs.f64 	%fd501, %fd500;
	{ // callseq 153, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd501;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7718, [retval0+0];
	} // callseq 153
	setp.lt.s32 	%p1177, %r61, 0;
	and.pred  	%p37, %p1177, %p246;
	not.pred 	%p1179, %p37;
	@%p1179 bra 	$L__BB1_608;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1216}, %fd7718;
	}
	xor.b32  	%r1217, %r1216, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1218, %temp}, %fd7718;
	}
	mov.b64 	%fd7718, {%r1218, %r1217};

$L__BB1_608:
	setp.eq.f32 	%p1180, %f46, 0f00000000;
	@%p1180 bra 	$L__BB1_612;
	bra.uni 	$L__BB1_609;

$L__BB1_612:
	setp.lt.s32 	%p1183, %r3, 0;
	mov.u32 	%r1219, 0;
	selp.b32 	%r1220, %r61, 0, %p246;
	or.b32  	%r1221, %r1220, 2146435072;
	selp.b32 	%r1222, %r1221, %r1220, %p1183;
	mov.b64 	%fd7718, {%r1219, %r1222};
	bra.uni 	$L__BB1_613;

$L__BB1_609:
	setp.gt.s32 	%p1181, %r61, -1;
	@%p1181 bra 	$L__BB1_613;

	mov.f64 	%fd4164, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4165, %fd4164;
	setp.eq.f64 	%p1182, %fd4165, 0d4000000000000000;
	@%p1182 bra 	$L__BB1_613;

	mov.f64 	%fd7718, 0dFFF8000000000000;

$L__BB1_613:
	add.f64 	%fd4167, %fd500, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1223}, %fd4167;
	}
	and.b32  	%r1224, %r1223, 2146435072;
	setp.ne.s32 	%p1185, %r1224, 2146435072;
	@%p1185 bra 	$L__BB1_620;

	setp.gtu.f64 	%p1186, %fd501, 0d7FF0000000000000;
	@%p1186 bra 	$L__BB1_619;
	bra.uni 	$L__BB1_615;

$L__BB1_619:
	mov.f64 	%fd4169, 0d4000000000000000;
	add.rn.f64 	%fd7718, %fd500, %fd4169;
	bra.uni 	$L__BB1_620;

$L__BB1_615:
	setp.eq.s32 	%p1187, %r5, 2146435072;
	mov.f64 	%fd4168, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1225, %temp}, %fd4168;
	}
	setp.eq.s32 	%p1188, %r1225, 0;
	and.pred  	%p1189, %p1187, %p1188;
	@%p1189 bra 	$L__BB1_618;
	bra.uni 	$L__BB1_616;

$L__BB1_618:
	setp.lt.s32 	%p1195, %r3, 0;
	mov.u32 	%r1230, 0;
	setp.gt.f64 	%p1196, %fd501, 0d3FF0000000000000;
	selp.b32 	%r1231, 2146435072, 0, %p1196;
	xor.b32  	%r1232, %r1231, 2146435072;
	selp.b32 	%r1233, %r1232, %r1231, %p1195;
	setp.eq.f32 	%p1197, %f46, 0fBF800000;
	selp.b32 	%r1234, 1072693248, %r1233, %p1197;
	mov.b64 	%fd7718, {%r1230, %r1234};
	bra.uni 	$L__BB1_620;

$L__BB1_616:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1226, %temp}, %fd500;
	}
	and.b32  	%r1227, %r61, 2147483647;
	setp.ne.s32 	%p1190, %r1227, 2146435072;
	setp.ne.s32 	%p1191, %r1226, 0;
	or.pred  	%p1192, %p1190, %p1191;
	@%p1192 bra 	$L__BB1_620;

	setp.ne.s32 	%p1193, %r5, 1071644672;
	and.pred  	%p1194, %p1193, %p37;
	selp.b32 	%r1228, %r7, %r6, %p1194;
	mov.u32 	%r1229, 0;
	mov.b64 	%fd7718, {%r1229, %r1228};

$L__BB1_620:
	cvt.f64.f32 	%fd4170, %f45;
	rcp.rn.f64 	%fd511, %fd4170;
	setp.eq.f32 	%p1198, %f46, 0f3F800000;
	selp.f64 	%fd512, 0d3FF0000000000000, %fd7718, %p1198;
	ld.global.f32 	%f47, [%rd33];
	cvt.f64.f32 	%fd513, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd513;
	}
	abs.f64 	%fd514, %fd513;
	{ // callseq 154, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd514;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7721, [retval0+0];
	} // callseq 154
	setp.lt.s32 	%p1199, %r62, 0;
	and.pred  	%p38, %p1199, %p246;
	not.pred 	%p1201, %p38;
	@%p1201 bra 	$L__BB1_622;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1235}, %fd7721;
	}
	xor.b32  	%r1236, %r1235, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1237, %temp}, %fd7721;
	}
	mov.b64 	%fd7721, {%r1237, %r1236};

$L__BB1_622:
	setp.eq.f32 	%p1202, %f47, 0f00000000;
	@%p1202 bra 	$L__BB1_626;
	bra.uni 	$L__BB1_623;

$L__BB1_626:
	setp.lt.s32 	%p1205, %r3, 0;
	mov.u32 	%r1238, 0;
	selp.b32 	%r1239, %r62, 0, %p246;
	or.b32  	%r1240, %r1239, 2146435072;
	selp.b32 	%r1241, %r1240, %r1239, %p1205;
	mov.b64 	%fd7721, {%r1238, %r1241};
	bra.uni 	$L__BB1_627;

$L__BB1_623:
	setp.gt.s32 	%p1203, %r62, -1;
	@%p1203 bra 	$L__BB1_627;

	mov.f64 	%fd4171, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4172, %fd4171;
	setp.eq.f64 	%p1204, %fd4172, 0d4000000000000000;
	@%p1204 bra 	$L__BB1_627;

	mov.f64 	%fd7721, 0dFFF8000000000000;

$L__BB1_627:
	add.f64 	%fd4174, %fd513, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1242}, %fd4174;
	}
	and.b32  	%r1243, %r1242, 2146435072;
	setp.ne.s32 	%p1207, %r1243, 2146435072;
	@%p1207 bra 	$L__BB1_634;

	setp.gtu.f64 	%p1208, %fd514, 0d7FF0000000000000;
	@%p1208 bra 	$L__BB1_633;
	bra.uni 	$L__BB1_629;

$L__BB1_633:
	mov.f64 	%fd4176, 0d4000000000000000;
	add.rn.f64 	%fd7721, %fd513, %fd4176;
	bra.uni 	$L__BB1_634;

$L__BB1_629:
	setp.eq.s32 	%p1209, %r5, 2146435072;
	mov.f64 	%fd4175, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1244, %temp}, %fd4175;
	}
	setp.eq.s32 	%p1210, %r1244, 0;
	and.pred  	%p1211, %p1209, %p1210;
	@%p1211 bra 	$L__BB1_632;
	bra.uni 	$L__BB1_630;

$L__BB1_632:
	setp.lt.s32 	%p1217, %r3, 0;
	mov.u32 	%r1249, 0;
	setp.gt.f64 	%p1218, %fd514, 0d3FF0000000000000;
	selp.b32 	%r1250, 2146435072, 0, %p1218;
	xor.b32  	%r1251, %r1250, 2146435072;
	selp.b32 	%r1252, %r1251, %r1250, %p1217;
	setp.eq.f32 	%p1219, %f47, 0fBF800000;
	selp.b32 	%r1253, 1072693248, %r1252, %p1219;
	mov.b64 	%fd7721, {%r1249, %r1253};
	bra.uni 	$L__BB1_634;

$L__BB1_630:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1245, %temp}, %fd513;
	}
	and.b32  	%r1246, %r62, 2147483647;
	setp.ne.s32 	%p1212, %r1246, 2146435072;
	setp.ne.s32 	%p1213, %r1245, 0;
	or.pred  	%p1214, %p1212, %p1213;
	@%p1214 bra 	$L__BB1_634;

	setp.ne.s32 	%p1215, %r5, 1071644672;
	and.pred  	%p1216, %p1215, %p38;
	selp.b32 	%r1247, %r7, %r6, %p1216;
	mov.u32 	%r1248, 0;
	mov.b64 	%fd7721, {%r1248, %r1247};

$L__BB1_634:
	setp.eq.f32 	%p1220, %f47, 0f3F800000;
	selp.f64 	%fd4177, 0d3FF0000000000000, %fd7721, %p1220;
	add.f64 	%fd524, %fd512, %fd4177;
	ld.global.f32 	%f48, [%rd18];
	cvt.f64.f32 	%fd525, %f48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd525;
	}
	abs.f64 	%fd526, %fd525;
	{ // callseq 155, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd526;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7727, [retval0+0];
	} // callseq 155
	setp.lt.s32 	%p1221, %r63, 0;
	and.pred  	%p39, %p1221, %p246;
	not.pred 	%p1223, %p39;
	mov.f64 	%fd7724, %fd7727;
	@%p1223 bra 	$L__BB1_636;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1254}, %fd7727;
	}
	xor.b32  	%r1255, %r1254, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1256, %temp}, %fd7727;
	}
	mov.b64 	%fd7724, {%r1256, %r1255};

$L__BB1_636:
	setp.eq.f32 	%p1224, %f48, 0f00000000;
	@%p1224 bra 	$L__BB1_640;
	bra.uni 	$L__BB1_637;

$L__BB1_640:
	setp.lt.s32 	%p1227, %r3, 0;
	mov.u32 	%r1257, 0;
	selp.b32 	%r1258, %r63, 0, %p246;
	or.b32  	%r1259, %r1258, 2146435072;
	selp.b32 	%r1260, %r1259, %r1258, %p1227;
	mov.b64 	%fd7724, {%r1257, %r1260};
	bra.uni 	$L__BB1_641;

$L__BB1_637:
	setp.gt.s32 	%p1225, %r63, -1;
	@%p1225 bra 	$L__BB1_641;

	mov.f64 	%fd4178, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4179, %fd4178;
	setp.eq.f64 	%p1226, %fd4179, 0d4000000000000000;
	@%p1226 bra 	$L__BB1_641;

	mov.f64 	%fd7724, 0dFFF8000000000000;

$L__BB1_641:
	add.f64 	%fd4181, %fd525, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1261}, %fd4181;
	}
	and.b32  	%r64, %r1261, 2146435072;
	setp.ne.s32 	%p1229, %r64, 2146435072;
	@%p1229 bra 	$L__BB1_648;

	setp.gtu.f64 	%p1230, %fd526, 0d7FF0000000000000;
	@%p1230 bra 	$L__BB1_647;
	bra.uni 	$L__BB1_643;

$L__BB1_647:
	mov.f64 	%fd4183, 0d4000000000000000;
	add.rn.f64 	%fd7724, %fd525, %fd4183;
	bra.uni 	$L__BB1_648;

$L__BB1_643:
	setp.eq.s32 	%p1231, %r5, 2146435072;
	mov.f64 	%fd4182, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1262, %temp}, %fd4182;
	}
	setp.eq.s32 	%p1232, %r1262, 0;
	and.pred  	%p1233, %p1231, %p1232;
	@%p1233 bra 	$L__BB1_646;
	bra.uni 	$L__BB1_644;

$L__BB1_646:
	setp.lt.s32 	%p1239, %r3, 0;
	mov.u32 	%r1267, 0;
	setp.gt.f64 	%p1240, %fd526, 0d3FF0000000000000;
	selp.b32 	%r1268, 2146435072, 0, %p1240;
	xor.b32  	%r1269, %r1268, 2146435072;
	selp.b32 	%r1270, %r1269, %r1268, %p1239;
	setp.eq.f32 	%p1241, %f48, 0fBF800000;
	selp.b32 	%r1271, 1072693248, %r1270, %p1241;
	mov.b64 	%fd7724, {%r1267, %r1271};
	bra.uni 	$L__BB1_648;

$L__BB1_644:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1263, %temp}, %fd525;
	}
	and.b32  	%r1264, %r63, 2147483647;
	setp.ne.s32 	%p1234, %r1264, 2146435072;
	setp.ne.s32 	%p1235, %r1263, 0;
	or.pred  	%p1236, %p1234, %p1235;
	@%p1236 bra 	$L__BB1_648;

	setp.ne.s32 	%p1237, %r5, 1071644672;
	and.pred  	%p1238, %p1237, %p39;
	selp.b32 	%r1265, %r7, %r6, %p1238;
	mov.u32 	%r1266, 0;
	mov.b64 	%fd7724, {%r1266, %r1265};

$L__BB1_648:
	setp.eq.f32 	%p1242, %f48, 0f3F800000;
	selp.f64 	%fd4184, 0d3FF0000000000000, %fd7724, %p1242;
	add.f64 	%fd536, %fd524, %fd4184;
	@%p1223 bra 	$L__BB1_650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1272}, %fd7727;
	}
	xor.b32  	%r1273, %r1272, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1274, %temp}, %fd7727;
	}
	mov.b64 	%fd7727, {%r1274, %r1273};

$L__BB1_650:
	@%p1224 bra 	$L__BB1_654;
	bra.uni 	$L__BB1_651;

$L__BB1_654:
	setp.lt.s32 	%p1247, %r3, 0;
	mov.u32 	%r1275, 0;
	selp.b32 	%r1276, %r63, 0, %p246;
	or.b32  	%r1277, %r1276, 2146435072;
	selp.b32 	%r1278, %r1277, %r1276, %p1247;
	mov.b64 	%fd7727, {%r1275, %r1278};
	bra.uni 	$L__BB1_655;

$L__BB1_651:
	setp.gt.s32 	%p1245, %r63, -1;
	@%p1245 bra 	$L__BB1_655;

	mov.f64 	%fd4185, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4186, %fd4185;
	setp.eq.f64 	%p1246, %fd4186, 0d4000000000000000;
	@%p1246 bra 	$L__BB1_655;

	mov.f64 	%fd7727, 0dFFF8000000000000;

$L__BB1_655:
	@%p1229 bra 	$L__BB1_662;

	setp.gtu.f64 	%p1250, %fd526, 0d7FF0000000000000;
	@%p1250 bra 	$L__BB1_661;
	bra.uni 	$L__BB1_657;

$L__BB1_661:
	mov.f64 	%fd4189, 0d4000000000000000;
	add.rn.f64 	%fd7727, %fd525, %fd4189;
	bra.uni 	$L__BB1_662;

$L__BB1_657:
	setp.eq.s32 	%p1251, %r5, 2146435072;
	mov.f64 	%fd4188, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1279, %temp}, %fd4188;
	}
	setp.eq.s32 	%p1252, %r1279, 0;
	and.pred  	%p1253, %p1251, %p1252;
	@%p1253 bra 	$L__BB1_660;
	bra.uni 	$L__BB1_658;

$L__BB1_660:
	setp.lt.s32 	%p1259, %r3, 0;
	mov.u32 	%r1284, 0;
	setp.gt.f64 	%p1260, %fd526, 0d3FF0000000000000;
	selp.b32 	%r1285, 2146435072, 0, %p1260;
	xor.b32  	%r1286, %r1285, 2146435072;
	selp.b32 	%r1287, %r1286, %r1285, %p1259;
	setp.eq.f32 	%p1261, %f48, 0fBF800000;
	selp.b32 	%r1288, 1072693248, %r1287, %p1261;
	mov.b64 	%fd7727, {%r1284, %r1288};
	bra.uni 	$L__BB1_662;

$L__BB1_658:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1280, %temp}, %fd525;
	}
	and.b32  	%r1281, %r63, 2147483647;
	setp.ne.s32 	%p1254, %r1281, 2146435072;
	setp.ne.s32 	%p1255, %r1280, 0;
	or.pred  	%p1256, %p1254, %p1255;
	@%p1256 bra 	$L__BB1_662;

	setp.ne.s32 	%p1257, %r5, 1071644672;
	and.pred  	%p1258, %p1257, %p39;
	selp.b32 	%r1282, %r7, %r6, %p1258;
	mov.u32 	%r1283, 0;
	mov.b64 	%fd7727, {%r1283, %r1282};

$L__BB1_662:
	selp.f64 	%fd4190, 0d3FF0000000000000, %fd7727, %p1242;
	mul.f64 	%fd545, %fd511, %fd4190;
	mul.f64 	%fd546, %fd511, %fd536;
	@%p1157 bra 	$L__BB1_664;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1289}, %fd7730;
	}
	xor.b32  	%r1290, %r1289, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1291, %temp}, %fd7730;
	}
	mov.b64 	%fd7730, {%r1291, %r1290};

$L__BB1_664:
	@%p1158 bra 	$L__BB1_668;
	bra.uni 	$L__BB1_665;

$L__BB1_668:
	setp.lt.s32 	%p1267, %r3, 0;
	mov.u32 	%r1292, 0;
	selp.b32 	%r1293, %r59, 0, %p246;
	or.b32  	%r1294, %r1293, 2146435072;
	selp.b32 	%r1295, %r1294, %r1293, %p1267;
	mov.b64 	%fd7730, {%r1292, %r1295};
	bra.uni 	$L__BB1_669;

$L__BB1_665:
	setp.gt.s32 	%p1265, %r59, -1;
	@%p1265 bra 	$L__BB1_669;

	mov.f64 	%fd4191, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4192, %fd4191;
	setp.eq.f64 	%p1266, %fd4192, 0d4000000000000000;
	@%p1266 bra 	$L__BB1_669;

	mov.f64 	%fd7730, 0dFFF8000000000000;

$L__BB1_669:
	@%p1163 bra 	$L__BB1_676;

	setp.gtu.f64 	%p1270, %fd489, 0d7FF0000000000000;
	@%p1270 bra 	$L__BB1_675;
	bra.uni 	$L__BB1_671;

$L__BB1_675:
	mov.f64 	%fd4195, 0d4000000000000000;
	add.rn.f64 	%fd7730, %fd488, %fd4195;
	bra.uni 	$L__BB1_676;

$L__BB1_671:
	setp.eq.s32 	%p1271, %r5, 2146435072;
	mov.f64 	%fd4194, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1296, %temp}, %fd4194;
	}
	setp.eq.s32 	%p1272, %r1296, 0;
	and.pred  	%p1273, %p1271, %p1272;
	@%p1273 bra 	$L__BB1_674;
	bra.uni 	$L__BB1_672;

$L__BB1_674:
	setp.lt.s32 	%p1279, %r3, 0;
	mov.u32 	%r1301, 0;
	setp.gt.f64 	%p1280, %fd489, 0d3FF0000000000000;
	selp.b32 	%r1302, 2146435072, 0, %p1280;
	xor.b32  	%r1303, %r1302, 2146435072;
	selp.b32 	%r1304, %r1303, %r1302, %p1279;
	setp.eq.f32 	%p1281, %f44, 0fBF800000;
	selp.b32 	%r1305, 1072693248, %r1304, %p1281;
	mov.b64 	%fd7730, {%r1301, %r1305};
	bra.uni 	$L__BB1_676;

$L__BB1_672:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1297, %temp}, %fd488;
	}
	and.b32  	%r1298, %r59, 2147483647;
	setp.ne.s32 	%p1274, %r1298, 2146435072;
	setp.ne.s32 	%p1275, %r1297, 0;
	or.pred  	%p1276, %p1274, %p1275;
	@%p1276 bra 	$L__BB1_676;

	setp.ne.s32 	%p1277, %r5, 1071644672;
	and.pred  	%p1278, %p1277, %p36;
	selp.b32 	%r1299, %r7, %r6, %p1278;
	mov.u32 	%r1300, 0;
	mov.b64 	%fd7730, {%r1300, %r1299};

$L__BB1_676:
	ld.param.u64 	%rd1066, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_22];
	ld.param.u64 	%rd1065, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_21];
	ld.param.u64 	%rd1064, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_20];
	ld.param.u64 	%rd1063, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_19];
	selp.f64 	%fd4196, 0d3FF0000000000000, %fd7730, %p1176;
	sub.f64 	%fd4197, %fd545, %fd4196;
	add.s64 	%rd188, %rd2, %rd169;
	ld.global.f32 	%f456, [%rd188];
	cvt.rn.f32.f64 	%f457, %fd546;
	sub.f32 	%f458, %f456, %f457;
	cvt.f64.f32 	%fd4198, %f458;
	cvt.rn.f32.f64 	%f459, %fd499;
	cvt.f64.f32 	%fd4199, %f459;
	mul.f64 	%fd4200, %fd4199, 0d3FE0000000000000;
	sub.f64 	%fd4201, %fd4198, %fd4200;
	mul.f64 	%fd4202, %fd4201, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f460, %fd4202;
	cvt.f64.f32 	%fd4203, %f460;
	add.f64 	%fd4204, %fd4197, %fd4203;
	add.f64 	%fd4205, %fd4200, %fd4204;
	cvt.rn.f32.f64 	%f461, %fd4205;
	cvt.rn.f32.f64 	%f462, %fd463;
	sub.f32 	%f463, %f462, %f461;
	mul.f32 	%f464, %f5, %f463;
	sub.f32 	%f465, %f41, %f464;
	cvta.to.global.u64 	%rd189, %rd1063;
	add.s64 	%rd191, %rd189, %rd149;
	st.global.f32 	[%rd191], %f465;
	ld.global.f32 	%f466, [%rd20];
	sub.f32 	%f467, %f466, %f2;
	ld.global.f32 	%f468, [%rd11];
	cvt.f64.f32 	%fd4206, %f468;
	rcp.rn.f64 	%fd4207, %fd4206;
	ld.global.f32 	%f469, [%rd21];
	ld.global.f32 	%f470, [%rd12];
	mul.f32 	%f471, %f470, %f469;
	ld.global.f32 	%f472, [%rd15];
	mul.f32 	%f473, %f466, %f472;
	sub.f32 	%f474, %f471, %f473;
	cvt.f64.f32 	%fd4208, %f474;
	mul.f64 	%fd4209, %fd4207, %fd4208;
	cvt.rn.f32.f64 	%f475, %fd4209;
	ld.global.f32 	%f476, [%rd11+-4];
	cvt.f64.f32 	%fd4210, %f476;
	rcp.rn.f64 	%fd4211, %fd4210;
	ld.global.f32 	%f477, [%rd21+-4];
	ld.global.f32 	%f478, [%rd12+-4];
	mul.f32 	%f479, %f478, %f477;
	ld.global.f32 	%f480, [%rd15+-4];
	ld.global.f32 	%f481, [%rd20+-4];
	mul.f32 	%f482, %f481, %f480;
	sub.f32 	%f483, %f479, %f482;
	cvt.f64.f32 	%fd4212, %f483;
	mul.f64 	%fd4213, %fd4211, %fd4212;
	cvt.rn.f32.f64 	%f484, %fd4213;
	sub.f32 	%f485, %f475, %f484;
	mul.f32 	%f486, %f3, %f485;
	sub.f32 	%f487, %f467, %f486;
	ld.global.f32 	%f488, [%rd22];
	mul.f32 	%f489, %f470, %f488;
	ld.global.f32 	%f490, [%rd16];
	mul.f32 	%f491, %f466, %f490;
	sub.f32 	%f492, %f489, %f491;
	cvt.f64.f32 	%fd4214, %f492;
	mul.f64 	%fd4215, %fd4207, %fd4214;
	cvt.rn.f32.f64 	%f493, %fd4215;
	ld.global.f32 	%f494, [%rd29];
	cvt.f64.f32 	%fd4216, %f494;
	rcp.rn.f64 	%fd4217, %fd4216;
	ld.global.f32 	%f495, [%rd32];
	ld.global.f32 	%f496, [%rd30];
	mul.f32 	%f497, %f496, %f495;
	ld.global.f32 	%f498, [%rd18];
	ld.global.f32 	%f499, [%rd31];
	mul.f32 	%f500, %f499, %f498;
	sub.f32 	%f501, %f497, %f500;
	cvt.f64.f32 	%fd4218, %f501;
	mul.f64 	%fd4219, %fd4217, %fd4218;
	cvt.rn.f32.f64 	%f502, %fd4219;
	sub.f32 	%f503, %f493, %f502;
	mul.f32 	%f504, %f5, %f503;
	sub.f32 	%f505, %f487, %f504;
	cvta.to.global.u64 	%rd192, %rd1064;
	add.s64 	%rd193, %rd192, %rd149;
	st.global.f32 	[%rd193], %f505;
	ld.global.f32 	%f506, [%rd11];
	cvt.f64.f32 	%fd4220, %f506;
	rcp.rn.f64 	%fd4221, %fd4220;
	ld.global.f32 	%f507, [%rd20];
	ld.global.f32 	%f508, [%rd15];
	mul.f32 	%f509, %f508, %f507;
	ld.global.f32 	%f510, [%rd12];
	ld.global.f32 	%f511, [%rd21];
	mul.f32 	%f512, %f511, %f510;
	sub.f32 	%f513, %f509, %f512;
	cvt.f64.f32 	%fd4222, %f513;
	mul.f64 	%fd4223, %fd4221, %fd4222;
	cvt.rn.f32.f64 	%f514, %fd4223;
	ld.global.f32 	%f515, [%rd26];
	cvt.f64.f32 	%fd4224, %f515;
	rcp.rn.f64 	%fd4225, %fd4224;
	ld.global.f32 	%f516, [%rd23];
	ld.global.f32 	%f517, [%rd27];
	mul.f32 	%f518, %f517, %f516;
	ld.global.f32 	%f519, [%rd14];
	ld.global.f32 	%f520, [%rd24];
	mul.f32 	%f521, %f520, %f519;
	sub.f32 	%f522, %f518, %f521;
	cvt.f64.f32 	%fd4226, %f522;
	mul.f64 	%fd4227, %fd4225, %fd4226;
	cvt.rn.f32.f64 	%f523, %fd4227;
	sub.f32 	%f524, %f514, %f523;
	mul.f32 	%f525, %f1, %f524;
	sub.f32 	%f526, %f511, %f525;
	sub.f32 	%f527, %f526, %f4;
	ld.global.f32 	%f528, [%rd22];
	mul.f32 	%f529, %f508, %f528;
	ld.global.f32 	%f530, [%rd16];
	mul.f32 	%f531, %f511, %f530;
	sub.f32 	%f532, %f529, %f531;
	cvt.f64.f32 	%fd4228, %f532;
	mul.f64 	%fd4229, %fd4221, %fd4228;
	cvt.rn.f32.f64 	%f533, %fd4229;
	ld.global.f32 	%f534, [%rd29];
	cvt.f64.f32 	%fd4230, %f534;
	rcp.rn.f64 	%fd4231, %fd4230;
	ld.global.f32 	%f535, [%rd32];
	ld.global.f32 	%f536, [%rd33];
	mul.f32 	%f537, %f536, %f535;
	ld.global.f32 	%f538, [%rd18];
	ld.global.f32 	%f539, [%rd34];
	mul.f32 	%f540, %f539, %f538;
	sub.f32 	%f541, %f537, %f540;
	cvt.f64.f32 	%fd4232, %f541;
	mul.f64 	%fd4233, %fd4231, %fd4232;
	cvt.rn.f32.f64 	%f542, %fd4233;
	sub.f32 	%f543, %f533, %f542;
	mul.f32 	%f544, %f5, %f543;
	sub.f32 	%f545, %f527, %f544;
	cvta.to.global.u64 	%rd194, %rd1065;
	add.s64 	%rd195, %rd194, %rd149;
	st.global.f32 	[%rd195], %f545;
	ld.global.f32 	%f546, [%rd11];
	cvt.f64.f32 	%fd4234, %f546;
	rcp.rn.f64 	%fd4235, %fd4234;
	ld.global.f32 	%f547, [%rd20];
	ld.global.f32 	%f548, [%rd16];
	mul.f32 	%f549, %f548, %f547;
	ld.global.f32 	%f550, [%rd12];
	ld.global.f32 	%f551, [%rd22];
	mul.f32 	%f552, %f551, %f550;
	sub.f32 	%f553, %f549, %f552;
	cvt.f64.f32 	%fd4236, %f553;
	mul.f64 	%fd4237, %fd4235, %fd4236;
	cvt.rn.f32.f64 	%f554, %fd4237;
	ld.global.f32 	%f555, [%rd26];
	cvt.f64.f32 	%fd4238, %f555;
	rcp.rn.f64 	%fd4239, %fd4238;
	ld.global.f32 	%f556, [%rd23];
	ld.global.f32 	%f557, [%rd28];
	mul.f32 	%f558, %f557, %f556;
	ld.global.f32 	%f559, [%rd14];
	ld.global.f32 	%f560, [%rd25];
	mul.f32 	%f561, %f560, %f559;
	sub.f32 	%f562, %f558, %f561;
	cvt.f64.f32 	%fd4240, %f562;
	mul.f64 	%fd4241, %fd4239, %fd4240;
	cvt.rn.f32.f64 	%f563, %fd4241;
	sub.f32 	%f564, %f554, %f563;
	mul.f32 	%f565, %f1, %f564;
	sub.f32 	%f566, %f551, %f565;
	ld.global.f32 	%f567, [%rd21];
	mul.f32 	%f568, %f548, %f567;
	ld.global.f32 	%f569, [%rd15];
	mul.f32 	%f570, %f551, %f569;
	sub.f32 	%f571, %f568, %f570;
	cvt.f64.f32 	%fd4242, %f571;
	mul.f64 	%fd4243, %fd4235, %fd4242;
	cvt.rn.f32.f64 	%f572, %fd4243;
	ld.global.f32 	%f573, [%rd11+-4];
	cvt.f64.f32 	%fd4244, %f573;
	rcp.rn.f64 	%fd4245, %fd4244;
	ld.global.f32 	%f574, [%rd21+-4];
	ld.global.f32 	%f575, [%rd16+-4];
	mul.f32 	%f576, %f575, %f574;
	ld.global.f32 	%f577, [%rd15+-4];
	ld.global.f32 	%f578, [%rd22+-4];
	mul.f32 	%f579, %f578, %f577;
	sub.f32 	%f580, %f576, %f579;
	cvt.f64.f32 	%fd4246, %f580;
	mul.f64 	%fd4247, %fd4245, %fd4246;
	cvt.rn.f32.f64 	%f581, %fd4247;
	sub.f32 	%f582, %f572, %f581;
	mul.f32 	%f583, %f3, %f582;
	sub.f32 	%f584, %f566, %f583;
	sub.f32 	%f585, %f584, %f6;
	cvta.to.global.u64 	%rd196, %rd1066;
	add.s64 	%rd197, %rd196, %rd149;
	st.global.f32 	[%rd197], %f585;
	ld.global.f32 	%f49, [%rd153];
	ld.global.f32 	%f50, [%rd20];
	cvt.f64.f32 	%fd555, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd555;
	}
	abs.f64 	%fd556, %fd555;
	{ // callseq 156, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd556;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7805, [retval0+0];
	} // callseq 156
	setp.lt.s32 	%p1283, %r65, 0;
	and.pred  	%p40, %p1283, %p246;
	not.pred 	%p1285, %p40;
	mov.f64 	%fd7733, %fd7805;
	@%p1285 bra 	$L__BB1_678;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1306}, %fd7805;
	}
	xor.b32  	%r1307, %r1306, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1308, %temp}, %fd7805;
	}
	mov.b64 	%fd7733, {%r1308, %r1307};

$L__BB1_678:
	setp.eq.f32 	%p1286, %f50, 0f00000000;
	@%p1286 bra 	$L__BB1_682;
	bra.uni 	$L__BB1_679;

$L__BB1_682:
	setp.lt.s32 	%p1289, %r3, 0;
	mov.u32 	%r1309, 0;
	selp.b32 	%r1310, %r65, 0, %p246;
	or.b32  	%r1311, %r1310, 2146435072;
	selp.b32 	%r1312, %r1311, %r1310, %p1289;
	mov.b64 	%fd7733, {%r1309, %r1312};
	bra.uni 	$L__BB1_683;

$L__BB1_679:
	setp.gt.s32 	%p1287, %r65, -1;
	@%p1287 bra 	$L__BB1_683;

	mov.f64 	%fd4248, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4249, %fd4248;
	setp.eq.f64 	%p1288, %fd4249, 0d4000000000000000;
	@%p1288 bra 	$L__BB1_683;

	mov.f64 	%fd7733, 0dFFF8000000000000;

$L__BB1_683:
	add.f64 	%fd4251, %fd555, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1313}, %fd4251;
	}
	and.b32  	%r66, %r1313, 2146435072;
	setp.ne.s32 	%p1291, %r66, 2146435072;
	@%p1291 bra 	$L__BB1_690;

	setp.gtu.f64 	%p1292, %fd556, 0d7FF0000000000000;
	@%p1292 bra 	$L__BB1_689;
	bra.uni 	$L__BB1_685;

$L__BB1_689:
	mov.f64 	%fd4253, 0d4000000000000000;
	add.rn.f64 	%fd7733, %fd555, %fd4253;
	bra.uni 	$L__BB1_690;

$L__BB1_685:
	setp.eq.s32 	%p1293, %r5, 2146435072;
	mov.f64 	%fd4252, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1314, %temp}, %fd4252;
	}
	setp.eq.s32 	%p1294, %r1314, 0;
	and.pred  	%p1295, %p1293, %p1294;
	@%p1295 bra 	$L__BB1_688;
	bra.uni 	$L__BB1_686;

$L__BB1_688:
	setp.lt.s32 	%p1301, %r3, 0;
	mov.u32 	%r1319, 0;
	setp.gt.f64 	%p1302, %fd556, 0d3FF0000000000000;
	selp.b32 	%r1320, 2146435072, 0, %p1302;
	xor.b32  	%r1321, %r1320, 2146435072;
	selp.b32 	%r1322, %r1321, %r1320, %p1301;
	setp.eq.f32 	%p1303, %f50, 0fBF800000;
	selp.b32 	%r1323, 1072693248, %r1322, %p1303;
	mov.b64 	%fd7733, {%r1319, %r1323};
	bra.uni 	$L__BB1_690;

$L__BB1_686:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1315, %temp}, %fd555;
	}
	and.b32  	%r1316, %r65, 2147483647;
	setp.ne.s32 	%p1296, %r1316, 2146435072;
	setp.ne.s32 	%p1297, %r1315, 0;
	or.pred  	%p1298, %p1296, %p1297;
	@%p1298 bra 	$L__BB1_690;

	setp.ne.s32 	%p1299, %r5, 1071644672;
	and.pred  	%p1300, %p1299, %p40;
	selp.b32 	%r1317, %r7, %r6, %p1300;
	mov.u32 	%r1318, 0;
	mov.b64 	%fd7733, {%r1318, %r1317};

$L__BB1_690:
	ld.global.f32 	%f51, [%rd21];
	cvt.f64.f32 	%fd566, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd566;
	}
	abs.f64 	%fd567, %fd566;
	{ // callseq 157, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd567;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7808, [retval0+0];
	} // callseq 157
	setp.lt.s32 	%p1304, %r67, 0;
	and.pred  	%p41, %p1304, %p246;
	not.pred 	%p1306, %p41;
	mov.f64 	%fd7736, %fd7808;
	@%p1306 bra 	$L__BB1_692;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1324}, %fd7808;
	}
	xor.b32  	%r1325, %r1324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1326, %temp}, %fd7808;
	}
	mov.b64 	%fd7736, {%r1326, %r1325};

$L__BB1_692:
	setp.eq.f32 	%p1307, %f51, 0f00000000;
	@%p1307 bra 	$L__BB1_696;
	bra.uni 	$L__BB1_693;

$L__BB1_696:
	setp.lt.s32 	%p1310, %r3, 0;
	mov.u32 	%r1327, 0;
	selp.b32 	%r1328, %r67, 0, %p246;
	or.b32  	%r1329, %r1328, 2146435072;
	selp.b32 	%r1330, %r1329, %r1328, %p1310;
	mov.b64 	%fd7736, {%r1327, %r1330};
	bra.uni 	$L__BB1_697;

$L__BB1_693:
	setp.gt.s32 	%p1308, %r67, -1;
	@%p1308 bra 	$L__BB1_697;

	mov.f64 	%fd4254, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4255, %fd4254;
	setp.eq.f64 	%p1309, %fd4255, 0d4000000000000000;
	@%p1309 bra 	$L__BB1_697;

	mov.f64 	%fd7736, 0dFFF8000000000000;

$L__BB1_697:
	add.f64 	%fd4257, %fd566, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1331}, %fd4257;
	}
	and.b32  	%r68, %r1331, 2146435072;
	setp.ne.s32 	%p1312, %r68, 2146435072;
	@%p1312 bra 	$L__BB1_704;

	setp.gtu.f64 	%p1313, %fd567, 0d7FF0000000000000;
	@%p1313 bra 	$L__BB1_703;
	bra.uni 	$L__BB1_699;

$L__BB1_703:
	mov.f64 	%fd4259, 0d4000000000000000;
	add.rn.f64 	%fd7736, %fd566, %fd4259;
	bra.uni 	$L__BB1_704;

$L__BB1_699:
	setp.eq.s32 	%p1314, %r5, 2146435072;
	mov.f64 	%fd4258, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1332, %temp}, %fd4258;
	}
	setp.eq.s32 	%p1315, %r1332, 0;
	and.pred  	%p1316, %p1314, %p1315;
	@%p1316 bra 	$L__BB1_702;
	bra.uni 	$L__BB1_700;

$L__BB1_702:
	setp.lt.s32 	%p1322, %r3, 0;
	mov.u32 	%r1337, 0;
	setp.gt.f64 	%p1323, %fd567, 0d3FF0000000000000;
	selp.b32 	%r1338, 2146435072, 0, %p1323;
	xor.b32  	%r1339, %r1338, 2146435072;
	selp.b32 	%r1340, %r1339, %r1338, %p1322;
	setp.eq.f32 	%p1324, %f51, 0fBF800000;
	selp.b32 	%r1341, 1072693248, %r1340, %p1324;
	mov.b64 	%fd7736, {%r1337, %r1341};
	bra.uni 	$L__BB1_704;

$L__BB1_700:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1333, %temp}, %fd566;
	}
	and.b32  	%r1334, %r67, 2147483647;
	setp.ne.s32 	%p1317, %r1334, 2146435072;
	setp.ne.s32 	%p1318, %r1333, 0;
	or.pred  	%p1319, %p1317, %p1318;
	@%p1319 bra 	$L__BB1_704;

	setp.ne.s32 	%p1320, %r5, 1071644672;
	and.pred  	%p1321, %p1320, %p41;
	selp.b32 	%r1335, %r7, %r6, %p1321;
	mov.u32 	%r1336, 0;
	mov.b64 	%fd7736, {%r1336, %r1335};

$L__BB1_704:
	setp.eq.f32 	%p1325, %f51, 0f3F800000;
	selp.f64 	%fd4260, 0d3FF0000000000000, %fd7736, %p1325;
	setp.eq.f32 	%p1326, %f50, 0f3F800000;
	selp.f64 	%fd4261, 0d3FF0000000000000, %fd7733, %p1326;
	add.f64 	%fd577, %fd4261, %fd4260;
	ld.global.f32 	%f52, [%rd22];
	cvt.f64.f32 	%fd578, %f52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd578;
	}
	abs.f64 	%fd579, %fd578;
	{ // callseq 158, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd579;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7811, [retval0+0];
	} // callseq 158
	setp.lt.s32 	%p1327, %r69, 0;
	and.pred  	%p42, %p1327, %p246;
	not.pred 	%p1329, %p42;
	mov.f64 	%fd7739, %fd7811;
	@%p1329 bra 	$L__BB1_706;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1342}, %fd7811;
	}
	xor.b32  	%r1343, %r1342, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1344, %temp}, %fd7811;
	}
	mov.b64 	%fd7739, {%r1344, %r1343};

$L__BB1_706:
	setp.eq.f32 	%p1330, %f52, 0f00000000;
	@%p1330 bra 	$L__BB1_710;
	bra.uni 	$L__BB1_707;

$L__BB1_710:
	setp.lt.s32 	%p1333, %r3, 0;
	mov.u32 	%r1345, 0;
	selp.b32 	%r1346, %r69, 0, %p246;
	or.b32  	%r1347, %r1346, 2146435072;
	selp.b32 	%r1348, %r1347, %r1346, %p1333;
	mov.b64 	%fd7739, {%r1345, %r1348};
	bra.uni 	$L__BB1_711;

$L__BB1_707:
	setp.gt.s32 	%p1331, %r69, -1;
	@%p1331 bra 	$L__BB1_711;

	mov.f64 	%fd4262, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4263, %fd4262;
	setp.eq.f64 	%p1332, %fd4263, 0d4000000000000000;
	@%p1332 bra 	$L__BB1_711;

	mov.f64 	%fd7739, 0dFFF8000000000000;

$L__BB1_711:
	add.f64 	%fd4265, %fd578, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1349}, %fd4265;
	}
	and.b32  	%r70, %r1349, 2146435072;
	setp.ne.s32 	%p1335, %r70, 2146435072;
	@%p1335 bra 	$L__BB1_718;

	setp.gtu.f64 	%p1336, %fd579, 0d7FF0000000000000;
	@%p1336 bra 	$L__BB1_717;
	bra.uni 	$L__BB1_713;

$L__BB1_717:
	mov.f64 	%fd4267, 0d4000000000000000;
	add.rn.f64 	%fd7739, %fd578, %fd4267;
	bra.uni 	$L__BB1_718;

$L__BB1_713:
	setp.eq.s32 	%p1337, %r5, 2146435072;
	mov.f64 	%fd4266, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1350, %temp}, %fd4266;
	}
	setp.eq.s32 	%p1338, %r1350, 0;
	and.pred  	%p1339, %p1337, %p1338;
	@%p1339 bra 	$L__BB1_716;
	bra.uni 	$L__BB1_714;

$L__BB1_716:
	setp.lt.s32 	%p1345, %r3, 0;
	mov.u32 	%r1355, 0;
	setp.gt.f64 	%p1346, %fd579, 0d3FF0000000000000;
	selp.b32 	%r1356, 2146435072, 0, %p1346;
	xor.b32  	%r1357, %r1356, 2146435072;
	selp.b32 	%r1358, %r1357, %r1356, %p1345;
	setp.eq.f32 	%p1347, %f52, 0fBF800000;
	selp.b32 	%r1359, 1072693248, %r1358, %p1347;
	mov.b64 	%fd7739, {%r1355, %r1359};
	bra.uni 	$L__BB1_718;

$L__BB1_714:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1351, %temp}, %fd578;
	}
	and.b32  	%r1352, %r69, 2147483647;
	setp.ne.s32 	%p1340, %r1352, 2146435072;
	setp.ne.s32 	%p1341, %r1351, 0;
	or.pred  	%p1342, %p1340, %p1341;
	@%p1342 bra 	$L__BB1_718;

	setp.ne.s32 	%p1343, %r5, 1071644672;
	and.pred  	%p1344, %p1343, %p42;
	selp.b32 	%r1353, %r7, %r6, %p1344;
	mov.u32 	%r1354, 0;
	mov.b64 	%fd7739, {%r1354, %r1353};

$L__BB1_718:
	setp.eq.f32 	%p1348, %f52, 0f3F800000;
	selp.f64 	%fd4268, 0d3FF0000000000000, %fd7739, %p1348;
	add.f64 	%fd589, %fd577, %fd4268;
	ld.global.f32 	%f53, [%rd11];
	cvt.f64.f32 	%fd4269, %f53;
	rcp.rn.f64 	%fd590, %fd4269;
	ld.global.f32 	%f54, [%rd12];
	cvt.f64.f32 	%fd591, %f54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd591;
	}
	abs.f64 	%fd592, %fd591;
	{ // callseq 159, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd592;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7814, [retval0+0];
	} // callseq 159
	setp.lt.s32 	%p1349, %r71, 0;
	and.pred  	%p43, %p1349, %p246;
	not.pred 	%p1351, %p43;
	mov.f64 	%fd7742, %fd7814;
	@%p1351 bra 	$L__BB1_720;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1360}, %fd7814;
	}
	xor.b32  	%r1361, %r1360, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1362, %temp}, %fd7814;
	}
	mov.b64 	%fd7742, {%r1362, %r1361};

$L__BB1_720:
	setp.eq.f32 	%p1352, %f54, 0f00000000;
	@%p1352 bra 	$L__BB1_724;
	bra.uni 	$L__BB1_721;

$L__BB1_724:
	setp.lt.s32 	%p1355, %r3, 0;
	mov.u32 	%r1363, 0;
	selp.b32 	%r1364, %r71, 0, %p246;
	or.b32  	%r1365, %r1364, 2146435072;
	selp.b32 	%r1366, %r1365, %r1364, %p1355;
	mov.b64 	%fd7742, {%r1363, %r1366};
	bra.uni 	$L__BB1_725;

$L__BB1_721:
	setp.gt.s32 	%p1353, %r71, -1;
	@%p1353 bra 	$L__BB1_725;

	mov.f64 	%fd4270, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4271, %fd4270;
	setp.eq.f64 	%p1354, %fd4271, 0d4000000000000000;
	@%p1354 bra 	$L__BB1_725;

	mov.f64 	%fd7742, 0dFFF8000000000000;

$L__BB1_725:
	add.f64 	%fd4273, %fd591, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1367}, %fd4273;
	}
	and.b32  	%r72, %r1367, 2146435072;
	setp.ne.s32 	%p1357, %r72, 2146435072;
	@%p1357 bra 	$L__BB1_732;

	setp.gtu.f64 	%p1358, %fd592, 0d7FF0000000000000;
	@%p1358 bra 	$L__BB1_731;
	bra.uni 	$L__BB1_727;

$L__BB1_731:
	mov.f64 	%fd4275, 0d4000000000000000;
	add.rn.f64 	%fd7742, %fd591, %fd4275;
	bra.uni 	$L__BB1_732;

$L__BB1_727:
	setp.eq.s32 	%p1359, %r5, 2146435072;
	mov.f64 	%fd4274, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1368, %temp}, %fd4274;
	}
	setp.eq.s32 	%p1360, %r1368, 0;
	and.pred  	%p1361, %p1359, %p1360;
	@%p1361 bra 	$L__BB1_730;
	bra.uni 	$L__BB1_728;

$L__BB1_730:
	setp.lt.s32 	%p1367, %r3, 0;
	mov.u32 	%r1373, 0;
	setp.gt.f64 	%p1368, %fd592, 0d3FF0000000000000;
	selp.b32 	%r1374, 2146435072, 0, %p1368;
	xor.b32  	%r1375, %r1374, 2146435072;
	selp.b32 	%r1376, %r1375, %r1374, %p1367;
	setp.eq.f32 	%p1369, %f54, 0fBF800000;
	selp.b32 	%r1377, 1072693248, %r1376, %p1369;
	mov.b64 	%fd7742, {%r1373, %r1377};
	bra.uni 	$L__BB1_732;

$L__BB1_728:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1369, %temp}, %fd591;
	}
	and.b32  	%r1370, %r71, 2147483647;
	setp.ne.s32 	%p1362, %r1370, 2146435072;
	setp.ne.s32 	%p1363, %r1369, 0;
	or.pred  	%p1364, %p1362, %p1363;
	@%p1364 bra 	$L__BB1_732;

	setp.ne.s32 	%p1365, %r5, 1071644672;
	and.pred  	%p1366, %p1365, %p43;
	selp.b32 	%r1371, %r7, %r6, %p1366;
	mov.u32 	%r1372, 0;
	mov.b64 	%fd7742, {%r1372, %r1371};

$L__BB1_732:
	ld.global.f32 	%f55, [%rd15];
	cvt.f64.f32 	%fd602, %f55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd602;
	}
	abs.f64 	%fd603, %fd602;
	{ // callseq 160, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd603;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7817, [retval0+0];
	} // callseq 160
	setp.lt.s32 	%p1370, %r73, 0;
	and.pred  	%p44, %p1370, %p246;
	not.pred 	%p1372, %p44;
	mov.f64 	%fd7745, %fd7817;
	@%p1372 bra 	$L__BB1_734;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1378}, %fd7817;
	}
	xor.b32  	%r1379, %r1378, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1380, %temp}, %fd7817;
	}
	mov.b64 	%fd7745, {%r1380, %r1379};

$L__BB1_734:
	setp.eq.f32 	%p1373, %f55, 0f00000000;
	@%p1373 bra 	$L__BB1_738;
	bra.uni 	$L__BB1_735;

$L__BB1_738:
	setp.lt.s32 	%p1376, %r3, 0;
	mov.u32 	%r1381, 0;
	selp.b32 	%r1382, %r73, 0, %p246;
	or.b32  	%r1383, %r1382, 2146435072;
	selp.b32 	%r1384, %r1383, %r1382, %p1376;
	mov.b64 	%fd7745, {%r1381, %r1384};
	bra.uni 	$L__BB1_739;

$L__BB1_735:
	setp.gt.s32 	%p1374, %r73, -1;
	@%p1374 bra 	$L__BB1_739;

	mov.f64 	%fd4276, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4277, %fd4276;
	setp.eq.f64 	%p1375, %fd4277, 0d4000000000000000;
	@%p1375 bra 	$L__BB1_739;

	mov.f64 	%fd7745, 0dFFF8000000000000;

$L__BB1_739:
	add.f64 	%fd4279, %fd602, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1385}, %fd4279;
	}
	and.b32  	%r74, %r1385, 2146435072;
	setp.ne.s32 	%p1378, %r74, 2146435072;
	@%p1378 bra 	$L__BB1_746;

	setp.gtu.f64 	%p1379, %fd603, 0d7FF0000000000000;
	@%p1379 bra 	$L__BB1_745;
	bra.uni 	$L__BB1_741;

$L__BB1_745:
	mov.f64 	%fd4281, 0d4000000000000000;
	add.rn.f64 	%fd7745, %fd602, %fd4281;
	bra.uni 	$L__BB1_746;

$L__BB1_741:
	setp.eq.s32 	%p1380, %r5, 2146435072;
	mov.f64 	%fd4280, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1386, %temp}, %fd4280;
	}
	setp.eq.s32 	%p1381, %r1386, 0;
	and.pred  	%p1382, %p1380, %p1381;
	@%p1382 bra 	$L__BB1_744;
	bra.uni 	$L__BB1_742;

$L__BB1_744:
	setp.lt.s32 	%p1388, %r3, 0;
	mov.u32 	%r1391, 0;
	setp.gt.f64 	%p1389, %fd603, 0d3FF0000000000000;
	selp.b32 	%r1392, 2146435072, 0, %p1389;
	xor.b32  	%r1393, %r1392, 2146435072;
	selp.b32 	%r1394, %r1393, %r1392, %p1388;
	setp.eq.f32 	%p1390, %f55, 0fBF800000;
	selp.b32 	%r1395, 1072693248, %r1394, %p1390;
	mov.b64 	%fd7745, {%r1391, %r1395};
	bra.uni 	$L__BB1_746;

$L__BB1_742:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1387, %temp}, %fd602;
	}
	and.b32  	%r1388, %r73, 2147483647;
	setp.ne.s32 	%p1383, %r1388, 2146435072;
	setp.ne.s32 	%p1384, %r1387, 0;
	or.pred  	%p1385, %p1383, %p1384;
	@%p1385 bra 	$L__BB1_746;

	setp.ne.s32 	%p1386, %r5, 1071644672;
	and.pred  	%p1387, %p1386, %p44;
	selp.b32 	%r1389, %r7, %r6, %p1387;
	mov.u32 	%r1390, 0;
	mov.b64 	%fd7745, {%r1390, %r1389};

$L__BB1_746:
	cvt.rn.f32.f64 	%f56, %fd589;
	setp.eq.f32 	%p1391, %f55, 0f3F800000;
	selp.f64 	%fd4282, 0d3FF0000000000000, %fd7745, %p1391;
	setp.eq.f32 	%p1392, %f54, 0f3F800000;
	selp.f64 	%fd4283, 0d3FF0000000000000, %fd7742, %p1392;
	add.f64 	%fd613, %fd4283, %fd4282;
	ld.global.f32 	%f57, [%rd16];
	cvt.f64.f32 	%fd614, %f57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd614;
	}
	abs.f64 	%fd615, %fd614;
	{ // callseq 161, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd615;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7820, [retval0+0];
	} // callseq 161
	setp.lt.s32 	%p1393, %r75, 0;
	and.pred  	%p45, %p1393, %p246;
	not.pred 	%p1395, %p45;
	mov.f64 	%fd7748, %fd7820;
	@%p1395 bra 	$L__BB1_748;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1396}, %fd7820;
	}
	xor.b32  	%r1397, %r1396, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1398, %temp}, %fd7820;
	}
	mov.b64 	%fd7748, {%r1398, %r1397};

$L__BB1_748:
	setp.eq.f32 	%p1396, %f57, 0f00000000;
	@%p1396 bra 	$L__BB1_752;
	bra.uni 	$L__BB1_749;

$L__BB1_752:
	setp.lt.s32 	%p1399, %r3, 0;
	mov.u32 	%r1399, 0;
	selp.b32 	%r1400, %r75, 0, %p246;
	or.b32  	%r1401, %r1400, 2146435072;
	selp.b32 	%r1402, %r1401, %r1400, %p1399;
	mov.b64 	%fd7748, {%r1399, %r1402};
	bra.uni 	$L__BB1_753;

$L__BB1_749:
	setp.gt.s32 	%p1397, %r75, -1;
	@%p1397 bra 	$L__BB1_753;

	mov.f64 	%fd4284, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4285, %fd4284;
	setp.eq.f64 	%p1398, %fd4285, 0d4000000000000000;
	@%p1398 bra 	$L__BB1_753;

	mov.f64 	%fd7748, 0dFFF8000000000000;

$L__BB1_753:
	add.f64 	%fd4287, %fd614, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1403}, %fd4287;
	}
	and.b32  	%r76, %r1403, 2146435072;
	setp.ne.s32 	%p1401, %r76, 2146435072;
	@%p1401 bra 	$L__BB1_760;

	setp.gtu.f64 	%p1402, %fd615, 0d7FF0000000000000;
	@%p1402 bra 	$L__BB1_759;
	bra.uni 	$L__BB1_755;

$L__BB1_759:
	mov.f64 	%fd4289, 0d4000000000000000;
	add.rn.f64 	%fd7748, %fd614, %fd4289;
	bra.uni 	$L__BB1_760;

$L__BB1_755:
	setp.eq.s32 	%p1403, %r5, 2146435072;
	mov.f64 	%fd4288, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1404, %temp}, %fd4288;
	}
	setp.eq.s32 	%p1404, %r1404, 0;
	and.pred  	%p1405, %p1403, %p1404;
	@%p1405 bra 	$L__BB1_758;
	bra.uni 	$L__BB1_756;

$L__BB1_758:
	setp.lt.s32 	%p1411, %r3, 0;
	mov.u32 	%r1409, 0;
	setp.gt.f64 	%p1412, %fd615, 0d3FF0000000000000;
	selp.b32 	%r1410, 2146435072, 0, %p1412;
	xor.b32  	%r1411, %r1410, 2146435072;
	selp.b32 	%r1412, %r1411, %r1410, %p1411;
	setp.eq.f32 	%p1413, %f57, 0fBF800000;
	selp.b32 	%r1413, 1072693248, %r1412, %p1413;
	mov.b64 	%fd7748, {%r1409, %r1413};
	bra.uni 	$L__BB1_760;

$L__BB1_756:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1405, %temp}, %fd614;
	}
	and.b32  	%r1406, %r75, 2147483647;
	setp.ne.s32 	%p1406, %r1406, 2146435072;
	setp.ne.s32 	%p1407, %r1405, 0;
	or.pred  	%p1408, %p1406, %p1407;
	@%p1408 bra 	$L__BB1_760;

	setp.ne.s32 	%p1409, %r5, 1071644672;
	and.pred  	%p1410, %p1409, %p45;
	selp.b32 	%r1407, %r7, %r6, %p1410;
	mov.u32 	%r1408, 0;
	mov.b64 	%fd7748, {%r1408, %r1407};

$L__BB1_760:
	setp.eq.f32 	%p1414, %f57, 0f3F800000;
	selp.f64 	%fd4290, 0d3FF0000000000000, %fd7748, %p1414;
	add.f64 	%fd4291, %fd613, %fd4290;
	mul.f64 	%fd4292, %fd590, %fd4291;
	cvt.rn.f32.f64 	%f586, %fd4292;
	sub.f32 	%f587, %f49, %f586;
	cvt.f64.f32 	%fd4293, %f587;
	cvt.f64.f32 	%fd4294, %f56;
	fma.rn.f64 	%fd4295, %fd4294, 0dBFE0000000000000, %fd4293;
	mul.f64 	%fd4296, %fd4295, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f588, %fd4296;
	mul.f32 	%f589, %f55, %f51;
	fma.rn.f32 	%f590, %f54, %f50, %f589;
	fma.rn.f32 	%f591, %f57, %f52, %f590;
	cvt.f64.f32 	%fd4297, %f591;
	mul.f64 	%fd4298, %fd590, %fd4297;
	cvt.rn.f32.f64 	%f58, %fd4298;
	add.f32 	%f592, %f49, %f588;
	div.rn.f32 	%f593, %f54, %f53;
	fma.rn.f32 	%f59, %f593, %f56, %f592;
	ld.global.f32 	%f60, [%rd23];
	cvt.f64.f32 	%fd625, %f60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd625;
	}
	abs.f64 	%fd626, %fd625;
	{ // callseq 162, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd626;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7751, [retval0+0];
	} // callseq 162
	setp.lt.s32 	%p1415, %r77, 0;
	and.pred  	%p46, %p1415, %p246;
	not.pred 	%p1417, %p46;
	@%p1417 bra 	$L__BB1_762;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1414}, %fd7751;
	}
	xor.b32  	%r1415, %r1414, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1416, %temp}, %fd7751;
	}
	mov.b64 	%fd7751, {%r1416, %r1415};

$L__BB1_762:
	setp.eq.f32 	%p1418, %f60, 0f00000000;
	@%p1418 bra 	$L__BB1_766;
	bra.uni 	$L__BB1_763;

$L__BB1_766:
	setp.lt.s32 	%p1421, %r3, 0;
	mov.u32 	%r1417, 0;
	selp.b32 	%r1418, %r77, 0, %p246;
	or.b32  	%r1419, %r1418, 2146435072;
	selp.b32 	%r1420, %r1419, %r1418, %p1421;
	mov.b64 	%fd7751, {%r1417, %r1420};
	bra.uni 	$L__BB1_767;

$L__BB1_763:
	setp.gt.s32 	%p1419, %r77, -1;
	@%p1419 bra 	$L__BB1_767;

	mov.f64 	%fd4299, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4300, %fd4299;
	setp.eq.f64 	%p1420, %fd4300, 0d4000000000000000;
	@%p1420 bra 	$L__BB1_767;

	mov.f64 	%fd7751, 0dFFF8000000000000;

$L__BB1_767:
	add.f64 	%fd4302, %fd625, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1421}, %fd4302;
	}
	and.b32  	%r1422, %r1421, 2146435072;
	setp.ne.s32 	%p1423, %r1422, 2146435072;
	@%p1423 bra 	$L__BB1_774;

	setp.gtu.f64 	%p1424, %fd626, 0d7FF0000000000000;
	@%p1424 bra 	$L__BB1_773;
	bra.uni 	$L__BB1_769;

$L__BB1_773:
	mov.f64 	%fd4304, 0d4000000000000000;
	add.rn.f64 	%fd7751, %fd625, %fd4304;
	bra.uni 	$L__BB1_774;

$L__BB1_769:
	setp.eq.s32 	%p1425, %r5, 2146435072;
	mov.f64 	%fd4303, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1423, %temp}, %fd4303;
	}
	setp.eq.s32 	%p1426, %r1423, 0;
	and.pred  	%p1427, %p1425, %p1426;
	@%p1427 bra 	$L__BB1_772;
	bra.uni 	$L__BB1_770;

$L__BB1_772:
	setp.lt.s32 	%p1433, %r3, 0;
	mov.u32 	%r1428, 0;
	setp.gt.f64 	%p1434, %fd626, 0d3FF0000000000000;
	selp.b32 	%r1429, 2146435072, 0, %p1434;
	xor.b32  	%r1430, %r1429, 2146435072;
	selp.b32 	%r1431, %r1430, %r1429, %p1433;
	setp.eq.f32 	%p1435, %f60, 0fBF800000;
	selp.b32 	%r1432, 1072693248, %r1431, %p1435;
	mov.b64 	%fd7751, {%r1428, %r1432};
	bra.uni 	$L__BB1_774;

$L__BB1_770:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1424, %temp}, %fd625;
	}
	and.b32  	%r1425, %r77, 2147483647;
	setp.ne.s32 	%p1428, %r1425, 2146435072;
	setp.ne.s32 	%p1429, %r1424, 0;
	or.pred  	%p1430, %p1428, %p1429;
	@%p1430 bra 	$L__BB1_774;

	setp.ne.s32 	%p1431, %r5, 1071644672;
	and.pred  	%p1432, %p1431, %p46;
	selp.b32 	%r1426, %r7, %r6, %p1432;
	mov.u32 	%r1427, 0;
	mov.b64 	%fd7751, {%r1427, %r1426};

$L__BB1_774:
	add.s64 	%rd201, %rd148, %rd142;
	ld.global.f32 	%f61, [%rd201];
	cvt.f64.f32 	%fd636, %f61;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd636;
	}
	abs.f64 	%fd637, %fd636;
	{ // callseq 163, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd637;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7754, [retval0+0];
	} // callseq 163
	setp.lt.s32 	%p1436, %r78, 0;
	and.pred  	%p47, %p1436, %p246;
	not.pred 	%p1438, %p47;
	@%p1438 bra 	$L__BB1_776;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1436}, %fd7754;
	}
	xor.b32  	%r1437, %r1436, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1438, %temp}, %fd7754;
	}
	mov.b64 	%fd7754, {%r1438, %r1437};

$L__BB1_776:
	setp.eq.f32 	%p1439, %f61, 0f00000000;
	@%p1439 bra 	$L__BB1_780;
	bra.uni 	$L__BB1_777;

$L__BB1_780:
	setp.lt.s32 	%p1442, %r3, 0;
	mov.u32 	%r1439, 0;
	selp.b32 	%r1440, %r78, 0, %p246;
	or.b32  	%r1441, %r1440, 2146435072;
	selp.b32 	%r1442, %r1441, %r1440, %p1442;
	mov.b64 	%fd7754, {%r1439, %r1442};
	bra.uni 	$L__BB1_781;

$L__BB1_777:
	setp.gt.s32 	%p1440, %r78, -1;
	@%p1440 bra 	$L__BB1_781;

	mov.f64 	%fd4305, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4306, %fd4305;
	setp.eq.f64 	%p1441, %fd4306, 0d4000000000000000;
	@%p1441 bra 	$L__BB1_781;

	mov.f64 	%fd7754, 0dFFF8000000000000;

$L__BB1_781:
	add.f64 	%fd4308, %fd636, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1443}, %fd4308;
	}
	and.b32  	%r1444, %r1443, 2146435072;
	setp.ne.s32 	%p1444, %r1444, 2146435072;
	@%p1444 bra 	$L__BB1_788;

	setp.gtu.f64 	%p1445, %fd637, 0d7FF0000000000000;
	@%p1445 bra 	$L__BB1_787;
	bra.uni 	$L__BB1_783;

$L__BB1_787:
	mov.f64 	%fd4310, 0d4000000000000000;
	add.rn.f64 	%fd7754, %fd636, %fd4310;
	bra.uni 	$L__BB1_788;

$L__BB1_783:
	setp.eq.s32 	%p1446, %r5, 2146435072;
	mov.f64 	%fd4309, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1445, %temp}, %fd4309;
	}
	setp.eq.s32 	%p1447, %r1445, 0;
	and.pred  	%p1448, %p1446, %p1447;
	@%p1448 bra 	$L__BB1_786;
	bra.uni 	$L__BB1_784;

$L__BB1_786:
	setp.lt.s32 	%p1454, %r3, 0;
	mov.u32 	%r1450, 0;
	setp.gt.f64 	%p1455, %fd637, 0d3FF0000000000000;
	selp.b32 	%r1451, 2146435072, 0, %p1455;
	xor.b32  	%r1452, %r1451, 2146435072;
	selp.b32 	%r1453, %r1452, %r1451, %p1454;
	setp.eq.f32 	%p1456, %f61, 0fBF800000;
	selp.b32 	%r1454, 1072693248, %r1453, %p1456;
	mov.b64 	%fd7754, {%r1450, %r1454};
	bra.uni 	$L__BB1_788;

$L__BB1_784:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1446, %temp}, %fd636;
	}
	and.b32  	%r1447, %r78, 2147483647;
	setp.ne.s32 	%p1449, %r1447, 2146435072;
	setp.ne.s32 	%p1450, %r1446, 0;
	or.pred  	%p1451, %p1449, %p1450;
	@%p1451 bra 	$L__BB1_788;

	setp.ne.s32 	%p1452, %r5, 1071644672;
	and.pred  	%p1453, %p1452, %p47;
	selp.b32 	%r1448, %r7, %r6, %p1453;
	mov.u32 	%r1449, 0;
	mov.b64 	%fd7754, {%r1449, %r1448};

$L__BB1_788:
	setp.eq.f32 	%p1457, %f61, 0f3F800000;
	selp.f64 	%fd4311, 0d3FF0000000000000, %fd7754, %p1457;
	setp.eq.f32 	%p1458, %f60, 0f3F800000;
	selp.f64 	%fd4312, 0d3FF0000000000000, %fd7751, %p1458;
	add.f64 	%fd647, %fd4312, %fd4311;
	add.s64 	%rd204, %rd150, %rd142;
	ld.global.f32 	%f62, [%rd204];
	cvt.f64.f32 	%fd648, %f62;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd648;
	}
	abs.f64 	%fd649, %fd648;
	{ // callseq 164, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd649;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7757, [retval0+0];
	} // callseq 164
	setp.lt.s32 	%p1459, %r79, 0;
	and.pred  	%p48, %p1459, %p246;
	not.pred 	%p1461, %p48;
	@%p1461 bra 	$L__BB1_790;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1458}, %fd7757;
	}
	xor.b32  	%r1459, %r1458, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1460, %temp}, %fd7757;
	}
	mov.b64 	%fd7757, {%r1460, %r1459};

$L__BB1_790:
	setp.eq.f32 	%p1462, %f62, 0f00000000;
	@%p1462 bra 	$L__BB1_794;
	bra.uni 	$L__BB1_791;

$L__BB1_794:
	setp.lt.s32 	%p1465, %r3, 0;
	mov.u32 	%r1461, 0;
	selp.b32 	%r1462, %r79, 0, %p246;
	or.b32  	%r1463, %r1462, 2146435072;
	selp.b32 	%r1464, %r1463, %r1462, %p1465;
	mov.b64 	%fd7757, {%r1461, %r1464};
	bra.uni 	$L__BB1_795;

$L__BB1_791:
	setp.gt.s32 	%p1463, %r79, -1;
	@%p1463 bra 	$L__BB1_795;

	mov.f64 	%fd4313, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4314, %fd4313;
	setp.eq.f64 	%p1464, %fd4314, 0d4000000000000000;
	@%p1464 bra 	$L__BB1_795;

	mov.f64 	%fd7757, 0dFFF8000000000000;

$L__BB1_795:
	add.f64 	%fd4316, %fd648, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1465}, %fd4316;
	}
	and.b32  	%r1466, %r1465, 2146435072;
	setp.ne.s32 	%p1467, %r1466, 2146435072;
	@%p1467 bra 	$L__BB1_802;

	setp.gtu.f64 	%p1468, %fd649, 0d7FF0000000000000;
	@%p1468 bra 	$L__BB1_801;
	bra.uni 	$L__BB1_797;

$L__BB1_801:
	mov.f64 	%fd4318, 0d4000000000000000;
	add.rn.f64 	%fd7757, %fd648, %fd4318;
	bra.uni 	$L__BB1_802;

$L__BB1_797:
	setp.eq.s32 	%p1469, %r5, 2146435072;
	mov.f64 	%fd4317, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1467, %temp}, %fd4317;
	}
	setp.eq.s32 	%p1470, %r1467, 0;
	and.pred  	%p1471, %p1469, %p1470;
	@%p1471 bra 	$L__BB1_800;
	bra.uni 	$L__BB1_798;

$L__BB1_800:
	setp.lt.s32 	%p1477, %r3, 0;
	mov.u32 	%r1472, 0;
	setp.gt.f64 	%p1478, %fd649, 0d3FF0000000000000;
	selp.b32 	%r1473, 2146435072, 0, %p1478;
	xor.b32  	%r1474, %r1473, 2146435072;
	selp.b32 	%r1475, %r1474, %r1473, %p1477;
	setp.eq.f32 	%p1479, %f62, 0fBF800000;
	selp.b32 	%r1476, 1072693248, %r1475, %p1479;
	mov.b64 	%fd7757, {%r1472, %r1476};
	bra.uni 	$L__BB1_802;

$L__BB1_798:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1468, %temp}, %fd648;
	}
	and.b32  	%r1469, %r79, 2147483647;
	setp.ne.s32 	%p1472, %r1469, 2146435072;
	setp.ne.s32 	%p1473, %r1468, 0;
	or.pred  	%p1474, %p1472, %p1473;
	@%p1474 bra 	$L__BB1_802;

	setp.ne.s32 	%p1475, %r5, 1071644672;
	and.pred  	%p1476, %p1475, %p48;
	selp.b32 	%r1470, %r7, %r6, %p1476;
	mov.u32 	%r1471, 0;
	mov.b64 	%fd7757, {%r1471, %r1470};

$L__BB1_802:
	setp.eq.f32 	%p1480, %f62, 0f3F800000;
	selp.f64 	%fd4319, 0d3FF0000000000000, %fd7757, %p1480;
	add.f64 	%fd659, %fd647, %fd4319;
	add.s64 	%rd207, %rd139, %rd142;
	ld.global.f32 	%f63, [%rd207];
	ld.global.f32 	%f64, [%rd14];
	cvt.f64.f32 	%fd660, %f64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd660;
	}
	abs.f64 	%fd661, %fd660;
	{ // callseq 165, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd661;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7760, [retval0+0];
	} // callseq 165
	setp.lt.s32 	%p1481, %r80, 0;
	and.pred  	%p49, %p1481, %p246;
	not.pred 	%p1483, %p49;
	@%p1483 bra 	$L__BB1_804;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1480}, %fd7760;
	}
	xor.b32  	%r1481, %r1480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1482, %temp}, %fd7760;
	}
	mov.b64 	%fd7760, {%r1482, %r1481};

$L__BB1_804:
	setp.eq.f32 	%p1484, %f64, 0f00000000;
	@%p1484 bra 	$L__BB1_808;
	bra.uni 	$L__BB1_805;

$L__BB1_808:
	setp.lt.s32 	%p1487, %r3, 0;
	mov.u32 	%r1483, 0;
	selp.b32 	%r1484, %r80, 0, %p246;
	or.b32  	%r1485, %r1484, 2146435072;
	selp.b32 	%r1486, %r1485, %r1484, %p1487;
	mov.b64 	%fd7760, {%r1483, %r1486};
	bra.uni 	$L__BB1_809;

$L__BB1_805:
	setp.gt.s32 	%p1485, %r80, -1;
	@%p1485 bra 	$L__BB1_809;

	mov.f64 	%fd4320, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4321, %fd4320;
	setp.eq.f64 	%p1486, %fd4321, 0d4000000000000000;
	@%p1486 bra 	$L__BB1_809;

	mov.f64 	%fd7760, 0dFFF8000000000000;

$L__BB1_809:
	add.f64 	%fd4323, %fd660, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1487}, %fd4323;
	}
	and.b32  	%r1488, %r1487, 2146435072;
	setp.ne.s32 	%p1489, %r1488, 2146435072;
	@%p1489 bra 	$L__BB1_816;

	setp.gtu.f64 	%p1490, %fd661, 0d7FF0000000000000;
	@%p1490 bra 	$L__BB1_815;
	bra.uni 	$L__BB1_811;

$L__BB1_815:
	mov.f64 	%fd4325, 0d4000000000000000;
	add.rn.f64 	%fd7760, %fd660, %fd4325;
	bra.uni 	$L__BB1_816;

$L__BB1_811:
	setp.eq.s32 	%p1491, %r5, 2146435072;
	mov.f64 	%fd4324, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1489, %temp}, %fd4324;
	}
	setp.eq.s32 	%p1492, %r1489, 0;
	and.pred  	%p1493, %p1491, %p1492;
	@%p1493 bra 	$L__BB1_814;
	bra.uni 	$L__BB1_812;

$L__BB1_814:
	setp.lt.s32 	%p1499, %r3, 0;
	mov.u32 	%r1494, 0;
	setp.gt.f64 	%p1500, %fd661, 0d3FF0000000000000;
	selp.b32 	%r1495, 2146435072, 0, %p1500;
	xor.b32  	%r1496, %r1495, 2146435072;
	selp.b32 	%r1497, %r1496, %r1495, %p1499;
	setp.eq.f32 	%p1501, %f64, 0fBF800000;
	selp.b32 	%r1498, 1072693248, %r1497, %p1501;
	mov.b64 	%fd7760, {%r1494, %r1498};
	bra.uni 	$L__BB1_816;

$L__BB1_812:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1490, %temp}, %fd660;
	}
	and.b32  	%r1491, %r80, 2147483647;
	setp.ne.s32 	%p1494, %r1491, 2146435072;
	setp.ne.s32 	%p1495, %r1490, 0;
	or.pred  	%p1496, %p1494, %p1495;
	@%p1496 bra 	$L__BB1_816;

	setp.ne.s32 	%p1497, %r5, 1071644672;
	and.pred  	%p1498, %p1497, %p49;
	selp.b32 	%r1492, %r7, %r6, %p1498;
	mov.u32 	%r1493, 0;
	mov.b64 	%fd7760, {%r1493, %r1492};

$L__BB1_816:
	add.s64 	%rd210, %rd143, %rd142;
	ld.global.f32 	%f65, [%rd210];
	cvt.f64.f32 	%fd671, %f65;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd671;
	}
	abs.f64 	%fd672, %fd671;
	{ // callseq 166, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd672;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7763, [retval0+0];
	} // callseq 166
	setp.lt.s32 	%p1502, %r81, 0;
	and.pred  	%p50, %p1502, %p246;
	not.pred 	%p1504, %p50;
	@%p1504 bra 	$L__BB1_818;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1502}, %fd7763;
	}
	xor.b32  	%r1503, %r1502, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1504, %temp}, %fd7763;
	}
	mov.b64 	%fd7763, {%r1504, %r1503};

$L__BB1_818:
	setp.eq.f32 	%p1505, %f65, 0f00000000;
	@%p1505 bra 	$L__BB1_822;
	bra.uni 	$L__BB1_819;

$L__BB1_822:
	setp.lt.s32 	%p1508, %r3, 0;
	mov.u32 	%r1505, 0;
	selp.b32 	%r1506, %r81, 0, %p246;
	or.b32  	%r1507, %r1506, 2146435072;
	selp.b32 	%r1508, %r1507, %r1506, %p1508;
	mov.b64 	%fd7763, {%r1505, %r1508};
	bra.uni 	$L__BB1_823;

$L__BB1_819:
	setp.gt.s32 	%p1506, %r81, -1;
	@%p1506 bra 	$L__BB1_823;

	mov.f64 	%fd4326, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4327, %fd4326;
	setp.eq.f64 	%p1507, %fd4327, 0d4000000000000000;
	@%p1507 bra 	$L__BB1_823;

	mov.f64 	%fd7763, 0dFFF8000000000000;

$L__BB1_823:
	add.f64 	%fd4329, %fd671, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1509}, %fd4329;
	}
	and.b32  	%r1510, %r1509, 2146435072;
	setp.ne.s32 	%p1510, %r1510, 2146435072;
	@%p1510 bra 	$L__BB1_830;

	setp.gtu.f64 	%p1511, %fd672, 0d7FF0000000000000;
	@%p1511 bra 	$L__BB1_829;
	bra.uni 	$L__BB1_825;

$L__BB1_829:
	mov.f64 	%fd4331, 0d4000000000000000;
	add.rn.f64 	%fd7763, %fd671, %fd4331;
	bra.uni 	$L__BB1_830;

$L__BB1_825:
	setp.eq.s32 	%p1512, %r5, 2146435072;
	mov.f64 	%fd4330, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1511, %temp}, %fd4330;
	}
	setp.eq.s32 	%p1513, %r1511, 0;
	and.pred  	%p1514, %p1512, %p1513;
	@%p1514 bra 	$L__BB1_828;
	bra.uni 	$L__BB1_826;

$L__BB1_828:
	setp.lt.s32 	%p1520, %r3, 0;
	mov.u32 	%r1516, 0;
	setp.gt.f64 	%p1521, %fd672, 0d3FF0000000000000;
	selp.b32 	%r1517, 2146435072, 0, %p1521;
	xor.b32  	%r1518, %r1517, 2146435072;
	selp.b32 	%r1519, %r1518, %r1517, %p1520;
	setp.eq.f32 	%p1522, %f65, 0fBF800000;
	selp.b32 	%r1520, 1072693248, %r1519, %p1522;
	mov.b64 	%fd7763, {%r1516, %r1520};
	bra.uni 	$L__BB1_830;

$L__BB1_826:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1512, %temp}, %fd671;
	}
	and.b32  	%r1513, %r81, 2147483647;
	setp.ne.s32 	%p1515, %r1513, 2146435072;
	setp.ne.s32 	%p1516, %r1512, 0;
	or.pred  	%p1517, %p1515, %p1516;
	@%p1517 bra 	$L__BB1_830;

	setp.ne.s32 	%p1518, %r5, 1071644672;
	and.pred  	%p1519, %p1518, %p50;
	selp.b32 	%r1514, %r7, %r6, %p1519;
	mov.u32 	%r1515, 0;
	mov.b64 	%fd7763, {%r1515, %r1514};

$L__BB1_830:
	add.s64 	%rd213, %rd144, %rd142;
	ld.global.f32 	%f66, [%rd213];
	cvt.f64.f32 	%fd682, %f66;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd682;
	}
	abs.f64 	%fd683, %fd682;
	{ // callseq 167, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd683;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7766, [retval0+0];
	} // callseq 167
	setp.lt.s32 	%p1523, %r82, 0;
	and.pred  	%p51, %p1523, %p246;
	not.pred 	%p1525, %p51;
	@%p1525 bra 	$L__BB1_832;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1524}, %fd7766;
	}
	xor.b32  	%r1525, %r1524, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1526, %temp}, %fd7766;
	}
	mov.b64 	%fd7766, {%r1526, %r1525};

$L__BB1_832:
	setp.eq.f32 	%p1526, %f66, 0f00000000;
	setp.eq.f32 	%p1527, %f64, 0f3F800000;
	selp.f64 	%fd4332, 0d3FF0000000000000, %fd7760, %p1527;
	setp.eq.f32 	%p1528, %f65, 0f3F800000;
	selp.f64 	%fd4333, 0d3FF0000000000000, %fd7763, %p1528;
	add.f64 	%fd687, %fd4332, %fd4333;
	@%p1526 bra 	$L__BB1_836;
	bra.uni 	$L__BB1_833;

$L__BB1_836:
	setp.lt.s32 	%p1531, %r3, 0;
	mov.u32 	%r1527, 0;
	selp.b32 	%r1528, %r82, 0, %p246;
	or.b32  	%r1529, %r1528, 2146435072;
	selp.b32 	%r1530, %r1529, %r1528, %p1531;
	mov.b64 	%fd7766, {%r1527, %r1530};
	bra.uni 	$L__BB1_837;

$L__BB1_833:
	setp.gt.s32 	%p1529, %r82, -1;
	@%p1529 bra 	$L__BB1_837;

	mov.f64 	%fd4334, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4335, %fd4334;
	setp.eq.f64 	%p1530, %fd4335, 0d4000000000000000;
	@%p1530 bra 	$L__BB1_837;

	mov.f64 	%fd7766, 0dFFF8000000000000;

$L__BB1_837:
	add.f64 	%fd4337, %fd682, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1531}, %fd4337;
	}
	and.b32  	%r1532, %r1531, 2146435072;
	setp.ne.s32 	%p1533, %r1532, 2146435072;
	@%p1533 bra 	$L__BB1_844;

	setp.gtu.f64 	%p1534, %fd683, 0d7FF0000000000000;
	@%p1534 bra 	$L__BB1_843;
	bra.uni 	$L__BB1_839;

$L__BB1_843:
	mov.f64 	%fd4339, 0d4000000000000000;
	add.rn.f64 	%fd7766, %fd682, %fd4339;
	bra.uni 	$L__BB1_844;

$L__BB1_839:
	setp.eq.s32 	%p1535, %r5, 2146435072;
	mov.f64 	%fd4338, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1533, %temp}, %fd4338;
	}
	setp.eq.s32 	%p1536, %r1533, 0;
	and.pred  	%p1537, %p1535, %p1536;
	@%p1537 bra 	$L__BB1_842;
	bra.uni 	$L__BB1_840;

$L__BB1_842:
	setp.lt.s32 	%p1543, %r3, 0;
	mov.u32 	%r1538, 0;
	setp.gt.f64 	%p1544, %fd683, 0d3FF0000000000000;
	selp.b32 	%r1539, 2146435072, 0, %p1544;
	xor.b32  	%r1540, %r1539, 2146435072;
	selp.b32 	%r1541, %r1540, %r1539, %p1543;
	setp.eq.f32 	%p1545, %f66, 0fBF800000;
	selp.b32 	%r1542, 1072693248, %r1541, %p1545;
	mov.b64 	%fd7766, {%r1538, %r1542};
	bra.uni 	$L__BB1_844;

$L__BB1_840:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1534, %temp}, %fd682;
	}
	and.b32  	%r1535, %r82, 2147483647;
	setp.ne.s32 	%p1538, %r1535, 2146435072;
	setp.ne.s32 	%p1539, %r1534, 0;
	or.pred  	%p1540, %p1538, %p1539;
	@%p1540 bra 	$L__BB1_844;

	setp.ne.s32 	%p1541, %r5, 1071644672;
	and.pred  	%p1542, %p1541, %p51;
	selp.b32 	%r1536, %r7, %r6, %p1542;
	mov.u32 	%r1537, 0;
	mov.b64 	%fd7766, {%r1537, %r1536};

$L__BB1_844:
	cvt.rn.f32.f64 	%f594, %fd659;
	cvt.f64.f32 	%fd4340, %f63;
	rcp.rn.f64 	%fd4341, %fd4340;
	setp.eq.f32 	%p1546, %f66, 0f3F800000;
	selp.f64 	%fd4342, 0d3FF0000000000000, %fd7766, %p1546;
	add.f64 	%fd4343, %fd687, %fd4342;
	mul.f64 	%fd4344, %fd4341, %fd4343;
	cvt.rn.f32.f64 	%f595, %fd4344;
	add.s64 	%rd215, %rd2, %rd142;
	ld.global.f32 	%f596, [%rd215];
	sub.f32 	%f597, %f596, %f595;
	cvt.f64.f32 	%fd4345, %f597;
	cvt.f64.f32 	%fd4346, %f594;
	fma.rn.f64 	%fd4347, %fd4346, 0dBFE0000000000000, %fd4345;
	mul.f64 	%fd4348, %fd4347, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f598, %fd4348;
	mul.f32 	%f599, %f65, %f61;
	fma.rn.f32 	%f600, %f64, %f60, %f599;
	fma.rn.f32 	%f601, %f66, %f62, %f600;
	cvt.f64.f32 	%fd4349, %f601;
	mul.f64 	%fd4350, %fd4341, %fd4349;
	cvt.rn.f32.f64 	%f602, %fd4350;
	add.f32 	%f603, %f596, %f598;
	div.rn.f32 	%f604, %f64, %f63;
	fma.rn.f32 	%f605, %f604, %f594, %f603;
	mul.f32 	%f606, %f60, %f602;
	sub.f32 	%f607, %f605, %f606;
	mul.f32 	%f608, %f50, %f58;
	sub.f32 	%f609, %f59, %f608;
	sub.f32 	%f67, %f609, %f607;
	mov.f64 	%fd7769, %fd7805;
	@%p1285 bra 	$L__BB1_846;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1546}, %fd7805;
	}
	xor.b32  	%r1547, %r1546, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1548, %temp}, %fd7805;
	}
	mov.b64 	%fd7769, {%r1548, %r1547};

$L__BB1_846:
	@%p1286 bra 	$L__BB1_850;
	bra.uni 	$L__BB1_847;

$L__BB1_850:
	setp.lt.s32 	%p1551, %r3, 0;
	mov.u32 	%r1549, 0;
	selp.b32 	%r1550, %r65, 0, %p246;
	or.b32  	%r1551, %r1550, 2146435072;
	selp.b32 	%r1552, %r1551, %r1550, %p1551;
	mov.b64 	%fd7769, {%r1549, %r1552};
	bra.uni 	$L__BB1_851;

$L__BB1_847:
	setp.gt.s32 	%p1549, %r65, -1;
	@%p1549 bra 	$L__BB1_851;

	mov.f64 	%fd4351, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4352, %fd4351;
	setp.eq.f64 	%p1550, %fd4352, 0d4000000000000000;
	@%p1550 bra 	$L__BB1_851;

	mov.f64 	%fd7769, 0dFFF8000000000000;

$L__BB1_851:
	@%p1291 bra 	$L__BB1_858;

	setp.gtu.f64 	%p1554, %fd556, 0d7FF0000000000000;
	@%p1554 bra 	$L__BB1_857;
	bra.uni 	$L__BB1_853;

$L__BB1_857:
	mov.f64 	%fd4355, 0d4000000000000000;
	add.rn.f64 	%fd7769, %fd555, %fd4355;
	bra.uni 	$L__BB1_858;

$L__BB1_853:
	setp.eq.s32 	%p1555, %r5, 2146435072;
	mov.f64 	%fd4354, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1553, %temp}, %fd4354;
	}
	setp.eq.s32 	%p1556, %r1553, 0;
	and.pred  	%p1557, %p1555, %p1556;
	@%p1557 bra 	$L__BB1_856;
	bra.uni 	$L__BB1_854;

$L__BB1_856:
	setp.lt.s32 	%p1563, %r3, 0;
	mov.u32 	%r1558, 0;
	setp.gt.f64 	%p1564, %fd556, 0d3FF0000000000000;
	selp.b32 	%r1559, 2146435072, 0, %p1564;
	xor.b32  	%r1560, %r1559, 2146435072;
	selp.b32 	%r1561, %r1560, %r1559, %p1563;
	setp.eq.f32 	%p1565, %f50, 0fBF800000;
	selp.b32 	%r1562, 1072693248, %r1561, %p1565;
	mov.b64 	%fd7769, {%r1558, %r1562};
	bra.uni 	$L__BB1_858;

$L__BB1_854:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1554, %temp}, %fd555;
	}
	and.b32  	%r1555, %r65, 2147483647;
	setp.ne.s32 	%p1558, %r1555, 2146435072;
	setp.ne.s32 	%p1559, %r1554, 0;
	or.pred  	%p1560, %p1558, %p1559;
	@%p1560 bra 	$L__BB1_858;

	setp.ne.s32 	%p1561, %r5, 1071644672;
	and.pred  	%p1562, %p1561, %p40;
	selp.b32 	%r1556, %r7, %r6, %p1562;
	mov.u32 	%r1557, 0;
	mov.b64 	%fd7769, {%r1557, %r1556};

$L__BB1_858:
	mov.f64 	%fd7772, %fd7808;
	@%p1306 bra 	$L__BB1_860;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1563}, %fd7808;
	}
	xor.b32  	%r1564, %r1563, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1565, %temp}, %fd7808;
	}
	mov.b64 	%fd7772, {%r1565, %r1564};

$L__BB1_860:
	@%p1307 bra 	$L__BB1_864;
	bra.uni 	$L__BB1_861;

$L__BB1_864:
	setp.lt.s32 	%p1570, %r3, 0;
	mov.u32 	%r1566, 0;
	selp.b32 	%r1567, %r67, 0, %p246;
	or.b32  	%r1568, %r1567, 2146435072;
	selp.b32 	%r1569, %r1568, %r1567, %p1570;
	mov.b64 	%fd7772, {%r1566, %r1569};
	bra.uni 	$L__BB1_865;

$L__BB1_861:
	setp.gt.s32 	%p1568, %r67, -1;
	@%p1568 bra 	$L__BB1_865;

	mov.f64 	%fd4356, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4357, %fd4356;
	setp.eq.f64 	%p1569, %fd4357, 0d4000000000000000;
	@%p1569 bra 	$L__BB1_865;

	mov.f64 	%fd7772, 0dFFF8000000000000;

$L__BB1_865:
	@%p1312 bra 	$L__BB1_872;

	setp.gtu.f64 	%p1573, %fd567, 0d7FF0000000000000;
	@%p1573 bra 	$L__BB1_871;
	bra.uni 	$L__BB1_867;

$L__BB1_871:
	mov.f64 	%fd4360, 0d4000000000000000;
	add.rn.f64 	%fd7772, %fd566, %fd4360;
	bra.uni 	$L__BB1_872;

$L__BB1_867:
	setp.eq.s32 	%p1574, %r5, 2146435072;
	mov.f64 	%fd4359, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1570, %temp}, %fd4359;
	}
	setp.eq.s32 	%p1575, %r1570, 0;
	and.pred  	%p1576, %p1574, %p1575;
	@%p1576 bra 	$L__BB1_870;
	bra.uni 	$L__BB1_868;

$L__BB1_870:
	setp.lt.s32 	%p1582, %r3, 0;
	mov.u32 	%r1575, 0;
	setp.gt.f64 	%p1583, %fd567, 0d3FF0000000000000;
	selp.b32 	%r1576, 2146435072, 0, %p1583;
	xor.b32  	%r1577, %r1576, 2146435072;
	selp.b32 	%r1578, %r1577, %r1576, %p1582;
	setp.eq.f32 	%p1584, %f51, 0fBF800000;
	selp.b32 	%r1579, 1072693248, %r1578, %p1584;
	mov.b64 	%fd7772, {%r1575, %r1579};
	bra.uni 	$L__BB1_872;

$L__BB1_868:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1571, %temp}, %fd566;
	}
	and.b32  	%r1572, %r67, 2147483647;
	setp.ne.s32 	%p1577, %r1572, 2146435072;
	setp.ne.s32 	%p1578, %r1571, 0;
	or.pred  	%p1579, %p1577, %p1578;
	@%p1579 bra 	$L__BB1_872;

	setp.ne.s32 	%p1580, %r5, 1071644672;
	and.pred  	%p1581, %p1580, %p41;
	selp.b32 	%r1573, %r7, %r6, %p1581;
	mov.u32 	%r1574, 0;
	mov.b64 	%fd7772, {%r1574, %r1573};

$L__BB1_872:
	selp.f64 	%fd4361, 0d3FF0000000000000, %fd7772, %p1325;
	selp.f64 	%fd4362, 0d3FF0000000000000, %fd7769, %p1326;
	add.f64 	%fd710, %fd4362, %fd4361;
	mov.f64 	%fd7775, %fd7811;
	@%p1329 bra 	$L__BB1_874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1580}, %fd7811;
	}
	xor.b32  	%r1581, %r1580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1582, %temp}, %fd7811;
	}
	mov.b64 	%fd7775, {%r1582, %r1581};

$L__BB1_874:
	@%p1330 bra 	$L__BB1_878;
	bra.uni 	$L__BB1_875;

$L__BB1_878:
	setp.lt.s32 	%p1591, %r3, 0;
	mov.u32 	%r1583, 0;
	selp.b32 	%r1584, %r69, 0, %p246;
	or.b32  	%r1585, %r1584, 2146435072;
	selp.b32 	%r1586, %r1585, %r1584, %p1591;
	mov.b64 	%fd7775, {%r1583, %r1586};
	bra.uni 	$L__BB1_879;

$L__BB1_875:
	setp.gt.s32 	%p1589, %r69, -1;
	@%p1589 bra 	$L__BB1_879;

	mov.f64 	%fd4363, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4364, %fd4363;
	setp.eq.f64 	%p1590, %fd4364, 0d4000000000000000;
	@%p1590 bra 	$L__BB1_879;

	mov.f64 	%fd7775, 0dFFF8000000000000;

$L__BB1_879:
	@%p1335 bra 	$L__BB1_886;

	setp.gtu.f64 	%p1594, %fd579, 0d7FF0000000000000;
	@%p1594 bra 	$L__BB1_885;
	bra.uni 	$L__BB1_881;

$L__BB1_885:
	mov.f64 	%fd4367, 0d4000000000000000;
	add.rn.f64 	%fd7775, %fd578, %fd4367;
	bra.uni 	$L__BB1_886;

$L__BB1_881:
	setp.eq.s32 	%p1595, %r5, 2146435072;
	mov.f64 	%fd4366, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1587, %temp}, %fd4366;
	}
	setp.eq.s32 	%p1596, %r1587, 0;
	and.pred  	%p1597, %p1595, %p1596;
	@%p1597 bra 	$L__BB1_884;
	bra.uni 	$L__BB1_882;

$L__BB1_884:
	setp.lt.s32 	%p1603, %r3, 0;
	mov.u32 	%r1592, 0;
	setp.gt.f64 	%p1604, %fd579, 0d3FF0000000000000;
	selp.b32 	%r1593, 2146435072, 0, %p1604;
	xor.b32  	%r1594, %r1593, 2146435072;
	selp.b32 	%r1595, %r1594, %r1593, %p1603;
	setp.eq.f32 	%p1605, %f52, 0fBF800000;
	selp.b32 	%r1596, 1072693248, %r1595, %p1605;
	mov.b64 	%fd7775, {%r1592, %r1596};
	bra.uni 	$L__BB1_886;

$L__BB1_882:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1588, %temp}, %fd578;
	}
	and.b32  	%r1589, %r69, 2147483647;
	setp.ne.s32 	%p1598, %r1589, 2146435072;
	setp.ne.s32 	%p1599, %r1588, 0;
	or.pred  	%p1600, %p1598, %p1599;
	@%p1600 bra 	$L__BB1_886;

	setp.ne.s32 	%p1601, %r5, 1071644672;
	and.pred  	%p1602, %p1601, %p42;
	selp.b32 	%r1590, %r7, %r6, %p1602;
	mov.u32 	%r1591, 0;
	mov.b64 	%fd7775, {%r1591, %r1590};

$L__BB1_886:
	selp.f64 	%fd4368, 0d3FF0000000000000, %fd7775, %p1348;
	add.f64 	%fd719, %fd710, %fd4368;
	mov.f64 	%fd7778, %fd7814;
	@%p1351 bra 	$L__BB1_888;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1597}, %fd7814;
	}
	xor.b32  	%r1598, %r1597, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1599, %temp}, %fd7814;
	}
	mov.b64 	%fd7778, {%r1599, %r1598};

$L__BB1_888:
	@%p1352 bra 	$L__BB1_892;
	bra.uni 	$L__BB1_889;

$L__BB1_892:
	setp.lt.s32 	%p1611, %r3, 0;
	mov.u32 	%r1600, 0;
	selp.b32 	%r1601, %r71, 0, %p246;
	or.b32  	%r1602, %r1601, 2146435072;
	selp.b32 	%r1603, %r1602, %r1601, %p1611;
	mov.b64 	%fd7778, {%r1600, %r1603};
	bra.uni 	$L__BB1_893;

$L__BB1_889:
	setp.gt.s32 	%p1609, %r71, -1;
	@%p1609 bra 	$L__BB1_893;

	mov.f64 	%fd4369, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4370, %fd4369;
	setp.eq.f64 	%p1610, %fd4370, 0d4000000000000000;
	@%p1610 bra 	$L__BB1_893;

	mov.f64 	%fd7778, 0dFFF8000000000000;

$L__BB1_893:
	@%p1357 bra 	$L__BB1_900;

	setp.gtu.f64 	%p1614, %fd592, 0d7FF0000000000000;
	@%p1614 bra 	$L__BB1_899;
	bra.uni 	$L__BB1_895;

$L__BB1_899:
	mov.f64 	%fd4373, 0d4000000000000000;
	add.rn.f64 	%fd7778, %fd591, %fd4373;
	bra.uni 	$L__BB1_900;

$L__BB1_895:
	setp.eq.s32 	%p1615, %r5, 2146435072;
	mov.f64 	%fd4372, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1604, %temp}, %fd4372;
	}
	setp.eq.s32 	%p1616, %r1604, 0;
	and.pred  	%p1617, %p1615, %p1616;
	@%p1617 bra 	$L__BB1_898;
	bra.uni 	$L__BB1_896;

$L__BB1_898:
	setp.lt.s32 	%p1623, %r3, 0;
	mov.u32 	%r1609, 0;
	setp.gt.f64 	%p1624, %fd592, 0d3FF0000000000000;
	selp.b32 	%r1610, 2146435072, 0, %p1624;
	xor.b32  	%r1611, %r1610, 2146435072;
	selp.b32 	%r1612, %r1611, %r1610, %p1623;
	setp.eq.f32 	%p1625, %f54, 0fBF800000;
	selp.b32 	%r1613, 1072693248, %r1612, %p1625;
	mov.b64 	%fd7778, {%r1609, %r1613};
	bra.uni 	$L__BB1_900;

$L__BB1_896:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1605, %temp}, %fd591;
	}
	and.b32  	%r1606, %r71, 2147483647;
	setp.ne.s32 	%p1618, %r1606, 2146435072;
	setp.ne.s32 	%p1619, %r1605, 0;
	or.pred  	%p1620, %p1618, %p1619;
	@%p1620 bra 	$L__BB1_900;

	setp.ne.s32 	%p1621, %r5, 1071644672;
	and.pred  	%p1622, %p1621, %p43;
	selp.b32 	%r1607, %r7, %r6, %p1622;
	mov.u32 	%r1608, 0;
	mov.b64 	%fd7778, {%r1608, %r1607};

$L__BB1_900:
	mov.f64 	%fd7781, %fd7817;
	@%p1372 bra 	$L__BB1_902;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1614}, %fd7817;
	}
	xor.b32  	%r1615, %r1614, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1616, %temp}, %fd7817;
	}
	mov.b64 	%fd7781, {%r1616, %r1615};

$L__BB1_902:
	@%p1373 bra 	$L__BB1_906;
	bra.uni 	$L__BB1_903;

$L__BB1_906:
	setp.lt.s32 	%p1630, %r3, 0;
	mov.u32 	%r1617, 0;
	selp.b32 	%r1618, %r73, 0, %p246;
	or.b32  	%r1619, %r1618, 2146435072;
	selp.b32 	%r1620, %r1619, %r1618, %p1630;
	mov.b64 	%fd7781, {%r1617, %r1620};
	bra.uni 	$L__BB1_907;

$L__BB1_903:
	setp.gt.s32 	%p1628, %r73, -1;
	@%p1628 bra 	$L__BB1_907;

	mov.f64 	%fd4374, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4375, %fd4374;
	setp.eq.f64 	%p1629, %fd4375, 0d4000000000000000;
	@%p1629 bra 	$L__BB1_907;

	mov.f64 	%fd7781, 0dFFF8000000000000;

$L__BB1_907:
	@%p1378 bra 	$L__BB1_914;

	setp.gtu.f64 	%p1633, %fd603, 0d7FF0000000000000;
	@%p1633 bra 	$L__BB1_913;
	bra.uni 	$L__BB1_909;

$L__BB1_913:
	mov.f64 	%fd4378, 0d4000000000000000;
	add.rn.f64 	%fd7781, %fd602, %fd4378;
	bra.uni 	$L__BB1_914;

$L__BB1_909:
	setp.eq.s32 	%p1634, %r5, 2146435072;
	mov.f64 	%fd4377, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1621, %temp}, %fd4377;
	}
	setp.eq.s32 	%p1635, %r1621, 0;
	and.pred  	%p1636, %p1634, %p1635;
	@%p1636 bra 	$L__BB1_912;
	bra.uni 	$L__BB1_910;

$L__BB1_912:
	setp.lt.s32 	%p1642, %r3, 0;
	mov.u32 	%r1626, 0;
	setp.gt.f64 	%p1643, %fd603, 0d3FF0000000000000;
	selp.b32 	%r1627, 2146435072, 0, %p1643;
	xor.b32  	%r1628, %r1627, 2146435072;
	selp.b32 	%r1629, %r1628, %r1627, %p1642;
	setp.eq.f32 	%p1644, %f55, 0fBF800000;
	selp.b32 	%r1630, 1072693248, %r1629, %p1644;
	mov.b64 	%fd7781, {%r1626, %r1630};
	bra.uni 	$L__BB1_914;

$L__BB1_910:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1622, %temp}, %fd602;
	}
	and.b32  	%r1623, %r73, 2147483647;
	setp.ne.s32 	%p1637, %r1623, 2146435072;
	setp.ne.s32 	%p1638, %r1622, 0;
	or.pred  	%p1639, %p1637, %p1638;
	@%p1639 bra 	$L__BB1_914;

	setp.ne.s32 	%p1640, %r5, 1071644672;
	and.pred  	%p1641, %p1640, %p44;
	selp.b32 	%r1624, %r7, %r6, %p1641;
	mov.u32 	%r1625, 0;
	mov.b64 	%fd7781, {%r1625, %r1624};

$L__BB1_914:
	cvt.rn.f32.f64 	%f68, %fd719;
	selp.f64 	%fd4379, 0d3FF0000000000000, %fd7781, %p1391;
	selp.f64 	%fd4380, 0d3FF0000000000000, %fd7778, %p1392;
	add.f64 	%fd736, %fd4380, %fd4379;
	mov.f64 	%fd7784, %fd7820;
	@%p1395 bra 	$L__BB1_916;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1631}, %fd7820;
	}
	xor.b32  	%r1632, %r1631, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1633, %temp}, %fd7820;
	}
	mov.b64 	%fd7784, {%r1633, %r1632};

$L__BB1_916:
	@%p1396 bra 	$L__BB1_920;
	bra.uni 	$L__BB1_917;

$L__BB1_920:
	setp.lt.s32 	%p1651, %r3, 0;
	mov.u32 	%r1634, 0;
	selp.b32 	%r1635, %r75, 0, %p246;
	or.b32  	%r1636, %r1635, 2146435072;
	selp.b32 	%r1637, %r1636, %r1635, %p1651;
	mov.b64 	%fd7784, {%r1634, %r1637};
	bra.uni 	$L__BB1_921;

$L__BB1_917:
	setp.gt.s32 	%p1649, %r75, -1;
	@%p1649 bra 	$L__BB1_921;

	mov.f64 	%fd4381, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4382, %fd4381;
	setp.eq.f64 	%p1650, %fd4382, 0d4000000000000000;
	@%p1650 bra 	$L__BB1_921;

	mov.f64 	%fd7784, 0dFFF8000000000000;

$L__BB1_921:
	@%p1401 bra 	$L__BB1_928;

	setp.gtu.f64 	%p1654, %fd615, 0d7FF0000000000000;
	@%p1654 bra 	$L__BB1_927;
	bra.uni 	$L__BB1_923;

$L__BB1_927:
	mov.f64 	%fd4385, 0d4000000000000000;
	add.rn.f64 	%fd7784, %fd614, %fd4385;
	bra.uni 	$L__BB1_928;

$L__BB1_923:
	setp.eq.s32 	%p1655, %r5, 2146435072;
	mov.f64 	%fd4384, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1638, %temp}, %fd4384;
	}
	setp.eq.s32 	%p1656, %r1638, 0;
	and.pred  	%p1657, %p1655, %p1656;
	@%p1657 bra 	$L__BB1_926;
	bra.uni 	$L__BB1_924;

$L__BB1_926:
	setp.lt.s32 	%p1663, %r3, 0;
	mov.u32 	%r1643, 0;
	setp.gt.f64 	%p1664, %fd615, 0d3FF0000000000000;
	selp.b32 	%r1644, 2146435072, 0, %p1664;
	xor.b32  	%r1645, %r1644, 2146435072;
	selp.b32 	%r1646, %r1645, %r1644, %p1663;
	setp.eq.f32 	%p1665, %f57, 0fBF800000;
	selp.b32 	%r1647, 1072693248, %r1646, %p1665;
	mov.b64 	%fd7784, {%r1643, %r1647};
	bra.uni 	$L__BB1_928;

$L__BB1_924:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1639, %temp}, %fd614;
	}
	and.b32  	%r1640, %r75, 2147483647;
	setp.ne.s32 	%p1658, %r1640, 2146435072;
	setp.ne.s32 	%p1659, %r1639, 0;
	or.pred  	%p1660, %p1658, %p1659;
	@%p1660 bra 	$L__BB1_928;

	setp.ne.s32 	%p1661, %r5, 1071644672;
	and.pred  	%p1662, %p1661, %p45;
	selp.b32 	%r1641, %r7, %r6, %p1662;
	mov.u32 	%r1642, 0;
	mov.b64 	%fd7784, {%r1642, %r1641};

$L__BB1_928:
	selp.f64 	%fd4386, 0d3FF0000000000000, %fd7784, %p1414;
	add.f64 	%fd4387, %fd736, %fd4386;
	mul.f64 	%fd4388, %fd590, %fd4387;
	cvt.rn.f32.f64 	%f610, %fd4388;
	sub.f32 	%f611, %f49, %f610;
	cvt.f64.f32 	%fd4389, %f611;
	cvt.f64.f32 	%fd4390, %f68;
	fma.rn.f64 	%fd4391, %fd4390, 0dBFE0000000000000, %fd4389;
	mul.f64 	%fd4392, %fd4391, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f612, %fd4392;
	add.f32 	%f613, %f49, %f612;
	div.rn.f32 	%f614, %f55, %f53;
	fma.rn.f32 	%f69, %f614, %f68, %f613;
	ld.global.f32 	%f70, [%rd20+-4];
	cvt.f64.f32 	%fd745, %f70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd745;
	}
	abs.f64 	%fd746, %fd745;
	{ // callseq 168, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd746;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7787, [retval0+0];
	} // callseq 168
	setp.lt.s32 	%p1667, %r83, 0;
	and.pred  	%p52, %p1667, %p246;
	not.pred 	%p1669, %p52;
	@%p1669 bra 	$L__BB1_930;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1648}, %fd7787;
	}
	xor.b32  	%r1649, %r1648, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1650, %temp}, %fd7787;
	}
	mov.b64 	%fd7787, {%r1650, %r1649};

$L__BB1_930:
	setp.eq.f32 	%p1670, %f70, 0f00000000;
	@%p1670 bra 	$L__BB1_934;
	bra.uni 	$L__BB1_931;

$L__BB1_934:
	setp.lt.s32 	%p1673, %r3, 0;
	mov.u32 	%r1651, 0;
	selp.b32 	%r1652, %r83, 0, %p246;
	or.b32  	%r1653, %r1652, 2146435072;
	selp.b32 	%r1654, %r1653, %r1652, %p1673;
	mov.b64 	%fd7787, {%r1651, %r1654};
	bra.uni 	$L__BB1_935;

$L__BB1_931:
	setp.gt.s32 	%p1671, %r83, -1;
	@%p1671 bra 	$L__BB1_935;

	mov.f64 	%fd4393, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4394, %fd4393;
	setp.eq.f64 	%p1672, %fd4394, 0d4000000000000000;
	@%p1672 bra 	$L__BB1_935;

	mov.f64 	%fd7787, 0dFFF8000000000000;

$L__BB1_935:
	add.f64 	%fd4396, %fd745, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1655}, %fd4396;
	}
	and.b32  	%r1656, %r1655, 2146435072;
	setp.ne.s32 	%p1675, %r1656, 2146435072;
	@%p1675 bra 	$L__BB1_942;

	setp.gtu.f64 	%p1676, %fd746, 0d7FF0000000000000;
	@%p1676 bra 	$L__BB1_941;
	bra.uni 	$L__BB1_937;

$L__BB1_941:
	mov.f64 	%fd4398, 0d4000000000000000;
	add.rn.f64 	%fd7787, %fd745, %fd4398;
	bra.uni 	$L__BB1_942;

$L__BB1_937:
	setp.eq.s32 	%p1677, %r5, 2146435072;
	mov.f64 	%fd4397, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1657, %temp}, %fd4397;
	}
	setp.eq.s32 	%p1678, %r1657, 0;
	and.pred  	%p1679, %p1677, %p1678;
	@%p1679 bra 	$L__BB1_940;
	bra.uni 	$L__BB1_938;

$L__BB1_940:
	setp.lt.s32 	%p1685, %r3, 0;
	mov.u32 	%r1662, 0;
	setp.gt.f64 	%p1686, %fd746, 0d3FF0000000000000;
	selp.b32 	%r1663, 2146435072, 0, %p1686;
	xor.b32  	%r1664, %r1663, 2146435072;
	selp.b32 	%r1665, %r1664, %r1663, %p1685;
	setp.eq.f32 	%p1687, %f70, 0fBF800000;
	selp.b32 	%r1666, 1072693248, %r1665, %p1687;
	mov.b64 	%fd7787, {%r1662, %r1666};
	bra.uni 	$L__BB1_942;

$L__BB1_938:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1658, %temp}, %fd745;
	}
	and.b32  	%r1659, %r83, 2147483647;
	setp.ne.s32 	%p1680, %r1659, 2146435072;
	setp.ne.s32 	%p1681, %r1658, 0;
	or.pred  	%p1682, %p1680, %p1681;
	@%p1682 bra 	$L__BB1_942;

	setp.ne.s32 	%p1683, %r5, 1071644672;
	and.pred  	%p1684, %p1683, %p52;
	selp.b32 	%r1660, %r7, %r6, %p1684;
	mov.u32 	%r1661, 0;
	mov.b64 	%fd7787, {%r1661, %r1660};

$L__BB1_942:
	add.s64 	%rd218, %rd148, %rd140;
	ld.global.f32 	%f71, [%rd218+-4];
	cvt.f64.f32 	%fd756, %f71;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd756;
	}
	abs.f64 	%fd757, %fd756;
	{ // callseq 169, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd757;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7790, [retval0+0];
	} // callseq 169
	setp.lt.s32 	%p1688, %r84, 0;
	and.pred  	%p53, %p1688, %p246;
	not.pred 	%p1690, %p53;
	@%p1690 bra 	$L__BB1_944;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1667}, %fd7790;
	}
	xor.b32  	%r1668, %r1667, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1669, %temp}, %fd7790;
	}
	mov.b64 	%fd7790, {%r1669, %r1668};

$L__BB1_944:
	setp.eq.f32 	%p1691, %f71, 0f00000000;
	@%p1691 bra 	$L__BB1_948;
	bra.uni 	$L__BB1_945;

$L__BB1_948:
	setp.lt.s32 	%p1694, %r3, 0;
	mov.u32 	%r1670, 0;
	selp.b32 	%r1671, %r84, 0, %p246;
	or.b32  	%r1672, %r1671, 2146435072;
	selp.b32 	%r1673, %r1672, %r1671, %p1694;
	mov.b64 	%fd7790, {%r1670, %r1673};
	bra.uni 	$L__BB1_949;

$L__BB1_945:
	setp.gt.s32 	%p1692, %r84, -1;
	@%p1692 bra 	$L__BB1_949;

	mov.f64 	%fd4399, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4400, %fd4399;
	setp.eq.f64 	%p1693, %fd4400, 0d4000000000000000;
	@%p1693 bra 	$L__BB1_949;

	mov.f64 	%fd7790, 0dFFF8000000000000;

$L__BB1_949:
	add.f64 	%fd4402, %fd756, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1674}, %fd4402;
	}
	and.b32  	%r1675, %r1674, 2146435072;
	setp.ne.s32 	%p1696, %r1675, 2146435072;
	@%p1696 bra 	$L__BB1_956;

	setp.gtu.f64 	%p1697, %fd757, 0d7FF0000000000000;
	@%p1697 bra 	$L__BB1_955;
	bra.uni 	$L__BB1_951;

$L__BB1_955:
	mov.f64 	%fd4404, 0d4000000000000000;
	add.rn.f64 	%fd7790, %fd756, %fd4404;
	bra.uni 	$L__BB1_956;

$L__BB1_951:
	setp.eq.s32 	%p1698, %r5, 2146435072;
	mov.f64 	%fd4403, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1676, %temp}, %fd4403;
	}
	setp.eq.s32 	%p1699, %r1676, 0;
	and.pred  	%p1700, %p1698, %p1699;
	@%p1700 bra 	$L__BB1_954;
	bra.uni 	$L__BB1_952;

$L__BB1_954:
	setp.lt.s32 	%p1706, %r3, 0;
	mov.u32 	%r1681, 0;
	setp.gt.f64 	%p1707, %fd757, 0d3FF0000000000000;
	selp.b32 	%r1682, 2146435072, 0, %p1707;
	xor.b32  	%r1683, %r1682, 2146435072;
	selp.b32 	%r1684, %r1683, %r1682, %p1706;
	setp.eq.f32 	%p1708, %f71, 0fBF800000;
	selp.b32 	%r1685, 1072693248, %r1684, %p1708;
	mov.b64 	%fd7790, {%r1681, %r1685};
	bra.uni 	$L__BB1_956;

$L__BB1_952:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1677, %temp}, %fd756;
	}
	and.b32  	%r1678, %r84, 2147483647;
	setp.ne.s32 	%p1701, %r1678, 2146435072;
	setp.ne.s32 	%p1702, %r1677, 0;
	or.pred  	%p1703, %p1701, %p1702;
	@%p1703 bra 	$L__BB1_956;

	setp.ne.s32 	%p1704, %r5, 1071644672;
	and.pred  	%p1705, %p1704, %p53;
	selp.b32 	%r1679, %r7, %r6, %p1705;
	mov.u32 	%r1680, 0;
	mov.b64 	%fd7790, {%r1680, %r1679};

$L__BB1_956:
	setp.eq.f32 	%p1709, %f71, 0f3F800000;
	selp.f64 	%fd4405, 0d3FF0000000000000, %fd7790, %p1709;
	setp.eq.f32 	%p1710, %f70, 0f3F800000;
	selp.f64 	%fd4406, 0d3FF0000000000000, %fd7787, %p1710;
	add.f64 	%fd767, %fd4406, %fd4405;
	add.s64 	%rd221, %rd150, %rd140;
	ld.global.f32 	%f72, [%rd221+-4];
	cvt.f64.f32 	%fd768, %f72;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd768;
	}
	abs.f64 	%fd769, %fd768;
	{ // callseq 170, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd769;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7793, [retval0+0];
	} // callseq 170
	setp.lt.s32 	%p1711, %r85, 0;
	and.pred  	%p54, %p1711, %p246;
	not.pred 	%p1713, %p54;
	@%p1713 bra 	$L__BB1_958;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1686}, %fd7793;
	}
	xor.b32  	%r1687, %r1686, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1688, %temp}, %fd7793;
	}
	mov.b64 	%fd7793, {%r1688, %r1687};

$L__BB1_958:
	setp.eq.f32 	%p1714, %f72, 0f00000000;
	@%p1714 bra 	$L__BB1_962;
	bra.uni 	$L__BB1_959;

$L__BB1_962:
	setp.lt.s32 	%p1717, %r3, 0;
	mov.u32 	%r1689, 0;
	selp.b32 	%r1690, %r85, 0, %p246;
	or.b32  	%r1691, %r1690, 2146435072;
	selp.b32 	%r1692, %r1691, %r1690, %p1717;
	mov.b64 	%fd7793, {%r1689, %r1692};
	bra.uni 	$L__BB1_963;

$L__BB1_959:
	setp.gt.s32 	%p1715, %r85, -1;
	@%p1715 bra 	$L__BB1_963;

	mov.f64 	%fd4407, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4408, %fd4407;
	setp.eq.f64 	%p1716, %fd4408, 0d4000000000000000;
	@%p1716 bra 	$L__BB1_963;

	mov.f64 	%fd7793, 0dFFF8000000000000;

$L__BB1_963:
	add.f64 	%fd4410, %fd768, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1693}, %fd4410;
	}
	and.b32  	%r1694, %r1693, 2146435072;
	setp.ne.s32 	%p1719, %r1694, 2146435072;
	@%p1719 bra 	$L__BB1_970;

	setp.gtu.f64 	%p1720, %fd769, 0d7FF0000000000000;
	@%p1720 bra 	$L__BB1_969;
	bra.uni 	$L__BB1_965;

$L__BB1_969:
	mov.f64 	%fd4412, 0d4000000000000000;
	add.rn.f64 	%fd7793, %fd768, %fd4412;
	bra.uni 	$L__BB1_970;

$L__BB1_965:
	setp.eq.s32 	%p1721, %r5, 2146435072;
	mov.f64 	%fd4411, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1695, %temp}, %fd4411;
	}
	setp.eq.s32 	%p1722, %r1695, 0;
	and.pred  	%p1723, %p1721, %p1722;
	@%p1723 bra 	$L__BB1_968;
	bra.uni 	$L__BB1_966;

$L__BB1_968:
	setp.lt.s32 	%p1729, %r3, 0;
	mov.u32 	%r1700, 0;
	setp.gt.f64 	%p1730, %fd769, 0d3FF0000000000000;
	selp.b32 	%r1701, 2146435072, 0, %p1730;
	xor.b32  	%r1702, %r1701, 2146435072;
	selp.b32 	%r1703, %r1702, %r1701, %p1729;
	setp.eq.f32 	%p1731, %f72, 0fBF800000;
	selp.b32 	%r1704, 1072693248, %r1703, %p1731;
	mov.b64 	%fd7793, {%r1700, %r1704};
	bra.uni 	$L__BB1_970;

$L__BB1_966:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1696, %temp}, %fd768;
	}
	and.b32  	%r1697, %r85, 2147483647;
	setp.ne.s32 	%p1724, %r1697, 2146435072;
	setp.ne.s32 	%p1725, %r1696, 0;
	or.pred  	%p1726, %p1724, %p1725;
	@%p1726 bra 	$L__BB1_970;

	setp.ne.s32 	%p1727, %r5, 1071644672;
	and.pred  	%p1728, %p1727, %p54;
	selp.b32 	%r1698, %r7, %r6, %p1728;
	mov.u32 	%r1699, 0;
	mov.b64 	%fd7793, {%r1699, %r1698};

$L__BB1_970:
	setp.eq.f32 	%p1732, %f72, 0f3F800000;
	selp.f64 	%fd4413, 0d3FF0000000000000, %fd7793, %p1732;
	add.f64 	%fd779, %fd767, %fd4413;
	ld.global.f32 	%f73, [%rd11+-4];
	ld.global.f32 	%f74, [%rd12+-4];
	cvt.f64.f32 	%fd780, %f74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd780;
	}
	abs.f64 	%fd781, %fd780;
	{ // callseq 171, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd781;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7796, [retval0+0];
	} // callseq 171
	setp.lt.s32 	%p1733, %r86, 0;
	and.pred  	%p55, %p1733, %p246;
	not.pred 	%p1735, %p55;
	@%p1735 bra 	$L__BB1_972;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1705}, %fd7796;
	}
	xor.b32  	%r1706, %r1705, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1707, %temp}, %fd7796;
	}
	mov.b64 	%fd7796, {%r1707, %r1706};

$L__BB1_972:
	setp.eq.f32 	%p1736, %f74, 0f00000000;
	@%p1736 bra 	$L__BB1_976;
	bra.uni 	$L__BB1_973;

$L__BB1_976:
	setp.lt.s32 	%p1739, %r3, 0;
	mov.u32 	%r1708, 0;
	selp.b32 	%r1709, %r86, 0, %p246;
	or.b32  	%r1710, %r1709, 2146435072;
	selp.b32 	%r1711, %r1710, %r1709, %p1739;
	mov.b64 	%fd7796, {%r1708, %r1711};
	bra.uni 	$L__BB1_977;

$L__BB1_973:
	setp.gt.s32 	%p1737, %r86, -1;
	@%p1737 bra 	$L__BB1_977;

	mov.f64 	%fd4414, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4415, %fd4414;
	setp.eq.f64 	%p1738, %fd4415, 0d4000000000000000;
	@%p1738 bra 	$L__BB1_977;

	mov.f64 	%fd7796, 0dFFF8000000000000;

$L__BB1_977:
	add.f64 	%fd4417, %fd780, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1712}, %fd4417;
	}
	and.b32  	%r1713, %r1712, 2146435072;
	setp.ne.s32 	%p1741, %r1713, 2146435072;
	@%p1741 bra 	$L__BB1_984;

	setp.gtu.f64 	%p1742, %fd781, 0d7FF0000000000000;
	@%p1742 bra 	$L__BB1_983;
	bra.uni 	$L__BB1_979;

$L__BB1_983:
	mov.f64 	%fd4419, 0d4000000000000000;
	add.rn.f64 	%fd7796, %fd780, %fd4419;
	bra.uni 	$L__BB1_984;

$L__BB1_979:
	setp.eq.s32 	%p1743, %r5, 2146435072;
	mov.f64 	%fd4418, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1714, %temp}, %fd4418;
	}
	setp.eq.s32 	%p1744, %r1714, 0;
	and.pred  	%p1745, %p1743, %p1744;
	@%p1745 bra 	$L__BB1_982;
	bra.uni 	$L__BB1_980;

$L__BB1_982:
	setp.lt.s32 	%p1751, %r3, 0;
	mov.u32 	%r1719, 0;
	setp.gt.f64 	%p1752, %fd781, 0d3FF0000000000000;
	selp.b32 	%r1720, 2146435072, 0, %p1752;
	xor.b32  	%r1721, %r1720, 2146435072;
	selp.b32 	%r1722, %r1721, %r1720, %p1751;
	setp.eq.f32 	%p1753, %f74, 0fBF800000;
	selp.b32 	%r1723, 1072693248, %r1722, %p1753;
	mov.b64 	%fd7796, {%r1719, %r1723};
	bra.uni 	$L__BB1_984;

$L__BB1_980:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1715, %temp}, %fd780;
	}
	and.b32  	%r1716, %r86, 2147483647;
	setp.ne.s32 	%p1746, %r1716, 2146435072;
	setp.ne.s32 	%p1747, %r1715, 0;
	or.pred  	%p1748, %p1746, %p1747;
	@%p1748 bra 	$L__BB1_984;

	setp.ne.s32 	%p1749, %r5, 1071644672;
	and.pred  	%p1750, %p1749, %p55;
	selp.b32 	%r1717, %r7, %r6, %p1750;
	mov.u32 	%r1718, 0;
	mov.b64 	%fd7796, {%r1718, %r1717};

$L__BB1_984:
	ld.global.f32 	%f75, [%rd15+-4];
	cvt.f64.f32 	%fd791, %f75;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd791;
	}
	abs.f64 	%fd792, %fd791;
	{ // callseq 172, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd792;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7799, [retval0+0];
	} // callseq 172
	setp.lt.s32 	%p1754, %r87, 0;
	and.pred  	%p56, %p1754, %p246;
	not.pred 	%p1756, %p56;
	@%p1756 bra 	$L__BB1_986;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1724}, %fd7799;
	}
	xor.b32  	%r1725, %r1724, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1726, %temp}, %fd7799;
	}
	mov.b64 	%fd7799, {%r1726, %r1725};

$L__BB1_986:
	setp.eq.f32 	%p1757, %f75, 0f00000000;
	@%p1757 bra 	$L__BB1_990;
	bra.uni 	$L__BB1_987;

$L__BB1_990:
	setp.lt.s32 	%p1760, %r3, 0;
	mov.u32 	%r1727, 0;
	selp.b32 	%r1728, %r87, 0, %p246;
	or.b32  	%r1729, %r1728, 2146435072;
	selp.b32 	%r1730, %r1729, %r1728, %p1760;
	mov.b64 	%fd7799, {%r1727, %r1730};
	bra.uni 	$L__BB1_991;

$L__BB1_987:
	setp.gt.s32 	%p1758, %r87, -1;
	@%p1758 bra 	$L__BB1_991;

	mov.f64 	%fd4420, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4421, %fd4420;
	setp.eq.f64 	%p1759, %fd4421, 0d4000000000000000;
	@%p1759 bra 	$L__BB1_991;

	mov.f64 	%fd7799, 0dFFF8000000000000;

$L__BB1_991:
	add.f64 	%fd4423, %fd791, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1731}, %fd4423;
	}
	and.b32  	%r1732, %r1731, 2146435072;
	setp.ne.s32 	%p1762, %r1732, 2146435072;
	@%p1762 bra 	$L__BB1_998;

	setp.gtu.f64 	%p1763, %fd792, 0d7FF0000000000000;
	@%p1763 bra 	$L__BB1_997;
	bra.uni 	$L__BB1_993;

$L__BB1_997:
	mov.f64 	%fd4425, 0d4000000000000000;
	add.rn.f64 	%fd7799, %fd791, %fd4425;
	bra.uni 	$L__BB1_998;

$L__BB1_993:
	setp.eq.s32 	%p1764, %r5, 2146435072;
	mov.f64 	%fd4424, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1733, %temp}, %fd4424;
	}
	setp.eq.s32 	%p1765, %r1733, 0;
	and.pred  	%p1766, %p1764, %p1765;
	@%p1766 bra 	$L__BB1_996;
	bra.uni 	$L__BB1_994;

$L__BB1_996:
	setp.lt.s32 	%p1772, %r3, 0;
	mov.u32 	%r1738, 0;
	setp.gt.f64 	%p1773, %fd792, 0d3FF0000000000000;
	selp.b32 	%r1739, 2146435072, 0, %p1773;
	xor.b32  	%r1740, %r1739, 2146435072;
	selp.b32 	%r1741, %r1740, %r1739, %p1772;
	setp.eq.f32 	%p1774, %f75, 0fBF800000;
	selp.b32 	%r1742, 1072693248, %r1741, %p1774;
	mov.b64 	%fd7799, {%r1738, %r1742};
	bra.uni 	$L__BB1_998;

$L__BB1_994:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1734, %temp}, %fd791;
	}
	and.b32  	%r1735, %r87, 2147483647;
	setp.ne.s32 	%p1767, %r1735, 2146435072;
	setp.ne.s32 	%p1768, %r1734, 0;
	or.pred  	%p1769, %p1767, %p1768;
	@%p1769 bra 	$L__BB1_998;

	setp.ne.s32 	%p1770, %r5, 1071644672;
	and.pred  	%p1771, %p1770, %p56;
	selp.b32 	%r1736, %r7, %r6, %p1771;
	mov.u32 	%r1737, 0;
	mov.b64 	%fd7799, {%r1737, %r1736};

$L__BB1_998:
	ld.global.f32 	%f76, [%rd16+-4];
	cvt.f64.f32 	%fd802, %f76;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd802;
	}
	abs.f64 	%fd803, %fd802;
	{ // callseq 173, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd803;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7802, [retval0+0];
	} // callseq 173
	setp.lt.s32 	%p1775, %r88, 0;
	and.pred  	%p57, %p1775, %p246;
	not.pred 	%p1777, %p57;
	@%p1777 bra 	$L__BB1_1000;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1743}, %fd7802;
	}
	xor.b32  	%r1744, %r1743, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1745, %temp}, %fd7802;
	}
	mov.b64 	%fd7802, {%r1745, %r1744};

$L__BB1_1000:
	setp.eq.f32 	%p1778, %f76, 0f00000000;
	setp.eq.f32 	%p1779, %f74, 0f3F800000;
	selp.f64 	%fd4426, 0d3FF0000000000000, %fd7796, %p1779;
	setp.eq.f32 	%p1780, %f75, 0f3F800000;
	selp.f64 	%fd4427, 0d3FF0000000000000, %fd7799, %p1780;
	add.f64 	%fd807, %fd4426, %fd4427;
	@%p1778 bra 	$L__BB1_1004;
	bra.uni 	$L__BB1_1001;

$L__BB1_1004:
	setp.lt.s32 	%p1783, %r3, 0;
	mov.u32 	%r1746, 0;
	selp.b32 	%r1747, %r88, 0, %p246;
	or.b32  	%r1748, %r1747, 2146435072;
	selp.b32 	%r1749, %r1748, %r1747, %p1783;
	mov.b64 	%fd7802, {%r1746, %r1749};
	bra.uni 	$L__BB1_1005;

$L__BB1_1001:
	setp.gt.s32 	%p1781, %r88, -1;
	@%p1781 bra 	$L__BB1_1005;

	mov.f64 	%fd4428, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4429, %fd4428;
	setp.eq.f64 	%p1782, %fd4429, 0d4000000000000000;
	@%p1782 bra 	$L__BB1_1005;

	mov.f64 	%fd7802, 0dFFF8000000000000;

$L__BB1_1005:
	add.f64 	%fd4431, %fd802, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1750}, %fd4431;
	}
	and.b32  	%r1751, %r1750, 2146435072;
	setp.ne.s32 	%p1785, %r1751, 2146435072;
	@%p1785 bra 	$L__BB1_1012;

	setp.gtu.f64 	%p1786, %fd803, 0d7FF0000000000000;
	@%p1786 bra 	$L__BB1_1011;
	bra.uni 	$L__BB1_1007;

$L__BB1_1011:
	mov.f64 	%fd4433, 0d4000000000000000;
	add.rn.f64 	%fd7802, %fd802, %fd4433;
	bra.uni 	$L__BB1_1012;

$L__BB1_1007:
	setp.eq.s32 	%p1787, %r5, 2146435072;
	mov.f64 	%fd4432, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1752, %temp}, %fd4432;
	}
	setp.eq.s32 	%p1788, %r1752, 0;
	and.pred  	%p1789, %p1787, %p1788;
	@%p1789 bra 	$L__BB1_1010;
	bra.uni 	$L__BB1_1008;

$L__BB1_1010:
	setp.lt.s32 	%p1795, %r3, 0;
	mov.u32 	%r1757, 0;
	setp.gt.f64 	%p1796, %fd803, 0d3FF0000000000000;
	selp.b32 	%r1758, 2146435072, 0, %p1796;
	xor.b32  	%r1759, %r1758, 2146435072;
	selp.b32 	%r1760, %r1759, %r1758, %p1795;
	setp.eq.f32 	%p1797, %f76, 0fBF800000;
	selp.b32 	%r1761, 1072693248, %r1760, %p1797;
	mov.b64 	%fd7802, {%r1757, %r1761};
	bra.uni 	$L__BB1_1012;

$L__BB1_1008:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1753, %temp}, %fd802;
	}
	and.b32  	%r1754, %r88, 2147483647;
	setp.ne.s32 	%p1790, %r1754, 2146435072;
	setp.ne.s32 	%p1791, %r1753, 0;
	or.pred  	%p1792, %p1790, %p1791;
	@%p1792 bra 	$L__BB1_1012;

	setp.ne.s32 	%p1793, %r5, 1071644672;
	and.pred  	%p1794, %p1793, %p57;
	selp.b32 	%r1755, %r7, %r6, %p1794;
	mov.u32 	%r1756, 0;
	mov.b64 	%fd7802, {%r1756, %r1755};

$L__BB1_1012:
	cvt.rn.f32.f64 	%f615, %fd779;
	cvt.f64.f32 	%fd4434, %f73;
	rcp.rn.f64 	%fd4435, %fd4434;
	setp.eq.f32 	%p1798, %f76, 0f3F800000;
	selp.f64 	%fd4436, 0d3FF0000000000000, %fd7802, %p1798;
	add.f64 	%fd4437, %fd807, %fd4436;
	mul.f64 	%fd4438, %fd4435, %fd4437;
	cvt.rn.f32.f64 	%f616, %fd4438;
	ld.global.f32 	%f617, [%rd153+-4];
	sub.f32 	%f618, %f617, %f616;
	cvt.f64.f32 	%fd4439, %f618;
	cvt.f64.f32 	%fd4440, %f615;
	fma.rn.f64 	%fd4441, %fd4440, 0dBFE0000000000000, %fd4439;
	mul.f64 	%fd4442, %fd4441, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f619, %fd4442;
	mul.f32 	%f620, %f75, %f71;
	fma.rn.f32 	%f621, %f74, %f70, %f620;
	fma.rn.f32 	%f622, %f76, %f72, %f621;
	cvt.f64.f32 	%fd4443, %f622;
	mul.f64 	%fd4444, %fd4435, %fd4443;
	cvt.rn.f32.f64 	%f623, %fd4444;
	add.f32 	%f624, %f617, %f619;
	div.rn.f32 	%f625, %f75, %f73;
	fma.rn.f32 	%f626, %f625, %f615, %f624;
	mul.f32 	%f627, %f71, %f623;
	sub.f32 	%f628, %f626, %f627;
	mul.f32 	%f629, %f51, %f58;
	sub.f32 	%f630, %f69, %f629;
	sub.f32 	%f631, %f630, %f628;
	mul.f32 	%f632, %f3, %f631;
	mul.f32 	%f633, %f1, %f67;
	sub.f32 	%f634, %f49, %f633;
	sub.f32 	%f77, %f634, %f632;
	@%p1285 bra 	$L__BB1_1014;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1762}, %fd7805;
	}
	xor.b32  	%r1763, %r1762, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1764, %temp}, %fd7805;
	}
	mov.b64 	%fd7805, {%r1764, %r1763};

$L__BB1_1014:
	@%p1286 bra 	$L__BB1_1018;
	bra.uni 	$L__BB1_1015;

$L__BB1_1018:
	setp.lt.s32 	%p1803, %r3, 0;
	mov.u32 	%r1765, 0;
	selp.b32 	%r1766, %r65, 0, %p246;
	or.b32  	%r1767, %r1766, 2146435072;
	selp.b32 	%r1768, %r1767, %r1766, %p1803;
	mov.b64 	%fd7805, {%r1765, %r1768};
	bra.uni 	$L__BB1_1019;

$L__BB1_1015:
	setp.gt.s32 	%p1801, %r65, -1;
	@%p1801 bra 	$L__BB1_1019;

	mov.f64 	%fd4445, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4446, %fd4445;
	setp.eq.f64 	%p1802, %fd4446, 0d4000000000000000;
	@%p1802 bra 	$L__BB1_1019;

	mov.f64 	%fd7805, 0dFFF8000000000000;

$L__BB1_1019:
	@%p1291 bra 	$L__BB1_1026;

	setp.gtu.f64 	%p1806, %fd556, 0d7FF0000000000000;
	@%p1806 bra 	$L__BB1_1025;
	bra.uni 	$L__BB1_1021;

$L__BB1_1025:
	mov.f64 	%fd4449, 0d4000000000000000;
	add.rn.f64 	%fd7805, %fd555, %fd4449;
	bra.uni 	$L__BB1_1026;

$L__BB1_1021:
	setp.eq.s32 	%p1807, %r5, 2146435072;
	mov.f64 	%fd4448, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1769, %temp}, %fd4448;
	}
	setp.eq.s32 	%p1808, %r1769, 0;
	and.pred  	%p1809, %p1807, %p1808;
	@%p1809 bra 	$L__BB1_1024;
	bra.uni 	$L__BB1_1022;

$L__BB1_1024:
	setp.lt.s32 	%p1815, %r3, 0;
	mov.u32 	%r1774, 0;
	setp.gt.f64 	%p1816, %fd556, 0d3FF0000000000000;
	selp.b32 	%r1775, 2146435072, 0, %p1816;
	xor.b32  	%r1776, %r1775, 2146435072;
	selp.b32 	%r1777, %r1776, %r1775, %p1815;
	setp.eq.f32 	%p1817, %f50, 0fBF800000;
	selp.b32 	%r1778, 1072693248, %r1777, %p1817;
	mov.b64 	%fd7805, {%r1774, %r1778};
	bra.uni 	$L__BB1_1026;

$L__BB1_1022:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1770, %temp}, %fd555;
	}
	and.b32  	%r1771, %r65, 2147483647;
	setp.ne.s32 	%p1810, %r1771, 2146435072;
	setp.ne.s32 	%p1811, %r1770, 0;
	or.pred  	%p1812, %p1810, %p1811;
	@%p1812 bra 	$L__BB1_1026;

	setp.ne.s32 	%p1813, %r5, 1071644672;
	and.pred  	%p1814, %p1813, %p40;
	selp.b32 	%r1772, %r7, %r6, %p1814;
	mov.u32 	%r1773, 0;
	mov.b64 	%fd7805, {%r1773, %r1772};

$L__BB1_1026:
	selp.f64 	%fd822, 0d3FF0000000000000, %fd7805, %p1326;
	@%p1306 bra 	$L__BB1_1028;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1779}, %fd7808;
	}
	xor.b32  	%r1780, %r1779, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1781, %temp}, %fd7808;
	}
	mov.b64 	%fd7808, {%r1781, %r1780};

$L__BB1_1028:
	@%p1307 bra 	$L__BB1_1032;
	bra.uni 	$L__BB1_1029;

$L__BB1_1032:
	setp.lt.s32 	%p1823, %r3, 0;
	mov.u32 	%r1782, 0;
	selp.b32 	%r1783, %r67, 0, %p246;
	or.b32  	%r1784, %r1783, 2146435072;
	selp.b32 	%r1785, %r1784, %r1783, %p1823;
	mov.b64 	%fd7808, {%r1782, %r1785};
	bra.uni 	$L__BB1_1033;

$L__BB1_1029:
	setp.gt.s32 	%p1821, %r67, -1;
	@%p1821 bra 	$L__BB1_1033;

	mov.f64 	%fd4450, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4451, %fd4450;
	setp.eq.f64 	%p1822, %fd4451, 0d4000000000000000;
	@%p1822 bra 	$L__BB1_1033;

	mov.f64 	%fd7808, 0dFFF8000000000000;

$L__BB1_1033:
	@%p1312 bra 	$L__BB1_1040;

	setp.gtu.f64 	%p1826, %fd567, 0d7FF0000000000000;
	@%p1826 bra 	$L__BB1_1039;
	bra.uni 	$L__BB1_1035;

$L__BB1_1039:
	mov.f64 	%fd4454, 0d4000000000000000;
	add.rn.f64 	%fd7808, %fd566, %fd4454;
	bra.uni 	$L__BB1_1040;

$L__BB1_1035:
	setp.eq.s32 	%p1827, %r5, 2146435072;
	mov.f64 	%fd4453, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1786, %temp}, %fd4453;
	}
	setp.eq.s32 	%p1828, %r1786, 0;
	and.pred  	%p1829, %p1827, %p1828;
	@%p1829 bra 	$L__BB1_1038;
	bra.uni 	$L__BB1_1036;

$L__BB1_1038:
	setp.lt.s32 	%p1835, %r3, 0;
	mov.u32 	%r1791, 0;
	setp.gt.f64 	%p1836, %fd567, 0d3FF0000000000000;
	selp.b32 	%r1792, 2146435072, 0, %p1836;
	xor.b32  	%r1793, %r1792, 2146435072;
	selp.b32 	%r1794, %r1793, %r1792, %p1835;
	setp.eq.f32 	%p1837, %f51, 0fBF800000;
	selp.b32 	%r1795, 1072693248, %r1794, %p1837;
	mov.b64 	%fd7808, {%r1791, %r1795};
	bra.uni 	$L__BB1_1040;

$L__BB1_1036:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1787, %temp}, %fd566;
	}
	and.b32  	%r1788, %r67, 2147483647;
	setp.ne.s32 	%p1830, %r1788, 2146435072;
	setp.ne.s32 	%p1831, %r1787, 0;
	or.pred  	%p1832, %p1830, %p1831;
	@%p1832 bra 	$L__BB1_1040;

	setp.ne.s32 	%p1833, %r5, 1071644672;
	and.pred  	%p1834, %p1833, %p41;
	selp.b32 	%r1789, %r7, %r6, %p1834;
	mov.u32 	%r1790, 0;
	mov.b64 	%fd7808, {%r1790, %r1789};

$L__BB1_1040:
	selp.f64 	%fd4455, 0d3FF0000000000000, %fd7808, %p1325;
	add.f64 	%fd831, %fd822, %fd4455;
	@%p1329 bra 	$L__BB1_1042;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1796}, %fd7811;
	}
	xor.b32  	%r1797, %r1796, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1798, %temp}, %fd7811;
	}
	mov.b64 	%fd7811, {%r1798, %r1797};

$L__BB1_1042:
	@%p1330 bra 	$L__BB1_1046;
	bra.uni 	$L__BB1_1043;

$L__BB1_1046:
	setp.lt.s32 	%p1843, %r3, 0;
	mov.u32 	%r1799, 0;
	selp.b32 	%r1800, %r69, 0, %p246;
	or.b32  	%r1801, %r1800, 2146435072;
	selp.b32 	%r1802, %r1801, %r1800, %p1843;
	mov.b64 	%fd7811, {%r1799, %r1802};
	bra.uni 	$L__BB1_1047;

$L__BB1_1043:
	setp.gt.s32 	%p1841, %r69, -1;
	@%p1841 bra 	$L__BB1_1047;

	mov.f64 	%fd4456, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4457, %fd4456;
	setp.eq.f64 	%p1842, %fd4457, 0d4000000000000000;
	@%p1842 bra 	$L__BB1_1047;

	mov.f64 	%fd7811, 0dFFF8000000000000;

$L__BB1_1047:
	@%p1335 bra 	$L__BB1_1054;

	setp.gtu.f64 	%p1846, %fd579, 0d7FF0000000000000;
	@%p1846 bra 	$L__BB1_1053;
	bra.uni 	$L__BB1_1049;

$L__BB1_1053:
	mov.f64 	%fd4460, 0d4000000000000000;
	add.rn.f64 	%fd7811, %fd578, %fd4460;
	bra.uni 	$L__BB1_1054;

$L__BB1_1049:
	setp.eq.s32 	%p1847, %r5, 2146435072;
	mov.f64 	%fd4459, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1803, %temp}, %fd4459;
	}
	setp.eq.s32 	%p1848, %r1803, 0;
	and.pred  	%p1849, %p1847, %p1848;
	@%p1849 bra 	$L__BB1_1052;
	bra.uni 	$L__BB1_1050;

$L__BB1_1052:
	setp.lt.s32 	%p1855, %r3, 0;
	mov.u32 	%r1808, 0;
	setp.gt.f64 	%p1856, %fd579, 0d3FF0000000000000;
	selp.b32 	%r1809, 2146435072, 0, %p1856;
	xor.b32  	%r1810, %r1809, 2146435072;
	selp.b32 	%r1811, %r1810, %r1809, %p1855;
	setp.eq.f32 	%p1857, %f52, 0fBF800000;
	selp.b32 	%r1812, 1072693248, %r1811, %p1857;
	mov.b64 	%fd7811, {%r1808, %r1812};
	bra.uni 	$L__BB1_1054;

$L__BB1_1050:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1804, %temp}, %fd578;
	}
	and.b32  	%r1805, %r69, 2147483647;
	setp.ne.s32 	%p1850, %r1805, 2146435072;
	setp.ne.s32 	%p1851, %r1804, 0;
	or.pred  	%p1852, %p1850, %p1851;
	@%p1852 bra 	$L__BB1_1054;

	setp.ne.s32 	%p1853, %r5, 1071644672;
	and.pred  	%p1854, %p1853, %p42;
	selp.b32 	%r1806, %r7, %r6, %p1854;
	mov.u32 	%r1807, 0;
	mov.b64 	%fd7811, {%r1807, %r1806};

$L__BB1_1054:
	selp.f64 	%fd4461, 0d3FF0000000000000, %fd7811, %p1348;
	add.f64 	%fd840, %fd831, %fd4461;
	@%p1351 bra 	$L__BB1_1056;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1813}, %fd7814;
	}
	xor.b32  	%r1814, %r1813, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1815, %temp}, %fd7814;
	}
	mov.b64 	%fd7814, {%r1815, %r1814};

$L__BB1_1056:
	@%p1352 bra 	$L__BB1_1060;
	bra.uni 	$L__BB1_1057;

$L__BB1_1060:
	setp.lt.s32 	%p1863, %r3, 0;
	mov.u32 	%r1816, 0;
	selp.b32 	%r1817, %r71, 0, %p246;
	or.b32  	%r1818, %r1817, 2146435072;
	selp.b32 	%r1819, %r1818, %r1817, %p1863;
	mov.b64 	%fd7814, {%r1816, %r1819};
	bra.uni 	$L__BB1_1061;

$L__BB1_1057:
	setp.gt.s32 	%p1861, %r71, -1;
	@%p1861 bra 	$L__BB1_1061;

	mov.f64 	%fd4462, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4463, %fd4462;
	setp.eq.f64 	%p1862, %fd4463, 0d4000000000000000;
	@%p1862 bra 	$L__BB1_1061;

	mov.f64 	%fd7814, 0dFFF8000000000000;

$L__BB1_1061:
	@%p1357 bra 	$L__BB1_1068;

	setp.gtu.f64 	%p1866, %fd592, 0d7FF0000000000000;
	@%p1866 bra 	$L__BB1_1067;
	bra.uni 	$L__BB1_1063;

$L__BB1_1067:
	mov.f64 	%fd4466, 0d4000000000000000;
	add.rn.f64 	%fd7814, %fd591, %fd4466;
	bra.uni 	$L__BB1_1068;

$L__BB1_1063:
	setp.eq.s32 	%p1867, %r5, 2146435072;
	mov.f64 	%fd4465, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1820, %temp}, %fd4465;
	}
	setp.eq.s32 	%p1868, %r1820, 0;
	and.pred  	%p1869, %p1867, %p1868;
	@%p1869 bra 	$L__BB1_1066;
	bra.uni 	$L__BB1_1064;

$L__BB1_1066:
	setp.lt.s32 	%p1875, %r3, 0;
	mov.u32 	%r1825, 0;
	setp.gt.f64 	%p1876, %fd592, 0d3FF0000000000000;
	selp.b32 	%r1826, 2146435072, 0, %p1876;
	xor.b32  	%r1827, %r1826, 2146435072;
	selp.b32 	%r1828, %r1827, %r1826, %p1875;
	setp.eq.f32 	%p1877, %f54, 0fBF800000;
	selp.b32 	%r1829, 1072693248, %r1828, %p1877;
	mov.b64 	%fd7814, {%r1825, %r1829};
	bra.uni 	$L__BB1_1068;

$L__BB1_1064:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1821, %temp}, %fd591;
	}
	and.b32  	%r1822, %r71, 2147483647;
	setp.ne.s32 	%p1870, %r1822, 2146435072;
	setp.ne.s32 	%p1871, %r1821, 0;
	or.pred  	%p1872, %p1870, %p1871;
	@%p1872 bra 	$L__BB1_1068;

	setp.ne.s32 	%p1873, %r5, 1071644672;
	and.pred  	%p1874, %p1873, %p43;
	selp.b32 	%r1823, %r7, %r6, %p1874;
	mov.u32 	%r1824, 0;
	mov.b64 	%fd7814, {%r1824, %r1823};

$L__BB1_1068:
	cvt.rn.f32.f64 	%f78, %fd840;
	selp.f64 	%fd849, 0d3FF0000000000000, %fd7814, %p1392;
	@%p1372 bra 	$L__BB1_1070;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1830}, %fd7817;
	}
	xor.b32  	%r1831, %r1830, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1832, %temp}, %fd7817;
	}
	mov.b64 	%fd7817, {%r1832, %r1831};

$L__BB1_1070:
	@%p1373 bra 	$L__BB1_1074;
	bra.uni 	$L__BB1_1071;

$L__BB1_1074:
	setp.lt.s32 	%p1883, %r3, 0;
	mov.u32 	%r1833, 0;
	selp.b32 	%r1834, %r73, 0, %p246;
	or.b32  	%r1835, %r1834, 2146435072;
	selp.b32 	%r1836, %r1835, %r1834, %p1883;
	mov.b64 	%fd7817, {%r1833, %r1836};
	bra.uni 	$L__BB1_1075;

$L__BB1_1071:
	setp.gt.s32 	%p1881, %r73, -1;
	@%p1881 bra 	$L__BB1_1075;

	mov.f64 	%fd4467, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4468, %fd4467;
	setp.eq.f64 	%p1882, %fd4468, 0d4000000000000000;
	@%p1882 bra 	$L__BB1_1075;

	mov.f64 	%fd7817, 0dFFF8000000000000;

$L__BB1_1075:
	@%p1378 bra 	$L__BB1_1082;

	setp.gtu.f64 	%p1886, %fd603, 0d7FF0000000000000;
	@%p1886 bra 	$L__BB1_1081;
	bra.uni 	$L__BB1_1077;

$L__BB1_1081:
	mov.f64 	%fd4471, 0d4000000000000000;
	add.rn.f64 	%fd7817, %fd602, %fd4471;
	bra.uni 	$L__BB1_1082;

$L__BB1_1077:
	setp.eq.s32 	%p1887, %r5, 2146435072;
	mov.f64 	%fd4470, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1837, %temp}, %fd4470;
	}
	setp.eq.s32 	%p1888, %r1837, 0;
	and.pred  	%p1889, %p1887, %p1888;
	@%p1889 bra 	$L__BB1_1080;
	bra.uni 	$L__BB1_1078;

$L__BB1_1080:
	setp.lt.s32 	%p1895, %r3, 0;
	mov.u32 	%r1842, 0;
	setp.gt.f64 	%p1896, %fd603, 0d3FF0000000000000;
	selp.b32 	%r1843, 2146435072, 0, %p1896;
	xor.b32  	%r1844, %r1843, 2146435072;
	selp.b32 	%r1845, %r1844, %r1843, %p1895;
	setp.eq.f32 	%p1897, %f55, 0fBF800000;
	selp.b32 	%r1846, 1072693248, %r1845, %p1897;
	mov.b64 	%fd7817, {%r1842, %r1846};
	bra.uni 	$L__BB1_1082;

$L__BB1_1078:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1838, %temp}, %fd602;
	}
	and.b32  	%r1839, %r73, 2147483647;
	setp.ne.s32 	%p1890, %r1839, 2146435072;
	setp.ne.s32 	%p1891, %r1838, 0;
	or.pred  	%p1892, %p1890, %p1891;
	@%p1892 bra 	$L__BB1_1082;

	setp.ne.s32 	%p1893, %r5, 1071644672;
	and.pred  	%p1894, %p1893, %p44;
	selp.b32 	%r1840, %r7, %r6, %p1894;
	mov.u32 	%r1841, 0;
	mov.b64 	%fd7817, {%r1841, %r1840};

$L__BB1_1082:
	selp.f64 	%fd4472, 0d3FF0000000000000, %fd7817, %p1391;
	add.f64 	%fd858, %fd849, %fd4472;
	@%p1395 bra 	$L__BB1_1084;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1847}, %fd7820;
	}
	xor.b32  	%r1848, %r1847, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1849, %temp}, %fd7820;
	}
	mov.b64 	%fd7820, {%r1849, %r1848};

$L__BB1_1084:
	@%p1396 bra 	$L__BB1_1088;
	bra.uni 	$L__BB1_1085;

$L__BB1_1088:
	setp.lt.s32 	%p1903, %r3, 0;
	mov.u32 	%r1850, 0;
	selp.b32 	%r1851, %r75, 0, %p246;
	or.b32  	%r1852, %r1851, 2146435072;
	selp.b32 	%r1853, %r1852, %r1851, %p1903;
	mov.b64 	%fd7820, {%r1850, %r1853};
	bra.uni 	$L__BB1_1089;

$L__BB1_1085:
	setp.gt.s32 	%p1901, %r75, -1;
	@%p1901 bra 	$L__BB1_1089;

	mov.f64 	%fd4473, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4474, %fd4473;
	setp.eq.f64 	%p1902, %fd4474, 0d4000000000000000;
	@%p1902 bra 	$L__BB1_1089;

	mov.f64 	%fd7820, 0dFFF8000000000000;

$L__BB1_1089:
	@%p1401 bra 	$L__BB1_1096;

	setp.gtu.f64 	%p1906, %fd615, 0d7FF0000000000000;
	@%p1906 bra 	$L__BB1_1095;
	bra.uni 	$L__BB1_1091;

$L__BB1_1095:
	mov.f64 	%fd4477, 0d4000000000000000;
	add.rn.f64 	%fd7820, %fd614, %fd4477;
	bra.uni 	$L__BB1_1096;

$L__BB1_1091:
	setp.eq.s32 	%p1907, %r5, 2146435072;
	mov.f64 	%fd4476, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1854, %temp}, %fd4476;
	}
	setp.eq.s32 	%p1908, %r1854, 0;
	and.pred  	%p1909, %p1907, %p1908;
	@%p1909 bra 	$L__BB1_1094;
	bra.uni 	$L__BB1_1092;

$L__BB1_1094:
	setp.lt.s32 	%p1915, %r3, 0;
	mov.u32 	%r1859, 0;
	setp.gt.f64 	%p1916, %fd615, 0d3FF0000000000000;
	selp.b32 	%r1860, 2146435072, 0, %p1916;
	xor.b32  	%r1861, %r1860, 2146435072;
	selp.b32 	%r1862, %r1861, %r1860, %p1915;
	setp.eq.f32 	%p1917, %f57, 0fBF800000;
	selp.b32 	%r1863, 1072693248, %r1862, %p1917;
	mov.b64 	%fd7820, {%r1859, %r1863};
	bra.uni 	$L__BB1_1096;

$L__BB1_1092:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1855, %temp}, %fd614;
	}
	and.b32  	%r1856, %r75, 2147483647;
	setp.ne.s32 	%p1910, %r1856, 2146435072;
	setp.ne.s32 	%p1911, %r1855, 0;
	or.pred  	%p1912, %p1910, %p1911;
	@%p1912 bra 	$L__BB1_1096;

	setp.ne.s32 	%p1913, %r5, 1071644672;
	and.pred  	%p1914, %p1913, %p45;
	selp.b32 	%r1857, %r7, %r6, %p1914;
	mov.u32 	%r1858, 0;
	mov.b64 	%fd7820, {%r1858, %r1857};

$L__BB1_1096:
	selp.f64 	%fd4478, 0d3FF0000000000000, %fd7820, %p1414;
	add.f64 	%fd4479, %fd858, %fd4478;
	mul.f64 	%fd4480, %fd590, %fd4479;
	cvt.rn.f32.f64 	%f635, %fd4480;
	sub.f32 	%f636, %f49, %f635;
	cvt.f64.f32 	%fd4481, %f636;
	cvt.f64.f32 	%fd4482, %f78;
	fma.rn.f64 	%fd4483, %fd4482, 0dBFE0000000000000, %fd4481;
	mul.f64 	%fd4484, %fd4483, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f637, %fd4484;
	add.f32 	%f638, %f49, %f637;
	div.rn.f32 	%f639, %f57, %f53;
	fma.rn.f32 	%f640, %f639, %f78, %f638;
	mul.f32 	%f641, %f52, %f58;
	sub.f32 	%f79, %f640, %f641;
	add.s64 	%rd35, %rd147, %rd145;
	ld.global.f32 	%f80, [%rd35];
	cvt.f64.f32 	%fd867, %f80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd867;
	}
	abs.f64 	%fd868, %fd867;
	{ // callseq 174, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd868;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7823, [retval0+0];
	} // callseq 174
	setp.lt.s32 	%p1919, %r89, 0;
	and.pred  	%p58, %p1919, %p246;
	not.pred 	%p1921, %p58;
	@%p1921 bra 	$L__BB1_1098;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1867}, %fd7823;
	}
	xor.b32  	%r1868, %r1867, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1869, %temp}, %fd7823;
	}
	mov.b64 	%fd7823, {%r1869, %r1868};

$L__BB1_1098:
	setp.eq.f32 	%p1922, %f80, 0f00000000;
	@%p1922 bra 	$L__BB1_1102;
	bra.uni 	$L__BB1_1099;

$L__BB1_1102:
	setp.lt.s32 	%p1925, %r3, 0;
	mov.u32 	%r1870, 0;
	selp.b32 	%r1871, %r89, 0, %p246;
	or.b32  	%r1872, %r1871, 2146435072;
	selp.b32 	%r1873, %r1872, %r1871, %p1925;
	mov.b64 	%fd7823, {%r1870, %r1873};
	bra.uni 	$L__BB1_1103;

$L__BB1_1099:
	setp.gt.s32 	%p1923, %r89, -1;
	@%p1923 bra 	$L__BB1_1103;

	mov.f64 	%fd4485, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4486, %fd4485;
	setp.eq.f64 	%p1924, %fd4486, 0d4000000000000000;
	@%p1924 bra 	$L__BB1_1103;

	mov.f64 	%fd7823, 0dFFF8000000000000;

$L__BB1_1103:
	add.f64 	%fd4488, %fd867, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1874}, %fd4488;
	}
	and.b32  	%r1875, %r1874, 2146435072;
	setp.ne.s32 	%p1927, %r1875, 2146435072;
	@%p1927 bra 	$L__BB1_1110;

	setp.gtu.f64 	%p1928, %fd868, 0d7FF0000000000000;
	@%p1928 bra 	$L__BB1_1109;
	bra.uni 	$L__BB1_1105;

$L__BB1_1109:
	mov.f64 	%fd4490, 0d4000000000000000;
	add.rn.f64 	%fd7823, %fd867, %fd4490;
	bra.uni 	$L__BB1_1110;

$L__BB1_1105:
	setp.eq.s32 	%p1929, %r5, 2146435072;
	mov.f64 	%fd4489, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1876, %temp}, %fd4489;
	}
	setp.eq.s32 	%p1930, %r1876, 0;
	and.pred  	%p1931, %p1929, %p1930;
	@%p1931 bra 	$L__BB1_1108;
	bra.uni 	$L__BB1_1106;

$L__BB1_1108:
	setp.lt.s32 	%p1937, %r3, 0;
	mov.u32 	%r1881, 0;
	setp.gt.f64 	%p1938, %fd868, 0d3FF0000000000000;
	selp.b32 	%r1882, 2146435072, 0, %p1938;
	xor.b32  	%r1883, %r1882, 2146435072;
	selp.b32 	%r1884, %r1883, %r1882, %p1937;
	setp.eq.f32 	%p1939, %f80, 0fBF800000;
	selp.b32 	%r1885, 1072693248, %r1884, %p1939;
	mov.b64 	%fd7823, {%r1881, %r1885};
	bra.uni 	$L__BB1_1110;

$L__BB1_1106:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1877, %temp}, %fd867;
	}
	and.b32  	%r1878, %r89, 2147483647;
	setp.ne.s32 	%p1932, %r1878, 2146435072;
	setp.ne.s32 	%p1933, %r1877, 0;
	or.pred  	%p1934, %p1932, %p1933;
	@%p1934 bra 	$L__BB1_1110;

	setp.ne.s32 	%p1935, %r5, 1071644672;
	and.pred  	%p1936, %p1935, %p58;
	selp.b32 	%r1879, %r7, %r6, %p1936;
	mov.u32 	%r1880, 0;
	mov.b64 	%fd7823, {%r1880, %r1879};

$L__BB1_1110:
	add.s64 	%rd36, %rd148, %rd145;
	ld.global.f32 	%f81, [%rd36];
	cvt.f64.f32 	%fd878, %f81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd878;
	}
	abs.f64 	%fd879, %fd878;
	{ // callseq 175, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd879;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7826, [retval0+0];
	} // callseq 175
	setp.lt.s32 	%p1940, %r90, 0;
	and.pred  	%p59, %p1940, %p246;
	not.pred 	%p1942, %p59;
	@%p1942 bra 	$L__BB1_1112;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1889}, %fd7826;
	}
	xor.b32  	%r1890, %r1889, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1891, %temp}, %fd7826;
	}
	mov.b64 	%fd7826, {%r1891, %r1890};

$L__BB1_1112:
	setp.eq.f32 	%p1943, %f81, 0f00000000;
	@%p1943 bra 	$L__BB1_1116;
	bra.uni 	$L__BB1_1113;

$L__BB1_1116:
	setp.lt.s32 	%p1946, %r3, 0;
	mov.u32 	%r1892, 0;
	selp.b32 	%r1893, %r90, 0, %p246;
	or.b32  	%r1894, %r1893, 2146435072;
	selp.b32 	%r1895, %r1894, %r1893, %p1946;
	mov.b64 	%fd7826, {%r1892, %r1895};
	bra.uni 	$L__BB1_1117;

$L__BB1_1113:
	setp.gt.s32 	%p1944, %r90, -1;
	@%p1944 bra 	$L__BB1_1117;

	mov.f64 	%fd4491, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4492, %fd4491;
	setp.eq.f64 	%p1945, %fd4492, 0d4000000000000000;
	@%p1945 bra 	$L__BB1_1117;

	mov.f64 	%fd7826, 0dFFF8000000000000;

$L__BB1_1117:
	add.f64 	%fd4494, %fd878, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1896}, %fd4494;
	}
	and.b32  	%r1897, %r1896, 2146435072;
	setp.ne.s32 	%p1948, %r1897, 2146435072;
	@%p1948 bra 	$L__BB1_1124;

	setp.gtu.f64 	%p1949, %fd879, 0d7FF0000000000000;
	@%p1949 bra 	$L__BB1_1123;
	bra.uni 	$L__BB1_1119;

$L__BB1_1123:
	mov.f64 	%fd4496, 0d4000000000000000;
	add.rn.f64 	%fd7826, %fd878, %fd4496;
	bra.uni 	$L__BB1_1124;

$L__BB1_1119:
	setp.eq.s32 	%p1950, %r5, 2146435072;
	mov.f64 	%fd4495, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1898, %temp}, %fd4495;
	}
	setp.eq.s32 	%p1951, %r1898, 0;
	and.pred  	%p1952, %p1950, %p1951;
	@%p1952 bra 	$L__BB1_1122;
	bra.uni 	$L__BB1_1120;

$L__BB1_1122:
	setp.lt.s32 	%p1958, %r3, 0;
	mov.u32 	%r1903, 0;
	setp.gt.f64 	%p1959, %fd879, 0d3FF0000000000000;
	selp.b32 	%r1904, 2146435072, 0, %p1959;
	xor.b32  	%r1905, %r1904, 2146435072;
	selp.b32 	%r1906, %r1905, %r1904, %p1958;
	setp.eq.f32 	%p1960, %f81, 0fBF800000;
	selp.b32 	%r1907, 1072693248, %r1906, %p1960;
	mov.b64 	%fd7826, {%r1903, %r1907};
	bra.uni 	$L__BB1_1124;

$L__BB1_1120:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1899, %temp}, %fd878;
	}
	and.b32  	%r1900, %r90, 2147483647;
	setp.ne.s32 	%p1953, %r1900, 2146435072;
	setp.ne.s32 	%p1954, %r1899, 0;
	or.pred  	%p1955, %p1953, %p1954;
	@%p1955 bra 	$L__BB1_1124;

	setp.ne.s32 	%p1956, %r5, 1071644672;
	and.pred  	%p1957, %p1956, %p59;
	selp.b32 	%r1901, %r7, %r6, %p1957;
	mov.u32 	%r1902, 0;
	mov.b64 	%fd7826, {%r1902, %r1901};

$L__BB1_1124:
	setp.eq.f32 	%p1961, %f81, 0f3F800000;
	selp.f64 	%fd4497, 0d3FF0000000000000, %fd7826, %p1961;
	setp.eq.f32 	%p1962, %f80, 0f3F800000;
	selp.f64 	%fd4498, 0d3FF0000000000000, %fd7823, %p1962;
	add.f64 	%fd889, %fd4498, %fd4497;
	add.s64 	%rd37, %rd150, %rd145;
	ld.global.f32 	%f82, [%rd37];
	cvt.f64.f32 	%fd890, %f82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd890;
	}
	abs.f64 	%fd891, %fd890;
	{ // callseq 176, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7829, [retval0+0];
	} // callseq 176
	setp.lt.s32 	%p1963, %r91, 0;
	and.pred  	%p60, %p1963, %p246;
	not.pred 	%p1965, %p60;
	@%p1965 bra 	$L__BB1_1126;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1911}, %fd7829;
	}
	xor.b32  	%r1912, %r1911, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1913, %temp}, %fd7829;
	}
	mov.b64 	%fd7829, {%r1913, %r1912};

$L__BB1_1126:
	setp.eq.f32 	%p1966, %f82, 0f00000000;
	@%p1966 bra 	$L__BB1_1130;
	bra.uni 	$L__BB1_1127;

$L__BB1_1130:
	setp.lt.s32 	%p1969, %r3, 0;
	mov.u32 	%r1914, 0;
	selp.b32 	%r1915, %r91, 0, %p246;
	or.b32  	%r1916, %r1915, 2146435072;
	selp.b32 	%r1917, %r1916, %r1915, %p1969;
	mov.b64 	%fd7829, {%r1914, %r1917};
	bra.uni 	$L__BB1_1131;

$L__BB1_1127:
	setp.gt.s32 	%p1967, %r91, -1;
	@%p1967 bra 	$L__BB1_1131;

	mov.f64 	%fd4499, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4500, %fd4499;
	setp.eq.f64 	%p1968, %fd4500, 0d4000000000000000;
	@%p1968 bra 	$L__BB1_1131;

	mov.f64 	%fd7829, 0dFFF8000000000000;

$L__BB1_1131:
	add.f64 	%fd4502, %fd890, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1918}, %fd4502;
	}
	and.b32  	%r1919, %r1918, 2146435072;
	setp.ne.s32 	%p1971, %r1919, 2146435072;
	@%p1971 bra 	$L__BB1_1138;

	setp.gtu.f64 	%p1972, %fd891, 0d7FF0000000000000;
	@%p1972 bra 	$L__BB1_1137;
	bra.uni 	$L__BB1_1133;

$L__BB1_1137:
	mov.f64 	%fd4504, 0d4000000000000000;
	add.rn.f64 	%fd7829, %fd890, %fd4504;
	bra.uni 	$L__BB1_1138;

$L__BB1_1133:
	setp.eq.s32 	%p1973, %r5, 2146435072;
	mov.f64 	%fd4503, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1920, %temp}, %fd4503;
	}
	setp.eq.s32 	%p1974, %r1920, 0;
	and.pred  	%p1975, %p1973, %p1974;
	@%p1975 bra 	$L__BB1_1136;
	bra.uni 	$L__BB1_1134;

$L__BB1_1136:
	setp.lt.s32 	%p1981, %r3, 0;
	mov.u32 	%r1925, 0;
	setp.gt.f64 	%p1982, %fd891, 0d3FF0000000000000;
	selp.b32 	%r1926, 2146435072, 0, %p1982;
	xor.b32  	%r1927, %r1926, 2146435072;
	selp.b32 	%r1928, %r1927, %r1926, %p1981;
	setp.eq.f32 	%p1983, %f82, 0fBF800000;
	selp.b32 	%r1929, 1072693248, %r1928, %p1983;
	mov.b64 	%fd7829, {%r1925, %r1929};
	bra.uni 	$L__BB1_1138;

$L__BB1_1134:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1921, %temp}, %fd890;
	}
	and.b32  	%r1922, %r91, 2147483647;
	setp.ne.s32 	%p1976, %r1922, 2146435072;
	setp.ne.s32 	%p1977, %r1921, 0;
	or.pred  	%p1978, %p1976, %p1977;
	@%p1978 bra 	$L__BB1_1138;

	setp.ne.s32 	%p1979, %r5, 1071644672;
	and.pred  	%p1980, %p1979, %p60;
	selp.b32 	%r1923, %r7, %r6, %p1980;
	mov.u32 	%r1924, 0;
	mov.b64 	%fd7829, {%r1924, %r1923};

$L__BB1_1138:
	setp.eq.f32 	%p1984, %f82, 0f3F800000;
	selp.f64 	%fd4505, 0d3FF0000000000000, %fd7829, %p1984;
	add.f64 	%fd901, %fd889, %fd4505;
	add.s64 	%rd38, %rd139, %rd145;
	ld.global.f32 	%f83, [%rd38];
	add.s64 	%rd39, %rd141, %rd145;
	ld.global.f32 	%f84, [%rd39];
	cvt.f64.f32 	%fd902, %f84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd902;
	}
	abs.f64 	%fd903, %fd902;
	{ // callseq 177, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd903;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7832, [retval0+0];
	} // callseq 177
	setp.lt.s32 	%p1985, %r92, 0;
	and.pred  	%p61, %p1985, %p246;
	not.pred 	%p1987, %p61;
	@%p1987 bra 	$L__BB1_1140;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1933}, %fd7832;
	}
	xor.b32  	%r1934, %r1933, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1935, %temp}, %fd7832;
	}
	mov.b64 	%fd7832, {%r1935, %r1934};

$L__BB1_1140:
	setp.eq.f32 	%p1988, %f84, 0f00000000;
	@%p1988 bra 	$L__BB1_1144;
	bra.uni 	$L__BB1_1141;

$L__BB1_1144:
	setp.lt.s32 	%p1991, %r3, 0;
	mov.u32 	%r1936, 0;
	selp.b32 	%r1937, %r92, 0, %p246;
	or.b32  	%r1938, %r1937, 2146435072;
	selp.b32 	%r1939, %r1938, %r1937, %p1991;
	mov.b64 	%fd7832, {%r1936, %r1939};
	bra.uni 	$L__BB1_1145;

$L__BB1_1141:
	setp.gt.s32 	%p1989, %r92, -1;
	@%p1989 bra 	$L__BB1_1145;

	mov.f64 	%fd4506, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4507, %fd4506;
	setp.eq.f64 	%p1990, %fd4507, 0d4000000000000000;
	@%p1990 bra 	$L__BB1_1145;

	mov.f64 	%fd7832, 0dFFF8000000000000;

$L__BB1_1145:
	add.f64 	%fd4509, %fd902, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1940}, %fd4509;
	}
	and.b32  	%r1941, %r1940, 2146435072;
	setp.ne.s32 	%p1993, %r1941, 2146435072;
	@%p1993 bra 	$L__BB1_1152;

	setp.gtu.f64 	%p1994, %fd903, 0d7FF0000000000000;
	@%p1994 bra 	$L__BB1_1151;
	bra.uni 	$L__BB1_1147;

$L__BB1_1151:
	mov.f64 	%fd4511, 0d4000000000000000;
	add.rn.f64 	%fd7832, %fd902, %fd4511;
	bra.uni 	$L__BB1_1152;

$L__BB1_1147:
	setp.eq.s32 	%p1995, %r5, 2146435072;
	mov.f64 	%fd4510, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1942, %temp}, %fd4510;
	}
	setp.eq.s32 	%p1996, %r1942, 0;
	and.pred  	%p1997, %p1995, %p1996;
	@%p1997 bra 	$L__BB1_1150;
	bra.uni 	$L__BB1_1148;

$L__BB1_1150:
	setp.lt.s32 	%p2003, %r3, 0;
	mov.u32 	%r1947, 0;
	setp.gt.f64 	%p2004, %fd903, 0d3FF0000000000000;
	selp.b32 	%r1948, 2146435072, 0, %p2004;
	xor.b32  	%r1949, %r1948, 2146435072;
	selp.b32 	%r1950, %r1949, %r1948, %p2003;
	setp.eq.f32 	%p2005, %f84, 0fBF800000;
	selp.b32 	%r1951, 1072693248, %r1950, %p2005;
	mov.b64 	%fd7832, {%r1947, %r1951};
	bra.uni 	$L__BB1_1152;

$L__BB1_1148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1943, %temp}, %fd902;
	}
	and.b32  	%r1944, %r92, 2147483647;
	setp.ne.s32 	%p1998, %r1944, 2146435072;
	setp.ne.s32 	%p1999, %r1943, 0;
	or.pred  	%p2000, %p1998, %p1999;
	@%p2000 bra 	$L__BB1_1152;

	setp.ne.s32 	%p2001, %r5, 1071644672;
	and.pred  	%p2002, %p2001, %p61;
	selp.b32 	%r1945, %r7, %r6, %p2002;
	mov.u32 	%r1946, 0;
	mov.b64 	%fd7832, {%r1946, %r1945};

$L__BB1_1152:
	add.s64 	%rd40, %rd143, %rd145;
	ld.global.f32 	%f85, [%rd40];
	cvt.f64.f32 	%fd913, %f85;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd913;
	}
	abs.f64 	%fd914, %fd913;
	{ // callseq 178, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd914;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7835, [retval0+0];
	} // callseq 178
	setp.lt.s32 	%p2006, %r93, 0;
	and.pred  	%p62, %p2006, %p246;
	not.pred 	%p2008, %p62;
	@%p2008 bra 	$L__BB1_1154;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1955}, %fd7835;
	}
	xor.b32  	%r1956, %r1955, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1957, %temp}, %fd7835;
	}
	mov.b64 	%fd7835, {%r1957, %r1956};

$L__BB1_1154:
	setp.eq.f32 	%p2009, %f85, 0f00000000;
	@%p2009 bra 	$L__BB1_1158;
	bra.uni 	$L__BB1_1155;

$L__BB1_1158:
	setp.lt.s32 	%p2012, %r3, 0;
	mov.u32 	%r1958, 0;
	selp.b32 	%r1959, %r93, 0, %p246;
	or.b32  	%r1960, %r1959, 2146435072;
	selp.b32 	%r1961, %r1960, %r1959, %p2012;
	mov.b64 	%fd7835, {%r1958, %r1961};
	bra.uni 	$L__BB1_1159;

$L__BB1_1155:
	setp.gt.s32 	%p2010, %r93, -1;
	@%p2010 bra 	$L__BB1_1159;

	mov.f64 	%fd4512, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4513, %fd4512;
	setp.eq.f64 	%p2011, %fd4513, 0d4000000000000000;
	@%p2011 bra 	$L__BB1_1159;

	mov.f64 	%fd7835, 0dFFF8000000000000;

$L__BB1_1159:
	add.f64 	%fd4515, %fd913, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1962}, %fd4515;
	}
	and.b32  	%r1963, %r1962, 2146435072;
	setp.ne.s32 	%p2014, %r1963, 2146435072;
	@%p2014 bra 	$L__BB1_1166;

	setp.gtu.f64 	%p2015, %fd914, 0d7FF0000000000000;
	@%p2015 bra 	$L__BB1_1165;
	bra.uni 	$L__BB1_1161;

$L__BB1_1165:
	mov.f64 	%fd4517, 0d4000000000000000;
	add.rn.f64 	%fd7835, %fd913, %fd4517;
	bra.uni 	$L__BB1_1166;

$L__BB1_1161:
	setp.eq.s32 	%p2016, %r5, 2146435072;
	mov.f64 	%fd4516, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1964, %temp}, %fd4516;
	}
	setp.eq.s32 	%p2017, %r1964, 0;
	and.pred  	%p2018, %p2016, %p2017;
	@%p2018 bra 	$L__BB1_1164;
	bra.uni 	$L__BB1_1162;

$L__BB1_1164:
	setp.lt.s32 	%p2024, %r3, 0;
	mov.u32 	%r1969, 0;
	setp.gt.f64 	%p2025, %fd914, 0d3FF0000000000000;
	selp.b32 	%r1970, 2146435072, 0, %p2025;
	xor.b32  	%r1971, %r1970, 2146435072;
	selp.b32 	%r1972, %r1971, %r1970, %p2024;
	setp.eq.f32 	%p2026, %f85, 0fBF800000;
	selp.b32 	%r1973, 1072693248, %r1972, %p2026;
	mov.b64 	%fd7835, {%r1969, %r1973};
	bra.uni 	$L__BB1_1166;

$L__BB1_1162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1965, %temp}, %fd913;
	}
	and.b32  	%r1966, %r93, 2147483647;
	setp.ne.s32 	%p2019, %r1966, 2146435072;
	setp.ne.s32 	%p2020, %r1965, 0;
	or.pred  	%p2021, %p2019, %p2020;
	@%p2021 bra 	$L__BB1_1166;

	setp.ne.s32 	%p2022, %r5, 1071644672;
	and.pred  	%p2023, %p2022, %p62;
	selp.b32 	%r1967, %r7, %r6, %p2023;
	mov.u32 	%r1968, 0;
	mov.b64 	%fd7835, {%r1968, %r1967};

$L__BB1_1166:
	ld.global.f32 	%f86, [%rd18];
	cvt.f64.f32 	%fd924, %f86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd924;
	}
	abs.f64 	%fd925, %fd924;
	{ // callseq 179, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd925;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7838, [retval0+0];
	} // callseq 179
	setp.lt.s32 	%p2027, %r94, 0;
	and.pred  	%p63, %p2027, %p246;
	not.pred 	%p2029, %p63;
	@%p2029 bra 	$L__BB1_1168;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1974}, %fd7838;
	}
	xor.b32  	%r1975, %r1974, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1976, %temp}, %fd7838;
	}
	mov.b64 	%fd7838, {%r1976, %r1975};

$L__BB1_1168:
	setp.eq.f32 	%p2030, %f86, 0f00000000;
	setp.eq.f32 	%p2031, %f84, 0f3F800000;
	selp.f64 	%fd4518, 0d3FF0000000000000, %fd7832, %p2031;
	setp.eq.f32 	%p2032, %f85, 0f3F800000;
	selp.f64 	%fd4519, 0d3FF0000000000000, %fd7835, %p2032;
	add.f64 	%fd929, %fd4518, %fd4519;
	@%p2030 bra 	$L__BB1_1172;
	bra.uni 	$L__BB1_1169;

$L__BB1_1172:
	setp.lt.s32 	%p2035, %r3, 0;
	mov.u32 	%r1977, 0;
	selp.b32 	%r1978, %r94, 0, %p246;
	or.b32  	%r1979, %r1978, 2146435072;
	selp.b32 	%r1980, %r1979, %r1978, %p2035;
	mov.b64 	%fd7838, {%r1977, %r1980};
	bra.uni 	$L__BB1_1173;

$L__BB1_1169:
	setp.gt.s32 	%p2033, %r94, -1;
	@%p2033 bra 	$L__BB1_1173;

	mov.f64 	%fd4520, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4521, %fd4520;
	setp.eq.f64 	%p2034, %fd4521, 0d4000000000000000;
	@%p2034 bra 	$L__BB1_1173;

	mov.f64 	%fd7838, 0dFFF8000000000000;

$L__BB1_1173:
	add.f64 	%fd4523, %fd924, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1981}, %fd4523;
	}
	and.b32  	%r1982, %r1981, 2146435072;
	setp.ne.s32 	%p2037, %r1982, 2146435072;
	@%p2037 bra 	$L__BB1_1180;

	setp.gtu.f64 	%p2038, %fd925, 0d7FF0000000000000;
	@%p2038 bra 	$L__BB1_1179;
	bra.uni 	$L__BB1_1175;

$L__BB1_1179:
	mov.f64 	%fd4525, 0d4000000000000000;
	add.rn.f64 	%fd7838, %fd924, %fd4525;
	bra.uni 	$L__BB1_1180;

$L__BB1_1175:
	setp.eq.s32 	%p2039, %r5, 2146435072;
	mov.f64 	%fd4524, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1983, %temp}, %fd4524;
	}
	setp.eq.s32 	%p2040, %r1983, 0;
	and.pred  	%p2041, %p2039, %p2040;
	@%p2041 bra 	$L__BB1_1178;
	bra.uni 	$L__BB1_1176;

$L__BB1_1178:
	setp.lt.s32 	%p2047, %r3, 0;
	mov.u32 	%r1988, 0;
	setp.gt.f64 	%p2048, %fd925, 0d3FF0000000000000;
	selp.b32 	%r1989, 2146435072, 0, %p2048;
	xor.b32  	%r1990, %r1989, 2146435072;
	selp.b32 	%r1991, %r1990, %r1989, %p2047;
	setp.eq.f32 	%p2049, %f86, 0fBF800000;
	selp.b32 	%r1992, 1072693248, %r1991, %p2049;
	mov.b64 	%fd7838, {%r1988, %r1992};
	bra.uni 	$L__BB1_1180;

$L__BB1_1176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1984, %temp}, %fd924;
	}
	and.b32  	%r1985, %r94, 2147483647;
	setp.ne.s32 	%p2042, %r1985, 2146435072;
	setp.ne.s32 	%p2043, %r1984, 0;
	or.pred  	%p2044, %p2042, %p2043;
	@%p2044 bra 	$L__BB1_1180;

	setp.ne.s32 	%p2045, %r5, 1071644672;
	and.pred  	%p2046, %p2045, %p63;
	selp.b32 	%r1986, %r7, %r6, %p2046;
	mov.u32 	%r1987, 0;
	mov.b64 	%fd7838, {%r1987, %r1986};

$L__BB1_1180:
	mul.lo.s32 	%r7114, %r404, %r403;
	ld.param.u64 	%rd1067, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_23];
	cvt.rn.f32.f64 	%f642, %fd901;
	cvt.f64.f32 	%fd4526, %f83;
	rcp.rn.f64 	%fd4527, %fd4526;
	setp.eq.f32 	%p2050, %f86, 0f3F800000;
	selp.f64 	%fd4528, 0d3FF0000000000000, %fd7838, %p2050;
	add.f64 	%fd4529, %fd929, %fd4528;
	mul.f64 	%fd4530, %fd4527, %fd4529;
	cvt.rn.f32.f64 	%f643, %fd4530;
	mul.lo.s32 	%r1995, %r428, %r7114;
	add.s32 	%r1996, %r16, %r1995;
	mul.wide.s32 	%rd235, %r1996, 4;
	add.s64 	%rd41, %rd2, %rd235;
	ld.global.f32 	%f644, [%rd41];
	sub.f32 	%f645, %f644, %f643;
	cvt.f64.f32 	%fd4531, %f645;
	cvt.f64.f32 	%fd4532, %f642;
	fma.rn.f64 	%fd4533, %fd4532, 0dBFE0000000000000, %fd4531;
	mul.f64 	%fd4534, %fd4533, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f646, %fd4534;
	mul.f32 	%f647, %f85, %f81;
	fma.rn.f32 	%f648, %f84, %f80, %f647;
	fma.rn.f32 	%f649, %f86, %f82, %f648;
	cvt.f64.f32 	%fd4535, %f649;
	mul.f64 	%fd4536, %fd4527, %fd4535;
	cvt.rn.f32.f64 	%f650, %fd4536;
	add.f32 	%f651, %f644, %f646;
	div.rn.f32 	%f652, %f86, %f83;
	fma.rn.f32 	%f653, %f652, %f642, %f651;
	mul.f32 	%f654, %f82, %f650;
	sub.f32 	%f655, %f653, %f654;
	sub.f32 	%f656, %f79, %f655;
	mul.f32 	%f657, %f5, %f656;
	sub.f32 	%f658, %f77, %f657;
	cvta.to.global.u64 	%rd236, %rd1067;
	add.s64 	%rd238, %rd236, %rd149;
	st.global.f32 	[%rd238], %f658;
	sub.s32 	%r1997, %r405, %r7114;
	cvt.u32.u64 	%r1998, %rd10;
	add.s32 	%r1999, %r1998, %r1997;
	cvt.s64.s32 	%rd42, %r1999;
	mul.wide.s32 	%rd240, %r1999, 4;
	add.s64 	%rd241, %rd139, %rd240;
	add.s32 	%r2000, %r1995, %r7114;
	mad.lo.s32 	%r2001, %r7143, %r404, %r2000;
	add.s32 	%r2002, %r7144, %r2001;
	cvt.s64.s32 	%rd43, %r2002;
	mul.wide.s32 	%rd243, %r2002, 4;
	add.s64 	%rd44, %rd141, %rd243;
	cvt.u32.u64 	%r2003, %rd13;
	add.s32 	%r2004, %r2003, %r2000;
	cvt.s64.s32 	%rd45, %r2004;
	mul.wide.s32 	%rd244, %r2004, 4;
	add.s64 	%rd46, %rd141, %rd244;
	ld.global.f32 	%f659, [%rd46];
	ld.global.f32 	%f660, [%rd44];
	sub.f32 	%f661, %f660, %f659;
	mul.f32 	%f662, %f1, %f661;
	ld.global.f32 	%f663, [%rd241];
	sub.f32 	%f664, %f663, %f662;
	add.s64 	%rd47, %rd143, %rd243;
	ld.global.f32 	%f665, [%rd47+-4];
	ld.global.f32 	%f666, [%rd47];
	sub.f32 	%f667, %f666, %f665;
	mul.f32 	%f668, %f3, %f667;
	sub.f32 	%f669, %f664, %f668;
	add.s64 	%rd48, %rd144, %rd243;
	ld.global.f32 	%f670, [%rd18];
	ld.global.f32 	%f671, [%rd48];
	sub.f32 	%f672, %f671, %f670;
	mul.f32 	%f673, %f5, %f672;
	sub.f32 	%f674, %f669, %f673;
	add.s64 	%rd248, %rd146, %rd240;
	st.global.f32 	[%rd248], %f674;
	add.s64 	%rd249, %rd141, %rd240;
	ld.global.f32 	%f87, [%rd249];
	add.s64 	%rd49, %rd147, %rd243;
	ld.global.f32 	%f88, [%rd49];
	cvt.f64.f32 	%fd936, %f88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd936;
	}
	abs.f64 	%fd937, %fd936;
	{ // callseq 180, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd937;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7862, [retval0+0];
	} // callseq 180
	setp.lt.s32 	%p2051, %r95, 0;
	and.pred  	%p64, %p2051, %p246;
	not.pred 	%p2053, %p64;
	mov.f64 	%fd7841, %fd7862;
	@%p2053 bra 	$L__BB1_1182;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2005}, %fd7862;
	}
	xor.b32  	%r2006, %r2005, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2007, %temp}, %fd7862;
	}
	mov.b64 	%fd7841, {%r2007, %r2006};

$L__BB1_1182:
	setp.eq.f32 	%p2054, %f88, 0f00000000;
	@%p2054 bra 	$L__BB1_1186;
	bra.uni 	$L__BB1_1183;

$L__BB1_1186:
	setp.lt.s32 	%p2057, %r3, 0;
	mov.u32 	%r2008, 0;
	selp.b32 	%r2009, %r95, 0, %p246;
	or.b32  	%r2010, %r2009, 2146435072;
	selp.b32 	%r2011, %r2010, %r2009, %p2057;
	mov.b64 	%fd7841, {%r2008, %r2011};
	bra.uni 	$L__BB1_1187;

$L__BB1_1183:
	setp.gt.s32 	%p2055, %r95, -1;
	@%p2055 bra 	$L__BB1_1187;

	mov.f64 	%fd4537, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4538, %fd4537;
	setp.eq.f64 	%p2056, %fd4538, 0d4000000000000000;
	@%p2056 bra 	$L__BB1_1187;

	mov.f64 	%fd7841, 0dFFF8000000000000;

$L__BB1_1187:
	add.f64 	%fd4540, %fd936, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2012}, %fd4540;
	}
	and.b32  	%r96, %r2012, 2146435072;
	setp.ne.s32 	%p2059, %r96, 2146435072;
	@%p2059 bra 	$L__BB1_1194;

	setp.gtu.f64 	%p2060, %fd937, 0d7FF0000000000000;
	@%p2060 bra 	$L__BB1_1193;
	bra.uni 	$L__BB1_1189;

$L__BB1_1193:
	mov.f64 	%fd4542, 0d4000000000000000;
	add.rn.f64 	%fd7841, %fd936, %fd4542;
	bra.uni 	$L__BB1_1194;

$L__BB1_1189:
	setp.eq.s32 	%p2061, %r5, 2146435072;
	mov.f64 	%fd4541, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2013, %temp}, %fd4541;
	}
	setp.eq.s32 	%p2062, %r2013, 0;
	and.pred  	%p2063, %p2061, %p2062;
	@%p2063 bra 	$L__BB1_1192;
	bra.uni 	$L__BB1_1190;

$L__BB1_1192:
	setp.lt.s32 	%p2069, %r3, 0;
	mov.u32 	%r2018, 0;
	setp.gt.f64 	%p2070, %fd937, 0d3FF0000000000000;
	selp.b32 	%r2019, 2146435072, 0, %p2070;
	xor.b32  	%r2020, %r2019, 2146435072;
	selp.b32 	%r2021, %r2020, %r2019, %p2069;
	setp.eq.f32 	%p2071, %f88, 0fBF800000;
	selp.b32 	%r2022, 1072693248, %r2021, %p2071;
	mov.b64 	%fd7841, {%r2018, %r2022};
	bra.uni 	$L__BB1_1194;

$L__BB1_1190:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2014, %temp}, %fd936;
	}
	and.b32  	%r2015, %r95, 2147483647;
	setp.ne.s32 	%p2064, %r2015, 2146435072;
	setp.ne.s32 	%p2065, %r2014, 0;
	or.pred  	%p2066, %p2064, %p2065;
	@%p2066 bra 	$L__BB1_1194;

	setp.ne.s32 	%p2067, %r5, 1071644672;
	and.pred  	%p2068, %p2067, %p64;
	selp.b32 	%r2016, %r7, %r6, %p2068;
	mov.u32 	%r2017, 0;
	mov.b64 	%fd7841, {%r2017, %r2016};

$L__BB1_1194:
	shl.b64 	%rd252, %rd43, 2;
	add.s64 	%rd50, %rd148, %rd252;
	ld.global.f32 	%f89, [%rd50];
	cvt.f64.f32 	%fd947, %f89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd947;
	}
	abs.f64 	%fd948, %fd947;
	{ // callseq 181, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd948;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7844, [retval0+0];
	} // callseq 181
	setp.lt.s32 	%p2072, %r97, 0;
	and.pred  	%p65, %p2072, %p246;
	not.pred 	%p2074, %p65;
	@%p2074 bra 	$L__BB1_1196;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2023}, %fd7844;
	}
	xor.b32  	%r2024, %r2023, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2025, %temp}, %fd7844;
	}
	mov.b64 	%fd7844, {%r2025, %r2024};

$L__BB1_1196:
	setp.eq.f32 	%p2075, %f89, 0f00000000;
	@%p2075 bra 	$L__BB1_1200;
	bra.uni 	$L__BB1_1197;

$L__BB1_1200:
	setp.lt.s32 	%p2078, %r3, 0;
	mov.u32 	%r2026, 0;
	selp.b32 	%r2027, %r97, 0, %p246;
	or.b32  	%r2028, %r2027, 2146435072;
	selp.b32 	%r2029, %r2028, %r2027, %p2078;
	mov.b64 	%fd7844, {%r2026, %r2029};
	bra.uni 	$L__BB1_1201;

$L__BB1_1197:
	setp.gt.s32 	%p2076, %r97, -1;
	@%p2076 bra 	$L__BB1_1201;

	mov.f64 	%fd4543, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4544, %fd4543;
	setp.eq.f64 	%p2077, %fd4544, 0d4000000000000000;
	@%p2077 bra 	$L__BB1_1201;

	mov.f64 	%fd7844, 0dFFF8000000000000;

$L__BB1_1201:
	add.f64 	%fd4546, %fd947, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2030}, %fd4546;
	}
	and.b32  	%r2031, %r2030, 2146435072;
	setp.ne.s32 	%p2080, %r2031, 2146435072;
	@%p2080 bra 	$L__BB1_1208;

	setp.gtu.f64 	%p2081, %fd948, 0d7FF0000000000000;
	@%p2081 bra 	$L__BB1_1207;
	bra.uni 	$L__BB1_1203;

$L__BB1_1207:
	mov.f64 	%fd4548, 0d4000000000000000;
	add.rn.f64 	%fd7844, %fd947, %fd4548;
	bra.uni 	$L__BB1_1208;

$L__BB1_1203:
	setp.eq.s32 	%p2082, %r5, 2146435072;
	mov.f64 	%fd4547, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2032, %temp}, %fd4547;
	}
	setp.eq.s32 	%p2083, %r2032, 0;
	and.pred  	%p2084, %p2082, %p2083;
	@%p2084 bra 	$L__BB1_1206;
	bra.uni 	$L__BB1_1204;

$L__BB1_1206:
	setp.lt.s32 	%p2090, %r3, 0;
	mov.u32 	%r2037, 0;
	setp.gt.f64 	%p2091, %fd948, 0d3FF0000000000000;
	selp.b32 	%r2038, 2146435072, 0, %p2091;
	xor.b32  	%r2039, %r2038, 2146435072;
	selp.b32 	%r2040, %r2039, %r2038, %p2090;
	setp.eq.f32 	%p2092, %f89, 0fBF800000;
	selp.b32 	%r2041, 1072693248, %r2040, %p2092;
	mov.b64 	%fd7844, {%r2037, %r2041};
	bra.uni 	$L__BB1_1208;

$L__BB1_1204:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd947;
	}
	and.b32  	%r2034, %r97, 2147483647;
	setp.ne.s32 	%p2085, %r2034, 2146435072;
	setp.ne.s32 	%p2086, %r2033, 0;
	or.pred  	%p2087, %p2085, %p2086;
	@%p2087 bra 	$L__BB1_1208;

	setp.ne.s32 	%p2088, %r5, 1071644672;
	and.pred  	%p2089, %p2088, %p65;
	selp.b32 	%r2035, %r7, %r6, %p2089;
	mov.u32 	%r2036, 0;
	mov.b64 	%fd7844, {%r2036, %r2035};

$L__BB1_1208:
	setp.eq.f32 	%p2093, %f89, 0f3F800000;
	selp.f64 	%fd4549, 0d3FF0000000000000, %fd7844, %p2093;
	setp.eq.f32 	%p2094, %f88, 0f3F800000;
	selp.f64 	%fd4550, 0d3FF0000000000000, %fd7841, %p2094;
	add.f64 	%fd958, %fd4550, %fd4549;
	add.s64 	%rd51, %rd150, %rd252;
	ld.global.f32 	%f90, [%rd51];
	cvt.f64.f32 	%fd959, %f90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd959;
	}
	abs.f64 	%fd960, %fd959;
	{ // callseq 182, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd960;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7847, [retval0+0];
	} // callseq 182
	setp.lt.s32 	%p2095, %r98, 0;
	and.pred  	%p66, %p2095, %p246;
	not.pred 	%p2097, %p66;
	@%p2097 bra 	$L__BB1_1210;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2042}, %fd7847;
	}
	xor.b32  	%r2043, %r2042, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2044, %temp}, %fd7847;
	}
	mov.b64 	%fd7847, {%r2044, %r2043};

$L__BB1_1210:
	setp.eq.f32 	%p2098, %f90, 0f00000000;
	@%p2098 bra 	$L__BB1_1214;
	bra.uni 	$L__BB1_1211;

$L__BB1_1214:
	setp.lt.s32 	%p2101, %r3, 0;
	mov.u32 	%r2045, 0;
	selp.b32 	%r2046, %r98, 0, %p246;
	or.b32  	%r2047, %r2046, 2146435072;
	selp.b32 	%r2048, %r2047, %r2046, %p2101;
	mov.b64 	%fd7847, {%r2045, %r2048};
	bra.uni 	$L__BB1_1215;

$L__BB1_1211:
	setp.gt.s32 	%p2099, %r98, -1;
	@%p2099 bra 	$L__BB1_1215;

	mov.f64 	%fd4551, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4552, %fd4551;
	setp.eq.f64 	%p2100, %fd4552, 0d4000000000000000;
	@%p2100 bra 	$L__BB1_1215;

	mov.f64 	%fd7847, 0dFFF8000000000000;

$L__BB1_1215:
	add.f64 	%fd4554, %fd959, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2049}, %fd4554;
	}
	and.b32  	%r2050, %r2049, 2146435072;
	setp.ne.s32 	%p2103, %r2050, 2146435072;
	@%p2103 bra 	$L__BB1_1222;

	setp.gtu.f64 	%p2104, %fd960, 0d7FF0000000000000;
	@%p2104 bra 	$L__BB1_1221;
	bra.uni 	$L__BB1_1217;

$L__BB1_1221:
	mov.f64 	%fd4556, 0d4000000000000000;
	add.rn.f64 	%fd7847, %fd959, %fd4556;
	bra.uni 	$L__BB1_1222;

$L__BB1_1217:
	setp.eq.s32 	%p2105, %r5, 2146435072;
	mov.f64 	%fd4555, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2051, %temp}, %fd4555;
	}
	setp.eq.s32 	%p2106, %r2051, 0;
	and.pred  	%p2107, %p2105, %p2106;
	@%p2107 bra 	$L__BB1_1220;
	bra.uni 	$L__BB1_1218;

$L__BB1_1220:
	setp.lt.s32 	%p2113, %r3, 0;
	mov.u32 	%r2056, 0;
	setp.gt.f64 	%p2114, %fd960, 0d3FF0000000000000;
	selp.b32 	%r2057, 2146435072, 0, %p2114;
	xor.b32  	%r2058, %r2057, 2146435072;
	selp.b32 	%r2059, %r2058, %r2057, %p2113;
	setp.eq.f32 	%p2115, %f90, 0fBF800000;
	selp.b32 	%r2060, 1072693248, %r2059, %p2115;
	mov.b64 	%fd7847, {%r2056, %r2060};
	bra.uni 	$L__BB1_1222;

$L__BB1_1218:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2052, %temp}, %fd959;
	}
	and.b32  	%r2053, %r98, 2147483647;
	setp.ne.s32 	%p2108, %r2053, 2146435072;
	setp.ne.s32 	%p2109, %r2052, 0;
	or.pred  	%p2110, %p2108, %p2109;
	@%p2110 bra 	$L__BB1_1222;

	setp.ne.s32 	%p2111, %r5, 1071644672;
	and.pred  	%p2112, %p2111, %p66;
	selp.b32 	%r2054, %r7, %r6, %p2112;
	mov.u32 	%r2055, 0;
	mov.b64 	%fd7847, {%r2055, %r2054};

$L__BB1_1222:
	setp.eq.f32 	%p2116, %f90, 0f3F800000;
	selp.f64 	%fd4557, 0d3FF0000000000000, %fd7847, %p2116;
	add.f64 	%fd970, %fd958, %fd4557;
	add.s64 	%rd52, %rd139, %rd252;
	ld.global.f32 	%f675, [%rd52];
	cvt.f64.f32 	%fd4558, %f675;
	rcp.rn.f64 	%fd971, %fd4558;
	ld.global.f32 	%f91, [%rd44];
	cvt.f64.f32 	%fd972, %f91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd972;
	}
	abs.f64 	%fd973, %fd972;
	{ // callseq 183, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7859, [retval0+0];
	} // callseq 183
	setp.lt.s32 	%p2117, %r99, 0;
	and.pred  	%p67, %p2117, %p246;
	not.pred 	%p2119, %p67;
	mov.f64 	%fd7850, %fd7859;
	@%p2119 bra 	$L__BB1_1224;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2061}, %fd7859;
	}
	xor.b32  	%r2062, %r2061, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2063, %temp}, %fd7859;
	}
	mov.b64 	%fd7850, {%r2063, %r2062};

$L__BB1_1224:
	setp.eq.f32 	%p2120, %f91, 0f00000000;
	@%p2120 bra 	$L__BB1_1228;
	bra.uni 	$L__BB1_1225;

$L__BB1_1228:
	setp.lt.s32 	%p2123, %r3, 0;
	mov.u32 	%r2064, 0;
	selp.b32 	%r2065, %r99, 0, %p246;
	or.b32  	%r2066, %r2065, 2146435072;
	selp.b32 	%r2067, %r2066, %r2065, %p2123;
	mov.b64 	%fd7850, {%r2064, %r2067};
	bra.uni 	$L__BB1_1229;

$L__BB1_1225:
	setp.gt.s32 	%p2121, %r99, -1;
	@%p2121 bra 	$L__BB1_1229;

	mov.f64 	%fd4559, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4560, %fd4559;
	setp.eq.f64 	%p2122, %fd4560, 0d4000000000000000;
	@%p2122 bra 	$L__BB1_1229;

	mov.f64 	%fd7850, 0dFFF8000000000000;

$L__BB1_1229:
	add.f64 	%fd4562, %fd972, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2068}, %fd4562;
	}
	and.b32  	%r100, %r2068, 2146435072;
	setp.ne.s32 	%p2125, %r100, 2146435072;
	@%p2125 bra 	$L__BB1_1236;

	setp.gtu.f64 	%p2126, %fd973, 0d7FF0000000000000;
	@%p2126 bra 	$L__BB1_1235;
	bra.uni 	$L__BB1_1231;

$L__BB1_1235:
	mov.f64 	%fd4564, 0d4000000000000000;
	add.rn.f64 	%fd7850, %fd972, %fd4564;
	bra.uni 	$L__BB1_1236;

$L__BB1_1231:
	setp.eq.s32 	%p2127, %r5, 2146435072;
	mov.f64 	%fd4563, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2069, %temp}, %fd4563;
	}
	setp.eq.s32 	%p2128, %r2069, 0;
	and.pred  	%p2129, %p2127, %p2128;
	@%p2129 bra 	$L__BB1_1234;
	bra.uni 	$L__BB1_1232;

$L__BB1_1234:
	setp.lt.s32 	%p2135, %r3, 0;
	mov.u32 	%r2074, 0;
	setp.gt.f64 	%p2136, %fd973, 0d3FF0000000000000;
	selp.b32 	%r2075, 2146435072, 0, %p2136;
	xor.b32  	%r2076, %r2075, 2146435072;
	selp.b32 	%r2077, %r2076, %r2075, %p2135;
	setp.eq.f32 	%p2137, %f91, 0fBF800000;
	selp.b32 	%r2078, 1072693248, %r2077, %p2137;
	mov.b64 	%fd7850, {%r2074, %r2078};
	bra.uni 	$L__BB1_1236;

$L__BB1_1232:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2070, %temp}, %fd972;
	}
	and.b32  	%r2071, %r99, 2147483647;
	setp.ne.s32 	%p2130, %r2071, 2146435072;
	setp.ne.s32 	%p2131, %r2070, 0;
	or.pred  	%p2132, %p2130, %p2131;
	@%p2132 bra 	$L__BB1_1236;

	setp.ne.s32 	%p2133, %r5, 1071644672;
	and.pred  	%p2134, %p2133, %p67;
	selp.b32 	%r2072, %r7, %r6, %p2134;
	mov.u32 	%r2073, 0;
	mov.b64 	%fd7850, {%r2073, %r2072};

$L__BB1_1236:
	ld.global.f32 	%f92, [%rd47];
	cvt.f64.f32 	%fd983, %f92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd983;
	}
	abs.f64 	%fd984, %fd983;
	{ // callseq 184, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd984;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7853, [retval0+0];
	} // callseq 184
	setp.lt.s32 	%p2138, %r101, 0;
	and.pred  	%p68, %p2138, %p246;
	not.pred 	%p2140, %p68;
	@%p2140 bra 	$L__BB1_1238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2079}, %fd7853;
	}
	xor.b32  	%r2080, %r2079, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2081, %temp}, %fd7853;
	}
	mov.b64 	%fd7853, {%r2081, %r2080};

$L__BB1_1238:
	setp.eq.f32 	%p2141, %f92, 0f00000000;
	@%p2141 bra 	$L__BB1_1242;
	bra.uni 	$L__BB1_1239;

$L__BB1_1242:
	setp.lt.s32 	%p2144, %r3, 0;
	mov.u32 	%r2082, 0;
	selp.b32 	%r2083, %r101, 0, %p246;
	or.b32  	%r2084, %r2083, 2146435072;
	selp.b32 	%r2085, %r2084, %r2083, %p2144;
	mov.b64 	%fd7853, {%r2082, %r2085};
	bra.uni 	$L__BB1_1243;

$L__BB1_1239:
	setp.gt.s32 	%p2142, %r101, -1;
	@%p2142 bra 	$L__BB1_1243;

	mov.f64 	%fd4565, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4566, %fd4565;
	setp.eq.f64 	%p2143, %fd4566, 0d4000000000000000;
	@%p2143 bra 	$L__BB1_1243;

	mov.f64 	%fd7853, 0dFFF8000000000000;

$L__BB1_1243:
	add.f64 	%fd4568, %fd983, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2086}, %fd4568;
	}
	and.b32  	%r2087, %r2086, 2146435072;
	setp.ne.s32 	%p2146, %r2087, 2146435072;
	@%p2146 bra 	$L__BB1_1250;

	setp.gtu.f64 	%p2147, %fd984, 0d7FF0000000000000;
	@%p2147 bra 	$L__BB1_1249;
	bra.uni 	$L__BB1_1245;

$L__BB1_1249:
	mov.f64 	%fd4570, 0d4000000000000000;
	add.rn.f64 	%fd7853, %fd983, %fd4570;
	bra.uni 	$L__BB1_1250;

$L__BB1_1245:
	setp.eq.s32 	%p2148, %r5, 2146435072;
	mov.f64 	%fd4569, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2088, %temp}, %fd4569;
	}
	setp.eq.s32 	%p2149, %r2088, 0;
	and.pred  	%p2150, %p2148, %p2149;
	@%p2150 bra 	$L__BB1_1248;
	bra.uni 	$L__BB1_1246;

$L__BB1_1248:
	setp.lt.s32 	%p2156, %r3, 0;
	mov.u32 	%r2093, 0;
	setp.gt.f64 	%p2157, %fd984, 0d3FF0000000000000;
	selp.b32 	%r2094, 2146435072, 0, %p2157;
	xor.b32  	%r2095, %r2094, 2146435072;
	selp.b32 	%r2096, %r2095, %r2094, %p2156;
	setp.eq.f32 	%p2158, %f92, 0fBF800000;
	selp.b32 	%r2097, 1072693248, %r2096, %p2158;
	mov.b64 	%fd7853, {%r2093, %r2097};
	bra.uni 	$L__BB1_1250;

$L__BB1_1246:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2089, %temp}, %fd983;
	}
	and.b32  	%r2090, %r101, 2147483647;
	setp.ne.s32 	%p2151, %r2090, 2146435072;
	setp.ne.s32 	%p2152, %r2089, 0;
	or.pred  	%p2153, %p2151, %p2152;
	@%p2153 bra 	$L__BB1_1250;

	setp.ne.s32 	%p2154, %r5, 1071644672;
	and.pred  	%p2155, %p2154, %p68;
	selp.b32 	%r2091, %r7, %r6, %p2155;
	mov.u32 	%r2092, 0;
	mov.b64 	%fd7853, {%r2092, %r2091};

$L__BB1_1250:
	setp.eq.f32 	%p2159, %f92, 0f3F800000;
	selp.f64 	%fd4571, 0d3FF0000000000000, %fd7853, %p2159;
	setp.eq.f32 	%p2160, %f91, 0f3F800000;
	selp.f64 	%fd4572, 0d3FF0000000000000, %fd7850, %p2160;
	add.f64 	%fd994, %fd4572, %fd4571;
	ld.global.f32 	%f93, [%rd48];
	cvt.f64.f32 	%fd995, %f93;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd995;
	}
	abs.f64 	%fd996, %fd995;
	{ // callseq 185, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd996;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7856, [retval0+0];
	} // callseq 185
	setp.lt.s32 	%p2161, %r102, 0;
	and.pred  	%p69, %p2161, %p246;
	not.pred 	%p2163, %p69;
	@%p2163 bra 	$L__BB1_1252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2098}, %fd7856;
	}
	xor.b32  	%r2099, %r2098, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2100, %temp}, %fd7856;
	}
	mov.b64 	%fd7856, {%r2100, %r2099};

$L__BB1_1252:
	setp.eq.f32 	%p2164, %f93, 0f00000000;
	@%p2164 bra 	$L__BB1_1256;
	bra.uni 	$L__BB1_1253;

$L__BB1_1256:
	setp.lt.s32 	%p2167, %r3, 0;
	mov.u32 	%r2101, 0;
	selp.b32 	%r2102, %r102, 0, %p246;
	or.b32  	%r2103, %r2102, 2146435072;
	selp.b32 	%r2104, %r2103, %r2102, %p2167;
	mov.b64 	%fd7856, {%r2101, %r2104};
	bra.uni 	$L__BB1_1257;

$L__BB1_1253:
	setp.gt.s32 	%p2165, %r102, -1;
	@%p2165 bra 	$L__BB1_1257;

	mov.f64 	%fd4573, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4574, %fd4573;
	setp.eq.f64 	%p2166, %fd4574, 0d4000000000000000;
	@%p2166 bra 	$L__BB1_1257;

	mov.f64 	%fd7856, 0dFFF8000000000000;

$L__BB1_1257:
	add.f64 	%fd4576, %fd995, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2105}, %fd4576;
	}
	and.b32  	%r2106, %r2105, 2146435072;
	setp.ne.s32 	%p2169, %r2106, 2146435072;
	@%p2169 bra 	$L__BB1_1264;

	setp.gtu.f64 	%p2170, %fd996, 0d7FF0000000000000;
	@%p2170 bra 	$L__BB1_1263;
	bra.uni 	$L__BB1_1259;

$L__BB1_1263:
	mov.f64 	%fd4578, 0d4000000000000000;
	add.rn.f64 	%fd7856, %fd995, %fd4578;
	bra.uni 	$L__BB1_1264;

$L__BB1_1259:
	setp.eq.s32 	%p2171, %r5, 2146435072;
	mov.f64 	%fd4577, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2107, %temp}, %fd4577;
	}
	setp.eq.s32 	%p2172, %r2107, 0;
	and.pred  	%p2173, %p2171, %p2172;
	@%p2173 bra 	$L__BB1_1262;
	bra.uni 	$L__BB1_1260;

$L__BB1_1262:
	setp.lt.s32 	%p2179, %r3, 0;
	mov.u32 	%r2112, 0;
	setp.gt.f64 	%p2180, %fd996, 0d3FF0000000000000;
	selp.b32 	%r2113, 2146435072, 0, %p2180;
	xor.b32  	%r2114, %r2113, 2146435072;
	selp.b32 	%r2115, %r2114, %r2113, %p2179;
	setp.eq.f32 	%p2181, %f93, 0fBF800000;
	selp.b32 	%r2116, 1072693248, %r2115, %p2181;
	mov.b64 	%fd7856, {%r2112, %r2116};
	bra.uni 	$L__BB1_1264;

$L__BB1_1260:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2108, %temp}, %fd995;
	}
	and.b32  	%r2109, %r102, 2147483647;
	setp.ne.s32 	%p2174, %r2109, 2146435072;
	setp.ne.s32 	%p2175, %r2108, 0;
	or.pred  	%p2176, %p2174, %p2175;
	@%p2176 bra 	$L__BB1_1264;

	setp.ne.s32 	%p2177, %r5, 1071644672;
	and.pred  	%p2178, %p2177, %p69;
	selp.b32 	%r2110, %r7, %r6, %p2178;
	mov.u32 	%r2111, 0;
	mov.b64 	%fd7856, {%r2111, %r2110};

$L__BB1_1264:
	setp.eq.f32 	%p2182, %f93, 0f3F800000;
	selp.f64 	%fd4579, 0d3FF0000000000000, %fd7856, %p2182;
	add.f64 	%fd1006, %fd994, %fd4579;
	@%p2119 bra 	$L__BB1_1266;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2117}, %fd7859;
	}
	xor.b32  	%r2118, %r2117, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2119, %temp}, %fd7859;
	}
	mov.b64 	%fd7859, {%r2119, %r2118};

$L__BB1_1266:
	@%p2120 bra 	$L__BB1_1270;
	bra.uni 	$L__BB1_1267;

$L__BB1_1270:
	setp.lt.s32 	%p2187, %r3, 0;
	mov.u32 	%r2120, 0;
	selp.b32 	%r2121, %r99, 0, %p246;
	or.b32  	%r2122, %r2121, 2146435072;
	selp.b32 	%r2123, %r2122, %r2121, %p2187;
	mov.b64 	%fd7859, {%r2120, %r2123};
	bra.uni 	$L__BB1_1271;

$L__BB1_1267:
	setp.gt.s32 	%p2185, %r99, -1;
	@%p2185 bra 	$L__BB1_1271;

	mov.f64 	%fd4580, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4581, %fd4580;
	setp.eq.f64 	%p2186, %fd4581, 0d4000000000000000;
	@%p2186 bra 	$L__BB1_1271;

	mov.f64 	%fd7859, 0dFFF8000000000000;

$L__BB1_1271:
	@%p2125 bra 	$L__BB1_1278;

	setp.gtu.f64 	%p2190, %fd973, 0d7FF0000000000000;
	@%p2190 bra 	$L__BB1_1277;
	bra.uni 	$L__BB1_1273;

$L__BB1_1277:
	mov.f64 	%fd4584, 0d4000000000000000;
	add.rn.f64 	%fd7859, %fd972, %fd4584;
	bra.uni 	$L__BB1_1278;

$L__BB1_1273:
	setp.eq.s32 	%p2191, %r5, 2146435072;
	mov.f64 	%fd4583, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2124, %temp}, %fd4583;
	}
	setp.eq.s32 	%p2192, %r2124, 0;
	and.pred  	%p2193, %p2191, %p2192;
	@%p2193 bra 	$L__BB1_1276;
	bra.uni 	$L__BB1_1274;

$L__BB1_1276:
	setp.lt.s32 	%p2199, %r3, 0;
	mov.u32 	%r2129, 0;
	setp.gt.f64 	%p2200, %fd973, 0d3FF0000000000000;
	selp.b32 	%r2130, 2146435072, 0, %p2200;
	xor.b32  	%r2131, %r2130, 2146435072;
	selp.b32 	%r2132, %r2131, %r2130, %p2199;
	setp.eq.f32 	%p2201, %f91, 0fBF800000;
	selp.b32 	%r2133, 1072693248, %r2132, %p2201;
	mov.b64 	%fd7859, {%r2129, %r2133};
	bra.uni 	$L__BB1_1278;

$L__BB1_1274:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2125, %temp}, %fd972;
	}
	and.b32  	%r2126, %r99, 2147483647;
	setp.ne.s32 	%p2194, %r2126, 2146435072;
	setp.ne.s32 	%p2195, %r2125, 0;
	or.pred  	%p2196, %p2194, %p2195;
	@%p2196 bra 	$L__BB1_1278;

	setp.ne.s32 	%p2197, %r5, 1071644672;
	and.pred  	%p2198, %p2197, %p67;
	selp.b32 	%r2127, %r7, %r6, %p2198;
	mov.u32 	%r2128, 0;
	mov.b64 	%fd7859, {%r2128, %r2127};

$L__BB1_1278:
	selp.f64 	%fd1015, 0d3FF0000000000000, %fd7859, %p2160;
	@%p2053 bra 	$L__BB1_1280;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2134}, %fd7862;
	}
	xor.b32  	%r2135, %r2134, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2136, %temp}, %fd7862;
	}
	mov.b64 	%fd7862, {%r2136, %r2135};

$L__BB1_1280:
	@%p2054 bra 	$L__BB1_1284;
	bra.uni 	$L__BB1_1281;

$L__BB1_1284:
	setp.lt.s32 	%p2207, %r3, 0;
	mov.u32 	%r2137, 0;
	selp.b32 	%r2138, %r95, 0, %p246;
	or.b32  	%r2139, %r2138, 2146435072;
	selp.b32 	%r2140, %r2139, %r2138, %p2207;
	mov.b64 	%fd7862, {%r2137, %r2140};
	bra.uni 	$L__BB1_1285;

$L__BB1_1281:
	setp.gt.s32 	%p2205, %r95, -1;
	@%p2205 bra 	$L__BB1_1285;

	mov.f64 	%fd4585, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4586, %fd4585;
	setp.eq.f64 	%p2206, %fd4586, 0d4000000000000000;
	@%p2206 bra 	$L__BB1_1285;

	mov.f64 	%fd7862, 0dFFF8000000000000;

$L__BB1_1285:
	@%p2059 bra 	$L__BB1_1292;

	setp.gtu.f64 	%p2210, %fd937, 0d7FF0000000000000;
	@%p2210 bra 	$L__BB1_1291;
	bra.uni 	$L__BB1_1287;

$L__BB1_1291:
	mov.f64 	%fd4589, 0d4000000000000000;
	add.rn.f64 	%fd7862, %fd936, %fd4589;
	bra.uni 	$L__BB1_1292;

$L__BB1_1287:
	setp.eq.s32 	%p2211, %r5, 2146435072;
	mov.f64 	%fd4588, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2141, %temp}, %fd4588;
	}
	setp.eq.s32 	%p2212, %r2141, 0;
	and.pred  	%p2213, %p2211, %p2212;
	@%p2213 bra 	$L__BB1_1290;
	bra.uni 	$L__BB1_1288;

$L__BB1_1290:
	setp.lt.s32 	%p2219, %r3, 0;
	mov.u32 	%r2146, 0;
	setp.gt.f64 	%p2220, %fd937, 0d3FF0000000000000;
	selp.b32 	%r2147, 2146435072, 0, %p2220;
	xor.b32  	%r2148, %r2147, 2146435072;
	selp.b32 	%r2149, %r2148, %r2147, %p2219;
	setp.eq.f32 	%p2221, %f88, 0fBF800000;
	selp.b32 	%r2150, 1072693248, %r2149, %p2221;
	mov.b64 	%fd7862, {%r2146, %r2150};
	bra.uni 	$L__BB1_1292;

$L__BB1_1288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2142, %temp}, %fd936;
	}
	and.b32  	%r2143, %r95, 2147483647;
	setp.ne.s32 	%p2214, %r2143, 2146435072;
	setp.ne.s32 	%p2215, %r2142, 0;
	or.pred  	%p2216, %p2214, %p2215;
	@%p2216 bra 	$L__BB1_1292;

	setp.ne.s32 	%p2217, %r5, 1071644672;
	and.pred  	%p2218, %p2217, %p64;
	selp.b32 	%r2144, %r7, %r6, %p2218;
	mov.u32 	%r2145, 0;
	mov.b64 	%fd7862, {%r2145, %r2144};

$L__BB1_1292:
	selp.f64 	%fd4590, 0d3FF0000000000000, %fd7862, %p2094;
	mul.f64 	%fd4591, %fd971, %fd1015;
	sub.f64 	%fd4592, %fd4591, %fd4590;
	add.s64 	%rd53, %rd2, %rd252;
	ld.global.f32 	%f676, [%rd53];
	mul.f64 	%fd4593, %fd971, %fd1006;
	cvt.rn.f32.f64 	%f677, %fd4593;
	sub.f32 	%f678, %f676, %f677;
	cvt.f64.f32 	%fd4594, %f678;
	cvt.rn.f32.f64 	%f679, %fd970;
	cvt.f64.f32 	%fd4595, %f679;
	mul.f64 	%fd4596, %fd4595, 0d3FE0000000000000;
	sub.f64 	%fd4597, %fd4594, %fd4596;
	mul.f64 	%fd4598, %fd4597, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f680, %fd4598;
	cvt.f64.f32 	%fd4599, %f680;
	add.f64 	%fd4600, %fd4592, %fd4599;
	add.f64 	%fd1024, %fd4596, %fd4600;
	shl.b64 	%rd259, %rd45, 2;
	add.s64 	%rd54, %rd147, %rd259;
	ld.global.f32 	%f94, [%rd54];
	cvt.f64.f32 	%fd1025, %f94;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd1025;
	}
	abs.f64 	%fd1026, %fd1025;
	{ // callseq 186, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1026;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7886, [retval0+0];
	} // callseq 186
	setp.lt.s32 	%p2223, %r103, 0;
	and.pred  	%p70, %p2223, %p246;
	not.pred 	%p2225, %p70;
	mov.f64 	%fd7865, %fd7886;
	@%p2225 bra 	$L__BB1_1294;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2151}, %fd7886;
	}
	xor.b32  	%r2152, %r2151, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2153, %temp}, %fd7886;
	}
	mov.b64 	%fd7865, {%r2153, %r2152};

$L__BB1_1294:
	setp.eq.f32 	%p2226, %f94, 0f00000000;
	@%p2226 bra 	$L__BB1_1298;
	bra.uni 	$L__BB1_1295;

$L__BB1_1298:
	setp.lt.s32 	%p2229, %r3, 0;
	mov.u32 	%r2154, 0;
	selp.b32 	%r2155, %r103, 0, %p246;
	or.b32  	%r2156, %r2155, 2146435072;
	selp.b32 	%r2157, %r2156, %r2155, %p2229;
	mov.b64 	%fd7865, {%r2154, %r2157};
	bra.uni 	$L__BB1_1299;

$L__BB1_1295:
	setp.gt.s32 	%p2227, %r103, -1;
	@%p2227 bra 	$L__BB1_1299;

	mov.f64 	%fd4601, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4602, %fd4601;
	setp.eq.f64 	%p2228, %fd4602, 0d4000000000000000;
	@%p2228 bra 	$L__BB1_1299;

	mov.f64 	%fd7865, 0dFFF8000000000000;

$L__BB1_1299:
	add.f64 	%fd4604, %fd1025, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2158}, %fd4604;
	}
	and.b32  	%r104, %r2158, 2146435072;
	setp.ne.s32 	%p2231, %r104, 2146435072;
	@%p2231 bra 	$L__BB1_1306;

	setp.gtu.f64 	%p2232, %fd1026, 0d7FF0000000000000;
	@%p2232 bra 	$L__BB1_1305;
	bra.uni 	$L__BB1_1301;

$L__BB1_1305:
	mov.f64 	%fd4606, 0d4000000000000000;
	add.rn.f64 	%fd7865, %fd1025, %fd4606;
	bra.uni 	$L__BB1_1306;

$L__BB1_1301:
	setp.eq.s32 	%p2233, %r5, 2146435072;
	mov.f64 	%fd4605, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2159, %temp}, %fd4605;
	}
	setp.eq.s32 	%p2234, %r2159, 0;
	and.pred  	%p2235, %p2233, %p2234;
	@%p2235 bra 	$L__BB1_1304;
	bra.uni 	$L__BB1_1302;

$L__BB1_1304:
	setp.lt.s32 	%p2241, %r3, 0;
	mov.u32 	%r2164, 0;
	setp.gt.f64 	%p2242, %fd1026, 0d3FF0000000000000;
	selp.b32 	%r2165, 2146435072, 0, %p2242;
	xor.b32  	%r2166, %r2165, 2146435072;
	selp.b32 	%r2167, %r2166, %r2165, %p2241;
	setp.eq.f32 	%p2243, %f94, 0fBF800000;
	selp.b32 	%r2168, 1072693248, %r2167, %p2243;
	mov.b64 	%fd7865, {%r2164, %r2168};
	bra.uni 	$L__BB1_1306;

$L__BB1_1302:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2160, %temp}, %fd1025;
	}
	and.b32  	%r2161, %r103, 2147483647;
	setp.ne.s32 	%p2236, %r2161, 2146435072;
	setp.ne.s32 	%p2237, %r2160, 0;
	or.pred  	%p2238, %p2236, %p2237;
	@%p2238 bra 	$L__BB1_1306;

	setp.ne.s32 	%p2239, %r5, 1071644672;
	and.pred  	%p2240, %p2239, %p70;
	selp.b32 	%r2162, %r7, %r6, %p2240;
	mov.u32 	%r2163, 0;
	mov.b64 	%fd7865, {%r2163, %r2162};

$L__BB1_1306:
	add.s64 	%rd55, %rd148, %rd259;
	ld.global.f32 	%f95, [%rd55];
	cvt.f64.f32 	%fd1036, %f95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd1036;
	}
	abs.f64 	%fd1037, %fd1036;
	{ // callseq 187, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1037;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7868, [retval0+0];
	} // callseq 187
	setp.lt.s32 	%p2244, %r105, 0;
	and.pred  	%p71, %p2244, %p246;
	not.pred 	%p2246, %p71;
	@%p2246 bra 	$L__BB1_1308;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2169}, %fd7868;
	}
	xor.b32  	%r2170, %r2169, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2171, %temp}, %fd7868;
	}
	mov.b64 	%fd7868, {%r2171, %r2170};

$L__BB1_1308:
	setp.eq.f32 	%p2247, %f95, 0f00000000;
	@%p2247 bra 	$L__BB1_1312;
	bra.uni 	$L__BB1_1309;

$L__BB1_1312:
	setp.lt.s32 	%p2250, %r3, 0;
	mov.u32 	%r2172, 0;
	selp.b32 	%r2173, %r105, 0, %p246;
	or.b32  	%r2174, %r2173, 2146435072;
	selp.b32 	%r2175, %r2174, %r2173, %p2250;
	mov.b64 	%fd7868, {%r2172, %r2175};
	bra.uni 	$L__BB1_1313;

$L__BB1_1309:
	setp.gt.s32 	%p2248, %r105, -1;
	@%p2248 bra 	$L__BB1_1313;

	mov.f64 	%fd4607, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4608, %fd4607;
	setp.eq.f64 	%p2249, %fd4608, 0d4000000000000000;
	@%p2249 bra 	$L__BB1_1313;

	mov.f64 	%fd7868, 0dFFF8000000000000;

$L__BB1_1313:
	add.f64 	%fd4610, %fd1036, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2176}, %fd4610;
	}
	and.b32  	%r2177, %r2176, 2146435072;
	setp.ne.s32 	%p2252, %r2177, 2146435072;
	@%p2252 bra 	$L__BB1_1320;

	setp.gtu.f64 	%p2253, %fd1037, 0d7FF0000000000000;
	@%p2253 bra 	$L__BB1_1319;
	bra.uni 	$L__BB1_1315;

$L__BB1_1319:
	mov.f64 	%fd4612, 0d4000000000000000;
	add.rn.f64 	%fd7868, %fd1036, %fd4612;
	bra.uni 	$L__BB1_1320;

$L__BB1_1315:
	setp.eq.s32 	%p2254, %r5, 2146435072;
	mov.f64 	%fd4611, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2178, %temp}, %fd4611;
	}
	setp.eq.s32 	%p2255, %r2178, 0;
	and.pred  	%p2256, %p2254, %p2255;
	@%p2256 bra 	$L__BB1_1318;
	bra.uni 	$L__BB1_1316;

$L__BB1_1318:
	setp.lt.s32 	%p2262, %r3, 0;
	mov.u32 	%r2183, 0;
	setp.gt.f64 	%p2263, %fd1037, 0d3FF0000000000000;
	selp.b32 	%r2184, 2146435072, 0, %p2263;
	xor.b32  	%r2185, %r2184, 2146435072;
	selp.b32 	%r2186, %r2185, %r2184, %p2262;
	setp.eq.f32 	%p2264, %f95, 0fBF800000;
	selp.b32 	%r2187, 1072693248, %r2186, %p2264;
	mov.b64 	%fd7868, {%r2183, %r2187};
	bra.uni 	$L__BB1_1320;

$L__BB1_1316:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2179, %temp}, %fd1036;
	}
	and.b32  	%r2180, %r105, 2147483647;
	setp.ne.s32 	%p2257, %r2180, 2146435072;
	setp.ne.s32 	%p2258, %r2179, 0;
	or.pred  	%p2259, %p2257, %p2258;
	@%p2259 bra 	$L__BB1_1320;

	setp.ne.s32 	%p2260, %r5, 1071644672;
	and.pred  	%p2261, %p2260, %p71;
	selp.b32 	%r2181, %r7, %r6, %p2261;
	mov.u32 	%r2182, 0;
	mov.b64 	%fd7868, {%r2182, %r2181};

$L__BB1_1320:
	setp.eq.f32 	%p2265, %f95, 0f3F800000;
	selp.f64 	%fd4613, 0d3FF0000000000000, %fd7868, %p2265;
	setp.eq.f32 	%p2266, %f94, 0f3F800000;
	selp.f64 	%fd4614, 0d3FF0000000000000, %fd7865, %p2266;
	add.f64 	%fd1047, %fd4614, %fd4613;
	add.s64 	%rd56, %rd150, %rd259;
	ld.global.f32 	%f96, [%rd56];
	cvt.f64.f32 	%fd1048, %f96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd1048;
	}
	abs.f64 	%fd1049, %fd1048;
	{ // callseq 188, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1049;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7871, [retval0+0];
	} // callseq 188
	setp.lt.s32 	%p2267, %r106, 0;
	and.pred  	%p72, %p2267, %p246;
	not.pred 	%p2269, %p72;
	@%p2269 bra 	$L__BB1_1322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2188}, %fd7871;
	}
	xor.b32  	%r2189, %r2188, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2190, %temp}, %fd7871;
	}
	mov.b64 	%fd7871, {%r2190, %r2189};

$L__BB1_1322:
	setp.eq.f32 	%p2270, %f96, 0f00000000;
	@%p2270 bra 	$L__BB1_1326;
	bra.uni 	$L__BB1_1323;

$L__BB1_1326:
	setp.lt.s32 	%p2273, %r3, 0;
	mov.u32 	%r2191, 0;
	selp.b32 	%r2192, %r106, 0, %p246;
	or.b32  	%r2193, %r2192, 2146435072;
	selp.b32 	%r2194, %r2193, %r2192, %p2273;
	mov.b64 	%fd7871, {%r2191, %r2194};
	bra.uni 	$L__BB1_1327;

$L__BB1_1323:
	setp.gt.s32 	%p2271, %r106, -1;
	@%p2271 bra 	$L__BB1_1327;

	mov.f64 	%fd4615, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4616, %fd4615;
	setp.eq.f64 	%p2272, %fd4616, 0d4000000000000000;
	@%p2272 bra 	$L__BB1_1327;

	mov.f64 	%fd7871, 0dFFF8000000000000;

$L__BB1_1327:
	add.f64 	%fd4618, %fd1048, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2195}, %fd4618;
	}
	and.b32  	%r2196, %r2195, 2146435072;
	setp.ne.s32 	%p2275, %r2196, 2146435072;
	@%p2275 bra 	$L__BB1_1334;

	setp.gtu.f64 	%p2276, %fd1049, 0d7FF0000000000000;
	@%p2276 bra 	$L__BB1_1333;
	bra.uni 	$L__BB1_1329;

$L__BB1_1333:
	mov.f64 	%fd4620, 0d4000000000000000;
	add.rn.f64 	%fd7871, %fd1048, %fd4620;
	bra.uni 	$L__BB1_1334;

$L__BB1_1329:
	setp.eq.s32 	%p2277, %r5, 2146435072;
	mov.f64 	%fd4619, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2197, %temp}, %fd4619;
	}
	setp.eq.s32 	%p2278, %r2197, 0;
	and.pred  	%p2279, %p2277, %p2278;
	@%p2279 bra 	$L__BB1_1332;
	bra.uni 	$L__BB1_1330;

$L__BB1_1332:
	setp.lt.s32 	%p2285, %r3, 0;
	mov.u32 	%r2202, 0;
	setp.gt.f64 	%p2286, %fd1049, 0d3FF0000000000000;
	selp.b32 	%r2203, 2146435072, 0, %p2286;
	xor.b32  	%r2204, %r2203, 2146435072;
	selp.b32 	%r2205, %r2204, %r2203, %p2285;
	setp.eq.f32 	%p2287, %f96, 0fBF800000;
	selp.b32 	%r2206, 1072693248, %r2205, %p2287;
	mov.b64 	%fd7871, {%r2202, %r2206};
	bra.uni 	$L__BB1_1334;

$L__BB1_1330:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2198, %temp}, %fd1048;
	}
	and.b32  	%r2199, %r106, 2147483647;
	setp.ne.s32 	%p2280, %r2199, 2146435072;
	setp.ne.s32 	%p2281, %r2198, 0;
	or.pred  	%p2282, %p2280, %p2281;
	@%p2282 bra 	$L__BB1_1334;

	setp.ne.s32 	%p2283, %r5, 1071644672;
	and.pred  	%p2284, %p2283, %p72;
	selp.b32 	%r2200, %r7, %r6, %p2284;
	mov.u32 	%r2201, 0;
	mov.b64 	%fd7871, {%r2201, %r2200};

$L__BB1_1334:
	setp.eq.f32 	%p2288, %f96, 0f3F800000;
	selp.f64 	%fd4621, 0d3FF0000000000000, %fd7871, %p2288;
	add.f64 	%fd1059, %fd1047, %fd4621;
	add.s64 	%rd57, %rd139, %rd259;
	ld.global.f32 	%f97, [%rd57];
	ld.global.f32 	%f98, [%rd46];
	cvt.f64.f32 	%fd1060, %f98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd1060;
	}
	abs.f64 	%fd1061, %fd1060;
	{ // callseq 189, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1061;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7883, [retval0+0];
	} // callseq 189
	setp.lt.s32 	%p2289, %r107, 0;
	and.pred  	%p73, %p2289, %p246;
	not.pred 	%p2291, %p73;
	mov.f64 	%fd7874, %fd7883;
	@%p2291 bra 	$L__BB1_1336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2207}, %fd7883;
	}
	xor.b32  	%r2208, %r2207, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2209, %temp}, %fd7883;
	}
	mov.b64 	%fd7874, {%r2209, %r2208};

$L__BB1_1336:
	setp.eq.f32 	%p2292, %f98, 0f00000000;
	@%p2292 bra 	$L__BB1_1340;
	bra.uni 	$L__BB1_1337;

$L__BB1_1340:
	setp.lt.s32 	%p2295, %r3, 0;
	mov.u32 	%r2210, 0;
	selp.b32 	%r2211, %r107, 0, %p246;
	or.b32  	%r2212, %r2211, 2146435072;
	selp.b32 	%r2213, %r2212, %r2211, %p2295;
	mov.b64 	%fd7874, {%r2210, %r2213};
	bra.uni 	$L__BB1_1341;

$L__BB1_1337:
	setp.gt.s32 	%p2293, %r107, -1;
	@%p2293 bra 	$L__BB1_1341;

	mov.f64 	%fd4622, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4623, %fd4622;
	setp.eq.f64 	%p2294, %fd4623, 0d4000000000000000;
	@%p2294 bra 	$L__BB1_1341;

	mov.f64 	%fd7874, 0dFFF8000000000000;

$L__BB1_1341:
	add.f64 	%fd4625, %fd1060, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2214}, %fd4625;
	}
	and.b32  	%r108, %r2214, 2146435072;
	setp.ne.s32 	%p2297, %r108, 2146435072;
	@%p2297 bra 	$L__BB1_1348;

	setp.gtu.f64 	%p2298, %fd1061, 0d7FF0000000000000;
	@%p2298 bra 	$L__BB1_1347;
	bra.uni 	$L__BB1_1343;

$L__BB1_1347:
	mov.f64 	%fd4627, 0d4000000000000000;
	add.rn.f64 	%fd7874, %fd1060, %fd4627;
	bra.uni 	$L__BB1_1348;

$L__BB1_1343:
	setp.eq.s32 	%p2299, %r5, 2146435072;
	mov.f64 	%fd4626, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2215, %temp}, %fd4626;
	}
	setp.eq.s32 	%p2300, %r2215, 0;
	and.pred  	%p2301, %p2299, %p2300;
	@%p2301 bra 	$L__BB1_1346;
	bra.uni 	$L__BB1_1344;

$L__BB1_1346:
	setp.lt.s32 	%p2307, %r3, 0;
	mov.u32 	%r2220, 0;
	setp.gt.f64 	%p2308, %fd1061, 0d3FF0000000000000;
	selp.b32 	%r2221, 2146435072, 0, %p2308;
	xor.b32  	%r2222, %r2221, 2146435072;
	selp.b32 	%r2223, %r2222, %r2221, %p2307;
	setp.eq.f32 	%p2309, %f98, 0fBF800000;
	selp.b32 	%r2224, 1072693248, %r2223, %p2309;
	mov.b64 	%fd7874, {%r2220, %r2224};
	bra.uni 	$L__BB1_1348;

$L__BB1_1344:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2216, %temp}, %fd1060;
	}
	and.b32  	%r2217, %r107, 2147483647;
	setp.ne.s32 	%p2302, %r2217, 2146435072;
	setp.ne.s32 	%p2303, %r2216, 0;
	or.pred  	%p2304, %p2302, %p2303;
	@%p2304 bra 	$L__BB1_1348;

	setp.ne.s32 	%p2305, %r5, 1071644672;
	and.pred  	%p2306, %p2305, %p73;
	selp.b32 	%r2218, %r7, %r6, %p2306;
	mov.u32 	%r2219, 0;
	mov.b64 	%fd7874, {%r2219, %r2218};

$L__BB1_1348:
	add.s64 	%rd58, %rd143, %rd259;
	ld.global.f32 	%f99, [%rd58];
	cvt.f64.f32 	%fd1071, %f99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd1071;
	}
	abs.f64 	%fd1072, %fd1071;
	{ // callseq 190, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1072;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7877, [retval0+0];
	} // callseq 190
	setp.lt.s32 	%p2310, %r109, 0;
	and.pred  	%p74, %p2310, %p246;
	not.pred 	%p2312, %p74;
	@%p2312 bra 	$L__BB1_1350;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2225}, %fd7877;
	}
	xor.b32  	%r2226, %r2225, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2227, %temp}, %fd7877;
	}
	mov.b64 	%fd7877, {%r2227, %r2226};

$L__BB1_1350:
	setp.eq.f32 	%p2313, %f99, 0f00000000;
	@%p2313 bra 	$L__BB1_1354;
	bra.uni 	$L__BB1_1351;

$L__BB1_1354:
	setp.lt.s32 	%p2316, %r3, 0;
	mov.u32 	%r2228, 0;
	selp.b32 	%r2229, %r109, 0, %p246;
	or.b32  	%r2230, %r2229, 2146435072;
	selp.b32 	%r2231, %r2230, %r2229, %p2316;
	mov.b64 	%fd7877, {%r2228, %r2231};
	bra.uni 	$L__BB1_1355;

$L__BB1_1351:
	setp.gt.s32 	%p2314, %r109, -1;
	@%p2314 bra 	$L__BB1_1355;

	mov.f64 	%fd4628, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4629, %fd4628;
	setp.eq.f64 	%p2315, %fd4629, 0d4000000000000000;
	@%p2315 bra 	$L__BB1_1355;

	mov.f64 	%fd7877, 0dFFF8000000000000;

$L__BB1_1355:
	add.f64 	%fd4631, %fd1071, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2232}, %fd4631;
	}
	and.b32  	%r2233, %r2232, 2146435072;
	setp.ne.s32 	%p2318, %r2233, 2146435072;
	@%p2318 bra 	$L__BB1_1362;

	setp.gtu.f64 	%p2319, %fd1072, 0d7FF0000000000000;
	@%p2319 bra 	$L__BB1_1361;
	bra.uni 	$L__BB1_1357;

$L__BB1_1361:
	mov.f64 	%fd4633, 0d4000000000000000;
	add.rn.f64 	%fd7877, %fd1071, %fd4633;
	bra.uni 	$L__BB1_1362;

$L__BB1_1357:
	setp.eq.s32 	%p2320, %r5, 2146435072;
	mov.f64 	%fd4632, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2234, %temp}, %fd4632;
	}
	setp.eq.s32 	%p2321, %r2234, 0;
	and.pred  	%p2322, %p2320, %p2321;
	@%p2322 bra 	$L__BB1_1360;
	bra.uni 	$L__BB1_1358;

$L__BB1_1360:
	setp.lt.s32 	%p2328, %r3, 0;
	mov.u32 	%r2239, 0;
	setp.gt.f64 	%p2329, %fd1072, 0d3FF0000000000000;
	selp.b32 	%r2240, 2146435072, 0, %p2329;
	xor.b32  	%r2241, %r2240, 2146435072;
	selp.b32 	%r2242, %r2241, %r2240, %p2328;
	setp.eq.f32 	%p2330, %f99, 0fBF800000;
	selp.b32 	%r2243, 1072693248, %r2242, %p2330;
	mov.b64 	%fd7877, {%r2239, %r2243};
	bra.uni 	$L__BB1_1362;

$L__BB1_1358:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2235, %temp}, %fd1071;
	}
	and.b32  	%r2236, %r109, 2147483647;
	setp.ne.s32 	%p2323, %r2236, 2146435072;
	setp.ne.s32 	%p2324, %r2235, 0;
	or.pred  	%p2325, %p2323, %p2324;
	@%p2325 bra 	$L__BB1_1362;

	setp.ne.s32 	%p2326, %r5, 1071644672;
	and.pred  	%p2327, %p2326, %p74;
	selp.b32 	%r2237, %r7, %r6, %p2327;
	mov.u32 	%r2238, 0;
	mov.b64 	%fd7877, {%r2238, %r2237};

$L__BB1_1362:
	cvt.f64.f32 	%fd4634, %f97;
	rcp.rn.f64 	%fd1082, %fd4634;
	setp.eq.f32 	%p2331, %f99, 0f3F800000;
	selp.f64 	%fd4635, 0d3FF0000000000000, %fd7877, %p2331;
	setp.eq.f32 	%p2332, %f98, 0f3F800000;
	selp.f64 	%fd4636, 0d3FF0000000000000, %fd7874, %p2332;
	add.f64 	%fd1083, %fd4636, %fd4635;
	add.s64 	%rd59, %rd144, %rd259;
	ld.global.f32 	%f100, [%rd59];
	cvt.f64.f32 	%fd1084, %f100;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd1084;
	}
	abs.f64 	%fd1085, %fd1084;
	{ // callseq 191, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1085;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7880, [retval0+0];
	} // callseq 191
	setp.lt.s32 	%p2333, %r110, 0;
	and.pred  	%p75, %p2333, %p246;
	not.pred 	%p2335, %p75;
	@%p2335 bra 	$L__BB1_1364;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2244}, %fd7880;
	}
	xor.b32  	%r2245, %r2244, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2246, %temp}, %fd7880;
	}
	mov.b64 	%fd7880, {%r2246, %r2245};

$L__BB1_1364:
	setp.eq.f32 	%p2336, %f100, 0f00000000;
	@%p2336 bra 	$L__BB1_1368;
	bra.uni 	$L__BB1_1365;

$L__BB1_1368:
	setp.lt.s32 	%p2339, %r3, 0;
	mov.u32 	%r2247, 0;
	selp.b32 	%r2248, %r110, 0, %p246;
	or.b32  	%r2249, %r2248, 2146435072;
	selp.b32 	%r2250, %r2249, %r2248, %p2339;
	mov.b64 	%fd7880, {%r2247, %r2250};
	bra.uni 	$L__BB1_1369;

$L__BB1_1365:
	setp.gt.s32 	%p2337, %r110, -1;
	@%p2337 bra 	$L__BB1_1369;

	mov.f64 	%fd4637, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4638, %fd4637;
	setp.eq.f64 	%p2338, %fd4638, 0d4000000000000000;
	@%p2338 bra 	$L__BB1_1369;

	mov.f64 	%fd7880, 0dFFF8000000000000;

$L__BB1_1369:
	add.f64 	%fd4640, %fd1084, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2251}, %fd4640;
	}
	and.b32  	%r2252, %r2251, 2146435072;
	setp.ne.s32 	%p2341, %r2252, 2146435072;
	@%p2341 bra 	$L__BB1_1376;

	setp.gtu.f64 	%p2342, %fd1085, 0d7FF0000000000000;
	@%p2342 bra 	$L__BB1_1375;
	bra.uni 	$L__BB1_1371;

$L__BB1_1375:
	mov.f64 	%fd4642, 0d4000000000000000;
	add.rn.f64 	%fd7880, %fd1084, %fd4642;
	bra.uni 	$L__BB1_1376;

$L__BB1_1371:
	setp.eq.s32 	%p2343, %r5, 2146435072;
	mov.f64 	%fd4641, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2253, %temp}, %fd4641;
	}
	setp.eq.s32 	%p2344, %r2253, 0;
	and.pred  	%p2345, %p2343, %p2344;
	@%p2345 bra 	$L__BB1_1374;
	bra.uni 	$L__BB1_1372;

$L__BB1_1374:
	setp.lt.s32 	%p2351, %r3, 0;
	mov.u32 	%r2258, 0;
	setp.gt.f64 	%p2352, %fd1085, 0d3FF0000000000000;
	selp.b32 	%r2259, 2146435072, 0, %p2352;
	xor.b32  	%r2260, %r2259, 2146435072;
	selp.b32 	%r2261, %r2260, %r2259, %p2351;
	setp.eq.f32 	%p2353, %f100, 0fBF800000;
	selp.b32 	%r2262, 1072693248, %r2261, %p2353;
	mov.b64 	%fd7880, {%r2258, %r2262};
	bra.uni 	$L__BB1_1376;

$L__BB1_1372:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2254, %temp}, %fd1084;
	}
	and.b32  	%r2255, %r110, 2147483647;
	setp.ne.s32 	%p2346, %r2255, 2146435072;
	setp.ne.s32 	%p2347, %r2254, 0;
	or.pred  	%p2348, %p2346, %p2347;
	@%p2348 bra 	$L__BB1_1376;

	setp.ne.s32 	%p2349, %r5, 1071644672;
	and.pred  	%p2350, %p2349, %p75;
	selp.b32 	%r2256, %r7, %r6, %p2350;
	mov.u32 	%r2257, 0;
	mov.b64 	%fd7880, {%r2257, %r2256};

$L__BB1_1376:
	setp.eq.f32 	%p2354, %f100, 0f3F800000;
	selp.f64 	%fd4643, 0d3FF0000000000000, %fd7880, %p2354;
	add.f64 	%fd1095, %fd1083, %fd4643;
	@%p2291 bra 	$L__BB1_1378;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2263}, %fd7883;
	}
	xor.b32  	%r2264, %r2263, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2265, %temp}, %fd7883;
	}
	mov.b64 	%fd7883, {%r2265, %r2264};

$L__BB1_1378:
	@%p2292 bra 	$L__BB1_1382;
	bra.uni 	$L__BB1_1379;

$L__BB1_1382:
	setp.lt.s32 	%p2359, %r3, 0;
	mov.u32 	%r2266, 0;
	selp.b32 	%r2267, %r107, 0, %p246;
	or.b32  	%r2268, %r2267, 2146435072;
	selp.b32 	%r2269, %r2268, %r2267, %p2359;
	mov.b64 	%fd7883, {%r2266, %r2269};
	bra.uni 	$L__BB1_1383;

$L__BB1_1379:
	setp.gt.s32 	%p2357, %r107, -1;
	@%p2357 bra 	$L__BB1_1383;

	mov.f64 	%fd4644, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4645, %fd4644;
	setp.eq.f64 	%p2358, %fd4645, 0d4000000000000000;
	@%p2358 bra 	$L__BB1_1383;

	mov.f64 	%fd7883, 0dFFF8000000000000;

$L__BB1_1383:
	@%p2297 bra 	$L__BB1_1390;

	setp.gtu.f64 	%p2362, %fd1061, 0d7FF0000000000000;
	@%p2362 bra 	$L__BB1_1389;
	bra.uni 	$L__BB1_1385;

$L__BB1_1389:
	mov.f64 	%fd4648, 0d4000000000000000;
	add.rn.f64 	%fd7883, %fd1060, %fd4648;
	bra.uni 	$L__BB1_1390;

$L__BB1_1385:
	setp.eq.s32 	%p2363, %r5, 2146435072;
	mov.f64 	%fd4647, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2270, %temp}, %fd4647;
	}
	setp.eq.s32 	%p2364, %r2270, 0;
	and.pred  	%p2365, %p2363, %p2364;
	@%p2365 bra 	$L__BB1_1388;
	bra.uni 	$L__BB1_1386;

$L__BB1_1388:
	setp.lt.s32 	%p2371, %r3, 0;
	mov.u32 	%r2275, 0;
	setp.gt.f64 	%p2372, %fd1061, 0d3FF0000000000000;
	selp.b32 	%r2276, 2146435072, 0, %p2372;
	xor.b32  	%r2277, %r2276, 2146435072;
	selp.b32 	%r2278, %r2277, %r2276, %p2371;
	setp.eq.f32 	%p2373, %f98, 0fBF800000;
	selp.b32 	%r2279, 1072693248, %r2278, %p2373;
	mov.b64 	%fd7883, {%r2275, %r2279};
	bra.uni 	$L__BB1_1390;

$L__BB1_1386:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2271, %temp}, %fd1060;
	}
	and.b32  	%r2272, %r107, 2147483647;
	setp.ne.s32 	%p2366, %r2272, 2146435072;
	setp.ne.s32 	%p2367, %r2271, 0;
	or.pred  	%p2368, %p2366, %p2367;
	@%p2368 bra 	$L__BB1_1390;

	setp.ne.s32 	%p2369, %r5, 1071644672;
	and.pred  	%p2370, %p2369, %p73;
	selp.b32 	%r2273, %r7, %r6, %p2370;
	mov.u32 	%r2274, 0;
	mov.b64 	%fd7883, {%r2274, %r2273};

$L__BB1_1390:
	selp.f64 	%fd4649, 0d3FF0000000000000, %fd7883, %p2332;
	mul.f64 	%fd1104, %fd1082, %fd4649;
	mul.f64 	%fd1105, %fd1082, %fd1095;
	@%p2225 bra 	$L__BB1_1392;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2280}, %fd7886;
	}
	xor.b32  	%r2281, %r2280, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2282, %temp}, %fd7886;
	}
	mov.b64 	%fd7886, {%r2282, %r2281};

$L__BB1_1392:
	@%p2226 bra 	$L__BB1_1396;
	bra.uni 	$L__BB1_1393;

$L__BB1_1396:
	setp.lt.s32 	%p2379, %r3, 0;
	mov.u32 	%r2283, 0;
	selp.b32 	%r2284, %r103, 0, %p246;
	or.b32  	%r2285, %r2284, 2146435072;
	selp.b32 	%r2286, %r2285, %r2284, %p2379;
	mov.b64 	%fd7886, {%r2283, %r2286};
	bra.uni 	$L__BB1_1397;

$L__BB1_1393:
	setp.gt.s32 	%p2377, %r103, -1;
	@%p2377 bra 	$L__BB1_1397;

	mov.f64 	%fd4650, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4651, %fd4650;
	setp.eq.f64 	%p2378, %fd4651, 0d4000000000000000;
	@%p2378 bra 	$L__BB1_1397;

	mov.f64 	%fd7886, 0dFFF8000000000000;

$L__BB1_1397:
	@%p2231 bra 	$L__BB1_1404;

	setp.gtu.f64 	%p2382, %fd1026, 0d7FF0000000000000;
	@%p2382 bra 	$L__BB1_1403;
	bra.uni 	$L__BB1_1399;

$L__BB1_1403:
	mov.f64 	%fd4654, 0d4000000000000000;
	add.rn.f64 	%fd7886, %fd1025, %fd4654;
	bra.uni 	$L__BB1_1404;

$L__BB1_1399:
	setp.eq.s32 	%p2383, %r5, 2146435072;
	mov.f64 	%fd4653, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2287, %temp}, %fd4653;
	}
	setp.eq.s32 	%p2384, %r2287, 0;
	and.pred  	%p2385, %p2383, %p2384;
	@%p2385 bra 	$L__BB1_1402;
	bra.uni 	$L__BB1_1400;

$L__BB1_1402:
	setp.lt.s32 	%p2391, %r3, 0;
	mov.u32 	%r2292, 0;
	setp.gt.f64 	%p2392, %fd1026, 0d3FF0000000000000;
	selp.b32 	%r2293, 2146435072, 0, %p2392;
	xor.b32  	%r2294, %r2293, 2146435072;
	selp.b32 	%r2295, %r2294, %r2293, %p2391;
	setp.eq.f32 	%p2393, %f94, 0fBF800000;
	selp.b32 	%r2296, 1072693248, %r2295, %p2393;
	mov.b64 	%fd7886, {%r2292, %r2296};
	bra.uni 	$L__BB1_1404;

$L__BB1_1400:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2288, %temp}, %fd1025;
	}
	and.b32  	%r2289, %r103, 2147483647;
	setp.ne.s32 	%p2386, %r2289, 2146435072;
	setp.ne.s32 	%p2387, %r2288, 0;
	or.pred  	%p2388, %p2386, %p2387;
	@%p2388 bra 	$L__BB1_1404;

	setp.ne.s32 	%p2389, %r5, 1071644672;
	and.pred  	%p2390, %p2389, %p70;
	selp.b32 	%r2290, %r7, %r6, %p2390;
	mov.u32 	%r2291, 0;
	mov.b64 	%fd7886, {%r2291, %r2290};

$L__BB1_1404:
	selp.f64 	%fd4655, 0d3FF0000000000000, %fd7886, %p2266;
	sub.f64 	%fd4656, %fd1104, %fd4655;
	add.s64 	%rd271, %rd2, %rd259;
	ld.global.f32 	%f681, [%rd271];
	cvt.rn.f32.f64 	%f682, %fd1105;
	sub.f32 	%f683, %f681, %f682;
	cvt.f64.f32 	%fd4657, %f683;
	cvt.rn.f32.f64 	%f684, %fd1059;
	cvt.f64.f32 	%fd4658, %f684;
	mul.f64 	%fd4659, %fd4658, 0d3FE0000000000000;
	sub.f64 	%fd4660, %fd4657, %fd4659;
	mul.f64 	%fd4661, %fd4660, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f685, %fd4661;
	cvt.f64.f32 	%fd4662, %f685;
	add.f64 	%fd4663, %fd4656, %fd4662;
	add.f64 	%fd4664, %fd4659, %fd4663;
	cvt.rn.f32.f64 	%f686, %fd4664;
	cvt.rn.f32.f64 	%f687, %fd1024;
	sub.f32 	%f688, %f687, %f686;
	mul.f32 	%f689, %f1, %f688;
	sub.f32 	%f690, %f87, %f689;
	mul.f64 	%fd4665, %fd971, %fd972;
	mul.f64 	%fd4666, %fd4665, %fd983;
	mul.f32 	%f691, %f88, %f89;
	cvt.f64.f32 	%fd4667, %f691;
	sub.f64 	%fd4668, %fd4666, %fd4667;
	cvt.rn.f32.f64 	%f692, %fd4668;
	ld.global.f32 	%f693, [%rd52+-4];
	cvt.f64.f32 	%fd4669, %f693;
	rcp.rn.f64 	%fd4670, %fd4669;
	ld.global.f32 	%f694, [%rd44+-4];
	cvt.f64.f32 	%fd4671, %f694;
	mul.f64 	%fd4672, %fd4670, %fd4671;
	ld.global.f32 	%f695, [%rd47+-4];
	cvt.f64.f32 	%fd4673, %f695;
	mul.f64 	%fd4674, %fd4672, %fd4673;
	ld.global.f32 	%f696, [%rd50+-4];
	ld.global.f32 	%f697, [%rd49+-4];
	mul.f32 	%f698, %f697, %f696;
	cvt.f64.f32 	%fd4675, %f698;
	sub.f64 	%fd4676, %fd4674, %fd4675;
	cvt.rn.f32.f64 	%f699, %fd4676;
	sub.f32 	%f700, %f692, %f699;
	mul.f32 	%f701, %f3, %f700;
	sub.f32 	%f702, %f690, %f701;
	mul.f64 	%fd4677, %fd4665, %fd995;
	mul.f32 	%f703, %f88, %f90;
	cvt.f64.f32 	%fd4678, %f703;
	sub.f64 	%fd4679, %fd4677, %fd4678;
	cvt.rn.f32.f64 	%f704, %fd4679;
	ld.global.f32 	%f705, [%rd38];
	cvt.f64.f32 	%fd4680, %f705;
	rcp.rn.f64 	%fd4681, %fd4680;
	ld.global.f32 	%f706, [%rd39];
	cvt.f64.f32 	%fd4682, %f706;
	mul.f64 	%fd4683, %fd4681, %fd4682;
	ld.global.f32 	%f707, [%rd18];
	cvt.f64.f32 	%fd4684, %f707;
	mul.f64 	%fd4685, %fd4683, %fd4684;
	ld.global.f32 	%f708, [%rd37];
	ld.global.f32 	%f709, [%rd35];
	mul.f32 	%f710, %f709, %f708;
	cvt.f64.f32 	%fd4686, %f710;
	sub.f64 	%fd4687, %fd4685, %fd4686;
	cvt.rn.f32.f64 	%f711, %fd4687;
	sub.f32 	%f712, %f704, %f711;
	mul.f32 	%f713, %f5, %f712;
	sub.f32 	%f714, %f702, %f713;
	shl.b64 	%rd273, %rd42, 2;
	add.s64 	%rd274, %rd173, %rd273;
	st.global.f32 	[%rd274], %f714;
	add.s64 	%rd276, %rd143, %rd273;
	ld.global.f32 	%f715, [%rd52];
	cvt.f64.f32 	%fd4688, %f715;
	rcp.rn.f64 	%fd1114, %fd4688;
	ld.global.f32 	%f101, [%rd44];
	cvt.f64.f32 	%fd1115, %f101;
	mul.f64 	%fd4689, %fd1114, %fd1115;
	ld.global.f32 	%f102, [%rd47];
	cvt.f64.f32 	%fd1116, %f102;
	mul.f64 	%fd4690, %fd4689, %fd1116;
	ld.global.f32 	%f103, [%rd50];
	ld.global.f32 	%f104, [%rd49];
	mul.f32 	%f716, %f104, %f103;
	cvt.f64.f32 	%fd4691, %f716;
	sub.f64 	%fd4692, %fd4690, %fd4691;
	cvt.rn.f32.f64 	%f717, %fd4692;
	ld.global.f32 	%f718, [%rd57];
	cvt.f64.f32 	%fd4693, %f718;
	rcp.rn.f64 	%fd4694, %fd4693;
	ld.global.f32 	%f719, [%rd46];
	cvt.f64.f32 	%fd4695, %f719;
	mul.f64 	%fd4696, %fd4694, %fd4695;
	ld.global.f32 	%f720, [%rd58];
	cvt.f64.f32 	%fd4697, %f720;
	mul.f64 	%fd4698, %fd4696, %fd4697;
	ld.global.f32 	%f721, [%rd55];
	ld.global.f32 	%f722, [%rd54];
	mul.f32 	%f723, %f722, %f721;
	cvt.f64.f32 	%fd4699, %f723;
	sub.f64 	%fd4700, %fd4698, %fd4699;
	cvt.rn.f32.f64 	%f724, %fd4700;
	sub.f32 	%f725, %f717, %f724;
	mul.f32 	%f726, %f1, %f725;
	ld.global.f32 	%f727, [%rd276];
	sub.f32 	%f105, %f727, %f726;
	cvt.f64.f32 	%fd1117, %f104;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd1117;
	}
	abs.f64 	%fd1118, %fd1117;
	{ // callseq 192, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1118;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7889, [retval0+0];
	} // callseq 192
	setp.lt.s32 	%p2395, %r111, 0;
	and.pred  	%p76, %p2395, %p246;
	not.pred 	%p2397, %p76;
	@%p2397 bra 	$L__BB1_1406;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2297}, %fd7889;
	}
	xor.b32  	%r2298, %r2297, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2299, %temp}, %fd7889;
	}
	mov.b64 	%fd7889, {%r2299, %r2298};

$L__BB1_1406:
	setp.eq.f32 	%p2398, %f104, 0f00000000;
	@%p2398 bra 	$L__BB1_1410;
	bra.uni 	$L__BB1_1407;

$L__BB1_1410:
	setp.lt.s32 	%p2401, %r3, 0;
	mov.u32 	%r2300, 0;
	selp.b32 	%r2301, %r111, 0, %p246;
	or.b32  	%r2302, %r2301, 2146435072;
	selp.b32 	%r2303, %r2302, %r2301, %p2401;
	mov.b64 	%fd7889, {%r2300, %r2303};
	bra.uni 	$L__BB1_1411;

$L__BB1_1407:
	setp.gt.s32 	%p2399, %r111, -1;
	@%p2399 bra 	$L__BB1_1411;

	mov.f64 	%fd4701, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4702, %fd4701;
	setp.eq.f64 	%p2400, %fd4702, 0d4000000000000000;
	@%p2400 bra 	$L__BB1_1411;

	mov.f64 	%fd7889, 0dFFF8000000000000;

$L__BB1_1411:
	add.f64 	%fd4704, %fd1117, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2304}, %fd4704;
	}
	and.b32  	%r2305, %r2304, 2146435072;
	setp.ne.s32 	%p2403, %r2305, 2146435072;
	@%p2403 bra 	$L__BB1_1418;

	setp.gtu.f64 	%p2404, %fd1118, 0d7FF0000000000000;
	@%p2404 bra 	$L__BB1_1417;
	bra.uni 	$L__BB1_1413;

$L__BB1_1417:
	mov.f64 	%fd4706, 0d4000000000000000;
	add.rn.f64 	%fd7889, %fd1117, %fd4706;
	bra.uni 	$L__BB1_1418;

$L__BB1_1413:
	setp.eq.s32 	%p2405, %r5, 2146435072;
	mov.f64 	%fd4705, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2306, %temp}, %fd4705;
	}
	setp.eq.s32 	%p2406, %r2306, 0;
	and.pred  	%p2407, %p2405, %p2406;
	@%p2407 bra 	$L__BB1_1416;
	bra.uni 	$L__BB1_1414;

$L__BB1_1416:
	setp.lt.s32 	%p2413, %r3, 0;
	mov.u32 	%r2311, 0;
	setp.gt.f64 	%p2414, %fd1118, 0d3FF0000000000000;
	selp.b32 	%r2312, 2146435072, 0, %p2414;
	xor.b32  	%r2313, %r2312, 2146435072;
	selp.b32 	%r2314, %r2313, %r2312, %p2413;
	setp.eq.f32 	%p2415, %f104, 0fBF800000;
	selp.b32 	%r2315, 1072693248, %r2314, %p2415;
	mov.b64 	%fd7889, {%r2311, %r2315};
	bra.uni 	$L__BB1_1418;

$L__BB1_1414:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2307, %temp}, %fd1117;
	}
	and.b32  	%r2308, %r111, 2147483647;
	setp.ne.s32 	%p2408, %r2308, 2146435072;
	setp.ne.s32 	%p2409, %r2307, 0;
	or.pred  	%p2410, %p2408, %p2409;
	@%p2410 bra 	$L__BB1_1418;

	setp.ne.s32 	%p2411, %r5, 1071644672;
	and.pred  	%p2412, %p2411, %p76;
	selp.b32 	%r2309, %r7, %r6, %p2412;
	mov.u32 	%r2310, 0;
	mov.b64 	%fd7889, {%r2310, %r2309};

$L__BB1_1418:
	setp.eq.f32 	%p2416, %f104, 0f3F800000;
	selp.f64 	%fd1128, 0d3FF0000000000000, %fd7889, %p2416;
	cvt.f64.f32 	%fd1129, %f103;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd1129;
	}
	abs.f64 	%fd1130, %fd1129;
	{ // callseq 193, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1130;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7910, [retval0+0];
	} // callseq 193
	setp.lt.s32 	%p2417, %r112, 0;
	and.pred  	%p77, %p2417, %p246;
	not.pred 	%p2419, %p77;
	mov.f64 	%fd7892, %fd7910;
	@%p2419 bra 	$L__BB1_1420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2316}, %fd7910;
	}
	xor.b32  	%r2317, %r2316, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2318, %temp}, %fd7910;
	}
	mov.b64 	%fd7892, {%r2318, %r2317};

$L__BB1_1420:
	setp.eq.f32 	%p2420, %f103, 0f00000000;
	@%p2420 bra 	$L__BB1_1424;
	bra.uni 	$L__BB1_1421;

$L__BB1_1424:
	setp.lt.s32 	%p2423, %r3, 0;
	mov.u32 	%r2319, 0;
	selp.b32 	%r2320, %r112, 0, %p246;
	or.b32  	%r2321, %r2320, 2146435072;
	selp.b32 	%r2322, %r2321, %r2320, %p2423;
	mov.b64 	%fd7892, {%r2319, %r2322};
	bra.uni 	$L__BB1_1425;

$L__BB1_1421:
	setp.gt.s32 	%p2421, %r112, -1;
	@%p2421 bra 	$L__BB1_1425;

	mov.f64 	%fd4707, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4708, %fd4707;
	setp.eq.f64 	%p2422, %fd4708, 0d4000000000000000;
	@%p2422 bra 	$L__BB1_1425;

	mov.f64 	%fd7892, 0dFFF8000000000000;

$L__BB1_1425:
	add.f64 	%fd4710, %fd1129, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2323}, %fd4710;
	}
	and.b32  	%r113, %r2323, 2146435072;
	setp.ne.s32 	%p2425, %r113, 2146435072;
	@%p2425 bra 	$L__BB1_1432;

	setp.gtu.f64 	%p2426, %fd1130, 0d7FF0000000000000;
	@%p2426 bra 	$L__BB1_1431;
	bra.uni 	$L__BB1_1427;

$L__BB1_1431:
	mov.f64 	%fd4712, 0d4000000000000000;
	add.rn.f64 	%fd7892, %fd1129, %fd4712;
	bra.uni 	$L__BB1_1432;

$L__BB1_1427:
	setp.eq.s32 	%p2427, %r5, 2146435072;
	mov.f64 	%fd4711, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2324, %temp}, %fd4711;
	}
	setp.eq.s32 	%p2428, %r2324, 0;
	and.pred  	%p2429, %p2427, %p2428;
	@%p2429 bra 	$L__BB1_1430;
	bra.uni 	$L__BB1_1428;

$L__BB1_1430:
	setp.lt.s32 	%p2435, %r3, 0;
	mov.u32 	%r2329, 0;
	setp.gt.f64 	%p2436, %fd1130, 0d3FF0000000000000;
	selp.b32 	%r2330, 2146435072, 0, %p2436;
	xor.b32  	%r2331, %r2330, 2146435072;
	selp.b32 	%r2332, %r2331, %r2330, %p2435;
	setp.eq.f32 	%p2437, %f103, 0fBF800000;
	selp.b32 	%r2333, 1072693248, %r2332, %p2437;
	mov.b64 	%fd7892, {%r2329, %r2333};
	bra.uni 	$L__BB1_1432;

$L__BB1_1428:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2325, %temp}, %fd1129;
	}
	and.b32  	%r2326, %r112, 2147483647;
	setp.ne.s32 	%p2430, %r2326, 2146435072;
	setp.ne.s32 	%p2431, %r2325, 0;
	or.pred  	%p2432, %p2430, %p2431;
	@%p2432 bra 	$L__BB1_1432;

	setp.ne.s32 	%p2433, %r5, 1071644672;
	and.pred  	%p2434, %p2433, %p77;
	selp.b32 	%r2327, %r7, %r6, %p2434;
	mov.u32 	%r2328, 0;
	mov.b64 	%fd7892, {%r2328, %r2327};

$L__BB1_1432:
	setp.eq.f32 	%p2438, %f103, 0f3F800000;
	selp.f64 	%fd4713, 0d3FF0000000000000, %fd7892, %p2438;
	add.f64 	%fd1140, %fd1128, %fd4713;
	ld.global.f32 	%f106, [%rd51];
	cvt.f64.f32 	%fd1141, %f106;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd1141;
	}
	abs.f64 	%fd1142, %fd1141;
	{ // callseq 194, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7895, [retval0+0];
	} // callseq 194
	setp.lt.s32 	%p2439, %r114, 0;
	and.pred  	%p78, %p2439, %p246;
	not.pred 	%p2441, %p78;
	@%p2441 bra 	$L__BB1_1434;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2334}, %fd7895;
	}
	xor.b32  	%r2335, %r2334, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2336, %temp}, %fd7895;
	}
	mov.b64 	%fd7895, {%r2336, %r2335};

$L__BB1_1434:
	setp.eq.f32 	%p2442, %f106, 0f00000000;
	@%p2442 bra 	$L__BB1_1438;
	bra.uni 	$L__BB1_1435;

$L__BB1_1438:
	setp.lt.s32 	%p2445, %r3, 0;
	mov.u32 	%r2337, 0;
	selp.b32 	%r2338, %r114, 0, %p246;
	or.b32  	%r2339, %r2338, 2146435072;
	selp.b32 	%r2340, %r2339, %r2338, %p2445;
	mov.b64 	%fd7895, {%r2337, %r2340};
	bra.uni 	$L__BB1_1439;

$L__BB1_1435:
	setp.gt.s32 	%p2443, %r114, -1;
	@%p2443 bra 	$L__BB1_1439;

	mov.f64 	%fd4714, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4715, %fd4714;
	setp.eq.f64 	%p2444, %fd4715, 0d4000000000000000;
	@%p2444 bra 	$L__BB1_1439;

	mov.f64 	%fd7895, 0dFFF8000000000000;

$L__BB1_1439:
	add.f64 	%fd4717, %fd1141, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2341}, %fd4717;
	}
	and.b32  	%r2342, %r2341, 2146435072;
	setp.ne.s32 	%p2447, %r2342, 2146435072;
	@%p2447 bra 	$L__BB1_1446;

	setp.gtu.f64 	%p2448, %fd1142, 0d7FF0000000000000;
	@%p2448 bra 	$L__BB1_1445;
	bra.uni 	$L__BB1_1441;

$L__BB1_1445:
	mov.f64 	%fd4719, 0d4000000000000000;
	add.rn.f64 	%fd7895, %fd1141, %fd4719;
	bra.uni 	$L__BB1_1446;

$L__BB1_1441:
	setp.eq.s32 	%p2449, %r5, 2146435072;
	mov.f64 	%fd4718, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2343, %temp}, %fd4718;
	}
	setp.eq.s32 	%p2450, %r2343, 0;
	and.pred  	%p2451, %p2449, %p2450;
	@%p2451 bra 	$L__BB1_1444;
	bra.uni 	$L__BB1_1442;

$L__BB1_1444:
	setp.lt.s32 	%p2457, %r3, 0;
	mov.u32 	%r2348, 0;
	setp.gt.f64 	%p2458, %fd1142, 0d3FF0000000000000;
	selp.b32 	%r2349, 2146435072, 0, %p2458;
	xor.b32  	%r2350, %r2349, 2146435072;
	selp.b32 	%r2351, %r2350, %r2349, %p2457;
	setp.eq.f32 	%p2459, %f106, 0fBF800000;
	selp.b32 	%r2352, 1072693248, %r2351, %p2459;
	mov.b64 	%fd7895, {%r2348, %r2352};
	bra.uni 	$L__BB1_1446;

$L__BB1_1442:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2344, %temp}, %fd1141;
	}
	and.b32  	%r2345, %r114, 2147483647;
	setp.ne.s32 	%p2452, %r2345, 2146435072;
	setp.ne.s32 	%p2453, %r2344, 0;
	or.pred  	%p2454, %p2452, %p2453;
	@%p2454 bra 	$L__BB1_1446;

	setp.ne.s32 	%p2455, %r5, 1071644672;
	and.pred  	%p2456, %p2455, %p78;
	selp.b32 	%r2346, %r7, %r6, %p2456;
	mov.u32 	%r2347, 0;
	mov.b64 	%fd7895, {%r2347, %r2346};

$L__BB1_1446:
	setp.eq.f32 	%p2460, %f106, 0f3F800000;
	selp.f64 	%fd4720, 0d3FF0000000000000, %fd7895, %p2460;
	add.f64 	%fd1152, %fd1140, %fd4720;
	abs.f64 	%fd1153, %fd1115;
	{ // callseq 195, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1153;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7898, [retval0+0];
	} // callseq 195
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd1115;
	}
	setp.lt.s32 	%p2461, %r115, 0;
	and.pred  	%p79, %p2461, %p246;
	not.pred 	%p2463, %p79;
	@%p2463 bra 	$L__BB1_1448;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2353}, %fd7898;
	}
	xor.b32  	%r2354, %r2353, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2355, %temp}, %fd7898;
	}
	mov.b64 	%fd7898, {%r2355, %r2354};

$L__BB1_1448:
	setp.eq.f32 	%p2464, %f101, 0f00000000;
	@%p2464 bra 	$L__BB1_1452;
	bra.uni 	$L__BB1_1449;

$L__BB1_1452:
	setp.lt.s32 	%p2467, %r3, 0;
	mov.u32 	%r2356, 0;
	selp.b32 	%r2357, %r115, 0, %p246;
	or.b32  	%r2358, %r2357, 2146435072;
	selp.b32 	%r2359, %r2358, %r2357, %p2467;
	mov.b64 	%fd7898, {%r2356, %r2359};
	bra.uni 	$L__BB1_1453;

$L__BB1_1449:
	setp.gt.s32 	%p2465, %r115, -1;
	@%p2465 bra 	$L__BB1_1453;

	mov.f64 	%fd4721, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4722, %fd4721;
	setp.eq.f64 	%p2466, %fd4722, 0d4000000000000000;
	@%p2466 bra 	$L__BB1_1453;

	mov.f64 	%fd7898, 0dFFF8000000000000;

$L__BB1_1453:
	add.f64 	%fd4724, %fd1115, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2360}, %fd4724;
	}
	and.b32  	%r2361, %r2360, 2146435072;
	setp.ne.s32 	%p2469, %r2361, 2146435072;
	@%p2469 bra 	$L__BB1_1460;

	setp.gtu.f64 	%p2470, %fd1153, 0d7FF0000000000000;
	@%p2470 bra 	$L__BB1_1459;
	bra.uni 	$L__BB1_1455;

$L__BB1_1459:
	mov.f64 	%fd4726, 0d4000000000000000;
	add.rn.f64 	%fd7898, %fd1115, %fd4726;
	bra.uni 	$L__BB1_1460;

$L__BB1_1455:
	setp.eq.s32 	%p2471, %r5, 2146435072;
	mov.f64 	%fd4725, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2362, %temp}, %fd4725;
	}
	setp.eq.s32 	%p2472, %r2362, 0;
	and.pred  	%p2473, %p2471, %p2472;
	@%p2473 bra 	$L__BB1_1458;
	bra.uni 	$L__BB1_1456;

$L__BB1_1458:
	setp.lt.s32 	%p2479, %r3, 0;
	mov.u32 	%r2367, 0;
	setp.gt.f64 	%p2480, %fd1153, 0d3FF0000000000000;
	selp.b32 	%r2368, 2146435072, 0, %p2480;
	xor.b32  	%r2369, %r2368, 2146435072;
	selp.b32 	%r2370, %r2369, %r2368, %p2479;
	setp.eq.f32 	%p2481, %f101, 0fBF800000;
	selp.b32 	%r2371, 1072693248, %r2370, %p2481;
	mov.b64 	%fd7898, {%r2367, %r2371};
	bra.uni 	$L__BB1_1460;

$L__BB1_1456:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2363, %temp}, %fd1115;
	}
	and.b32  	%r2364, %r115, 2147483647;
	setp.ne.s32 	%p2474, %r2364, 2146435072;
	setp.ne.s32 	%p2475, %r2363, 0;
	or.pred  	%p2476, %p2474, %p2475;
	@%p2476 bra 	$L__BB1_1460;

	setp.ne.s32 	%p2477, %r5, 1071644672;
	and.pred  	%p2478, %p2477, %p79;
	selp.b32 	%r2365, %r7, %r6, %p2478;
	mov.u32 	%r2366, 0;
	mov.b64 	%fd7898, {%r2366, %r2365};

$L__BB1_1460:
	setp.eq.f32 	%p2482, %f101, 0f3F800000;
	selp.f64 	%fd1163, 0d3FF0000000000000, %fd7898, %p2482;
	abs.f64 	%fd1164, %fd1116;
	{ // callseq 196, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1164;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7907, [retval0+0];
	} // callseq 196
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd1116;
	}
	setp.lt.s32 	%p2483, %r116, 0;
	and.pred  	%p80, %p2483, %p246;
	not.pred 	%p2485, %p80;
	mov.f64 	%fd7901, %fd7907;
	@%p2485 bra 	$L__BB1_1462;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2372}, %fd7907;
	}
	xor.b32  	%r2373, %r2372, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2374, %temp}, %fd7907;
	}
	mov.b64 	%fd7901, {%r2374, %r2373};

$L__BB1_1462:
	setp.eq.f32 	%p2486, %f102, 0f00000000;
	@%p2486 bra 	$L__BB1_1466;
	bra.uni 	$L__BB1_1463;

$L__BB1_1466:
	setp.lt.s32 	%p2489, %r3, 0;
	mov.u32 	%r2375, 0;
	selp.b32 	%r2376, %r116, 0, %p246;
	or.b32  	%r2377, %r2376, 2146435072;
	selp.b32 	%r2378, %r2377, %r2376, %p2489;
	mov.b64 	%fd7901, {%r2375, %r2378};
	bra.uni 	$L__BB1_1467;

$L__BB1_1463:
	setp.gt.s32 	%p2487, %r116, -1;
	@%p2487 bra 	$L__BB1_1467;

	mov.f64 	%fd4727, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4728, %fd4727;
	setp.eq.f64 	%p2488, %fd4728, 0d4000000000000000;
	@%p2488 bra 	$L__BB1_1467;

	mov.f64 	%fd7901, 0dFFF8000000000000;

$L__BB1_1467:
	add.f64 	%fd4730, %fd1116, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2379}, %fd4730;
	}
	and.b32  	%r117, %r2379, 2146435072;
	setp.ne.s32 	%p2491, %r117, 2146435072;
	@%p2491 bra 	$L__BB1_1474;

	setp.gtu.f64 	%p2492, %fd1164, 0d7FF0000000000000;
	@%p2492 bra 	$L__BB1_1473;
	bra.uni 	$L__BB1_1469;

$L__BB1_1473:
	mov.f64 	%fd4732, 0d4000000000000000;
	add.rn.f64 	%fd7901, %fd1116, %fd4732;
	bra.uni 	$L__BB1_1474;

$L__BB1_1469:
	setp.eq.s32 	%p2493, %r5, 2146435072;
	mov.f64 	%fd4731, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2380, %temp}, %fd4731;
	}
	setp.eq.s32 	%p2494, %r2380, 0;
	and.pred  	%p2495, %p2493, %p2494;
	@%p2495 bra 	$L__BB1_1472;
	bra.uni 	$L__BB1_1470;

$L__BB1_1472:
	setp.lt.s32 	%p2501, %r3, 0;
	mov.u32 	%r2385, 0;
	setp.gt.f64 	%p2502, %fd1164, 0d3FF0000000000000;
	selp.b32 	%r2386, 2146435072, 0, %p2502;
	xor.b32  	%r2387, %r2386, 2146435072;
	selp.b32 	%r2388, %r2387, %r2386, %p2501;
	setp.eq.f32 	%p2503, %f102, 0fBF800000;
	selp.b32 	%r2389, 1072693248, %r2388, %p2503;
	mov.b64 	%fd7901, {%r2385, %r2389};
	bra.uni 	$L__BB1_1474;

$L__BB1_1470:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2381, %temp}, %fd1116;
	}
	and.b32  	%r2382, %r116, 2147483647;
	setp.ne.s32 	%p2496, %r2382, 2146435072;
	setp.ne.s32 	%p2497, %r2381, 0;
	or.pred  	%p2498, %p2496, %p2497;
	@%p2498 bra 	$L__BB1_1474;

	setp.ne.s32 	%p2499, %r5, 1071644672;
	and.pred  	%p2500, %p2499, %p80;
	selp.b32 	%r2383, %r7, %r6, %p2500;
	mov.u32 	%r2384, 0;
	mov.b64 	%fd7901, {%r2384, %r2383};

$L__BB1_1474:
	setp.eq.f32 	%p2504, %f102, 0f3F800000;
	selp.f64 	%fd4733, 0d3FF0000000000000, %fd7901, %p2504;
	add.f64 	%fd1174, %fd1163, %fd4733;
	ld.global.f32 	%f107, [%rd48];
	cvt.f64.f32 	%fd1175, %f107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd1175;
	}
	abs.f64 	%fd1176, %fd1175;
	{ // callseq 197, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1176;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7904, [retval0+0];
	} // callseq 197
	setp.lt.s32 	%p2505, %r118, 0;
	and.pred  	%p81, %p2505, %p246;
	not.pred 	%p2507, %p81;
	@%p2507 bra 	$L__BB1_1476;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2390}, %fd7904;
	}
	xor.b32  	%r2391, %r2390, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2392, %temp}, %fd7904;
	}
	mov.b64 	%fd7904, {%r2392, %r2391};

$L__BB1_1476:
	setp.eq.f32 	%p2508, %f107, 0f00000000;
	@%p2508 bra 	$L__BB1_1480;
	bra.uni 	$L__BB1_1477;

$L__BB1_1480:
	setp.lt.s32 	%p2511, %r3, 0;
	mov.u32 	%r2393, 0;
	selp.b32 	%r2394, %r118, 0, %p246;
	or.b32  	%r2395, %r2394, 2146435072;
	selp.b32 	%r2396, %r2395, %r2394, %p2511;
	mov.b64 	%fd7904, {%r2393, %r2396};
	bra.uni 	$L__BB1_1481;

$L__BB1_1477:
	setp.gt.s32 	%p2509, %r118, -1;
	@%p2509 bra 	$L__BB1_1481;

	mov.f64 	%fd4734, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4735, %fd4734;
	setp.eq.f64 	%p2510, %fd4735, 0d4000000000000000;
	@%p2510 bra 	$L__BB1_1481;

	mov.f64 	%fd7904, 0dFFF8000000000000;

$L__BB1_1481:
	add.f64 	%fd4737, %fd1175, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2397}, %fd4737;
	}
	and.b32  	%r2398, %r2397, 2146435072;
	setp.ne.s32 	%p2513, %r2398, 2146435072;
	@%p2513 bra 	$L__BB1_1488;

	setp.gtu.f64 	%p2514, %fd1176, 0d7FF0000000000000;
	@%p2514 bra 	$L__BB1_1487;
	bra.uni 	$L__BB1_1483;

$L__BB1_1487:
	mov.f64 	%fd4739, 0d4000000000000000;
	add.rn.f64 	%fd7904, %fd1175, %fd4739;
	bra.uni 	$L__BB1_1488;

$L__BB1_1483:
	setp.eq.s32 	%p2515, %r5, 2146435072;
	mov.f64 	%fd4738, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2399, %temp}, %fd4738;
	}
	setp.eq.s32 	%p2516, %r2399, 0;
	and.pred  	%p2517, %p2515, %p2516;
	@%p2517 bra 	$L__BB1_1486;
	bra.uni 	$L__BB1_1484;

$L__BB1_1486:
	setp.lt.s32 	%p2523, %r3, 0;
	mov.u32 	%r2404, 0;
	setp.gt.f64 	%p2524, %fd1176, 0d3FF0000000000000;
	selp.b32 	%r2405, 2146435072, 0, %p2524;
	xor.b32  	%r2406, %r2405, 2146435072;
	selp.b32 	%r2407, %r2406, %r2405, %p2523;
	setp.eq.f32 	%p2525, %f107, 0fBF800000;
	selp.b32 	%r2408, 1072693248, %r2407, %p2525;
	mov.b64 	%fd7904, {%r2404, %r2408};
	bra.uni 	$L__BB1_1488;

$L__BB1_1484:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2400, %temp}, %fd1175;
	}
	and.b32  	%r2401, %r118, 2147483647;
	setp.ne.s32 	%p2518, %r2401, 2146435072;
	setp.ne.s32 	%p2519, %r2400, 0;
	or.pred  	%p2520, %p2518, %p2519;
	@%p2520 bra 	$L__BB1_1488;

	setp.ne.s32 	%p2521, %r5, 1071644672;
	and.pred  	%p2522, %p2521, %p81;
	selp.b32 	%r2402, %r7, %r6, %p2522;
	mov.u32 	%r2403, 0;
	mov.b64 	%fd7904, {%r2403, %r2402};

$L__BB1_1488:
	setp.eq.f32 	%p2526, %f107, 0f3F800000;
	selp.f64 	%fd4740, 0d3FF0000000000000, %fd7904, %p2526;
	add.f64 	%fd1186, %fd1174, %fd4740;
	@%p2485 bra 	$L__BB1_1490;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2409}, %fd7907;
	}
	xor.b32  	%r2410, %r2409, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2411, %temp}, %fd7907;
	}
	mov.b64 	%fd7907, {%r2411, %r2410};

$L__BB1_1490:
	@%p2486 bra 	$L__BB1_1494;
	bra.uni 	$L__BB1_1491;

$L__BB1_1494:
	setp.lt.s32 	%p2531, %r3, 0;
	mov.u32 	%r2412, 0;
	selp.b32 	%r2413, %r116, 0, %p246;
	or.b32  	%r2414, %r2413, 2146435072;
	selp.b32 	%r2415, %r2414, %r2413, %p2531;
	mov.b64 	%fd7907, {%r2412, %r2415};
	bra.uni 	$L__BB1_1495;

$L__BB1_1491:
	setp.gt.s32 	%p2529, %r116, -1;
	@%p2529 bra 	$L__BB1_1495;

	mov.f64 	%fd4741, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4742, %fd4741;
	setp.eq.f64 	%p2530, %fd4742, 0d4000000000000000;
	@%p2530 bra 	$L__BB1_1495;

	mov.f64 	%fd7907, 0dFFF8000000000000;

$L__BB1_1495:
	@%p2491 bra 	$L__BB1_1502;

	setp.gtu.f64 	%p2534, %fd1164, 0d7FF0000000000000;
	@%p2534 bra 	$L__BB1_1501;
	bra.uni 	$L__BB1_1497;

$L__BB1_1501:
	mov.f64 	%fd4745, 0d4000000000000000;
	add.rn.f64 	%fd7907, %fd1116, %fd4745;
	bra.uni 	$L__BB1_1502;

$L__BB1_1497:
	setp.eq.s32 	%p2535, %r5, 2146435072;
	mov.f64 	%fd4744, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2416, %temp}, %fd4744;
	}
	setp.eq.s32 	%p2536, %r2416, 0;
	and.pred  	%p2537, %p2535, %p2536;
	@%p2537 bra 	$L__BB1_1500;
	bra.uni 	$L__BB1_1498;

$L__BB1_1500:
	setp.lt.s32 	%p2543, %r3, 0;
	mov.u32 	%r2421, 0;
	setp.gt.f64 	%p2544, %fd1164, 0d3FF0000000000000;
	selp.b32 	%r2422, 2146435072, 0, %p2544;
	xor.b32  	%r2423, %r2422, 2146435072;
	selp.b32 	%r2424, %r2423, %r2422, %p2543;
	setp.eq.f32 	%p2545, %f102, 0fBF800000;
	selp.b32 	%r2425, 1072693248, %r2424, %p2545;
	mov.b64 	%fd7907, {%r2421, %r2425};
	bra.uni 	$L__BB1_1502;

$L__BB1_1498:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2417, %temp}, %fd1116;
	}
	and.b32  	%r2418, %r116, 2147483647;
	setp.ne.s32 	%p2538, %r2418, 2146435072;
	setp.ne.s32 	%p2539, %r2417, 0;
	or.pred  	%p2540, %p2538, %p2539;
	@%p2540 bra 	$L__BB1_1502;

	setp.ne.s32 	%p2541, %r5, 1071644672;
	and.pred  	%p2542, %p2541, %p80;
	selp.b32 	%r2419, %r7, %r6, %p2542;
	mov.u32 	%r2420, 0;
	mov.b64 	%fd7907, {%r2420, %r2419};

$L__BB1_1502:
	selp.f64 	%fd1195, 0d3FF0000000000000, %fd7907, %p2504;
	@%p2419 bra 	$L__BB1_1504;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2426}, %fd7910;
	}
	xor.b32  	%r2427, %r2426, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2428, %temp}, %fd7910;
	}
	mov.b64 	%fd7910, {%r2428, %r2427};

$L__BB1_1504:
	@%p2420 bra 	$L__BB1_1508;
	bra.uni 	$L__BB1_1505;

$L__BB1_1508:
	setp.lt.s32 	%p2551, %r3, 0;
	mov.u32 	%r2429, 0;
	selp.b32 	%r2430, %r112, 0, %p246;
	or.b32  	%r2431, %r2430, 2146435072;
	selp.b32 	%r2432, %r2431, %r2430, %p2551;
	mov.b64 	%fd7910, {%r2429, %r2432};
	bra.uni 	$L__BB1_1509;

$L__BB1_1505:
	setp.gt.s32 	%p2549, %r112, -1;
	@%p2549 bra 	$L__BB1_1509;

	mov.f64 	%fd4746, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4747, %fd4746;
	setp.eq.f64 	%p2550, %fd4747, 0d4000000000000000;
	@%p2550 bra 	$L__BB1_1509;

	mov.f64 	%fd7910, 0dFFF8000000000000;

$L__BB1_1509:
	@%p2425 bra 	$L__BB1_1516;

	setp.gtu.f64 	%p2554, %fd1130, 0d7FF0000000000000;
	@%p2554 bra 	$L__BB1_1515;
	bra.uni 	$L__BB1_1511;

$L__BB1_1515:
	mov.f64 	%fd4750, 0d4000000000000000;
	add.rn.f64 	%fd7910, %fd1129, %fd4750;
	bra.uni 	$L__BB1_1516;

$L__BB1_1511:
	setp.eq.s32 	%p2555, %r5, 2146435072;
	mov.f64 	%fd4749, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2433, %temp}, %fd4749;
	}
	setp.eq.s32 	%p2556, %r2433, 0;
	and.pred  	%p2557, %p2555, %p2556;
	@%p2557 bra 	$L__BB1_1514;
	bra.uni 	$L__BB1_1512;

$L__BB1_1514:
	setp.lt.s32 	%p2563, %r3, 0;
	mov.u32 	%r2438, 0;
	setp.gt.f64 	%p2564, %fd1130, 0d3FF0000000000000;
	selp.b32 	%r2439, 2146435072, 0, %p2564;
	xor.b32  	%r2440, %r2439, 2146435072;
	selp.b32 	%r2441, %r2440, %r2439, %p2563;
	setp.eq.f32 	%p2565, %f103, 0fBF800000;
	selp.b32 	%r2442, 1072693248, %r2441, %p2565;
	mov.b64 	%fd7910, {%r2438, %r2442};
	bra.uni 	$L__BB1_1516;

$L__BB1_1512:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2434, %temp}, %fd1129;
	}
	and.b32  	%r2435, %r112, 2147483647;
	setp.ne.s32 	%p2558, %r2435, 2146435072;
	setp.ne.s32 	%p2559, %r2434, 0;
	or.pred  	%p2560, %p2558, %p2559;
	@%p2560 bra 	$L__BB1_1516;

	setp.ne.s32 	%p2561, %r5, 1071644672;
	and.pred  	%p2562, %p2561, %p77;
	selp.b32 	%r2436, %r7, %r6, %p2562;
	mov.u32 	%r2437, 0;
	mov.b64 	%fd7910, {%r2437, %r2436};

$L__BB1_1516:
	selp.f64 	%fd4751, 0d3FF0000000000000, %fd7910, %p2438;
	mul.f64 	%fd4752, %fd1114, %fd1195;
	sub.f64 	%fd4753, %fd4752, %fd4751;
	ld.global.f32 	%f728, [%rd53];
	mul.f64 	%fd4754, %fd1114, %fd1186;
	cvt.rn.f32.f64 	%f729, %fd4754;
	sub.f32 	%f730, %f728, %f729;
	cvt.f64.f32 	%fd4755, %f730;
	cvt.rn.f32.f64 	%f731, %fd1152;
	cvt.f64.f32 	%fd4756, %f731;
	mul.f64 	%fd4757, %fd4756, 0d3FE0000000000000;
	sub.f64 	%fd4758, %fd4755, %fd4757;
	mul.f64 	%fd4759, %fd4758, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f732, %fd4759;
	cvt.f64.f32 	%fd4760, %f732;
	add.f64 	%fd4761, %fd4753, %fd4760;
	add.f64 	%fd1204, %fd4757, %fd4761;
	ld.global.f32 	%f108, [%rd49+-4];
	cvt.f64.f32 	%fd1205, %f108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd1205;
	}
	abs.f64 	%fd1206, %fd1205;
	{ // callseq 198, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1206;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7913, [retval0+0];
	} // callseq 198
	setp.lt.s32 	%p2567, %r119, 0;
	and.pred  	%p82, %p2567, %p246;
	not.pred 	%p2569, %p82;
	@%p2569 bra 	$L__BB1_1518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2443}, %fd7913;
	}
	xor.b32  	%r2444, %r2443, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2445, %temp}, %fd7913;
	}
	mov.b64 	%fd7913, {%r2445, %r2444};

$L__BB1_1518:
	setp.eq.f32 	%p2570, %f108, 0f00000000;
	@%p2570 bra 	$L__BB1_1522;
	bra.uni 	$L__BB1_1519;

$L__BB1_1522:
	setp.lt.s32 	%p2573, %r3, 0;
	mov.u32 	%r2446, 0;
	selp.b32 	%r2447, %r119, 0, %p246;
	or.b32  	%r2448, %r2447, 2146435072;
	selp.b32 	%r2449, %r2448, %r2447, %p2573;
	mov.b64 	%fd7913, {%r2446, %r2449};
	bra.uni 	$L__BB1_1523;

$L__BB1_1519:
	setp.gt.s32 	%p2571, %r119, -1;
	@%p2571 bra 	$L__BB1_1523;

	mov.f64 	%fd4762, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4763, %fd4762;
	setp.eq.f64 	%p2572, %fd4763, 0d4000000000000000;
	@%p2572 bra 	$L__BB1_1523;

	mov.f64 	%fd7913, 0dFFF8000000000000;

$L__BB1_1523:
	add.f64 	%fd4765, %fd1205, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2450}, %fd4765;
	}
	and.b32  	%r2451, %r2450, 2146435072;
	setp.ne.s32 	%p2575, %r2451, 2146435072;
	@%p2575 bra 	$L__BB1_1530;

	setp.gtu.f64 	%p2576, %fd1206, 0d7FF0000000000000;
	@%p2576 bra 	$L__BB1_1529;
	bra.uni 	$L__BB1_1525;

$L__BB1_1529:
	mov.f64 	%fd4767, 0d4000000000000000;
	add.rn.f64 	%fd7913, %fd1205, %fd4767;
	bra.uni 	$L__BB1_1530;

$L__BB1_1525:
	setp.eq.s32 	%p2577, %r5, 2146435072;
	mov.f64 	%fd4766, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2452, %temp}, %fd4766;
	}
	setp.eq.s32 	%p2578, %r2452, 0;
	and.pred  	%p2579, %p2577, %p2578;
	@%p2579 bra 	$L__BB1_1528;
	bra.uni 	$L__BB1_1526;

$L__BB1_1528:
	setp.lt.s32 	%p2585, %r3, 0;
	mov.u32 	%r2457, 0;
	setp.gt.f64 	%p2586, %fd1206, 0d3FF0000000000000;
	selp.b32 	%r2458, 2146435072, 0, %p2586;
	xor.b32  	%r2459, %r2458, 2146435072;
	selp.b32 	%r2460, %r2459, %r2458, %p2585;
	setp.eq.f32 	%p2587, %f108, 0fBF800000;
	selp.b32 	%r2461, 1072693248, %r2460, %p2587;
	mov.b64 	%fd7913, {%r2457, %r2461};
	bra.uni 	$L__BB1_1530;

$L__BB1_1526:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2453, %temp}, %fd1205;
	}
	and.b32  	%r2454, %r119, 2147483647;
	setp.ne.s32 	%p2580, %r2454, 2146435072;
	setp.ne.s32 	%p2581, %r2453, 0;
	or.pred  	%p2582, %p2580, %p2581;
	@%p2582 bra 	$L__BB1_1530;

	setp.ne.s32 	%p2583, %r5, 1071644672;
	and.pred  	%p2584, %p2583, %p82;
	selp.b32 	%r2455, %r7, %r6, %p2584;
	mov.u32 	%r2456, 0;
	mov.b64 	%fd7913, {%r2456, %r2455};

$L__BB1_1530:
	setp.eq.f32 	%p2588, %f108, 0f3F800000;
	selp.f64 	%fd1216, 0d3FF0000000000000, %fd7913, %p2588;
	ld.global.f32 	%f109, [%rd50+-4];
	cvt.f64.f32 	%fd1217, %f109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd1217;
	}
	abs.f64 	%fd1218, %fd1217;
	{ // callseq 199, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7934, [retval0+0];
	} // callseq 199
	setp.lt.s32 	%p2589, %r120, 0;
	and.pred  	%p83, %p2589, %p246;
	not.pred 	%p2591, %p83;
	mov.f64 	%fd7916, %fd7934;
	@%p2591 bra 	$L__BB1_1532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2462}, %fd7934;
	}
	xor.b32  	%r2463, %r2462, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2464, %temp}, %fd7934;
	}
	mov.b64 	%fd7916, {%r2464, %r2463};

$L__BB1_1532:
	setp.eq.f32 	%p2592, %f109, 0f00000000;
	@%p2592 bra 	$L__BB1_1536;
	bra.uni 	$L__BB1_1533;

$L__BB1_1536:
	setp.lt.s32 	%p2595, %r3, 0;
	mov.u32 	%r2465, 0;
	selp.b32 	%r2466, %r120, 0, %p246;
	or.b32  	%r2467, %r2466, 2146435072;
	selp.b32 	%r2468, %r2467, %r2466, %p2595;
	mov.b64 	%fd7916, {%r2465, %r2468};
	bra.uni 	$L__BB1_1537;

$L__BB1_1533:
	setp.gt.s32 	%p2593, %r120, -1;
	@%p2593 bra 	$L__BB1_1537;

	mov.f64 	%fd4768, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4769, %fd4768;
	setp.eq.f64 	%p2594, %fd4769, 0d4000000000000000;
	@%p2594 bra 	$L__BB1_1537;

	mov.f64 	%fd7916, 0dFFF8000000000000;

$L__BB1_1537:
	add.f64 	%fd4771, %fd1217, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2469}, %fd4771;
	}
	and.b32  	%r121, %r2469, 2146435072;
	setp.ne.s32 	%p2597, %r121, 2146435072;
	@%p2597 bra 	$L__BB1_1544;

	setp.gtu.f64 	%p2598, %fd1218, 0d7FF0000000000000;
	@%p2598 bra 	$L__BB1_1543;
	bra.uni 	$L__BB1_1539;

$L__BB1_1543:
	mov.f64 	%fd4773, 0d4000000000000000;
	add.rn.f64 	%fd7916, %fd1217, %fd4773;
	bra.uni 	$L__BB1_1544;

$L__BB1_1539:
	setp.eq.s32 	%p2599, %r5, 2146435072;
	mov.f64 	%fd4772, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2470, %temp}, %fd4772;
	}
	setp.eq.s32 	%p2600, %r2470, 0;
	and.pred  	%p2601, %p2599, %p2600;
	@%p2601 bra 	$L__BB1_1542;
	bra.uni 	$L__BB1_1540;

$L__BB1_1542:
	setp.lt.s32 	%p2607, %r3, 0;
	mov.u32 	%r2475, 0;
	setp.gt.f64 	%p2608, %fd1218, 0d3FF0000000000000;
	selp.b32 	%r2476, 2146435072, 0, %p2608;
	xor.b32  	%r2477, %r2476, 2146435072;
	selp.b32 	%r2478, %r2477, %r2476, %p2607;
	setp.eq.f32 	%p2609, %f109, 0fBF800000;
	selp.b32 	%r2479, 1072693248, %r2478, %p2609;
	mov.b64 	%fd7916, {%r2475, %r2479};
	bra.uni 	$L__BB1_1544;

$L__BB1_1540:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2471, %temp}, %fd1217;
	}
	and.b32  	%r2472, %r120, 2147483647;
	setp.ne.s32 	%p2602, %r2472, 2146435072;
	setp.ne.s32 	%p2603, %r2471, 0;
	or.pred  	%p2604, %p2602, %p2603;
	@%p2604 bra 	$L__BB1_1544;

	setp.ne.s32 	%p2605, %r5, 1071644672;
	and.pred  	%p2606, %p2605, %p83;
	selp.b32 	%r2473, %r7, %r6, %p2606;
	mov.u32 	%r2474, 0;
	mov.b64 	%fd7916, {%r2474, %r2473};

$L__BB1_1544:
	setp.eq.f32 	%p2610, %f109, 0f3F800000;
	selp.f64 	%fd4774, 0d3FF0000000000000, %fd7916, %p2610;
	add.f64 	%fd1228, %fd1216, %fd4774;
	ld.global.f32 	%f110, [%rd51+-4];
	cvt.f64.f32 	%fd1229, %f110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd1229;
	}
	abs.f64 	%fd1230, %fd1229;
	{ // callseq 200, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1230;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7919, [retval0+0];
	} // callseq 200
	setp.lt.s32 	%p2611, %r122, 0;
	and.pred  	%p84, %p2611, %p246;
	not.pred 	%p2613, %p84;
	@%p2613 bra 	$L__BB1_1546;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2480}, %fd7919;
	}
	xor.b32  	%r2481, %r2480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2482, %temp}, %fd7919;
	}
	mov.b64 	%fd7919, {%r2482, %r2481};

$L__BB1_1546:
	setp.eq.f32 	%p2614, %f110, 0f00000000;
	@%p2614 bra 	$L__BB1_1550;
	bra.uni 	$L__BB1_1547;

$L__BB1_1550:
	setp.lt.s32 	%p2617, %r3, 0;
	mov.u32 	%r2483, 0;
	selp.b32 	%r2484, %r122, 0, %p246;
	or.b32  	%r2485, %r2484, 2146435072;
	selp.b32 	%r2486, %r2485, %r2484, %p2617;
	mov.b64 	%fd7919, {%r2483, %r2486};
	bra.uni 	$L__BB1_1551;

$L__BB1_1547:
	setp.gt.s32 	%p2615, %r122, -1;
	@%p2615 bra 	$L__BB1_1551;

	mov.f64 	%fd4775, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4776, %fd4775;
	setp.eq.f64 	%p2616, %fd4776, 0d4000000000000000;
	@%p2616 bra 	$L__BB1_1551;

	mov.f64 	%fd7919, 0dFFF8000000000000;

$L__BB1_1551:
	add.f64 	%fd4778, %fd1229, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2487}, %fd4778;
	}
	and.b32  	%r2488, %r2487, 2146435072;
	setp.ne.s32 	%p2619, %r2488, 2146435072;
	@%p2619 bra 	$L__BB1_1558;

	setp.gtu.f64 	%p2620, %fd1230, 0d7FF0000000000000;
	@%p2620 bra 	$L__BB1_1557;
	bra.uni 	$L__BB1_1553;

$L__BB1_1557:
	mov.f64 	%fd4780, 0d4000000000000000;
	add.rn.f64 	%fd7919, %fd1229, %fd4780;
	bra.uni 	$L__BB1_1558;

$L__BB1_1553:
	setp.eq.s32 	%p2621, %r5, 2146435072;
	mov.f64 	%fd4779, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2489, %temp}, %fd4779;
	}
	setp.eq.s32 	%p2622, %r2489, 0;
	and.pred  	%p2623, %p2621, %p2622;
	@%p2623 bra 	$L__BB1_1556;
	bra.uni 	$L__BB1_1554;

$L__BB1_1556:
	setp.lt.s32 	%p2629, %r3, 0;
	mov.u32 	%r2494, 0;
	setp.gt.f64 	%p2630, %fd1230, 0d3FF0000000000000;
	selp.b32 	%r2495, 2146435072, 0, %p2630;
	xor.b32  	%r2496, %r2495, 2146435072;
	selp.b32 	%r2497, %r2496, %r2495, %p2629;
	setp.eq.f32 	%p2631, %f110, 0fBF800000;
	selp.b32 	%r2498, 1072693248, %r2497, %p2631;
	mov.b64 	%fd7919, {%r2494, %r2498};
	bra.uni 	$L__BB1_1558;

$L__BB1_1554:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2490, %temp}, %fd1229;
	}
	and.b32  	%r2491, %r122, 2147483647;
	setp.ne.s32 	%p2624, %r2491, 2146435072;
	setp.ne.s32 	%p2625, %r2490, 0;
	or.pred  	%p2626, %p2624, %p2625;
	@%p2626 bra 	$L__BB1_1558;

	setp.ne.s32 	%p2627, %r5, 1071644672;
	and.pred  	%p2628, %p2627, %p84;
	selp.b32 	%r2492, %r7, %r6, %p2628;
	mov.u32 	%r2493, 0;
	mov.b64 	%fd7919, {%r2493, %r2492};

$L__BB1_1558:
	setp.eq.f32 	%p2632, %f110, 0f3F800000;
	selp.f64 	%fd4781, 0d3FF0000000000000, %fd7919, %p2632;
	add.f64 	%fd1240, %fd1228, %fd4781;
	ld.global.f32 	%f111, [%rd52+-4];
	ld.global.f32 	%f112, [%rd44+-4];
	cvt.f64.f32 	%fd1241, %f112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd1241;
	}
	abs.f64 	%fd1242, %fd1241;
	{ // callseq 201, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1242;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7922, [retval0+0];
	} // callseq 201
	setp.lt.s32 	%p2633, %r123, 0;
	and.pred  	%p85, %p2633, %p246;
	not.pred 	%p2635, %p85;
	@%p2635 bra 	$L__BB1_1560;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2499}, %fd7922;
	}
	xor.b32  	%r2500, %r2499, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2501, %temp}, %fd7922;
	}
	mov.b64 	%fd7922, {%r2501, %r2500};

$L__BB1_1560:
	setp.eq.f32 	%p2636, %f112, 0f00000000;
	@%p2636 bra 	$L__BB1_1564;
	bra.uni 	$L__BB1_1561;

$L__BB1_1564:
	setp.lt.s32 	%p2639, %r3, 0;
	mov.u32 	%r2502, 0;
	selp.b32 	%r2503, %r123, 0, %p246;
	or.b32  	%r2504, %r2503, 2146435072;
	selp.b32 	%r2505, %r2504, %r2503, %p2639;
	mov.b64 	%fd7922, {%r2502, %r2505};
	bra.uni 	$L__BB1_1565;

$L__BB1_1561:
	setp.gt.s32 	%p2637, %r123, -1;
	@%p2637 bra 	$L__BB1_1565;

	mov.f64 	%fd4782, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4783, %fd4782;
	setp.eq.f64 	%p2638, %fd4783, 0d4000000000000000;
	@%p2638 bra 	$L__BB1_1565;

	mov.f64 	%fd7922, 0dFFF8000000000000;

$L__BB1_1565:
	add.f64 	%fd4785, %fd1241, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2506}, %fd4785;
	}
	and.b32  	%r2507, %r2506, 2146435072;
	setp.ne.s32 	%p2641, %r2507, 2146435072;
	@%p2641 bra 	$L__BB1_1572;

	setp.gtu.f64 	%p2642, %fd1242, 0d7FF0000000000000;
	@%p2642 bra 	$L__BB1_1571;
	bra.uni 	$L__BB1_1567;

$L__BB1_1571:
	mov.f64 	%fd4787, 0d4000000000000000;
	add.rn.f64 	%fd7922, %fd1241, %fd4787;
	bra.uni 	$L__BB1_1572;

$L__BB1_1567:
	setp.eq.s32 	%p2643, %r5, 2146435072;
	mov.f64 	%fd4786, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2508, %temp}, %fd4786;
	}
	setp.eq.s32 	%p2644, %r2508, 0;
	and.pred  	%p2645, %p2643, %p2644;
	@%p2645 bra 	$L__BB1_1570;
	bra.uni 	$L__BB1_1568;

$L__BB1_1570:
	setp.lt.s32 	%p2651, %r3, 0;
	mov.u32 	%r2513, 0;
	setp.gt.f64 	%p2652, %fd1242, 0d3FF0000000000000;
	selp.b32 	%r2514, 2146435072, 0, %p2652;
	xor.b32  	%r2515, %r2514, 2146435072;
	selp.b32 	%r2516, %r2515, %r2514, %p2651;
	setp.eq.f32 	%p2653, %f112, 0fBF800000;
	selp.b32 	%r2517, 1072693248, %r2516, %p2653;
	mov.b64 	%fd7922, {%r2513, %r2517};
	bra.uni 	$L__BB1_1572;

$L__BB1_1568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2509, %temp}, %fd1241;
	}
	and.b32  	%r2510, %r123, 2147483647;
	setp.ne.s32 	%p2646, %r2510, 2146435072;
	setp.ne.s32 	%p2647, %r2509, 0;
	or.pred  	%p2648, %p2646, %p2647;
	@%p2648 bra 	$L__BB1_1572;

	setp.ne.s32 	%p2649, %r5, 1071644672;
	and.pred  	%p2650, %p2649, %p85;
	selp.b32 	%r2511, %r7, %r6, %p2650;
	mov.u32 	%r2512, 0;
	mov.b64 	%fd7922, {%r2512, %r2511};

$L__BB1_1572:
	cvt.f64.f32 	%fd4788, %f111;
	rcp.rn.f64 	%fd1252, %fd4788;
	setp.eq.f32 	%p2654, %f112, 0f3F800000;
	selp.f64 	%fd1253, 0d3FF0000000000000, %fd7922, %p2654;
	ld.global.f32 	%f113, [%rd47+-4];
	cvt.f64.f32 	%fd1254, %f113;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd1254;
	}
	abs.f64 	%fd1255, %fd1254;
	{ // callseq 202, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1255;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7931, [retval0+0];
	} // callseq 202
	setp.lt.s32 	%p2655, %r124, 0;
	and.pred  	%p86, %p2655, %p246;
	not.pred 	%p2657, %p86;
	mov.f64 	%fd7925, %fd7931;
	@%p2657 bra 	$L__BB1_1574;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2518}, %fd7931;
	}
	xor.b32  	%r2519, %r2518, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2520, %temp}, %fd7931;
	}
	mov.b64 	%fd7925, {%r2520, %r2519};

$L__BB1_1574:
	setp.eq.f32 	%p2658, %f113, 0f00000000;
	@%p2658 bra 	$L__BB1_1578;
	bra.uni 	$L__BB1_1575;

$L__BB1_1578:
	setp.lt.s32 	%p2661, %r3, 0;
	mov.u32 	%r2521, 0;
	selp.b32 	%r2522, %r124, 0, %p246;
	or.b32  	%r2523, %r2522, 2146435072;
	selp.b32 	%r2524, %r2523, %r2522, %p2661;
	mov.b64 	%fd7925, {%r2521, %r2524};
	bra.uni 	$L__BB1_1579;

$L__BB1_1575:
	setp.gt.s32 	%p2659, %r124, -1;
	@%p2659 bra 	$L__BB1_1579;

	mov.f64 	%fd4789, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4790, %fd4789;
	setp.eq.f64 	%p2660, %fd4790, 0d4000000000000000;
	@%p2660 bra 	$L__BB1_1579;

	mov.f64 	%fd7925, 0dFFF8000000000000;

$L__BB1_1579:
	add.f64 	%fd4792, %fd1254, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2525}, %fd4792;
	}
	and.b32  	%r125, %r2525, 2146435072;
	setp.ne.s32 	%p2663, %r125, 2146435072;
	@%p2663 bra 	$L__BB1_1586;

	setp.gtu.f64 	%p2664, %fd1255, 0d7FF0000000000000;
	@%p2664 bra 	$L__BB1_1585;
	bra.uni 	$L__BB1_1581;

$L__BB1_1585:
	mov.f64 	%fd4794, 0d4000000000000000;
	add.rn.f64 	%fd7925, %fd1254, %fd4794;
	bra.uni 	$L__BB1_1586;

$L__BB1_1581:
	setp.eq.s32 	%p2665, %r5, 2146435072;
	mov.f64 	%fd4793, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2526, %temp}, %fd4793;
	}
	setp.eq.s32 	%p2666, %r2526, 0;
	and.pred  	%p2667, %p2665, %p2666;
	@%p2667 bra 	$L__BB1_1584;
	bra.uni 	$L__BB1_1582;

$L__BB1_1584:
	setp.lt.s32 	%p2673, %r3, 0;
	mov.u32 	%r2531, 0;
	setp.gt.f64 	%p2674, %fd1255, 0d3FF0000000000000;
	selp.b32 	%r2532, 2146435072, 0, %p2674;
	xor.b32  	%r2533, %r2532, 2146435072;
	selp.b32 	%r2534, %r2533, %r2532, %p2673;
	setp.eq.f32 	%p2675, %f113, 0fBF800000;
	selp.b32 	%r2535, 1072693248, %r2534, %p2675;
	mov.b64 	%fd7925, {%r2531, %r2535};
	bra.uni 	$L__BB1_1586;

$L__BB1_1582:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2527, %temp}, %fd1254;
	}
	and.b32  	%r2528, %r124, 2147483647;
	setp.ne.s32 	%p2668, %r2528, 2146435072;
	setp.ne.s32 	%p2669, %r2527, 0;
	or.pred  	%p2670, %p2668, %p2669;
	@%p2670 bra 	$L__BB1_1586;

	setp.ne.s32 	%p2671, %r5, 1071644672;
	and.pred  	%p2672, %p2671, %p86;
	selp.b32 	%r2529, %r7, %r6, %p2672;
	mov.u32 	%r2530, 0;
	mov.b64 	%fd7925, {%r2530, %r2529};

$L__BB1_1586:
	setp.eq.f32 	%p2676, %f113, 0f3F800000;
	selp.f64 	%fd4795, 0d3FF0000000000000, %fd7925, %p2676;
	add.f64 	%fd1265, %fd1253, %fd4795;
	ld.global.f32 	%f114, [%rd48+-4];
	cvt.f64.f32 	%fd1266, %f114;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd1266;
	}
	abs.f64 	%fd1267, %fd1266;
	{ // callseq 203, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1267;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7928, [retval0+0];
	} // callseq 203
	setp.lt.s32 	%p2677, %r126, 0;
	and.pred  	%p87, %p2677, %p246;
	not.pred 	%p2679, %p87;
	@%p2679 bra 	$L__BB1_1588;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2536}, %fd7928;
	}
	xor.b32  	%r2537, %r2536, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2538, %temp}, %fd7928;
	}
	mov.b64 	%fd7928, {%r2538, %r2537};

$L__BB1_1588:
	setp.eq.f32 	%p2680, %f114, 0f00000000;
	@%p2680 bra 	$L__BB1_1592;
	bra.uni 	$L__BB1_1589;

$L__BB1_1592:
	setp.lt.s32 	%p2683, %r3, 0;
	mov.u32 	%r2539, 0;
	selp.b32 	%r2540, %r126, 0, %p246;
	or.b32  	%r2541, %r2540, 2146435072;
	selp.b32 	%r2542, %r2541, %r2540, %p2683;
	mov.b64 	%fd7928, {%r2539, %r2542};
	bra.uni 	$L__BB1_1593;

$L__BB1_1589:
	setp.gt.s32 	%p2681, %r126, -1;
	@%p2681 bra 	$L__BB1_1593;

	mov.f64 	%fd4796, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4797, %fd4796;
	setp.eq.f64 	%p2682, %fd4797, 0d4000000000000000;
	@%p2682 bra 	$L__BB1_1593;

	mov.f64 	%fd7928, 0dFFF8000000000000;

$L__BB1_1593:
	add.f64 	%fd4799, %fd1266, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2543}, %fd4799;
	}
	and.b32  	%r2544, %r2543, 2146435072;
	setp.ne.s32 	%p2685, %r2544, 2146435072;
	@%p2685 bra 	$L__BB1_1600;

	setp.gtu.f64 	%p2686, %fd1267, 0d7FF0000000000000;
	@%p2686 bra 	$L__BB1_1599;
	bra.uni 	$L__BB1_1595;

$L__BB1_1599:
	mov.f64 	%fd4801, 0d4000000000000000;
	add.rn.f64 	%fd7928, %fd1266, %fd4801;
	bra.uni 	$L__BB1_1600;

$L__BB1_1595:
	setp.eq.s32 	%p2687, %r5, 2146435072;
	mov.f64 	%fd4800, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2545, %temp}, %fd4800;
	}
	setp.eq.s32 	%p2688, %r2545, 0;
	and.pred  	%p2689, %p2687, %p2688;
	@%p2689 bra 	$L__BB1_1598;
	bra.uni 	$L__BB1_1596;

$L__BB1_1598:
	setp.lt.s32 	%p2695, %r3, 0;
	mov.u32 	%r2550, 0;
	setp.gt.f64 	%p2696, %fd1267, 0d3FF0000000000000;
	selp.b32 	%r2551, 2146435072, 0, %p2696;
	xor.b32  	%r2552, %r2551, 2146435072;
	selp.b32 	%r2553, %r2552, %r2551, %p2695;
	setp.eq.f32 	%p2697, %f114, 0fBF800000;
	selp.b32 	%r2554, 1072693248, %r2553, %p2697;
	mov.b64 	%fd7928, {%r2550, %r2554};
	bra.uni 	$L__BB1_1600;

$L__BB1_1596:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2546, %temp}, %fd1266;
	}
	and.b32  	%r2547, %r126, 2147483647;
	setp.ne.s32 	%p2690, %r2547, 2146435072;
	setp.ne.s32 	%p2691, %r2546, 0;
	or.pred  	%p2692, %p2690, %p2691;
	@%p2692 bra 	$L__BB1_1600;

	setp.ne.s32 	%p2693, %r5, 1071644672;
	and.pred  	%p2694, %p2693, %p87;
	selp.b32 	%r2548, %r7, %r6, %p2694;
	mov.u32 	%r2549, 0;
	mov.b64 	%fd7928, {%r2549, %r2548};

$L__BB1_1600:
	setp.eq.f32 	%p2698, %f114, 0f3F800000;
	selp.f64 	%fd4802, 0d3FF0000000000000, %fd7928, %p2698;
	add.f64 	%fd1277, %fd1265, %fd4802;
	@%p2657 bra 	$L__BB1_1602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2555}, %fd7931;
	}
	xor.b32  	%r2556, %r2555, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2557, %temp}, %fd7931;
	}
	mov.b64 	%fd7931, {%r2557, %r2556};

$L__BB1_1602:
	@%p2658 bra 	$L__BB1_1606;
	bra.uni 	$L__BB1_1603;

$L__BB1_1606:
	setp.lt.s32 	%p2703, %r3, 0;
	mov.u32 	%r2558, 0;
	selp.b32 	%r2559, %r124, 0, %p246;
	or.b32  	%r2560, %r2559, 2146435072;
	selp.b32 	%r2561, %r2560, %r2559, %p2703;
	mov.b64 	%fd7931, {%r2558, %r2561};
	bra.uni 	$L__BB1_1607;

$L__BB1_1603:
	setp.gt.s32 	%p2701, %r124, -1;
	@%p2701 bra 	$L__BB1_1607;

	mov.f64 	%fd4803, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4804, %fd4803;
	setp.eq.f64 	%p2702, %fd4804, 0d4000000000000000;
	@%p2702 bra 	$L__BB1_1607;

	mov.f64 	%fd7931, 0dFFF8000000000000;

$L__BB1_1607:
	@%p2663 bra 	$L__BB1_1614;

	setp.gtu.f64 	%p2706, %fd1255, 0d7FF0000000000000;
	@%p2706 bra 	$L__BB1_1613;
	bra.uni 	$L__BB1_1609;

$L__BB1_1613:
	mov.f64 	%fd4807, 0d4000000000000000;
	add.rn.f64 	%fd7931, %fd1254, %fd4807;
	bra.uni 	$L__BB1_1614;

$L__BB1_1609:
	setp.eq.s32 	%p2707, %r5, 2146435072;
	mov.f64 	%fd4806, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2562, %temp}, %fd4806;
	}
	setp.eq.s32 	%p2708, %r2562, 0;
	and.pred  	%p2709, %p2707, %p2708;
	@%p2709 bra 	$L__BB1_1612;
	bra.uni 	$L__BB1_1610;

$L__BB1_1612:
	setp.lt.s32 	%p2715, %r3, 0;
	mov.u32 	%r2567, 0;
	setp.gt.f64 	%p2716, %fd1255, 0d3FF0000000000000;
	selp.b32 	%r2568, 2146435072, 0, %p2716;
	xor.b32  	%r2569, %r2568, 2146435072;
	selp.b32 	%r2570, %r2569, %r2568, %p2715;
	setp.eq.f32 	%p2717, %f113, 0fBF800000;
	selp.b32 	%r2571, 1072693248, %r2570, %p2717;
	mov.b64 	%fd7931, {%r2567, %r2571};
	bra.uni 	$L__BB1_1614;

$L__BB1_1610:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2563, %temp}, %fd1254;
	}
	and.b32  	%r2564, %r124, 2147483647;
	setp.ne.s32 	%p2710, %r2564, 2146435072;
	setp.ne.s32 	%p2711, %r2563, 0;
	or.pred  	%p2712, %p2710, %p2711;
	@%p2712 bra 	$L__BB1_1614;

	setp.ne.s32 	%p2713, %r5, 1071644672;
	and.pred  	%p2714, %p2713, %p86;
	selp.b32 	%r2565, %r7, %r6, %p2714;
	mov.u32 	%r2566, 0;
	mov.b64 	%fd7931, {%r2566, %r2565};

$L__BB1_1614:
	selp.f64 	%fd4808, 0d3FF0000000000000, %fd7931, %p2676;
	mul.f64 	%fd1286, %fd1252, %fd4808;
	mul.f64 	%fd1287, %fd1252, %fd1277;
	@%p2591 bra 	$L__BB1_1616;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2572}, %fd7934;
	}
	xor.b32  	%r2573, %r2572, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2574, %temp}, %fd7934;
	}
	mov.b64 	%fd7934, {%r2574, %r2573};

$L__BB1_1616:
	@%p2592 bra 	$L__BB1_1620;
	bra.uni 	$L__BB1_1617;

$L__BB1_1620:
	setp.lt.s32 	%p2723, %r3, 0;
	mov.u32 	%r2575, 0;
	selp.b32 	%r2576, %r120, 0, %p246;
	or.b32  	%r2577, %r2576, 2146435072;
	selp.b32 	%r2578, %r2577, %r2576, %p2723;
	mov.b64 	%fd7934, {%r2575, %r2578};
	bra.uni 	$L__BB1_1621;

$L__BB1_1617:
	setp.gt.s32 	%p2721, %r120, -1;
	@%p2721 bra 	$L__BB1_1621;

	mov.f64 	%fd4809, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4810, %fd4809;
	setp.eq.f64 	%p2722, %fd4810, 0d4000000000000000;
	@%p2722 bra 	$L__BB1_1621;

	mov.f64 	%fd7934, 0dFFF8000000000000;

$L__BB1_1621:
	@%p2597 bra 	$L__BB1_1628;

	setp.gtu.f64 	%p2726, %fd1218, 0d7FF0000000000000;
	@%p2726 bra 	$L__BB1_1627;
	bra.uni 	$L__BB1_1623;

$L__BB1_1627:
	mov.f64 	%fd4813, 0d4000000000000000;
	add.rn.f64 	%fd7934, %fd1217, %fd4813;
	bra.uni 	$L__BB1_1628;

$L__BB1_1623:
	setp.eq.s32 	%p2727, %r5, 2146435072;
	mov.f64 	%fd4812, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2579, %temp}, %fd4812;
	}
	setp.eq.s32 	%p2728, %r2579, 0;
	and.pred  	%p2729, %p2727, %p2728;
	@%p2729 bra 	$L__BB1_1626;
	bra.uni 	$L__BB1_1624;

$L__BB1_1626:
	setp.lt.s32 	%p2735, %r3, 0;
	mov.u32 	%r2584, 0;
	setp.gt.f64 	%p2736, %fd1218, 0d3FF0000000000000;
	selp.b32 	%r2585, 2146435072, 0, %p2736;
	xor.b32  	%r2586, %r2585, 2146435072;
	selp.b32 	%r2587, %r2586, %r2585, %p2735;
	setp.eq.f32 	%p2737, %f109, 0fBF800000;
	selp.b32 	%r2588, 1072693248, %r2587, %p2737;
	mov.b64 	%fd7934, {%r2584, %r2588};
	bra.uni 	$L__BB1_1628;

$L__BB1_1624:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2580, %temp}, %fd1217;
	}
	and.b32  	%r2581, %r120, 2147483647;
	setp.ne.s32 	%p2730, %r2581, 2146435072;
	setp.ne.s32 	%p2731, %r2580, 0;
	or.pred  	%p2732, %p2730, %p2731;
	@%p2732 bra 	$L__BB1_1628;

	setp.ne.s32 	%p2733, %r5, 1071644672;
	and.pred  	%p2734, %p2733, %p83;
	selp.b32 	%r2582, %r7, %r6, %p2734;
	mov.u32 	%r2583, 0;
	mov.b64 	%fd7934, {%r2583, %r2582};

$L__BB1_1628:
	selp.f64 	%fd4814, 0d3FF0000000000000, %fd7934, %p2610;
	sub.f64 	%fd4815, %fd1286, %fd4814;
	ld.global.f32 	%f733, [%rd53+-4];
	cvt.rn.f32.f64 	%f734, %fd1287;
	sub.f32 	%f735, %f733, %f734;
	cvt.f64.f32 	%fd4816, %f735;
	cvt.rn.f32.f64 	%f736, %fd1240;
	cvt.f64.f32 	%fd4817, %f736;
	mul.f64 	%fd4818, %fd4817, 0d3FE0000000000000;
	sub.f64 	%fd4819, %fd4816, %fd4818;
	mul.f64 	%fd4820, %fd4819, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f737, %fd4820;
	cvt.f64.f32 	%fd4821, %f737;
	add.f64 	%fd4822, %fd4815, %fd4821;
	add.f64 	%fd4823, %fd4818, %fd4822;
	cvt.rn.f32.f64 	%f738, %fd4823;
	cvt.rn.f32.f64 	%f739, %fd1204;
	sub.f32 	%f740, %f739, %f738;
	mul.f32 	%f741, %f3, %f740;
	sub.f32 	%f742, %f105, %f741;
	mul.f64 	%fd4824, %fd1114, %fd1116;
	mul.f64 	%fd4825, %fd4824, %fd1175;
	mul.f32 	%f743, %f103, %f106;
	cvt.f64.f32 	%fd4826, %f743;
	sub.f64 	%fd4827, %fd4825, %fd4826;
	cvt.rn.f32.f64 	%f744, %fd4827;
	ld.global.f32 	%f745, [%rd38];
	cvt.f64.f32 	%fd4828, %f745;
	rcp.rn.f64 	%fd4829, %fd4828;
	ld.global.f32 	%f746, [%rd40];
	cvt.f64.f32 	%fd4830, %f746;
	mul.f64 	%fd4831, %fd4829, %fd4830;
	ld.global.f32 	%f747, [%rd18];
	cvt.f64.f32 	%fd4832, %f747;
	mul.f64 	%fd4833, %fd4831, %fd4832;
	ld.global.f32 	%f748, [%rd37];
	ld.global.f32 	%f749, [%rd36];
	mul.f32 	%f750, %f749, %f748;
	cvt.f64.f32 	%fd4834, %f750;
	sub.f64 	%fd4835, %fd4833, %fd4834;
	cvt.rn.f32.f64 	%f751, %fd4835;
	sub.f32 	%f752, %f744, %f751;
	mul.f32 	%f753, %f5, %f752;
	sub.f32 	%f754, %f742, %f753;
	add.s64 	%rd279, %rd183, %rd273;
	st.global.f32 	[%rd279], %f754;
	add.s64 	%rd281, %rd144, %rd273;
	ld.global.f32 	%f755, [%rd52];
	cvt.f64.f32 	%fd4836, %f755;
	rcp.rn.f64 	%fd1296, %fd4836;
	ld.global.f32 	%f115, [%rd44];
	cvt.f64.f32 	%fd1297, %f115;
	mul.f64 	%fd4837, %fd1296, %fd1297;
	ld.global.f32 	%f116, [%rd48];
	cvt.f64.f32 	%fd1298, %f116;
	mul.f64 	%fd4838, %fd4837, %fd1298;
	ld.global.f32 	%f117, [%rd51];
	ld.global.f32 	%f118, [%rd49];
	mul.f32 	%f756, %f118, %f117;
	cvt.f64.f32 	%fd4839, %f756;
	sub.f64 	%fd4840, %fd4838, %fd4839;
	cvt.rn.f32.f64 	%f757, %fd4840;
	ld.global.f32 	%f758, [%rd57];
	cvt.f64.f32 	%fd4841, %f758;
	rcp.rn.f64 	%fd4842, %fd4841;
	ld.global.f32 	%f759, [%rd46];
	cvt.f64.f32 	%fd4843, %f759;
	mul.f64 	%fd4844, %fd4842, %fd4843;
	ld.global.f32 	%f760, [%rd59];
	cvt.f64.f32 	%fd4845, %f760;
	mul.f64 	%fd4846, %fd4844, %fd4845;
	ld.global.f32 	%f761, [%rd56];
	ld.global.f32 	%f762, [%rd54];
	mul.f32 	%f763, %f762, %f761;
	cvt.f64.f32 	%fd4847, %f763;
	sub.f64 	%fd4848, %fd4846, %fd4847;
	cvt.rn.f32.f64 	%f764, %fd4848;
	sub.f32 	%f765, %f757, %f764;
	mul.f32 	%f766, %f1, %f765;
	ld.global.f32 	%f767, [%rd281];
	sub.f32 	%f768, %f767, %f766;
	ld.global.f32 	%f119, [%rd47];
	cvt.f64.f32 	%fd1299, %f119;
	mul.f64 	%fd4849, %fd1296, %fd1299;
	mul.f64 	%fd4850, %fd4849, %fd1298;
	ld.global.f32 	%f120, [%rd50];
	mul.f32 	%f769, %f120, %f117;
	cvt.f64.f32 	%fd4851, %f769;
	sub.f64 	%fd4852, %fd4850, %fd4851;
	cvt.rn.f32.f64 	%f770, %fd4852;
	ld.global.f32 	%f771, [%rd52+-4];
	cvt.f64.f32 	%fd4853, %f771;
	rcp.rn.f64 	%fd4854, %fd4853;
	ld.global.f32 	%f772, [%rd47+-4];
	cvt.f64.f32 	%fd4855, %f772;
	mul.f64 	%fd4856, %fd4854, %fd4855;
	ld.global.f32 	%f773, [%rd48+-4];
	cvt.f64.f32 	%fd4857, %f773;
	mul.f64 	%fd4858, %fd4856, %fd4857;
	ld.global.f32 	%f774, [%rd51+-4];
	ld.global.f32 	%f775, [%rd50+-4];
	mul.f32 	%f776, %f775, %f774;
	cvt.f64.f32 	%fd4859, %f776;
	sub.f64 	%fd4860, %fd4858, %fd4859;
	cvt.rn.f32.f64 	%f777, %fd4860;
	sub.f32 	%f778, %f770, %f777;
	mul.f32 	%f779, %f3, %f778;
	sub.f32 	%f121, %f768, %f779;
	cvt.f64.f32 	%fd1300, %f118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd1300;
	}
	abs.f64 	%fd1301, %fd1300;
	{ // callseq 204, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1301;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7937, [retval0+0];
	} // callseq 204
	setp.lt.s32 	%p2739, %r127, 0;
	and.pred  	%p88, %p2739, %p246;
	not.pred 	%p2741, %p88;
	@%p2741 bra 	$L__BB1_1630;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2589}, %fd7937;
	}
	xor.b32  	%r2590, %r2589, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2591, %temp}, %fd7937;
	}
	mov.b64 	%fd7937, {%r2591, %r2590};

$L__BB1_1630:
	setp.eq.f32 	%p2742, %f118, 0f00000000;
	@%p2742 bra 	$L__BB1_1634;
	bra.uni 	$L__BB1_1631;

$L__BB1_1634:
	setp.lt.s32 	%p2745, %r3, 0;
	mov.u32 	%r2592, 0;
	selp.b32 	%r2593, %r127, 0, %p246;
	or.b32  	%r2594, %r2593, 2146435072;
	selp.b32 	%r2595, %r2594, %r2593, %p2745;
	mov.b64 	%fd7937, {%r2592, %r2595};
	bra.uni 	$L__BB1_1635;

$L__BB1_1631:
	setp.gt.s32 	%p2743, %r127, -1;
	@%p2743 bra 	$L__BB1_1635;

	mov.f64 	%fd4861, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4862, %fd4861;
	setp.eq.f64 	%p2744, %fd4862, 0d4000000000000000;
	@%p2744 bra 	$L__BB1_1635;

	mov.f64 	%fd7937, 0dFFF8000000000000;

$L__BB1_1635:
	add.f64 	%fd4864, %fd1300, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2596}, %fd4864;
	}
	and.b32  	%r2597, %r2596, 2146435072;
	setp.ne.s32 	%p2747, %r2597, 2146435072;
	@%p2747 bra 	$L__BB1_1642;

	setp.gtu.f64 	%p2748, %fd1301, 0d7FF0000000000000;
	@%p2748 bra 	$L__BB1_1641;
	bra.uni 	$L__BB1_1637;

$L__BB1_1641:
	mov.f64 	%fd4866, 0d4000000000000000;
	add.rn.f64 	%fd7937, %fd1300, %fd4866;
	bra.uni 	$L__BB1_1642;

$L__BB1_1637:
	setp.eq.s32 	%p2749, %r5, 2146435072;
	mov.f64 	%fd4865, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2598, %temp}, %fd4865;
	}
	setp.eq.s32 	%p2750, %r2598, 0;
	and.pred  	%p2751, %p2749, %p2750;
	@%p2751 bra 	$L__BB1_1640;
	bra.uni 	$L__BB1_1638;

$L__BB1_1640:
	setp.lt.s32 	%p2757, %r3, 0;
	mov.u32 	%r2603, 0;
	setp.gt.f64 	%p2758, %fd1301, 0d3FF0000000000000;
	selp.b32 	%r2604, 2146435072, 0, %p2758;
	xor.b32  	%r2605, %r2604, 2146435072;
	selp.b32 	%r2606, %r2605, %r2604, %p2757;
	setp.eq.f32 	%p2759, %f118, 0fBF800000;
	selp.b32 	%r2607, 1072693248, %r2606, %p2759;
	mov.b64 	%fd7937, {%r2603, %r2607};
	bra.uni 	$L__BB1_1642;

$L__BB1_1638:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2599, %temp}, %fd1300;
	}
	and.b32  	%r2600, %r127, 2147483647;
	setp.ne.s32 	%p2752, %r2600, 2146435072;
	setp.ne.s32 	%p2753, %r2599, 0;
	or.pred  	%p2754, %p2752, %p2753;
	@%p2754 bra 	$L__BB1_1642;

	setp.ne.s32 	%p2755, %r5, 1071644672;
	and.pred  	%p2756, %p2755, %p88;
	selp.b32 	%r2601, %r7, %r6, %p2756;
	mov.u32 	%r2602, 0;
	mov.b64 	%fd7937, {%r2602, %r2601};

$L__BB1_1642:
	setp.eq.f32 	%p2760, %f118, 0f3F800000;
	selp.f64 	%fd1311, 0d3FF0000000000000, %fd7937, %p2760;
	cvt.f64.f32 	%fd1312, %f120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd1312;
	}
	abs.f64 	%fd1313, %fd1312;
	{ // callseq 205, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1313;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7940, [retval0+0];
	} // callseq 205
	setp.lt.s32 	%p2761, %r128, 0;
	and.pred  	%p89, %p2761, %p246;
	not.pred 	%p2763, %p89;
	@%p2763 bra 	$L__BB1_1644;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2608}, %fd7940;
	}
	xor.b32  	%r2609, %r2608, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2610, %temp}, %fd7940;
	}
	mov.b64 	%fd7940, {%r2610, %r2609};

$L__BB1_1644:
	setp.eq.f32 	%p2764, %f120, 0f00000000;
	@%p2764 bra 	$L__BB1_1648;
	bra.uni 	$L__BB1_1645;

$L__BB1_1648:
	setp.lt.s32 	%p2767, %r3, 0;
	mov.u32 	%r2611, 0;
	selp.b32 	%r2612, %r128, 0, %p246;
	or.b32  	%r2613, %r2612, 2146435072;
	selp.b32 	%r2614, %r2613, %r2612, %p2767;
	mov.b64 	%fd7940, {%r2611, %r2614};
	bra.uni 	$L__BB1_1649;

$L__BB1_1645:
	setp.gt.s32 	%p2765, %r128, -1;
	@%p2765 bra 	$L__BB1_1649;

	mov.f64 	%fd4867, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4868, %fd4867;
	setp.eq.f64 	%p2766, %fd4868, 0d4000000000000000;
	@%p2766 bra 	$L__BB1_1649;

	mov.f64 	%fd7940, 0dFFF8000000000000;

$L__BB1_1649:
	add.f64 	%fd4870, %fd1312, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2615}, %fd4870;
	}
	and.b32  	%r2616, %r2615, 2146435072;
	setp.ne.s32 	%p2769, %r2616, 2146435072;
	@%p2769 bra 	$L__BB1_1656;

	setp.gtu.f64 	%p2770, %fd1313, 0d7FF0000000000000;
	@%p2770 bra 	$L__BB1_1655;
	bra.uni 	$L__BB1_1651;

$L__BB1_1655:
	mov.f64 	%fd4872, 0d4000000000000000;
	add.rn.f64 	%fd7940, %fd1312, %fd4872;
	bra.uni 	$L__BB1_1656;

$L__BB1_1651:
	setp.eq.s32 	%p2771, %r5, 2146435072;
	mov.f64 	%fd4871, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2617, %temp}, %fd4871;
	}
	setp.eq.s32 	%p2772, %r2617, 0;
	and.pred  	%p2773, %p2771, %p2772;
	@%p2773 bra 	$L__BB1_1654;
	bra.uni 	$L__BB1_1652;

$L__BB1_1654:
	setp.lt.s32 	%p2779, %r3, 0;
	mov.u32 	%r2622, 0;
	setp.gt.f64 	%p2780, %fd1313, 0d3FF0000000000000;
	selp.b32 	%r2623, 2146435072, 0, %p2780;
	xor.b32  	%r2624, %r2623, 2146435072;
	selp.b32 	%r2625, %r2624, %r2623, %p2779;
	setp.eq.f32 	%p2781, %f120, 0fBF800000;
	selp.b32 	%r2626, 1072693248, %r2625, %p2781;
	mov.b64 	%fd7940, {%r2622, %r2626};
	bra.uni 	$L__BB1_1656;

$L__BB1_1652:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2618, %temp}, %fd1312;
	}
	and.b32  	%r2619, %r128, 2147483647;
	setp.ne.s32 	%p2774, %r2619, 2146435072;
	setp.ne.s32 	%p2775, %r2618, 0;
	or.pred  	%p2776, %p2774, %p2775;
	@%p2776 bra 	$L__BB1_1656;

	setp.ne.s32 	%p2777, %r5, 1071644672;
	and.pred  	%p2778, %p2777, %p89;
	selp.b32 	%r2620, %r7, %r6, %p2778;
	mov.u32 	%r2621, 0;
	mov.b64 	%fd7940, {%r2621, %r2620};

$L__BB1_1656:
	setp.eq.f32 	%p2782, %f120, 0f3F800000;
	selp.f64 	%fd4873, 0d3FF0000000000000, %fd7940, %p2782;
	add.f64 	%fd1323, %fd1311, %fd4873;
	cvt.f64.f32 	%fd1324, %f117;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd1324;
	}
	abs.f64 	%fd1325, %fd1324;
	{ // callseq 206, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1325;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7958, [retval0+0];
	} // callseq 206
	setp.lt.s32 	%p2783, %r129, 0;
	and.pred  	%p90, %p2783, %p246;
	not.pred 	%p2785, %p90;
	mov.f64 	%fd7943, %fd7958;
	@%p2785 bra 	$L__BB1_1658;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2627}, %fd7958;
	}
	xor.b32  	%r2628, %r2627, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2629, %temp}, %fd7958;
	}
	mov.b64 	%fd7943, {%r2629, %r2628};

$L__BB1_1658:
	setp.eq.f32 	%p2786, %f117, 0f00000000;
	@%p2786 bra 	$L__BB1_1662;
	bra.uni 	$L__BB1_1659;

$L__BB1_1662:
	setp.lt.s32 	%p2789, %r3, 0;
	mov.u32 	%r2630, 0;
	selp.b32 	%r2631, %r129, 0, %p246;
	or.b32  	%r2632, %r2631, 2146435072;
	selp.b32 	%r2633, %r2632, %r2631, %p2789;
	mov.b64 	%fd7943, {%r2630, %r2633};
	bra.uni 	$L__BB1_1663;

$L__BB1_1659:
	setp.gt.s32 	%p2787, %r129, -1;
	@%p2787 bra 	$L__BB1_1663;

	mov.f64 	%fd4874, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4875, %fd4874;
	setp.eq.f64 	%p2788, %fd4875, 0d4000000000000000;
	@%p2788 bra 	$L__BB1_1663;

	mov.f64 	%fd7943, 0dFFF8000000000000;

$L__BB1_1663:
	add.f64 	%fd4877, %fd1324, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2634}, %fd4877;
	}
	and.b32  	%r130, %r2634, 2146435072;
	setp.ne.s32 	%p2791, %r130, 2146435072;
	@%p2791 bra 	$L__BB1_1670;

	setp.gtu.f64 	%p2792, %fd1325, 0d7FF0000000000000;
	@%p2792 bra 	$L__BB1_1669;
	bra.uni 	$L__BB1_1665;

$L__BB1_1669:
	mov.f64 	%fd4879, 0d4000000000000000;
	add.rn.f64 	%fd7943, %fd1324, %fd4879;
	bra.uni 	$L__BB1_1670;

$L__BB1_1665:
	setp.eq.s32 	%p2793, %r5, 2146435072;
	mov.f64 	%fd4878, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2635, %temp}, %fd4878;
	}
	setp.eq.s32 	%p2794, %r2635, 0;
	and.pred  	%p2795, %p2793, %p2794;
	@%p2795 bra 	$L__BB1_1668;
	bra.uni 	$L__BB1_1666;

$L__BB1_1668:
	setp.lt.s32 	%p2801, %r3, 0;
	mov.u32 	%r2640, 0;
	setp.gt.f64 	%p2802, %fd1325, 0d3FF0000000000000;
	selp.b32 	%r2641, 2146435072, 0, %p2802;
	xor.b32  	%r2642, %r2641, 2146435072;
	selp.b32 	%r2643, %r2642, %r2641, %p2801;
	setp.eq.f32 	%p2803, %f117, 0fBF800000;
	selp.b32 	%r2644, 1072693248, %r2643, %p2803;
	mov.b64 	%fd7943, {%r2640, %r2644};
	bra.uni 	$L__BB1_1670;

$L__BB1_1666:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2636, %temp}, %fd1324;
	}
	and.b32  	%r2637, %r129, 2147483647;
	setp.ne.s32 	%p2796, %r2637, 2146435072;
	setp.ne.s32 	%p2797, %r2636, 0;
	or.pred  	%p2798, %p2796, %p2797;
	@%p2798 bra 	$L__BB1_1670;

	setp.ne.s32 	%p2799, %r5, 1071644672;
	and.pred  	%p2800, %p2799, %p90;
	selp.b32 	%r2638, %r7, %r6, %p2800;
	mov.u32 	%r2639, 0;
	mov.b64 	%fd7943, {%r2639, %r2638};

$L__BB1_1670:
	setp.eq.f32 	%p2804, %f117, 0f3F800000;
	selp.f64 	%fd4880, 0d3FF0000000000000, %fd7943, %p2804;
	add.f64 	%fd1335, %fd1323, %fd4880;
	abs.f64 	%fd1336, %fd1297;
	{ // callseq 207, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1336;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7946, [retval0+0];
	} // callseq 207
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd1297;
	}
	setp.lt.s32 	%p2805, %r131, 0;
	and.pred  	%p91, %p2805, %p246;
	not.pred 	%p2807, %p91;
	@%p2807 bra 	$L__BB1_1672;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2645}, %fd7946;
	}
	xor.b32  	%r2646, %r2645, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2647, %temp}, %fd7946;
	}
	mov.b64 	%fd7946, {%r2647, %r2646};

$L__BB1_1672:
	setp.eq.f32 	%p2808, %f115, 0f00000000;
	@%p2808 bra 	$L__BB1_1676;
	bra.uni 	$L__BB1_1673;

$L__BB1_1676:
	setp.lt.s32 	%p2811, %r3, 0;
	mov.u32 	%r2648, 0;
	selp.b32 	%r2649, %r131, 0, %p246;
	or.b32  	%r2650, %r2649, 2146435072;
	selp.b32 	%r2651, %r2650, %r2649, %p2811;
	mov.b64 	%fd7946, {%r2648, %r2651};
	bra.uni 	$L__BB1_1677;

$L__BB1_1673:
	setp.gt.s32 	%p2809, %r131, -1;
	@%p2809 bra 	$L__BB1_1677;

	mov.f64 	%fd4881, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4882, %fd4881;
	setp.eq.f64 	%p2810, %fd4882, 0d4000000000000000;
	@%p2810 bra 	$L__BB1_1677;

	mov.f64 	%fd7946, 0dFFF8000000000000;

$L__BB1_1677:
	add.f64 	%fd4884, %fd1297, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2652}, %fd4884;
	}
	and.b32  	%r2653, %r2652, 2146435072;
	setp.ne.s32 	%p2813, %r2653, 2146435072;
	@%p2813 bra 	$L__BB1_1684;

	setp.gtu.f64 	%p2814, %fd1336, 0d7FF0000000000000;
	@%p2814 bra 	$L__BB1_1683;
	bra.uni 	$L__BB1_1679;

$L__BB1_1683:
	mov.f64 	%fd4886, 0d4000000000000000;
	add.rn.f64 	%fd7946, %fd1297, %fd4886;
	bra.uni 	$L__BB1_1684;

$L__BB1_1679:
	setp.eq.s32 	%p2815, %r5, 2146435072;
	mov.f64 	%fd4885, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2654, %temp}, %fd4885;
	}
	setp.eq.s32 	%p2816, %r2654, 0;
	and.pred  	%p2817, %p2815, %p2816;
	@%p2817 bra 	$L__BB1_1682;
	bra.uni 	$L__BB1_1680;

$L__BB1_1682:
	setp.lt.s32 	%p2823, %r3, 0;
	mov.u32 	%r2659, 0;
	setp.gt.f64 	%p2824, %fd1336, 0d3FF0000000000000;
	selp.b32 	%r2660, 2146435072, 0, %p2824;
	xor.b32  	%r2661, %r2660, 2146435072;
	selp.b32 	%r2662, %r2661, %r2660, %p2823;
	setp.eq.f32 	%p2825, %f115, 0fBF800000;
	selp.b32 	%r2663, 1072693248, %r2662, %p2825;
	mov.b64 	%fd7946, {%r2659, %r2663};
	bra.uni 	$L__BB1_1684;

$L__BB1_1680:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2655, %temp}, %fd1297;
	}
	and.b32  	%r2656, %r131, 2147483647;
	setp.ne.s32 	%p2818, %r2656, 2146435072;
	setp.ne.s32 	%p2819, %r2655, 0;
	or.pred  	%p2820, %p2818, %p2819;
	@%p2820 bra 	$L__BB1_1684;

	setp.ne.s32 	%p2821, %r5, 1071644672;
	and.pred  	%p2822, %p2821, %p91;
	selp.b32 	%r2657, %r7, %r6, %p2822;
	mov.u32 	%r2658, 0;
	mov.b64 	%fd7946, {%r2658, %r2657};

$L__BB1_1684:
	setp.eq.f32 	%p2826, %f115, 0f3F800000;
	selp.f64 	%fd1346, 0d3FF0000000000000, %fd7946, %p2826;
	abs.f64 	%fd1347, %fd1299;
	{ // callseq 208, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1347;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7949, [retval0+0];
	} // callseq 208
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd1299;
	}
	setp.lt.s32 	%p2827, %r132, 0;
	and.pred  	%p92, %p2827, %p246;
	not.pred 	%p2829, %p92;
	@%p2829 bra 	$L__BB1_1686;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2664}, %fd7949;
	}
	xor.b32  	%r2665, %r2664, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2666, %temp}, %fd7949;
	}
	mov.b64 	%fd7949, {%r2666, %r2665};

$L__BB1_1686:
	setp.eq.f32 	%p2830, %f119, 0f00000000;
	@%p2830 bra 	$L__BB1_1690;
	bra.uni 	$L__BB1_1687;

$L__BB1_1690:
	setp.lt.s32 	%p2833, %r3, 0;
	mov.u32 	%r2667, 0;
	selp.b32 	%r2668, %r132, 0, %p246;
	or.b32  	%r2669, %r2668, 2146435072;
	selp.b32 	%r2670, %r2669, %r2668, %p2833;
	mov.b64 	%fd7949, {%r2667, %r2670};
	bra.uni 	$L__BB1_1691;

$L__BB1_1687:
	setp.gt.s32 	%p2831, %r132, -1;
	@%p2831 bra 	$L__BB1_1691;

	mov.f64 	%fd4887, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4888, %fd4887;
	setp.eq.f64 	%p2832, %fd4888, 0d4000000000000000;
	@%p2832 bra 	$L__BB1_1691;

	mov.f64 	%fd7949, 0dFFF8000000000000;

$L__BB1_1691:
	add.f64 	%fd4890, %fd1299, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2671}, %fd4890;
	}
	and.b32  	%r2672, %r2671, 2146435072;
	setp.ne.s32 	%p2835, %r2672, 2146435072;
	@%p2835 bra 	$L__BB1_1698;

	setp.gtu.f64 	%p2836, %fd1347, 0d7FF0000000000000;
	@%p2836 bra 	$L__BB1_1697;
	bra.uni 	$L__BB1_1693;

$L__BB1_1697:
	mov.f64 	%fd4892, 0d4000000000000000;
	add.rn.f64 	%fd7949, %fd1299, %fd4892;
	bra.uni 	$L__BB1_1698;

$L__BB1_1693:
	setp.eq.s32 	%p2837, %r5, 2146435072;
	mov.f64 	%fd4891, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2673, %temp}, %fd4891;
	}
	setp.eq.s32 	%p2838, %r2673, 0;
	and.pred  	%p2839, %p2837, %p2838;
	@%p2839 bra 	$L__BB1_1696;
	bra.uni 	$L__BB1_1694;

$L__BB1_1696:
	setp.lt.s32 	%p2845, %r3, 0;
	mov.u32 	%r2678, 0;
	setp.gt.f64 	%p2846, %fd1347, 0d3FF0000000000000;
	selp.b32 	%r2679, 2146435072, 0, %p2846;
	xor.b32  	%r2680, %r2679, 2146435072;
	selp.b32 	%r2681, %r2680, %r2679, %p2845;
	setp.eq.f32 	%p2847, %f119, 0fBF800000;
	selp.b32 	%r2682, 1072693248, %r2681, %p2847;
	mov.b64 	%fd7949, {%r2678, %r2682};
	bra.uni 	$L__BB1_1698;

$L__BB1_1694:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2674, %temp}, %fd1299;
	}
	and.b32  	%r2675, %r132, 2147483647;
	setp.ne.s32 	%p2840, %r2675, 2146435072;
	setp.ne.s32 	%p2841, %r2674, 0;
	or.pred  	%p2842, %p2840, %p2841;
	@%p2842 bra 	$L__BB1_1698;

	setp.ne.s32 	%p2843, %r5, 1071644672;
	and.pred  	%p2844, %p2843, %p92;
	selp.b32 	%r2676, %r7, %r6, %p2844;
	mov.u32 	%r2677, 0;
	mov.b64 	%fd7949, {%r2677, %r2676};

$L__BB1_1698:
	setp.eq.f32 	%p2848, %f119, 0f3F800000;
	selp.f64 	%fd4893, 0d3FF0000000000000, %fd7949, %p2848;
	add.f64 	%fd1357, %fd1346, %fd4893;
	abs.f64 	%fd1358, %fd1298;
	{ // callseq 209, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1358;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7955, [retval0+0];
	} // callseq 209
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r133}, %fd1298;
	}
	setp.lt.s32 	%p2849, %r133, 0;
	and.pred  	%p93, %p2849, %p246;
	not.pred 	%p2851, %p93;
	mov.f64 	%fd7952, %fd7955;
	@%p2851 bra 	$L__BB1_1700;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2683}, %fd7955;
	}
	xor.b32  	%r2684, %r2683, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2685, %temp}, %fd7955;
	}
	mov.b64 	%fd7952, {%r2685, %r2684};

$L__BB1_1700:
	setp.eq.f32 	%p2852, %f116, 0f00000000;
	@%p2852 bra 	$L__BB1_1704;
	bra.uni 	$L__BB1_1701;

$L__BB1_1704:
	setp.lt.s32 	%p2855, %r3, 0;
	mov.u32 	%r2686, 0;
	selp.b32 	%r2687, %r133, 0, %p246;
	or.b32  	%r2688, %r2687, 2146435072;
	selp.b32 	%r2689, %r2688, %r2687, %p2855;
	mov.b64 	%fd7952, {%r2686, %r2689};
	bra.uni 	$L__BB1_1705;

$L__BB1_1701:
	setp.gt.s32 	%p2853, %r133, -1;
	@%p2853 bra 	$L__BB1_1705;

	mov.f64 	%fd4894, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4895, %fd4894;
	setp.eq.f64 	%p2854, %fd4895, 0d4000000000000000;
	@%p2854 bra 	$L__BB1_1705;

	mov.f64 	%fd7952, 0dFFF8000000000000;

$L__BB1_1705:
	add.f64 	%fd4897, %fd1298, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2690}, %fd4897;
	}
	and.b32  	%r134, %r2690, 2146435072;
	setp.ne.s32 	%p2857, %r134, 2146435072;
	@%p2857 bra 	$L__BB1_1712;

	setp.gtu.f64 	%p2858, %fd1358, 0d7FF0000000000000;
	@%p2858 bra 	$L__BB1_1711;
	bra.uni 	$L__BB1_1707;

$L__BB1_1711:
	mov.f64 	%fd4899, 0d4000000000000000;
	add.rn.f64 	%fd7952, %fd1298, %fd4899;
	bra.uni 	$L__BB1_1712;

$L__BB1_1707:
	setp.eq.s32 	%p2859, %r5, 2146435072;
	mov.f64 	%fd4898, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2691, %temp}, %fd4898;
	}
	setp.eq.s32 	%p2860, %r2691, 0;
	and.pred  	%p2861, %p2859, %p2860;
	@%p2861 bra 	$L__BB1_1710;
	bra.uni 	$L__BB1_1708;

$L__BB1_1710:
	setp.lt.s32 	%p2867, %r3, 0;
	mov.u32 	%r2696, 0;
	setp.gt.f64 	%p2868, %fd1358, 0d3FF0000000000000;
	selp.b32 	%r2697, 2146435072, 0, %p2868;
	xor.b32  	%r2698, %r2697, 2146435072;
	selp.b32 	%r2699, %r2698, %r2697, %p2867;
	setp.eq.f32 	%p2869, %f116, 0fBF800000;
	selp.b32 	%r2700, 1072693248, %r2699, %p2869;
	mov.b64 	%fd7952, {%r2696, %r2700};
	bra.uni 	$L__BB1_1712;

$L__BB1_1708:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2692, %temp}, %fd1298;
	}
	and.b32  	%r2693, %r133, 2147483647;
	setp.ne.s32 	%p2862, %r2693, 2146435072;
	setp.ne.s32 	%p2863, %r2692, 0;
	or.pred  	%p2864, %p2862, %p2863;
	@%p2864 bra 	$L__BB1_1712;

	setp.ne.s32 	%p2865, %r5, 1071644672;
	and.pred  	%p2866, %p2865, %p93;
	selp.b32 	%r2694, %r7, %r6, %p2866;
	mov.u32 	%r2695, 0;
	mov.b64 	%fd7952, {%r2695, %r2694};

$L__BB1_1712:
	setp.eq.f32 	%p2870, %f116, 0f3F800000;
	selp.f64 	%fd4900, 0d3FF0000000000000, %fd7952, %p2870;
	add.f64 	%fd1368, %fd1357, %fd4900;
	@%p2851 bra 	$L__BB1_1714;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2701}, %fd7955;
	}
	xor.b32  	%r2702, %r2701, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2703, %temp}, %fd7955;
	}
	mov.b64 	%fd7955, {%r2703, %r2702};

$L__BB1_1714:
	@%p2852 bra 	$L__BB1_1718;
	bra.uni 	$L__BB1_1715;

$L__BB1_1718:
	setp.lt.s32 	%p2875, %r3, 0;
	mov.u32 	%r2704, 0;
	selp.b32 	%r2705, %r133, 0, %p246;
	or.b32  	%r2706, %r2705, 2146435072;
	selp.b32 	%r2707, %r2706, %r2705, %p2875;
	mov.b64 	%fd7955, {%r2704, %r2707};
	bra.uni 	$L__BB1_1719;

$L__BB1_1715:
	setp.gt.s32 	%p2873, %r133, -1;
	@%p2873 bra 	$L__BB1_1719;

	mov.f64 	%fd4901, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4902, %fd4901;
	setp.eq.f64 	%p2874, %fd4902, 0d4000000000000000;
	@%p2874 bra 	$L__BB1_1719;

	mov.f64 	%fd7955, 0dFFF8000000000000;

$L__BB1_1719:
	@%p2857 bra 	$L__BB1_1726;

	setp.gtu.f64 	%p2878, %fd1358, 0d7FF0000000000000;
	@%p2878 bra 	$L__BB1_1725;
	bra.uni 	$L__BB1_1721;

$L__BB1_1725:
	mov.f64 	%fd4905, 0d4000000000000000;
	add.rn.f64 	%fd7955, %fd1298, %fd4905;
	bra.uni 	$L__BB1_1726;

$L__BB1_1721:
	setp.eq.s32 	%p2879, %r5, 2146435072;
	mov.f64 	%fd4904, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2708, %temp}, %fd4904;
	}
	setp.eq.s32 	%p2880, %r2708, 0;
	and.pred  	%p2881, %p2879, %p2880;
	@%p2881 bra 	$L__BB1_1724;
	bra.uni 	$L__BB1_1722;

$L__BB1_1724:
	setp.lt.s32 	%p2887, %r3, 0;
	mov.u32 	%r2713, 0;
	setp.gt.f64 	%p2888, %fd1358, 0d3FF0000000000000;
	selp.b32 	%r2714, 2146435072, 0, %p2888;
	xor.b32  	%r2715, %r2714, 2146435072;
	selp.b32 	%r2716, %r2715, %r2714, %p2887;
	setp.eq.f32 	%p2889, %f116, 0fBF800000;
	selp.b32 	%r2717, 1072693248, %r2716, %p2889;
	mov.b64 	%fd7955, {%r2713, %r2717};
	bra.uni 	$L__BB1_1726;

$L__BB1_1722:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2709, %temp}, %fd1298;
	}
	and.b32  	%r2710, %r133, 2147483647;
	setp.ne.s32 	%p2882, %r2710, 2146435072;
	setp.ne.s32 	%p2883, %r2709, 0;
	or.pred  	%p2884, %p2882, %p2883;
	@%p2884 bra 	$L__BB1_1726;

	setp.ne.s32 	%p2885, %r5, 1071644672;
	and.pred  	%p2886, %p2885, %p93;
	selp.b32 	%r2711, %r7, %r6, %p2886;
	mov.u32 	%r2712, 0;
	mov.b64 	%fd7955, {%r2712, %r2711};

$L__BB1_1726:
	selp.f64 	%fd4906, 0d3FF0000000000000, %fd7955, %p2870;
	mul.f64 	%fd1377, %fd1296, %fd4906;
	mul.f64 	%fd1378, %fd1296, %fd1368;
	@%p2785 bra 	$L__BB1_1728;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2718}, %fd7958;
	}
	xor.b32  	%r2719, %r2718, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2720, %temp}, %fd7958;
	}
	mov.b64 	%fd7958, {%r2720, %r2719};

$L__BB1_1728:
	@%p2786 bra 	$L__BB1_1732;
	bra.uni 	$L__BB1_1729;

$L__BB1_1732:
	setp.lt.s32 	%p2895, %r3, 0;
	mov.u32 	%r2721, 0;
	selp.b32 	%r2722, %r129, 0, %p246;
	or.b32  	%r2723, %r2722, 2146435072;
	selp.b32 	%r2724, %r2723, %r2722, %p2895;
	mov.b64 	%fd7958, {%r2721, %r2724};
	bra.uni 	$L__BB1_1733;

$L__BB1_1729:
	setp.gt.s32 	%p2893, %r129, -1;
	@%p2893 bra 	$L__BB1_1733;

	mov.f64 	%fd4907, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4908, %fd4907;
	setp.eq.f64 	%p2894, %fd4908, 0d4000000000000000;
	@%p2894 bra 	$L__BB1_1733;

	mov.f64 	%fd7958, 0dFFF8000000000000;

$L__BB1_1733:
	@%p2791 bra 	$L__BB1_1740;

	setp.gtu.f64 	%p2898, %fd1325, 0d7FF0000000000000;
	@%p2898 bra 	$L__BB1_1739;
	bra.uni 	$L__BB1_1735;

$L__BB1_1739:
	mov.f64 	%fd4911, 0d4000000000000000;
	add.rn.f64 	%fd7958, %fd1324, %fd4911;
	bra.uni 	$L__BB1_1740;

$L__BB1_1735:
	setp.eq.s32 	%p2899, %r5, 2146435072;
	mov.f64 	%fd4910, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2725, %temp}, %fd4910;
	}
	setp.eq.s32 	%p2900, %r2725, 0;
	and.pred  	%p2901, %p2899, %p2900;
	@%p2901 bra 	$L__BB1_1738;
	bra.uni 	$L__BB1_1736;

$L__BB1_1738:
	setp.lt.s32 	%p2907, %r3, 0;
	mov.u32 	%r2730, 0;
	setp.gt.f64 	%p2908, %fd1325, 0d3FF0000000000000;
	selp.b32 	%r2731, 2146435072, 0, %p2908;
	xor.b32  	%r2732, %r2731, 2146435072;
	selp.b32 	%r2733, %r2732, %r2731, %p2907;
	setp.eq.f32 	%p2909, %f117, 0fBF800000;
	selp.b32 	%r2734, 1072693248, %r2733, %p2909;
	mov.b64 	%fd7958, {%r2730, %r2734};
	bra.uni 	$L__BB1_1740;

$L__BB1_1736:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2726, %temp}, %fd1324;
	}
	and.b32  	%r2727, %r129, 2147483647;
	setp.ne.s32 	%p2902, %r2727, 2146435072;
	setp.ne.s32 	%p2903, %r2726, 0;
	or.pred  	%p2904, %p2902, %p2903;
	@%p2904 bra 	$L__BB1_1740;

	setp.ne.s32 	%p2905, %r5, 1071644672;
	and.pred  	%p2906, %p2905, %p90;
	selp.b32 	%r2728, %r7, %r6, %p2906;
	mov.u32 	%r2729, 0;
	mov.b64 	%fd7958, {%r2729, %r2728};

$L__BB1_1740:
	selp.f64 	%fd4912, 0d3FF0000000000000, %fd7958, %p2804;
	sub.f64 	%fd4913, %fd1377, %fd4912;
	ld.global.f32 	%f780, [%rd53];
	cvt.rn.f32.f64 	%f781, %fd1378;
	sub.f32 	%f782, %f780, %f781;
	cvt.f64.f32 	%fd4914, %f782;
	cvt.rn.f32.f64 	%f783, %fd1335;
	cvt.f64.f32 	%fd4915, %f783;
	mul.f64 	%fd4916, %fd4915, 0d3FE0000000000000;
	sub.f64 	%fd4917, %fd4914, %fd4916;
	mul.f64 	%fd4918, %fd4917, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f784, %fd4918;
	cvt.f64.f32 	%fd4919, %f784;
	add.f64 	%fd4920, %fd4913, %fd4919;
	add.f64 	%fd1387, %fd4916, %fd4920;
	ld.global.f32 	%f122, [%rd35];
	cvt.f64.f32 	%fd1388, %f122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd1388;
	}
	abs.f64 	%fd1389, %fd1388;
	{ // callseq 210, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1389;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7961, [retval0+0];
	} // callseq 210
	setp.lt.s32 	%p2911, %r135, 0;
	and.pred  	%p94, %p2911, %p246;
	not.pred 	%p2913, %p94;
	@%p2913 bra 	$L__BB1_1742;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2735}, %fd7961;
	}
	xor.b32  	%r2736, %r2735, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2737, %temp}, %fd7961;
	}
	mov.b64 	%fd7961, {%r2737, %r2736};

$L__BB1_1742:
	setp.eq.f32 	%p2914, %f122, 0f00000000;
	@%p2914 bra 	$L__BB1_1746;
	bra.uni 	$L__BB1_1743;

$L__BB1_1746:
	setp.lt.s32 	%p2917, %r3, 0;
	mov.u32 	%r2738, 0;
	selp.b32 	%r2739, %r135, 0, %p246;
	or.b32  	%r2740, %r2739, 2146435072;
	selp.b32 	%r2741, %r2740, %r2739, %p2917;
	mov.b64 	%fd7961, {%r2738, %r2741};
	bra.uni 	$L__BB1_1747;

$L__BB1_1743:
	setp.gt.s32 	%p2915, %r135, -1;
	@%p2915 bra 	$L__BB1_1747;

	mov.f64 	%fd4921, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4922, %fd4921;
	setp.eq.f64 	%p2916, %fd4922, 0d4000000000000000;
	@%p2916 bra 	$L__BB1_1747;

	mov.f64 	%fd7961, 0dFFF8000000000000;

$L__BB1_1747:
	add.f64 	%fd4924, %fd1388, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2742}, %fd4924;
	}
	and.b32  	%r2743, %r2742, 2146435072;
	setp.ne.s32 	%p2919, %r2743, 2146435072;
	@%p2919 bra 	$L__BB1_1754;

	setp.gtu.f64 	%p2920, %fd1389, 0d7FF0000000000000;
	@%p2920 bra 	$L__BB1_1753;
	bra.uni 	$L__BB1_1749;

$L__BB1_1753:
	mov.f64 	%fd4926, 0d4000000000000000;
	add.rn.f64 	%fd7961, %fd1388, %fd4926;
	bra.uni 	$L__BB1_1754;

$L__BB1_1749:
	setp.eq.s32 	%p2921, %r5, 2146435072;
	mov.f64 	%fd4925, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2744, %temp}, %fd4925;
	}
	setp.eq.s32 	%p2922, %r2744, 0;
	and.pred  	%p2923, %p2921, %p2922;
	@%p2923 bra 	$L__BB1_1752;
	bra.uni 	$L__BB1_1750;

$L__BB1_1752:
	setp.lt.s32 	%p2929, %r3, 0;
	mov.u32 	%r2749, 0;
	setp.gt.f64 	%p2930, %fd1389, 0d3FF0000000000000;
	selp.b32 	%r2750, 2146435072, 0, %p2930;
	xor.b32  	%r2751, %r2750, 2146435072;
	selp.b32 	%r2752, %r2751, %r2750, %p2929;
	setp.eq.f32 	%p2931, %f122, 0fBF800000;
	selp.b32 	%r2753, 1072693248, %r2752, %p2931;
	mov.b64 	%fd7961, {%r2749, %r2753};
	bra.uni 	$L__BB1_1754;

$L__BB1_1750:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2745, %temp}, %fd1388;
	}
	and.b32  	%r2746, %r135, 2147483647;
	setp.ne.s32 	%p2924, %r2746, 2146435072;
	setp.ne.s32 	%p2925, %r2745, 0;
	or.pred  	%p2926, %p2924, %p2925;
	@%p2926 bra 	$L__BB1_1754;

	setp.ne.s32 	%p2927, %r5, 1071644672;
	and.pred  	%p2928, %p2927, %p94;
	selp.b32 	%r2747, %r7, %r6, %p2928;
	mov.u32 	%r2748, 0;
	mov.b64 	%fd7961, {%r2748, %r2747};

$L__BB1_1754:
	setp.eq.f32 	%p2932, %f122, 0f3F800000;
	selp.f64 	%fd1399, 0d3FF0000000000000, %fd7961, %p2932;
	ld.global.f32 	%f123, [%rd36];
	cvt.f64.f32 	%fd1400, %f123;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd1400;
	}
	abs.f64 	%fd1401, %fd1400;
	{ // callseq 211, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1401;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7964, [retval0+0];
	} // callseq 211
	setp.lt.s32 	%p2933, %r136, 0;
	and.pred  	%p95, %p2933, %p246;
	not.pred 	%p2935, %p95;
	@%p2935 bra 	$L__BB1_1756;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2754}, %fd7964;
	}
	xor.b32  	%r2755, %r2754, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2756, %temp}, %fd7964;
	}
	mov.b64 	%fd7964, {%r2756, %r2755};

$L__BB1_1756:
	setp.eq.f32 	%p2936, %f123, 0f00000000;
	@%p2936 bra 	$L__BB1_1760;
	bra.uni 	$L__BB1_1757;

$L__BB1_1760:
	setp.lt.s32 	%p2939, %r3, 0;
	mov.u32 	%r2757, 0;
	selp.b32 	%r2758, %r136, 0, %p246;
	or.b32  	%r2759, %r2758, 2146435072;
	selp.b32 	%r2760, %r2759, %r2758, %p2939;
	mov.b64 	%fd7964, {%r2757, %r2760};
	bra.uni 	$L__BB1_1761;

$L__BB1_1757:
	setp.gt.s32 	%p2937, %r136, -1;
	@%p2937 bra 	$L__BB1_1761;

	mov.f64 	%fd4927, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4928, %fd4927;
	setp.eq.f64 	%p2938, %fd4928, 0d4000000000000000;
	@%p2938 bra 	$L__BB1_1761;

	mov.f64 	%fd7964, 0dFFF8000000000000;

$L__BB1_1761:
	add.f64 	%fd4930, %fd1400, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2761}, %fd4930;
	}
	and.b32  	%r2762, %r2761, 2146435072;
	setp.ne.s32 	%p2941, %r2762, 2146435072;
	@%p2941 bra 	$L__BB1_1768;

	setp.gtu.f64 	%p2942, %fd1401, 0d7FF0000000000000;
	@%p2942 bra 	$L__BB1_1767;
	bra.uni 	$L__BB1_1763;

$L__BB1_1767:
	mov.f64 	%fd4932, 0d4000000000000000;
	add.rn.f64 	%fd7964, %fd1400, %fd4932;
	bra.uni 	$L__BB1_1768;

$L__BB1_1763:
	setp.eq.s32 	%p2943, %r5, 2146435072;
	mov.f64 	%fd4931, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2763, %temp}, %fd4931;
	}
	setp.eq.s32 	%p2944, %r2763, 0;
	and.pred  	%p2945, %p2943, %p2944;
	@%p2945 bra 	$L__BB1_1766;
	bra.uni 	$L__BB1_1764;

$L__BB1_1766:
	setp.lt.s32 	%p2951, %r3, 0;
	mov.u32 	%r2768, 0;
	setp.gt.f64 	%p2952, %fd1401, 0d3FF0000000000000;
	selp.b32 	%r2769, 2146435072, 0, %p2952;
	xor.b32  	%r2770, %r2769, 2146435072;
	selp.b32 	%r2771, %r2770, %r2769, %p2951;
	setp.eq.f32 	%p2953, %f123, 0fBF800000;
	selp.b32 	%r2772, 1072693248, %r2771, %p2953;
	mov.b64 	%fd7964, {%r2768, %r2772};
	bra.uni 	$L__BB1_1768;

$L__BB1_1764:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2764, %temp}, %fd1400;
	}
	and.b32  	%r2765, %r136, 2147483647;
	setp.ne.s32 	%p2946, %r2765, 2146435072;
	setp.ne.s32 	%p2947, %r2764, 0;
	or.pred  	%p2948, %p2946, %p2947;
	@%p2948 bra 	$L__BB1_1768;

	setp.ne.s32 	%p2949, %r5, 1071644672;
	and.pred  	%p2950, %p2949, %p95;
	selp.b32 	%r2766, %r7, %r6, %p2950;
	mov.u32 	%r2767, 0;
	mov.b64 	%fd7964, {%r2767, %r2766};

$L__BB1_1768:
	setp.eq.f32 	%p2954, %f123, 0f3F800000;
	selp.f64 	%fd4933, 0d3FF0000000000000, %fd7964, %p2954;
	add.f64 	%fd1411, %fd1399, %fd4933;
	ld.global.f32 	%f124, [%rd37];
	cvt.f64.f32 	%fd1412, %f124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd1412;
	}
	abs.f64 	%fd1413, %fd1412;
	{ // callseq 212, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1413;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7982, [retval0+0];
	} // callseq 212
	setp.lt.s32 	%p2955, %r137, 0;
	and.pred  	%p96, %p2955, %p246;
	not.pred 	%p2957, %p96;
	mov.f64 	%fd7967, %fd7982;
	@%p2957 bra 	$L__BB1_1770;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2773}, %fd7982;
	}
	xor.b32  	%r2774, %r2773, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2775, %temp}, %fd7982;
	}
	mov.b64 	%fd7967, {%r2775, %r2774};

$L__BB1_1770:
	setp.eq.f32 	%p2958, %f124, 0f00000000;
	@%p2958 bra 	$L__BB1_1774;
	bra.uni 	$L__BB1_1771;

$L__BB1_1774:
	setp.lt.s32 	%p2961, %r3, 0;
	mov.u32 	%r2776, 0;
	selp.b32 	%r2777, %r137, 0, %p246;
	or.b32  	%r2778, %r2777, 2146435072;
	selp.b32 	%r2779, %r2778, %r2777, %p2961;
	mov.b64 	%fd7967, {%r2776, %r2779};
	bra.uni 	$L__BB1_1775;

$L__BB1_1771:
	setp.gt.s32 	%p2959, %r137, -1;
	@%p2959 bra 	$L__BB1_1775;

	mov.f64 	%fd4934, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4935, %fd4934;
	setp.eq.f64 	%p2960, %fd4935, 0d4000000000000000;
	@%p2960 bra 	$L__BB1_1775;

	mov.f64 	%fd7967, 0dFFF8000000000000;

$L__BB1_1775:
	add.f64 	%fd4937, %fd1412, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2780}, %fd4937;
	}
	and.b32  	%r138, %r2780, 2146435072;
	setp.ne.s32 	%p2963, %r138, 2146435072;
	@%p2963 bra 	$L__BB1_1782;

	setp.gtu.f64 	%p2964, %fd1413, 0d7FF0000000000000;
	@%p2964 bra 	$L__BB1_1781;
	bra.uni 	$L__BB1_1777;

$L__BB1_1781:
	mov.f64 	%fd4939, 0d4000000000000000;
	add.rn.f64 	%fd7967, %fd1412, %fd4939;
	bra.uni 	$L__BB1_1782;

$L__BB1_1777:
	setp.eq.s32 	%p2965, %r5, 2146435072;
	mov.f64 	%fd4938, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2781, %temp}, %fd4938;
	}
	setp.eq.s32 	%p2966, %r2781, 0;
	and.pred  	%p2967, %p2965, %p2966;
	@%p2967 bra 	$L__BB1_1780;
	bra.uni 	$L__BB1_1778;

$L__BB1_1780:
	setp.lt.s32 	%p2973, %r3, 0;
	mov.u32 	%r2786, 0;
	setp.gt.f64 	%p2974, %fd1413, 0d3FF0000000000000;
	selp.b32 	%r2787, 2146435072, 0, %p2974;
	xor.b32  	%r2788, %r2787, 2146435072;
	selp.b32 	%r2789, %r2788, %r2787, %p2973;
	setp.eq.f32 	%p2975, %f124, 0fBF800000;
	selp.b32 	%r2790, 1072693248, %r2789, %p2975;
	mov.b64 	%fd7967, {%r2786, %r2790};
	bra.uni 	$L__BB1_1782;

$L__BB1_1778:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2782, %temp}, %fd1412;
	}
	and.b32  	%r2783, %r137, 2147483647;
	setp.ne.s32 	%p2968, %r2783, 2146435072;
	setp.ne.s32 	%p2969, %r2782, 0;
	or.pred  	%p2970, %p2968, %p2969;
	@%p2970 bra 	$L__BB1_1782;

	setp.ne.s32 	%p2971, %r5, 1071644672;
	and.pred  	%p2972, %p2971, %p96;
	selp.b32 	%r2784, %r7, %r6, %p2972;
	mov.u32 	%r2785, 0;
	mov.b64 	%fd7967, {%r2785, %r2784};

$L__BB1_1782:
	setp.eq.f32 	%p2976, %f124, 0f3F800000;
	selp.f64 	%fd4940, 0d3FF0000000000000, %fd7967, %p2976;
	add.f64 	%fd1423, %fd1411, %fd4940;
	ld.global.f32 	%f125, [%rd38];
	ld.global.f32 	%f126, [%rd39];
	cvt.f64.f32 	%fd1424, %f126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd1424;
	}
	abs.f64 	%fd1425, %fd1424;
	{ // callseq 213, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1425;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7970, [retval0+0];
	} // callseq 213
	setp.lt.s32 	%p2977, %r139, 0;
	and.pred  	%p97, %p2977, %p246;
	not.pred 	%p2979, %p97;
	@%p2979 bra 	$L__BB1_1784;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2791}, %fd7970;
	}
	xor.b32  	%r2792, %r2791, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2793, %temp}, %fd7970;
	}
	mov.b64 	%fd7970, {%r2793, %r2792};

$L__BB1_1784:
	setp.eq.f32 	%p2980, %f126, 0f00000000;
	@%p2980 bra 	$L__BB1_1788;
	bra.uni 	$L__BB1_1785;

$L__BB1_1788:
	setp.lt.s32 	%p2983, %r3, 0;
	mov.u32 	%r2794, 0;
	selp.b32 	%r2795, %r139, 0, %p246;
	or.b32  	%r2796, %r2795, 2146435072;
	selp.b32 	%r2797, %r2796, %r2795, %p2983;
	mov.b64 	%fd7970, {%r2794, %r2797};
	bra.uni 	$L__BB1_1789;

$L__BB1_1785:
	setp.gt.s32 	%p2981, %r139, -1;
	@%p2981 bra 	$L__BB1_1789;

	mov.f64 	%fd4941, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4942, %fd4941;
	setp.eq.f64 	%p2982, %fd4942, 0d4000000000000000;
	@%p2982 bra 	$L__BB1_1789;

	mov.f64 	%fd7970, 0dFFF8000000000000;

$L__BB1_1789:
	add.f64 	%fd4944, %fd1424, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2798}, %fd4944;
	}
	and.b32  	%r2799, %r2798, 2146435072;
	setp.ne.s32 	%p2985, %r2799, 2146435072;
	@%p2985 bra 	$L__BB1_1796;

	setp.gtu.f64 	%p2986, %fd1425, 0d7FF0000000000000;
	@%p2986 bra 	$L__BB1_1795;
	bra.uni 	$L__BB1_1791;

$L__BB1_1795:
	mov.f64 	%fd4946, 0d4000000000000000;
	add.rn.f64 	%fd7970, %fd1424, %fd4946;
	bra.uni 	$L__BB1_1796;

$L__BB1_1791:
	setp.eq.s32 	%p2987, %r5, 2146435072;
	mov.f64 	%fd4945, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2800, %temp}, %fd4945;
	}
	setp.eq.s32 	%p2988, %r2800, 0;
	and.pred  	%p2989, %p2987, %p2988;
	@%p2989 bra 	$L__BB1_1794;
	bra.uni 	$L__BB1_1792;

$L__BB1_1794:
	setp.lt.s32 	%p2995, %r3, 0;
	mov.u32 	%r2805, 0;
	setp.gt.f64 	%p2996, %fd1425, 0d3FF0000000000000;
	selp.b32 	%r2806, 2146435072, 0, %p2996;
	xor.b32  	%r2807, %r2806, 2146435072;
	selp.b32 	%r2808, %r2807, %r2806, %p2995;
	setp.eq.f32 	%p2997, %f126, 0fBF800000;
	selp.b32 	%r2809, 1072693248, %r2808, %p2997;
	mov.b64 	%fd7970, {%r2805, %r2809};
	bra.uni 	$L__BB1_1796;

$L__BB1_1792:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2801, %temp}, %fd1424;
	}
	and.b32  	%r2802, %r139, 2147483647;
	setp.ne.s32 	%p2990, %r2802, 2146435072;
	setp.ne.s32 	%p2991, %r2801, 0;
	or.pred  	%p2992, %p2990, %p2991;
	@%p2992 bra 	$L__BB1_1796;

	setp.ne.s32 	%p2993, %r5, 1071644672;
	and.pred  	%p2994, %p2993, %p97;
	selp.b32 	%r2803, %r7, %r6, %p2994;
	mov.u32 	%r2804, 0;
	mov.b64 	%fd7970, {%r2804, %r2803};

$L__BB1_1796:
	cvt.f64.f32 	%fd4947, %f125;
	rcp.rn.f64 	%fd1435, %fd4947;
	setp.eq.f32 	%p2998, %f126, 0f3F800000;
	selp.f64 	%fd1436, 0d3FF0000000000000, %fd7970, %p2998;
	ld.global.f32 	%f127, [%rd40];
	cvt.f64.f32 	%fd1437, %f127;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd1437;
	}
	abs.f64 	%fd1438, %fd1437;
	{ // callseq 214, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1438;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7973, [retval0+0];
	} // callseq 214
	setp.lt.s32 	%p2999, %r140, 0;
	and.pred  	%p98, %p2999, %p246;
	not.pred 	%p3001, %p98;
	@%p3001 bra 	$L__BB1_1798;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2810}, %fd7973;
	}
	xor.b32  	%r2811, %r2810, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2812, %temp}, %fd7973;
	}
	mov.b64 	%fd7973, {%r2812, %r2811};

$L__BB1_1798:
	setp.eq.f32 	%p3002, %f127, 0f00000000;
	@%p3002 bra 	$L__BB1_1802;
	bra.uni 	$L__BB1_1799;

$L__BB1_1802:
	setp.lt.s32 	%p3005, %r3, 0;
	mov.u32 	%r2813, 0;
	selp.b32 	%r2814, %r140, 0, %p246;
	or.b32  	%r2815, %r2814, 2146435072;
	selp.b32 	%r2816, %r2815, %r2814, %p3005;
	mov.b64 	%fd7973, {%r2813, %r2816};
	bra.uni 	$L__BB1_1803;

$L__BB1_1799:
	setp.gt.s32 	%p3003, %r140, -1;
	@%p3003 bra 	$L__BB1_1803;

	mov.f64 	%fd4948, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4949, %fd4948;
	setp.eq.f64 	%p3004, %fd4949, 0d4000000000000000;
	@%p3004 bra 	$L__BB1_1803;

	mov.f64 	%fd7973, 0dFFF8000000000000;

$L__BB1_1803:
	add.f64 	%fd4951, %fd1437, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2817}, %fd4951;
	}
	and.b32  	%r2818, %r2817, 2146435072;
	setp.ne.s32 	%p3007, %r2818, 2146435072;
	@%p3007 bra 	$L__BB1_1810;

	setp.gtu.f64 	%p3008, %fd1438, 0d7FF0000000000000;
	@%p3008 bra 	$L__BB1_1809;
	bra.uni 	$L__BB1_1805;

$L__BB1_1809:
	mov.f64 	%fd4953, 0d4000000000000000;
	add.rn.f64 	%fd7973, %fd1437, %fd4953;
	bra.uni 	$L__BB1_1810;

$L__BB1_1805:
	setp.eq.s32 	%p3009, %r5, 2146435072;
	mov.f64 	%fd4952, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2819, %temp}, %fd4952;
	}
	setp.eq.s32 	%p3010, %r2819, 0;
	and.pred  	%p3011, %p3009, %p3010;
	@%p3011 bra 	$L__BB1_1808;
	bra.uni 	$L__BB1_1806;

$L__BB1_1808:
	setp.lt.s32 	%p3017, %r3, 0;
	mov.u32 	%r2824, 0;
	setp.gt.f64 	%p3018, %fd1438, 0d3FF0000000000000;
	selp.b32 	%r2825, 2146435072, 0, %p3018;
	xor.b32  	%r2826, %r2825, 2146435072;
	selp.b32 	%r2827, %r2826, %r2825, %p3017;
	setp.eq.f32 	%p3019, %f127, 0fBF800000;
	selp.b32 	%r2828, 1072693248, %r2827, %p3019;
	mov.b64 	%fd7973, {%r2824, %r2828};
	bra.uni 	$L__BB1_1810;

$L__BB1_1806:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2820, %temp}, %fd1437;
	}
	and.b32  	%r2821, %r140, 2147483647;
	setp.ne.s32 	%p3012, %r2821, 2146435072;
	setp.ne.s32 	%p3013, %r2820, 0;
	or.pred  	%p3014, %p3012, %p3013;
	@%p3014 bra 	$L__BB1_1810;

	setp.ne.s32 	%p3015, %r5, 1071644672;
	and.pred  	%p3016, %p3015, %p98;
	selp.b32 	%r2822, %r7, %r6, %p3016;
	mov.u32 	%r2823, 0;
	mov.b64 	%fd7973, {%r2823, %r2822};

$L__BB1_1810:
	setp.eq.f32 	%p3020, %f127, 0f3F800000;
	selp.f64 	%fd4954, 0d3FF0000000000000, %fd7973, %p3020;
	add.f64 	%fd1448, %fd1436, %fd4954;
	ld.global.f32 	%f128, [%rd18];
	cvt.f64.f32 	%fd1449, %f128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd1449;
	}
	abs.f64 	%fd1450, %fd1449;
	{ // callseq 215, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1450;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd7979, [retval0+0];
	} // callseq 215
	setp.lt.s32 	%p3021, %r141, 0;
	and.pred  	%p99, %p3021, %p246;
	not.pred 	%p3023, %p99;
	mov.f64 	%fd7976, %fd7979;
	@%p3023 bra 	$L__BB1_1812;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2829}, %fd7979;
	}
	xor.b32  	%r2830, %r2829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2831, %temp}, %fd7979;
	}
	mov.b64 	%fd7976, {%r2831, %r2830};

$L__BB1_1812:
	setp.eq.f32 	%p3024, %f128, 0f00000000;
	@%p3024 bra 	$L__BB1_1816;
	bra.uni 	$L__BB1_1813;

$L__BB1_1816:
	setp.lt.s32 	%p3027, %r3, 0;
	mov.u32 	%r2832, 0;
	selp.b32 	%r2833, %r141, 0, %p246;
	or.b32  	%r2834, %r2833, 2146435072;
	selp.b32 	%r2835, %r2834, %r2833, %p3027;
	mov.b64 	%fd7976, {%r2832, %r2835};
	bra.uni 	$L__BB1_1817;

$L__BB1_1813:
	setp.gt.s32 	%p3025, %r141, -1;
	@%p3025 bra 	$L__BB1_1817;

	mov.f64 	%fd4955, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4956, %fd4955;
	setp.eq.f64 	%p3026, %fd4956, 0d4000000000000000;
	@%p3026 bra 	$L__BB1_1817;

	mov.f64 	%fd7976, 0dFFF8000000000000;

$L__BB1_1817:
	add.f64 	%fd4958, %fd1449, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2836}, %fd4958;
	}
	and.b32  	%r142, %r2836, 2146435072;
	setp.ne.s32 	%p3029, %r142, 2146435072;
	@%p3029 bra 	$L__BB1_1824;

	setp.gtu.f64 	%p3030, %fd1450, 0d7FF0000000000000;
	@%p3030 bra 	$L__BB1_1823;
	bra.uni 	$L__BB1_1819;

$L__BB1_1823:
	mov.f64 	%fd4960, 0d4000000000000000;
	add.rn.f64 	%fd7976, %fd1449, %fd4960;
	bra.uni 	$L__BB1_1824;

$L__BB1_1819:
	setp.eq.s32 	%p3031, %r5, 2146435072;
	mov.f64 	%fd4959, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2837, %temp}, %fd4959;
	}
	setp.eq.s32 	%p3032, %r2837, 0;
	and.pred  	%p3033, %p3031, %p3032;
	@%p3033 bra 	$L__BB1_1822;
	bra.uni 	$L__BB1_1820;

$L__BB1_1822:
	setp.lt.s32 	%p3039, %r3, 0;
	mov.u32 	%r2842, 0;
	setp.gt.f64 	%p3040, %fd1450, 0d3FF0000000000000;
	selp.b32 	%r2843, 2146435072, 0, %p3040;
	xor.b32  	%r2844, %r2843, 2146435072;
	selp.b32 	%r2845, %r2844, %r2843, %p3039;
	setp.eq.f32 	%p3041, %f128, 0fBF800000;
	selp.b32 	%r2846, 1072693248, %r2845, %p3041;
	mov.b64 	%fd7976, {%r2842, %r2846};
	bra.uni 	$L__BB1_1824;

$L__BB1_1820:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2838, %temp}, %fd1449;
	}
	and.b32  	%r2839, %r141, 2147483647;
	setp.ne.s32 	%p3034, %r2839, 2146435072;
	setp.ne.s32 	%p3035, %r2838, 0;
	or.pred  	%p3036, %p3034, %p3035;
	@%p3036 bra 	$L__BB1_1824;

	setp.ne.s32 	%p3037, %r5, 1071644672;
	and.pred  	%p3038, %p3037, %p99;
	selp.b32 	%r2840, %r7, %r6, %p3038;
	mov.u32 	%r2841, 0;
	mov.b64 	%fd7976, {%r2841, %r2840};

$L__BB1_1824:
	setp.eq.f32 	%p3042, %f128, 0f3F800000;
	selp.f64 	%fd4961, 0d3FF0000000000000, %fd7976, %p3042;
	add.f64 	%fd1460, %fd1448, %fd4961;
	@%p3023 bra 	$L__BB1_1826;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2847}, %fd7979;
	}
	xor.b32  	%r2848, %r2847, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2849, %temp}, %fd7979;
	}
	mov.b64 	%fd7979, {%r2849, %r2848};

$L__BB1_1826:
	@%p3024 bra 	$L__BB1_1830;
	bra.uni 	$L__BB1_1827;

$L__BB1_1830:
	setp.lt.s32 	%p3047, %r3, 0;
	mov.u32 	%r2850, 0;
	selp.b32 	%r2851, %r141, 0, %p246;
	or.b32  	%r2852, %r2851, 2146435072;
	selp.b32 	%r2853, %r2852, %r2851, %p3047;
	mov.b64 	%fd7979, {%r2850, %r2853};
	bra.uni 	$L__BB1_1831;

$L__BB1_1827:
	setp.gt.s32 	%p3045, %r141, -1;
	@%p3045 bra 	$L__BB1_1831;

	mov.f64 	%fd4962, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4963, %fd4962;
	setp.eq.f64 	%p3046, %fd4963, 0d4000000000000000;
	@%p3046 bra 	$L__BB1_1831;

	mov.f64 	%fd7979, 0dFFF8000000000000;

$L__BB1_1831:
	@%p3029 bra 	$L__BB1_1838;

	setp.gtu.f64 	%p3050, %fd1450, 0d7FF0000000000000;
	@%p3050 bra 	$L__BB1_1837;
	bra.uni 	$L__BB1_1833;

$L__BB1_1837:
	mov.f64 	%fd4966, 0d4000000000000000;
	add.rn.f64 	%fd7979, %fd1449, %fd4966;
	bra.uni 	$L__BB1_1838;

$L__BB1_1833:
	setp.eq.s32 	%p3051, %r5, 2146435072;
	mov.f64 	%fd4965, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2854, %temp}, %fd4965;
	}
	setp.eq.s32 	%p3052, %r2854, 0;
	and.pred  	%p3053, %p3051, %p3052;
	@%p3053 bra 	$L__BB1_1836;
	bra.uni 	$L__BB1_1834;

$L__BB1_1836:
	setp.lt.s32 	%p3059, %r3, 0;
	mov.u32 	%r2859, 0;
	setp.gt.f64 	%p3060, %fd1450, 0d3FF0000000000000;
	selp.b32 	%r2860, 2146435072, 0, %p3060;
	xor.b32  	%r2861, %r2860, 2146435072;
	selp.b32 	%r2862, %r2861, %r2860, %p3059;
	setp.eq.f32 	%p3061, %f128, 0fBF800000;
	selp.b32 	%r2863, 1072693248, %r2862, %p3061;
	mov.b64 	%fd7979, {%r2859, %r2863};
	bra.uni 	$L__BB1_1838;

$L__BB1_1834:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2855, %temp}, %fd1449;
	}
	and.b32  	%r2856, %r141, 2147483647;
	setp.ne.s32 	%p3054, %r2856, 2146435072;
	setp.ne.s32 	%p3055, %r2855, 0;
	or.pred  	%p3056, %p3054, %p3055;
	@%p3056 bra 	$L__BB1_1838;

	setp.ne.s32 	%p3057, %r5, 1071644672;
	and.pred  	%p3058, %p3057, %p99;
	selp.b32 	%r2857, %r7, %r6, %p3058;
	mov.u32 	%r2858, 0;
	mov.b64 	%fd7979, {%r2858, %r2857};

$L__BB1_1838:
	selp.f64 	%fd4967, 0d3FF0000000000000, %fd7979, %p3042;
	mul.f64 	%fd1469, %fd1435, %fd4967;
	mul.f64 	%fd1470, %fd1435, %fd1460;
	@%p2957 bra 	$L__BB1_1840;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2864}, %fd7982;
	}
	xor.b32  	%r2865, %r2864, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2866, %temp}, %fd7982;
	}
	mov.b64 	%fd7982, {%r2866, %r2865};

$L__BB1_1840:
	@%p2958 bra 	$L__BB1_1844;
	bra.uni 	$L__BB1_1841;

$L__BB1_1844:
	setp.lt.s32 	%p3067, %r3, 0;
	mov.u32 	%r2867, 0;
	selp.b32 	%r2868, %r137, 0, %p246;
	or.b32  	%r2869, %r2868, 2146435072;
	selp.b32 	%r2870, %r2869, %r2868, %p3067;
	mov.b64 	%fd7982, {%r2867, %r2870};
	bra.uni 	$L__BB1_1845;

$L__BB1_1841:
	setp.gt.s32 	%p3065, %r137, -1;
	@%p3065 bra 	$L__BB1_1845;

	mov.f64 	%fd4968, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd4969, %fd4968;
	setp.eq.f64 	%p3066, %fd4969, 0d4000000000000000;
	@%p3066 bra 	$L__BB1_1845;

	mov.f64 	%fd7982, 0dFFF8000000000000;

$L__BB1_1845:
	@%p2963 bra 	$L__BB1_1852;

	setp.gtu.f64 	%p3070, %fd1413, 0d7FF0000000000000;
	@%p3070 bra 	$L__BB1_1851;
	bra.uni 	$L__BB1_1847;

$L__BB1_1851:
	mov.f64 	%fd4972, 0d4000000000000000;
	add.rn.f64 	%fd7982, %fd1412, %fd4972;
	bra.uni 	$L__BB1_1852;

$L__BB1_1847:
	setp.eq.s32 	%p3071, %r5, 2146435072;
	mov.f64 	%fd4971, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2871, %temp}, %fd4971;
	}
	setp.eq.s32 	%p3072, %r2871, 0;
	and.pred  	%p3073, %p3071, %p3072;
	@%p3073 bra 	$L__BB1_1850;
	bra.uni 	$L__BB1_1848;

$L__BB1_1850:
	setp.lt.s32 	%p3079, %r3, 0;
	mov.u32 	%r2876, 0;
	setp.gt.f64 	%p3080, %fd1413, 0d3FF0000000000000;
	selp.b32 	%r2877, 2146435072, 0, %p3080;
	xor.b32  	%r2878, %r2877, 2146435072;
	selp.b32 	%r2879, %r2878, %r2877, %p3079;
	setp.eq.f32 	%p3081, %f124, 0fBF800000;
	selp.b32 	%r2880, 1072693248, %r2879, %p3081;
	mov.b64 	%fd7982, {%r2876, %r2880};
	bra.uni 	$L__BB1_1852;

$L__BB1_1848:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2872, %temp}, %fd1412;
	}
	and.b32  	%r2873, %r137, 2147483647;
	setp.ne.s32 	%p3074, %r2873, 2146435072;
	setp.ne.s32 	%p3075, %r2872, 0;
	or.pred  	%p3076, %p3074, %p3075;
	@%p3076 bra 	$L__BB1_1852;

	setp.ne.s32 	%p3077, %r5, 1071644672;
	and.pred  	%p3078, %p3077, %p96;
	selp.b32 	%r2874, %r7, %r6, %p3078;
	mov.u32 	%r2875, 0;
	mov.b64 	%fd7982, {%r2875, %r2874};

$L__BB1_1852:
	selp.f64 	%fd4973, 0d3FF0000000000000, %fd7982, %p2976;
	sub.f64 	%fd4974, %fd1469, %fd4973;
	ld.global.f32 	%f785, [%rd41];
	cvt.rn.f32.f64 	%f786, %fd1470;
	sub.f32 	%f787, %f785, %f786;
	cvt.f64.f32 	%fd4975, %f787;
	cvt.rn.f32.f64 	%f788, %fd1423;
	cvt.f64.f32 	%fd4976, %f788;
	mul.f64 	%fd4977, %fd4976, 0d3FE0000000000000;
	sub.f64 	%fd4978, %fd4975, %fd4977;
	mul.f64 	%fd4979, %fd4978, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f789, %fd4979;
	cvt.f64.f32 	%fd4980, %f789;
	add.f64 	%fd4981, %fd4974, %fd4980;
	add.f64 	%fd4982, %fd4977, %fd4981;
	cvt.rn.f32.f64 	%f790, %fd4982;
	cvt.rn.f32.f64 	%f791, %fd1387;
	sub.f32 	%f792, %f791, %f790;
	mul.f32 	%f793, %f5, %f792;
	sub.f32 	%f794, %f121, %f793;
	add.s64 	%rd284, %rd189, %rd273;
	st.global.f32 	[%rd284], %f794;
	add.s64 	%rd286, %rd147, %rd273;
	ld.global.f32 	%f795, [%rd286];
	sub.f32 	%f796, %f795, %f2;
	ld.global.f32 	%f797, [%rd52];
	cvt.f64.f32 	%fd4983, %f797;
	rcp.rn.f64 	%fd4984, %fd4983;
	ld.global.f32 	%f798, [%rd50];
	ld.global.f32 	%f799, [%rd44];
	mul.f32 	%f800, %f799, %f798;
	ld.global.f32 	%f801, [%rd47];
	ld.global.f32 	%f802, [%rd49];
	mul.f32 	%f803, %f802, %f801;
	sub.f32 	%f804, %f800, %f803;
	cvt.f64.f32 	%fd4985, %f804;
	mul.f64 	%fd4986, %fd4984, %fd4985;
	cvt.rn.f32.f64 	%f805, %fd4986;
	ld.global.f32 	%f806, [%rd52+-4];
	cvt.f64.f32 	%fd4987, %f806;
	rcp.rn.f64 	%fd4988, %fd4987;
	ld.global.f32 	%f807, [%rd50+-4];
	ld.global.f32 	%f808, [%rd44+-4];
	mul.f32 	%f809, %f808, %f807;
	ld.global.f32 	%f810, [%rd47+-4];
	ld.global.f32 	%f811, [%rd49+-4];
	mul.f32 	%f812, %f811, %f810;
	sub.f32 	%f813, %f809, %f812;
	cvt.f64.f32 	%fd4989, %f813;
	mul.f64 	%fd4990, %fd4988, %fd4989;
	cvt.rn.f32.f64 	%f814, %fd4990;
	sub.f32 	%f815, %f805, %f814;
	mul.f32 	%f816, %f3, %f815;
	sub.f32 	%f817, %f796, %f816;
	ld.global.f32 	%f818, [%rd51];
	mul.f32 	%f819, %f799, %f818;
	ld.global.f32 	%f820, [%rd48];
	mul.f32 	%f821, %f802, %f820;
	sub.f32 	%f822, %f819, %f821;
	cvt.f64.f32 	%fd4991, %f822;
	mul.f64 	%fd4992, %fd4984, %fd4991;
	cvt.rn.f32.f64 	%f823, %fd4992;
	ld.global.f32 	%f824, [%rd38];
	cvt.f64.f32 	%fd4993, %f824;
	rcp.rn.f64 	%fd4994, %fd4993;
	ld.global.f32 	%f825, [%rd37];
	ld.global.f32 	%f826, [%rd39];
	mul.f32 	%f827, %f826, %f825;
	ld.global.f32 	%f828, [%rd18];
	ld.global.f32 	%f829, [%rd35];
	mul.f32 	%f830, %f829, %f828;
	sub.f32 	%f831, %f827, %f830;
	cvt.f64.f32 	%fd4995, %f831;
	mul.f64 	%fd4996, %fd4994, %fd4995;
	cvt.rn.f32.f64 	%f832, %fd4996;
	sub.f32 	%f833, %f823, %f832;
	mul.f32 	%f834, %f5, %f833;
	sub.f32 	%f835, %f817, %f834;
	add.s64 	%rd288, %rd192, %rd273;
	st.global.f32 	[%rd288], %f835;
	add.s64 	%rd290, %rd148, %rd273;
	ld.global.f32 	%f836, [%rd52];
	cvt.f64.f32 	%fd4997, %f836;
	rcp.rn.f64 	%fd4998, %fd4997;
	ld.global.f32 	%f837, [%rd49];
	ld.global.f32 	%f838, [%rd47];
	mul.f32 	%f839, %f838, %f837;
	ld.global.f32 	%f840, [%rd44];
	ld.global.f32 	%f841, [%rd50];
	mul.f32 	%f842, %f841, %f840;
	sub.f32 	%f843, %f839, %f842;
	cvt.f64.f32 	%fd4999, %f843;
	mul.f64 	%fd5000, %fd4998, %fd4999;
	cvt.rn.f32.f64 	%f844, %fd5000;
	ld.global.f32 	%f845, [%rd57];
	cvt.f64.f32 	%fd5001, %f845;
	rcp.rn.f64 	%fd5002, %fd5001;
	ld.global.f32 	%f846, [%rd54];
	ld.global.f32 	%f847, [%rd58];
	mul.f32 	%f848, %f847, %f846;
	ld.global.f32 	%f849, [%rd46];
	ld.global.f32 	%f850, [%rd55];
	mul.f32 	%f851, %f850, %f849;
	sub.f32 	%f852, %f848, %f851;
	cvt.f64.f32 	%fd5003, %f852;
	mul.f64 	%fd5004, %fd5002, %fd5003;
	cvt.rn.f32.f64 	%f853, %fd5004;
	sub.f32 	%f854, %f844, %f853;
	mul.f32 	%f855, %f1, %f854;
	ld.global.f32 	%f856, [%rd290];
	sub.f32 	%f857, %f856, %f855;
	sub.f32 	%f858, %f857, %f4;
	ld.global.f32 	%f859, [%rd51];
	mul.f32 	%f860, %f838, %f859;
	ld.global.f32 	%f861, [%rd48];
	mul.f32 	%f862, %f841, %f861;
	sub.f32 	%f863, %f860, %f862;
	cvt.f64.f32 	%fd5005, %f863;
	mul.f64 	%fd5006, %fd4998, %fd5005;
	cvt.rn.f32.f64 	%f864, %fd5006;
	ld.global.f32 	%f865, [%rd38];
	cvt.f64.f32 	%fd5007, %f865;
	rcp.rn.f64 	%fd5008, %fd5007;
	ld.global.f32 	%f866, [%rd37];
	ld.global.f32 	%f867, [%rd40];
	mul.f32 	%f868, %f867, %f866;
	ld.global.f32 	%f869, [%rd18];
	ld.global.f32 	%f870, [%rd36];
	mul.f32 	%f871, %f870, %f869;
	sub.f32 	%f872, %f868, %f871;
	cvt.f64.f32 	%fd5009, %f872;
	mul.f64 	%fd5010, %fd5008, %fd5009;
	cvt.rn.f32.f64 	%f873, %fd5010;
	sub.f32 	%f874, %f864, %f873;
	mul.f32 	%f875, %f5, %f874;
	sub.f32 	%f876, %f858, %f875;
	add.s64 	%rd292, %rd194, %rd273;
	st.global.f32 	[%rd292], %f876;
	add.s64 	%rd294, %rd150, %rd273;
	ld.global.f32 	%f877, [%rd52];
	cvt.f64.f32 	%fd5011, %f877;
	rcp.rn.f64 	%fd5012, %fd5011;
	ld.global.f32 	%f878, [%rd49];
	ld.global.f32 	%f879, [%rd48];
	mul.f32 	%f880, %f879, %f878;
	ld.global.f32 	%f881, [%rd44];
	ld.global.f32 	%f882, [%rd51];
	mul.f32 	%f883, %f882, %f881;
	sub.f32 	%f884, %f880, %f883;
	cvt.f64.f32 	%fd5013, %f884;
	mul.f64 	%fd5014, %fd5012, %fd5013;
	cvt.rn.f32.f64 	%f885, %fd5014;
	ld.global.f32 	%f886, [%rd57];
	cvt.f64.f32 	%fd5015, %f886;
	rcp.rn.f64 	%fd5016, %fd5015;
	ld.global.f32 	%f887, [%rd54];
	ld.global.f32 	%f888, [%rd59];
	mul.f32 	%f889, %f888, %f887;
	ld.global.f32 	%f890, [%rd46];
	ld.global.f32 	%f891, [%rd56];
	mul.f32 	%f892, %f891, %f890;
	sub.f32 	%f893, %f889, %f892;
	cvt.f64.f32 	%fd5017, %f893;
	mul.f64 	%fd5018, %fd5016, %fd5017;
	cvt.rn.f32.f64 	%f894, %fd5018;
	sub.f32 	%f895, %f885, %f894;
	mul.f32 	%f896, %f1, %f895;
	ld.global.f32 	%f897, [%rd294];
	sub.f32 	%f898, %f897, %f896;
	ld.global.f32 	%f899, [%rd50];
	mul.f32 	%f900, %f879, %f899;
	ld.global.f32 	%f901, [%rd47];
	mul.f32 	%f902, %f882, %f901;
	sub.f32 	%f903, %f900, %f902;
	cvt.f64.f32 	%fd5019, %f903;
	mul.f64 	%fd5020, %fd5012, %fd5019;
	cvt.rn.f32.f64 	%f904, %fd5020;
	ld.global.f32 	%f905, [%rd52+-4];
	cvt.f64.f32 	%fd5021, %f905;
	rcp.rn.f64 	%fd5022, %fd5021;
	ld.global.f32 	%f906, [%rd50+-4];
	ld.global.f32 	%f907, [%rd48+-4];
	mul.f32 	%f908, %f907, %f906;
	ld.global.f32 	%f909, [%rd47+-4];
	ld.global.f32 	%f910, [%rd51+-4];
	mul.f32 	%f911, %f910, %f909;
	sub.f32 	%f912, %f908, %f911;
	cvt.f64.f32 	%fd5023, %f912;
	mul.f64 	%fd5024, %fd5022, %fd5023;
	cvt.rn.f32.f64 	%f913, %fd5024;
	sub.f32 	%f914, %f904, %f913;
	mul.f32 	%f915, %f3, %f914;
	sub.f32 	%f916, %f898, %f915;
	sub.f32 	%f917, %f916, %f6;
	add.s64 	%rd296, %rd196, %rd273;
	st.global.f32 	[%rd296], %f917;
	add.s64 	%rd297, %rd2, %rd273;
	ld.global.f32 	%f129, [%rd297];
	ld.global.f32 	%f130, [%rd49];
	cvt.f64.f32 	%fd1479, %f130;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd1479;
	}
	abs.f64 	%fd1480, %fd1479;
	{ // callseq 216, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1480;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8057, [retval0+0];
	} // callseq 216
	setp.lt.s32 	%p3083, %r143, 0;
	and.pred  	%p100, %p3083, %p246;
	not.pred 	%p3085, %p100;
	mov.f64 	%fd7985, %fd8057;
	@%p3085 bra 	$L__BB1_1854;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2881}, %fd8057;
	}
	xor.b32  	%r2882, %r2881, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2883, %temp}, %fd8057;
	}
	mov.b64 	%fd7985, {%r2883, %r2882};

$L__BB1_1854:
	setp.eq.f32 	%p3086, %f130, 0f00000000;
	@%p3086 bra 	$L__BB1_1858;
	bra.uni 	$L__BB1_1855;

$L__BB1_1858:
	setp.lt.s32 	%p3089, %r3, 0;
	mov.u32 	%r2884, 0;
	selp.b32 	%r2885, %r143, 0, %p246;
	or.b32  	%r2886, %r2885, 2146435072;
	selp.b32 	%r2887, %r2886, %r2885, %p3089;
	mov.b64 	%fd7985, {%r2884, %r2887};
	bra.uni 	$L__BB1_1859;

$L__BB1_1855:
	setp.gt.s32 	%p3087, %r143, -1;
	@%p3087 bra 	$L__BB1_1859;

	mov.f64 	%fd5025, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5026, %fd5025;
	setp.eq.f64 	%p3088, %fd5026, 0d4000000000000000;
	@%p3088 bra 	$L__BB1_1859;

	mov.f64 	%fd7985, 0dFFF8000000000000;

$L__BB1_1859:
	add.f64 	%fd5028, %fd1479, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2888}, %fd5028;
	}
	and.b32  	%r144, %r2888, 2146435072;
	setp.ne.s32 	%p3091, %r144, 2146435072;
	@%p3091 bra 	$L__BB1_1866;

	setp.gtu.f64 	%p3092, %fd1480, 0d7FF0000000000000;
	@%p3092 bra 	$L__BB1_1865;
	bra.uni 	$L__BB1_1861;

$L__BB1_1865:
	mov.f64 	%fd5030, 0d4000000000000000;
	add.rn.f64 	%fd7985, %fd1479, %fd5030;
	bra.uni 	$L__BB1_1866;

$L__BB1_1861:
	setp.eq.s32 	%p3093, %r5, 2146435072;
	mov.f64 	%fd5029, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2889, %temp}, %fd5029;
	}
	setp.eq.s32 	%p3094, %r2889, 0;
	and.pred  	%p3095, %p3093, %p3094;
	@%p3095 bra 	$L__BB1_1864;
	bra.uni 	$L__BB1_1862;

$L__BB1_1864:
	setp.lt.s32 	%p3101, %r3, 0;
	mov.u32 	%r2894, 0;
	setp.gt.f64 	%p3102, %fd1480, 0d3FF0000000000000;
	selp.b32 	%r2895, 2146435072, 0, %p3102;
	xor.b32  	%r2896, %r2895, 2146435072;
	selp.b32 	%r2897, %r2896, %r2895, %p3101;
	setp.eq.f32 	%p3103, %f130, 0fBF800000;
	selp.b32 	%r2898, 1072693248, %r2897, %p3103;
	mov.b64 	%fd7985, {%r2894, %r2898};
	bra.uni 	$L__BB1_1866;

$L__BB1_1862:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2890, %temp}, %fd1479;
	}
	and.b32  	%r2891, %r143, 2147483647;
	setp.ne.s32 	%p3096, %r2891, 2146435072;
	setp.ne.s32 	%p3097, %r2890, 0;
	or.pred  	%p3098, %p3096, %p3097;
	@%p3098 bra 	$L__BB1_1866;

	setp.ne.s32 	%p3099, %r5, 1071644672;
	and.pred  	%p3100, %p3099, %p100;
	selp.b32 	%r2892, %r7, %r6, %p3100;
	mov.u32 	%r2893, 0;
	mov.b64 	%fd7985, {%r2893, %r2892};

$L__BB1_1866:
	ld.global.f32 	%f131, [%rd50];
	cvt.f64.f32 	%fd1490, %f131;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd1490;
	}
	abs.f64 	%fd1491, %fd1490;
	{ // callseq 217, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1491;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8060, [retval0+0];
	} // callseq 217
	setp.lt.s32 	%p3104, %r145, 0;
	and.pred  	%p101, %p3104, %p246;
	not.pred 	%p3106, %p101;
	mov.f64 	%fd7988, %fd8060;
	@%p3106 bra 	$L__BB1_1868;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2899}, %fd8060;
	}
	xor.b32  	%r2900, %r2899, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2901, %temp}, %fd8060;
	}
	mov.b64 	%fd7988, {%r2901, %r2900};

$L__BB1_1868:
	setp.eq.f32 	%p3107, %f131, 0f00000000;
	@%p3107 bra 	$L__BB1_1872;
	bra.uni 	$L__BB1_1869;

$L__BB1_1872:
	setp.lt.s32 	%p3110, %r3, 0;
	mov.u32 	%r2902, 0;
	selp.b32 	%r2903, %r145, 0, %p246;
	or.b32  	%r2904, %r2903, 2146435072;
	selp.b32 	%r2905, %r2904, %r2903, %p3110;
	mov.b64 	%fd7988, {%r2902, %r2905};
	bra.uni 	$L__BB1_1873;

$L__BB1_1869:
	setp.gt.s32 	%p3108, %r145, -1;
	@%p3108 bra 	$L__BB1_1873;

	mov.f64 	%fd5031, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5032, %fd5031;
	setp.eq.f64 	%p3109, %fd5032, 0d4000000000000000;
	@%p3109 bra 	$L__BB1_1873;

	mov.f64 	%fd7988, 0dFFF8000000000000;

$L__BB1_1873:
	add.f64 	%fd5034, %fd1490, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2906}, %fd5034;
	}
	and.b32  	%r146, %r2906, 2146435072;
	setp.ne.s32 	%p3112, %r146, 2146435072;
	@%p3112 bra 	$L__BB1_1880;

	setp.gtu.f64 	%p3113, %fd1491, 0d7FF0000000000000;
	@%p3113 bra 	$L__BB1_1879;
	bra.uni 	$L__BB1_1875;

$L__BB1_1879:
	mov.f64 	%fd5036, 0d4000000000000000;
	add.rn.f64 	%fd7988, %fd1490, %fd5036;
	bra.uni 	$L__BB1_1880;

$L__BB1_1875:
	setp.eq.s32 	%p3114, %r5, 2146435072;
	mov.f64 	%fd5035, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2907, %temp}, %fd5035;
	}
	setp.eq.s32 	%p3115, %r2907, 0;
	and.pred  	%p3116, %p3114, %p3115;
	@%p3116 bra 	$L__BB1_1878;
	bra.uni 	$L__BB1_1876;

$L__BB1_1878:
	setp.lt.s32 	%p3122, %r3, 0;
	mov.u32 	%r2912, 0;
	setp.gt.f64 	%p3123, %fd1491, 0d3FF0000000000000;
	selp.b32 	%r2913, 2146435072, 0, %p3123;
	xor.b32  	%r2914, %r2913, 2146435072;
	selp.b32 	%r2915, %r2914, %r2913, %p3122;
	setp.eq.f32 	%p3124, %f131, 0fBF800000;
	selp.b32 	%r2916, 1072693248, %r2915, %p3124;
	mov.b64 	%fd7988, {%r2912, %r2916};
	bra.uni 	$L__BB1_1880;

$L__BB1_1876:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2908, %temp}, %fd1490;
	}
	and.b32  	%r2909, %r145, 2147483647;
	setp.ne.s32 	%p3117, %r2909, 2146435072;
	setp.ne.s32 	%p3118, %r2908, 0;
	or.pred  	%p3119, %p3117, %p3118;
	@%p3119 bra 	$L__BB1_1880;

	setp.ne.s32 	%p3120, %r5, 1071644672;
	and.pred  	%p3121, %p3120, %p101;
	selp.b32 	%r2910, %r7, %r6, %p3121;
	mov.u32 	%r2911, 0;
	mov.b64 	%fd7988, {%r2911, %r2910};

$L__BB1_1880:
	setp.eq.f32 	%p3125, %f131, 0f3F800000;
	selp.f64 	%fd5037, 0d3FF0000000000000, %fd7988, %p3125;
	setp.eq.f32 	%p3126, %f130, 0f3F800000;
	selp.f64 	%fd5038, 0d3FF0000000000000, %fd7985, %p3126;
	add.f64 	%fd1501, %fd5038, %fd5037;
	ld.global.f32 	%f132, [%rd51];
	cvt.f64.f32 	%fd1502, %f132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd1502;
	}
	abs.f64 	%fd1503, %fd1502;
	{ // callseq 218, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1503;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8063, [retval0+0];
	} // callseq 218
	setp.lt.s32 	%p3127, %r147, 0;
	and.pred  	%p102, %p3127, %p246;
	not.pred 	%p3129, %p102;
	mov.f64 	%fd7991, %fd8063;
	@%p3129 bra 	$L__BB1_1882;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2917}, %fd8063;
	}
	xor.b32  	%r2918, %r2917, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2919, %temp}, %fd8063;
	}
	mov.b64 	%fd7991, {%r2919, %r2918};

$L__BB1_1882:
	setp.eq.f32 	%p3130, %f132, 0f00000000;
	@%p3130 bra 	$L__BB1_1886;
	bra.uni 	$L__BB1_1883;

$L__BB1_1886:
	setp.lt.s32 	%p3133, %r3, 0;
	mov.u32 	%r2920, 0;
	selp.b32 	%r2921, %r147, 0, %p246;
	or.b32  	%r2922, %r2921, 2146435072;
	selp.b32 	%r2923, %r2922, %r2921, %p3133;
	mov.b64 	%fd7991, {%r2920, %r2923};
	bra.uni 	$L__BB1_1887;

$L__BB1_1883:
	setp.gt.s32 	%p3131, %r147, -1;
	@%p3131 bra 	$L__BB1_1887;

	mov.f64 	%fd5039, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5040, %fd5039;
	setp.eq.f64 	%p3132, %fd5040, 0d4000000000000000;
	@%p3132 bra 	$L__BB1_1887;

	mov.f64 	%fd7991, 0dFFF8000000000000;

$L__BB1_1887:
	add.f64 	%fd5042, %fd1502, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2924}, %fd5042;
	}
	and.b32  	%r148, %r2924, 2146435072;
	setp.ne.s32 	%p3135, %r148, 2146435072;
	@%p3135 bra 	$L__BB1_1894;

	setp.gtu.f64 	%p3136, %fd1503, 0d7FF0000000000000;
	@%p3136 bra 	$L__BB1_1893;
	bra.uni 	$L__BB1_1889;

$L__BB1_1893:
	mov.f64 	%fd5044, 0d4000000000000000;
	add.rn.f64 	%fd7991, %fd1502, %fd5044;
	bra.uni 	$L__BB1_1894;

$L__BB1_1889:
	setp.eq.s32 	%p3137, %r5, 2146435072;
	mov.f64 	%fd5043, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2925, %temp}, %fd5043;
	}
	setp.eq.s32 	%p3138, %r2925, 0;
	and.pred  	%p3139, %p3137, %p3138;
	@%p3139 bra 	$L__BB1_1892;
	bra.uni 	$L__BB1_1890;

$L__BB1_1892:
	setp.lt.s32 	%p3145, %r3, 0;
	mov.u32 	%r2930, 0;
	setp.gt.f64 	%p3146, %fd1503, 0d3FF0000000000000;
	selp.b32 	%r2931, 2146435072, 0, %p3146;
	xor.b32  	%r2932, %r2931, 2146435072;
	selp.b32 	%r2933, %r2932, %r2931, %p3145;
	setp.eq.f32 	%p3147, %f132, 0fBF800000;
	selp.b32 	%r2934, 1072693248, %r2933, %p3147;
	mov.b64 	%fd7991, {%r2930, %r2934};
	bra.uni 	$L__BB1_1894;

$L__BB1_1890:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2926, %temp}, %fd1502;
	}
	and.b32  	%r2927, %r147, 2147483647;
	setp.ne.s32 	%p3140, %r2927, 2146435072;
	setp.ne.s32 	%p3141, %r2926, 0;
	or.pred  	%p3142, %p3140, %p3141;
	@%p3142 bra 	$L__BB1_1894;

	setp.ne.s32 	%p3143, %r5, 1071644672;
	and.pred  	%p3144, %p3143, %p102;
	selp.b32 	%r2928, %r7, %r6, %p3144;
	mov.u32 	%r2929, 0;
	mov.b64 	%fd7991, {%r2929, %r2928};

$L__BB1_1894:
	setp.eq.f32 	%p3148, %f132, 0f3F800000;
	selp.f64 	%fd5045, 0d3FF0000000000000, %fd7991, %p3148;
	add.f64 	%fd1513, %fd1501, %fd5045;
	ld.global.f32 	%f133, [%rd52];
	cvt.f64.f32 	%fd5046, %f133;
	rcp.rn.f64 	%fd1514, %fd5046;
	ld.global.f32 	%f134, [%rd44];
	cvt.f64.f32 	%fd1515, %f134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd1515;
	}
	abs.f64 	%fd1516, %fd1515;
	{ // callseq 219, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1516;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8066, [retval0+0];
	} // callseq 219
	setp.lt.s32 	%p3149, %r149, 0;
	and.pred  	%p103, %p3149, %p246;
	not.pred 	%p3151, %p103;
	mov.f64 	%fd7994, %fd8066;
	@%p3151 bra 	$L__BB1_1896;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2935}, %fd8066;
	}
	xor.b32  	%r2936, %r2935, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2937, %temp}, %fd8066;
	}
	mov.b64 	%fd7994, {%r2937, %r2936};

$L__BB1_1896:
	setp.eq.f32 	%p3152, %f134, 0f00000000;
	@%p3152 bra 	$L__BB1_1900;
	bra.uni 	$L__BB1_1897;

$L__BB1_1900:
	setp.lt.s32 	%p3155, %r3, 0;
	mov.u32 	%r2938, 0;
	selp.b32 	%r2939, %r149, 0, %p246;
	or.b32  	%r2940, %r2939, 2146435072;
	selp.b32 	%r2941, %r2940, %r2939, %p3155;
	mov.b64 	%fd7994, {%r2938, %r2941};
	bra.uni 	$L__BB1_1901;

$L__BB1_1897:
	setp.gt.s32 	%p3153, %r149, -1;
	@%p3153 bra 	$L__BB1_1901;

	mov.f64 	%fd5047, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5048, %fd5047;
	setp.eq.f64 	%p3154, %fd5048, 0d4000000000000000;
	@%p3154 bra 	$L__BB1_1901;

	mov.f64 	%fd7994, 0dFFF8000000000000;

$L__BB1_1901:
	add.f64 	%fd5050, %fd1515, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2942}, %fd5050;
	}
	and.b32  	%r150, %r2942, 2146435072;
	setp.ne.s32 	%p3157, %r150, 2146435072;
	@%p3157 bra 	$L__BB1_1908;

	setp.gtu.f64 	%p3158, %fd1516, 0d7FF0000000000000;
	@%p3158 bra 	$L__BB1_1907;
	bra.uni 	$L__BB1_1903;

$L__BB1_1907:
	mov.f64 	%fd5052, 0d4000000000000000;
	add.rn.f64 	%fd7994, %fd1515, %fd5052;
	bra.uni 	$L__BB1_1908;

$L__BB1_1903:
	setp.eq.s32 	%p3159, %r5, 2146435072;
	mov.f64 	%fd5051, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2943, %temp}, %fd5051;
	}
	setp.eq.s32 	%p3160, %r2943, 0;
	and.pred  	%p3161, %p3159, %p3160;
	@%p3161 bra 	$L__BB1_1906;
	bra.uni 	$L__BB1_1904;

$L__BB1_1906:
	setp.lt.s32 	%p3167, %r3, 0;
	mov.u32 	%r2948, 0;
	setp.gt.f64 	%p3168, %fd1516, 0d3FF0000000000000;
	selp.b32 	%r2949, 2146435072, 0, %p3168;
	xor.b32  	%r2950, %r2949, 2146435072;
	selp.b32 	%r2951, %r2950, %r2949, %p3167;
	setp.eq.f32 	%p3169, %f134, 0fBF800000;
	selp.b32 	%r2952, 1072693248, %r2951, %p3169;
	mov.b64 	%fd7994, {%r2948, %r2952};
	bra.uni 	$L__BB1_1908;

$L__BB1_1904:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2944, %temp}, %fd1515;
	}
	and.b32  	%r2945, %r149, 2147483647;
	setp.ne.s32 	%p3162, %r2945, 2146435072;
	setp.ne.s32 	%p3163, %r2944, 0;
	or.pred  	%p3164, %p3162, %p3163;
	@%p3164 bra 	$L__BB1_1908;

	setp.ne.s32 	%p3165, %r5, 1071644672;
	and.pred  	%p3166, %p3165, %p103;
	selp.b32 	%r2946, %r7, %r6, %p3166;
	mov.u32 	%r2947, 0;
	mov.b64 	%fd7994, {%r2947, %r2946};

$L__BB1_1908:
	ld.global.f32 	%f135, [%rd47];
	cvt.f64.f32 	%fd1526, %f135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd1526;
	}
	abs.f64 	%fd1527, %fd1526;
	{ // callseq 220, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1527;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8069, [retval0+0];
	} // callseq 220
	setp.lt.s32 	%p3170, %r151, 0;
	and.pred  	%p104, %p3170, %p246;
	not.pred 	%p3172, %p104;
	mov.f64 	%fd7997, %fd8069;
	@%p3172 bra 	$L__BB1_1910;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2953}, %fd8069;
	}
	xor.b32  	%r2954, %r2953, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2955, %temp}, %fd8069;
	}
	mov.b64 	%fd7997, {%r2955, %r2954};

$L__BB1_1910:
	setp.eq.f32 	%p3173, %f135, 0f00000000;
	@%p3173 bra 	$L__BB1_1914;
	bra.uni 	$L__BB1_1911;

$L__BB1_1914:
	setp.lt.s32 	%p3176, %r3, 0;
	mov.u32 	%r2956, 0;
	selp.b32 	%r2957, %r151, 0, %p246;
	or.b32  	%r2958, %r2957, 2146435072;
	selp.b32 	%r2959, %r2958, %r2957, %p3176;
	mov.b64 	%fd7997, {%r2956, %r2959};
	bra.uni 	$L__BB1_1915;

$L__BB1_1911:
	setp.gt.s32 	%p3174, %r151, -1;
	@%p3174 bra 	$L__BB1_1915;

	mov.f64 	%fd5053, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5054, %fd5053;
	setp.eq.f64 	%p3175, %fd5054, 0d4000000000000000;
	@%p3175 bra 	$L__BB1_1915;

	mov.f64 	%fd7997, 0dFFF8000000000000;

$L__BB1_1915:
	add.f64 	%fd5056, %fd1526, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2960}, %fd5056;
	}
	and.b32  	%r152, %r2960, 2146435072;
	setp.ne.s32 	%p3178, %r152, 2146435072;
	@%p3178 bra 	$L__BB1_1922;

	setp.gtu.f64 	%p3179, %fd1527, 0d7FF0000000000000;
	@%p3179 bra 	$L__BB1_1921;
	bra.uni 	$L__BB1_1917;

$L__BB1_1921:
	mov.f64 	%fd5058, 0d4000000000000000;
	add.rn.f64 	%fd7997, %fd1526, %fd5058;
	bra.uni 	$L__BB1_1922;

$L__BB1_1917:
	setp.eq.s32 	%p3180, %r5, 2146435072;
	mov.f64 	%fd5057, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2961, %temp}, %fd5057;
	}
	setp.eq.s32 	%p3181, %r2961, 0;
	and.pred  	%p3182, %p3180, %p3181;
	@%p3182 bra 	$L__BB1_1920;
	bra.uni 	$L__BB1_1918;

$L__BB1_1920:
	setp.lt.s32 	%p3188, %r3, 0;
	mov.u32 	%r2966, 0;
	setp.gt.f64 	%p3189, %fd1527, 0d3FF0000000000000;
	selp.b32 	%r2967, 2146435072, 0, %p3189;
	xor.b32  	%r2968, %r2967, 2146435072;
	selp.b32 	%r2969, %r2968, %r2967, %p3188;
	setp.eq.f32 	%p3190, %f135, 0fBF800000;
	selp.b32 	%r2970, 1072693248, %r2969, %p3190;
	mov.b64 	%fd7997, {%r2966, %r2970};
	bra.uni 	$L__BB1_1922;

$L__BB1_1918:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2962, %temp}, %fd1526;
	}
	and.b32  	%r2963, %r151, 2147483647;
	setp.ne.s32 	%p3183, %r2963, 2146435072;
	setp.ne.s32 	%p3184, %r2962, 0;
	or.pred  	%p3185, %p3183, %p3184;
	@%p3185 bra 	$L__BB1_1922;

	setp.ne.s32 	%p3186, %r5, 1071644672;
	and.pred  	%p3187, %p3186, %p104;
	selp.b32 	%r2964, %r7, %r6, %p3187;
	mov.u32 	%r2965, 0;
	mov.b64 	%fd7997, {%r2965, %r2964};

$L__BB1_1922:
	cvt.rn.f32.f64 	%f136, %fd1513;
	setp.eq.f32 	%p3191, %f135, 0f3F800000;
	selp.f64 	%fd5059, 0d3FF0000000000000, %fd7997, %p3191;
	setp.eq.f32 	%p3192, %f134, 0f3F800000;
	selp.f64 	%fd5060, 0d3FF0000000000000, %fd7994, %p3192;
	add.f64 	%fd1537, %fd5060, %fd5059;
	ld.global.f32 	%f137, [%rd48];
	cvt.f64.f32 	%fd1538, %f137;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd1538;
	}
	abs.f64 	%fd1539, %fd1538;
	{ // callseq 221, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1539;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8072, [retval0+0];
	} // callseq 221
	setp.lt.s32 	%p3193, %r153, 0;
	and.pred  	%p105, %p3193, %p246;
	not.pred 	%p3195, %p105;
	mov.f64 	%fd8000, %fd8072;
	@%p3195 bra 	$L__BB1_1924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2971}, %fd8072;
	}
	xor.b32  	%r2972, %r2971, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2973, %temp}, %fd8072;
	}
	mov.b64 	%fd8000, {%r2973, %r2972};

$L__BB1_1924:
	setp.eq.f32 	%p3196, %f137, 0f00000000;
	@%p3196 bra 	$L__BB1_1928;
	bra.uni 	$L__BB1_1925;

$L__BB1_1928:
	setp.lt.s32 	%p3199, %r3, 0;
	mov.u32 	%r2974, 0;
	selp.b32 	%r2975, %r153, 0, %p246;
	or.b32  	%r2976, %r2975, 2146435072;
	selp.b32 	%r2977, %r2976, %r2975, %p3199;
	mov.b64 	%fd8000, {%r2974, %r2977};
	bra.uni 	$L__BB1_1929;

$L__BB1_1925:
	setp.gt.s32 	%p3197, %r153, -1;
	@%p3197 bra 	$L__BB1_1929;

	mov.f64 	%fd5061, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5062, %fd5061;
	setp.eq.f64 	%p3198, %fd5062, 0d4000000000000000;
	@%p3198 bra 	$L__BB1_1929;

	mov.f64 	%fd8000, 0dFFF8000000000000;

$L__BB1_1929:
	add.f64 	%fd5064, %fd1538, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2978}, %fd5064;
	}
	and.b32  	%r154, %r2978, 2146435072;
	setp.ne.s32 	%p3201, %r154, 2146435072;
	@%p3201 bra 	$L__BB1_1936;

	setp.gtu.f64 	%p3202, %fd1539, 0d7FF0000000000000;
	@%p3202 bra 	$L__BB1_1935;
	bra.uni 	$L__BB1_1931;

$L__BB1_1935:
	mov.f64 	%fd5066, 0d4000000000000000;
	add.rn.f64 	%fd8000, %fd1538, %fd5066;
	bra.uni 	$L__BB1_1936;

$L__BB1_1931:
	setp.eq.s32 	%p3203, %r5, 2146435072;
	mov.f64 	%fd5065, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2979, %temp}, %fd5065;
	}
	setp.eq.s32 	%p3204, %r2979, 0;
	and.pred  	%p3205, %p3203, %p3204;
	@%p3205 bra 	$L__BB1_1934;
	bra.uni 	$L__BB1_1932;

$L__BB1_1934:
	setp.lt.s32 	%p3211, %r3, 0;
	mov.u32 	%r2984, 0;
	setp.gt.f64 	%p3212, %fd1539, 0d3FF0000000000000;
	selp.b32 	%r2985, 2146435072, 0, %p3212;
	xor.b32  	%r2986, %r2985, 2146435072;
	selp.b32 	%r2987, %r2986, %r2985, %p3211;
	setp.eq.f32 	%p3213, %f137, 0fBF800000;
	selp.b32 	%r2988, 1072693248, %r2987, %p3213;
	mov.b64 	%fd8000, {%r2984, %r2988};
	bra.uni 	$L__BB1_1936;

$L__BB1_1932:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2980, %temp}, %fd1538;
	}
	and.b32  	%r2981, %r153, 2147483647;
	setp.ne.s32 	%p3206, %r2981, 2146435072;
	setp.ne.s32 	%p3207, %r2980, 0;
	or.pred  	%p3208, %p3206, %p3207;
	@%p3208 bra 	$L__BB1_1936;

	setp.ne.s32 	%p3209, %r5, 1071644672;
	and.pred  	%p3210, %p3209, %p105;
	selp.b32 	%r2982, %r7, %r6, %p3210;
	mov.u32 	%r2983, 0;
	mov.b64 	%fd8000, {%r2983, %r2982};

$L__BB1_1936:
	setp.eq.f32 	%p3214, %f137, 0f3F800000;
	selp.f64 	%fd5067, 0d3FF0000000000000, %fd8000, %p3214;
	add.f64 	%fd5068, %fd1537, %fd5067;
	mul.f64 	%fd5069, %fd1514, %fd5068;
	cvt.rn.f32.f64 	%f918, %fd5069;
	mad.lo.s32 	%r2991, %r428, %r427, %r427;
	add.s32 	%r2993, %r424, %r2991;
	add.s32 	%r2994, %r7144, %r2993;
	mul.wide.s32 	%rd298, %r2994, 4;
	add.s64 	%rd299, %rd2, %rd298;
	ld.global.f32 	%f138, [%rd299];
	sub.f32 	%f919, %f138, %f918;
	cvt.f64.f32 	%fd5070, %f919;
	cvt.f64.f32 	%fd5071, %f136;
	fma.rn.f64 	%fd5072, %fd5071, 0dBFE0000000000000, %fd5070;
	mul.f64 	%fd5073, %fd5072, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f920, %fd5073;
	mul.f32 	%f921, %f135, %f131;
	fma.rn.f32 	%f922, %f134, %f130, %f921;
	fma.rn.f32 	%f923, %f137, %f132, %f922;
	cvt.f64.f32 	%fd5074, %f923;
	mul.f64 	%fd5075, %fd1514, %fd5074;
	cvt.rn.f32.f64 	%f139, %fd5075;
	add.f32 	%f924, %f138, %f920;
	div.rn.f32 	%f925, %f134, %f133;
	fma.rn.f32 	%f140, %f925, %f136, %f924;
	add.s32 	%r2997, %r426, %r2991;
	mul.wide.s32 	%rd301, %r2997, 4;
	add.s64 	%rd302, %rd147, %rd301;
	ld.global.f32 	%f141, [%rd302];
	cvt.f64.f32 	%fd1549, %f141;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd1549;
	}
	abs.f64 	%fd1550, %fd1549;
	{ // callseq 222, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1550;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8003, [retval0+0];
	} // callseq 222
	setp.lt.s32 	%p3215, %r155, 0;
	and.pred  	%p106, %p3215, %p246;
	not.pred 	%p3217, %p106;
	@%p3217 bra 	$L__BB1_1938;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2998}, %fd8003;
	}
	xor.b32  	%r2999, %r2998, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3000, %temp}, %fd8003;
	}
	mov.b64 	%fd8003, {%r3000, %r2999};

$L__BB1_1938:
	setp.eq.f32 	%p3218, %f141, 0f00000000;
	@%p3218 bra 	$L__BB1_1942;
	bra.uni 	$L__BB1_1939;

$L__BB1_1942:
	setp.lt.s32 	%p3221, %r3, 0;
	mov.u32 	%r3001, 0;
	selp.b32 	%r3002, %r155, 0, %p246;
	or.b32  	%r3003, %r3002, 2146435072;
	selp.b32 	%r3004, %r3003, %r3002, %p3221;
	mov.b64 	%fd8003, {%r3001, %r3004};
	bra.uni 	$L__BB1_1943;

$L__BB1_1939:
	setp.gt.s32 	%p3219, %r155, -1;
	@%p3219 bra 	$L__BB1_1943;

	mov.f64 	%fd5076, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5077, %fd5076;
	setp.eq.f64 	%p3220, %fd5077, 0d4000000000000000;
	@%p3220 bra 	$L__BB1_1943;

	mov.f64 	%fd8003, 0dFFF8000000000000;

$L__BB1_1943:
	add.f64 	%fd5079, %fd1549, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3005}, %fd5079;
	}
	and.b32  	%r3006, %r3005, 2146435072;
	setp.ne.s32 	%p3223, %r3006, 2146435072;
	@%p3223 bra 	$L__BB1_1950;

	setp.gtu.f64 	%p3224, %fd1550, 0d7FF0000000000000;
	@%p3224 bra 	$L__BB1_1949;
	bra.uni 	$L__BB1_1945;

$L__BB1_1949:
	mov.f64 	%fd5081, 0d4000000000000000;
	add.rn.f64 	%fd8003, %fd1549, %fd5081;
	bra.uni 	$L__BB1_1950;

$L__BB1_1945:
	setp.eq.s32 	%p3225, %r5, 2146435072;
	mov.f64 	%fd5080, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3007, %temp}, %fd5080;
	}
	setp.eq.s32 	%p3226, %r3007, 0;
	and.pred  	%p3227, %p3225, %p3226;
	@%p3227 bra 	$L__BB1_1948;
	bra.uni 	$L__BB1_1946;

$L__BB1_1948:
	setp.lt.s32 	%p3233, %r3, 0;
	mov.u32 	%r3012, 0;
	setp.gt.f64 	%p3234, %fd1550, 0d3FF0000000000000;
	selp.b32 	%r3013, 2146435072, 0, %p3234;
	xor.b32  	%r3014, %r3013, 2146435072;
	selp.b32 	%r3015, %r3014, %r3013, %p3233;
	setp.eq.f32 	%p3235, %f141, 0fBF800000;
	selp.b32 	%r3016, 1072693248, %r3015, %p3235;
	mov.b64 	%fd8003, {%r3012, %r3016};
	bra.uni 	$L__BB1_1950;

$L__BB1_1946:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3008, %temp}, %fd1549;
	}
	and.b32  	%r3009, %r155, 2147483647;
	setp.ne.s32 	%p3228, %r3009, 2146435072;
	setp.ne.s32 	%p3229, %r3008, 0;
	or.pred  	%p3230, %p3228, %p3229;
	@%p3230 bra 	$L__BB1_1950;

	setp.ne.s32 	%p3231, %r5, 1071644672;
	and.pred  	%p3232, %p3231, %p106;
	selp.b32 	%r3010, %r7, %r6, %p3232;
	mov.u32 	%r3011, 0;
	mov.b64 	%fd8003, {%r3011, %r3010};

$L__BB1_1950:
	add.s64 	%rd305, %rd148, %rd301;
	ld.global.f32 	%f142, [%rd305];
	cvt.f64.f32 	%fd1560, %f142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd1560;
	}
	abs.f64 	%fd1561, %fd1560;
	{ // callseq 223, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1561;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8006, [retval0+0];
	} // callseq 223
	setp.lt.s32 	%p3236, %r156, 0;
	and.pred  	%p107, %p3236, %p246;
	not.pred 	%p3238, %p107;
	@%p3238 bra 	$L__BB1_1952;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3024}, %fd8006;
	}
	xor.b32  	%r3025, %r3024, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3026, %temp}, %fd8006;
	}
	mov.b64 	%fd8006, {%r3026, %r3025};

$L__BB1_1952:
	setp.eq.f32 	%p3239, %f142, 0f00000000;
	@%p3239 bra 	$L__BB1_1956;
	bra.uni 	$L__BB1_1953;

$L__BB1_1956:
	setp.lt.s32 	%p3242, %r3, 0;
	mov.u32 	%r3027, 0;
	selp.b32 	%r3028, %r156, 0, %p246;
	or.b32  	%r3029, %r3028, 2146435072;
	selp.b32 	%r3030, %r3029, %r3028, %p3242;
	mov.b64 	%fd8006, {%r3027, %r3030};
	bra.uni 	$L__BB1_1957;

$L__BB1_1953:
	setp.gt.s32 	%p3240, %r156, -1;
	@%p3240 bra 	$L__BB1_1957;

	mov.f64 	%fd5082, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5083, %fd5082;
	setp.eq.f64 	%p3241, %fd5083, 0d4000000000000000;
	@%p3241 bra 	$L__BB1_1957;

	mov.f64 	%fd8006, 0dFFF8000000000000;

$L__BB1_1957:
	add.f64 	%fd5085, %fd1560, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3031}, %fd5085;
	}
	and.b32  	%r3032, %r3031, 2146435072;
	setp.ne.s32 	%p3244, %r3032, 2146435072;
	@%p3244 bra 	$L__BB1_1964;

	setp.gtu.f64 	%p3245, %fd1561, 0d7FF0000000000000;
	@%p3245 bra 	$L__BB1_1963;
	bra.uni 	$L__BB1_1959;

$L__BB1_1963:
	mov.f64 	%fd5087, 0d4000000000000000;
	add.rn.f64 	%fd8006, %fd1560, %fd5087;
	bra.uni 	$L__BB1_1964;

$L__BB1_1959:
	setp.eq.s32 	%p3246, %r5, 2146435072;
	mov.f64 	%fd5086, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3033, %temp}, %fd5086;
	}
	setp.eq.s32 	%p3247, %r3033, 0;
	and.pred  	%p3248, %p3246, %p3247;
	@%p3248 bra 	$L__BB1_1962;
	bra.uni 	$L__BB1_1960;

$L__BB1_1962:
	setp.lt.s32 	%p3254, %r3, 0;
	mov.u32 	%r3038, 0;
	setp.gt.f64 	%p3255, %fd1561, 0d3FF0000000000000;
	selp.b32 	%r3039, 2146435072, 0, %p3255;
	xor.b32  	%r3040, %r3039, 2146435072;
	selp.b32 	%r3041, %r3040, %r3039, %p3254;
	setp.eq.f32 	%p3256, %f142, 0fBF800000;
	selp.b32 	%r3042, 1072693248, %r3041, %p3256;
	mov.b64 	%fd8006, {%r3038, %r3042};
	bra.uni 	$L__BB1_1964;

$L__BB1_1960:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3034, %temp}, %fd1560;
	}
	and.b32  	%r3035, %r156, 2147483647;
	setp.ne.s32 	%p3249, %r3035, 2146435072;
	setp.ne.s32 	%p3250, %r3034, 0;
	or.pred  	%p3251, %p3249, %p3250;
	@%p3251 bra 	$L__BB1_1964;

	setp.ne.s32 	%p3252, %r5, 1071644672;
	and.pred  	%p3253, %p3252, %p107;
	selp.b32 	%r3036, %r7, %r6, %p3253;
	mov.u32 	%r3037, 0;
	mov.b64 	%fd8006, {%r3037, %r3036};

$L__BB1_1964:
	setp.eq.f32 	%p3257, %f142, 0f3F800000;
	selp.f64 	%fd5088, 0d3FF0000000000000, %fd8006, %p3257;
	setp.eq.f32 	%p3258, %f141, 0f3F800000;
	selp.f64 	%fd5089, 0d3FF0000000000000, %fd8003, %p3258;
	add.f64 	%fd1571, %fd5089, %fd5088;
	add.s64 	%rd308, %rd150, %rd301;
	ld.global.f32 	%f143, [%rd308];
	cvt.f64.f32 	%fd1572, %f143;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd1572;
	}
	abs.f64 	%fd1573, %fd1572;
	{ // callseq 224, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1573;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8009, [retval0+0];
	} // callseq 224
	setp.lt.s32 	%p3259, %r157, 0;
	and.pred  	%p108, %p3259, %p246;
	not.pred 	%p3261, %p108;
	@%p3261 bra 	$L__BB1_1966;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3050}, %fd8009;
	}
	xor.b32  	%r3051, %r3050, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3052, %temp}, %fd8009;
	}
	mov.b64 	%fd8009, {%r3052, %r3051};

$L__BB1_1966:
	setp.eq.f32 	%p3262, %f143, 0f00000000;
	@%p3262 bra 	$L__BB1_1970;
	bra.uni 	$L__BB1_1967;

$L__BB1_1970:
	setp.lt.s32 	%p3265, %r3, 0;
	mov.u32 	%r3053, 0;
	selp.b32 	%r3054, %r157, 0, %p246;
	or.b32  	%r3055, %r3054, 2146435072;
	selp.b32 	%r3056, %r3055, %r3054, %p3265;
	mov.b64 	%fd8009, {%r3053, %r3056};
	bra.uni 	$L__BB1_1971;

$L__BB1_1967:
	setp.gt.s32 	%p3263, %r157, -1;
	@%p3263 bra 	$L__BB1_1971;

	mov.f64 	%fd5090, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5091, %fd5090;
	setp.eq.f64 	%p3264, %fd5091, 0d4000000000000000;
	@%p3264 bra 	$L__BB1_1971;

	mov.f64 	%fd8009, 0dFFF8000000000000;

$L__BB1_1971:
	add.f64 	%fd5093, %fd1572, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3057}, %fd5093;
	}
	and.b32  	%r3058, %r3057, 2146435072;
	setp.ne.s32 	%p3267, %r3058, 2146435072;
	@%p3267 bra 	$L__BB1_1978;

	setp.gtu.f64 	%p3268, %fd1573, 0d7FF0000000000000;
	@%p3268 bra 	$L__BB1_1977;
	bra.uni 	$L__BB1_1973;

$L__BB1_1977:
	mov.f64 	%fd5095, 0d4000000000000000;
	add.rn.f64 	%fd8009, %fd1572, %fd5095;
	bra.uni 	$L__BB1_1978;

$L__BB1_1973:
	setp.eq.s32 	%p3269, %r5, 2146435072;
	mov.f64 	%fd5094, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3059, %temp}, %fd5094;
	}
	setp.eq.s32 	%p3270, %r3059, 0;
	and.pred  	%p3271, %p3269, %p3270;
	@%p3271 bra 	$L__BB1_1976;
	bra.uni 	$L__BB1_1974;

$L__BB1_1976:
	setp.lt.s32 	%p3277, %r3, 0;
	mov.u32 	%r3064, 0;
	setp.gt.f64 	%p3278, %fd1573, 0d3FF0000000000000;
	selp.b32 	%r3065, 2146435072, 0, %p3278;
	xor.b32  	%r3066, %r3065, 2146435072;
	selp.b32 	%r3067, %r3066, %r3065, %p3277;
	setp.eq.f32 	%p3279, %f143, 0fBF800000;
	selp.b32 	%r3068, 1072693248, %r3067, %p3279;
	mov.b64 	%fd8009, {%r3064, %r3068};
	bra.uni 	$L__BB1_1978;

$L__BB1_1974:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3060, %temp}, %fd1572;
	}
	and.b32  	%r3061, %r157, 2147483647;
	setp.ne.s32 	%p3272, %r3061, 2146435072;
	setp.ne.s32 	%p3273, %r3060, 0;
	or.pred  	%p3274, %p3272, %p3273;
	@%p3274 bra 	$L__BB1_1978;

	setp.ne.s32 	%p3275, %r5, 1071644672;
	and.pred  	%p3276, %p3275, %p108;
	selp.b32 	%r3062, %r7, %r6, %p3276;
	mov.u32 	%r3063, 0;
	mov.b64 	%fd8009, {%r3063, %r3062};

$L__BB1_1978:
	setp.eq.f32 	%p3280, %f143, 0f3F800000;
	selp.f64 	%fd5096, 0d3FF0000000000000, %fd8009, %p3280;
	add.f64 	%fd1583, %fd1571, %fd5096;
	add.s64 	%rd311, %rd139, %rd301;
	ld.global.f32 	%f144, [%rd311];
	add.s64 	%rd313, %rd141, %rd301;
	ld.global.f32 	%f145, [%rd313];
	cvt.f64.f32 	%fd1584, %f145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd1584;
	}
	abs.f64 	%fd1585, %fd1584;
	{ // callseq 225, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1585;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8012, [retval0+0];
	} // callseq 225
	setp.lt.s32 	%p3281, %r158, 0;
	and.pred  	%p109, %p3281, %p246;
	not.pred 	%p3283, %p109;
	@%p3283 bra 	$L__BB1_1980;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3076}, %fd8012;
	}
	xor.b32  	%r3077, %r3076, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3078, %temp}, %fd8012;
	}
	mov.b64 	%fd8012, {%r3078, %r3077};

$L__BB1_1980:
	setp.eq.f32 	%p3284, %f145, 0f00000000;
	@%p3284 bra 	$L__BB1_1984;
	bra.uni 	$L__BB1_1981;

$L__BB1_1984:
	setp.lt.s32 	%p3287, %r3, 0;
	mov.u32 	%r3079, 0;
	selp.b32 	%r3080, %r158, 0, %p246;
	or.b32  	%r3081, %r3080, 2146435072;
	selp.b32 	%r3082, %r3081, %r3080, %p3287;
	mov.b64 	%fd8012, {%r3079, %r3082};
	bra.uni 	$L__BB1_1985;

$L__BB1_1981:
	setp.gt.s32 	%p3285, %r158, -1;
	@%p3285 bra 	$L__BB1_1985;

	mov.f64 	%fd5097, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5098, %fd5097;
	setp.eq.f64 	%p3286, %fd5098, 0d4000000000000000;
	@%p3286 bra 	$L__BB1_1985;

	mov.f64 	%fd8012, 0dFFF8000000000000;

$L__BB1_1985:
	add.f64 	%fd5100, %fd1584, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3083}, %fd5100;
	}
	and.b32  	%r3084, %r3083, 2146435072;
	setp.ne.s32 	%p3289, %r3084, 2146435072;
	@%p3289 bra 	$L__BB1_1992;

	setp.gtu.f64 	%p3290, %fd1585, 0d7FF0000000000000;
	@%p3290 bra 	$L__BB1_1991;
	bra.uni 	$L__BB1_1987;

$L__BB1_1991:
	mov.f64 	%fd5102, 0d4000000000000000;
	add.rn.f64 	%fd8012, %fd1584, %fd5102;
	bra.uni 	$L__BB1_1992;

$L__BB1_1987:
	setp.eq.s32 	%p3291, %r5, 2146435072;
	mov.f64 	%fd5101, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3085, %temp}, %fd5101;
	}
	setp.eq.s32 	%p3292, %r3085, 0;
	and.pred  	%p3293, %p3291, %p3292;
	@%p3293 bra 	$L__BB1_1990;
	bra.uni 	$L__BB1_1988;

$L__BB1_1990:
	setp.lt.s32 	%p3299, %r3, 0;
	mov.u32 	%r3090, 0;
	setp.gt.f64 	%p3300, %fd1585, 0d3FF0000000000000;
	selp.b32 	%r3091, 2146435072, 0, %p3300;
	xor.b32  	%r3092, %r3091, 2146435072;
	selp.b32 	%r3093, %r3092, %r3091, %p3299;
	setp.eq.f32 	%p3301, %f145, 0fBF800000;
	selp.b32 	%r3094, 1072693248, %r3093, %p3301;
	mov.b64 	%fd8012, {%r3090, %r3094};
	bra.uni 	$L__BB1_1992;

$L__BB1_1988:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3086, %temp}, %fd1584;
	}
	and.b32  	%r3087, %r158, 2147483647;
	setp.ne.s32 	%p3294, %r3087, 2146435072;
	setp.ne.s32 	%p3295, %r3086, 0;
	or.pred  	%p3296, %p3294, %p3295;
	@%p3296 bra 	$L__BB1_1992;

	setp.ne.s32 	%p3297, %r5, 1071644672;
	and.pred  	%p3298, %p3297, %p109;
	selp.b32 	%r3088, %r7, %r6, %p3298;
	mov.u32 	%r3089, 0;
	mov.b64 	%fd8012, {%r3089, %r3088};

$L__BB1_1992:
	add.s64 	%rd316, %rd143, %rd301;
	ld.global.f32 	%f146, [%rd316];
	cvt.f64.f32 	%fd1595, %f146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd1595;
	}
	abs.f64 	%fd1596, %fd1595;
	{ // callseq 226, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1596;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8015, [retval0+0];
	} // callseq 226
	setp.lt.s32 	%p3302, %r159, 0;
	and.pred  	%p110, %p3302, %p246;
	not.pred 	%p3304, %p110;
	@%p3304 bra 	$L__BB1_1994;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3102}, %fd8015;
	}
	xor.b32  	%r3103, %r3102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3104, %temp}, %fd8015;
	}
	mov.b64 	%fd8015, {%r3104, %r3103};

$L__BB1_1994:
	setp.eq.f32 	%p3305, %f146, 0f00000000;
	@%p3305 bra 	$L__BB1_1998;
	bra.uni 	$L__BB1_1995;

$L__BB1_1998:
	setp.lt.s32 	%p3308, %r3, 0;
	mov.u32 	%r3105, 0;
	selp.b32 	%r3106, %r159, 0, %p246;
	or.b32  	%r3107, %r3106, 2146435072;
	selp.b32 	%r3108, %r3107, %r3106, %p3308;
	mov.b64 	%fd8015, {%r3105, %r3108};
	bra.uni 	$L__BB1_1999;

$L__BB1_1995:
	setp.gt.s32 	%p3306, %r159, -1;
	@%p3306 bra 	$L__BB1_1999;

	mov.f64 	%fd5103, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5104, %fd5103;
	setp.eq.f64 	%p3307, %fd5104, 0d4000000000000000;
	@%p3307 bra 	$L__BB1_1999;

	mov.f64 	%fd8015, 0dFFF8000000000000;

$L__BB1_1999:
	add.f64 	%fd5106, %fd1595, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3109}, %fd5106;
	}
	and.b32  	%r3110, %r3109, 2146435072;
	setp.ne.s32 	%p3310, %r3110, 2146435072;
	@%p3310 bra 	$L__BB1_2006;

	setp.gtu.f64 	%p3311, %fd1596, 0d7FF0000000000000;
	@%p3311 bra 	$L__BB1_2005;
	bra.uni 	$L__BB1_2001;

$L__BB1_2005:
	mov.f64 	%fd5108, 0d4000000000000000;
	add.rn.f64 	%fd8015, %fd1595, %fd5108;
	bra.uni 	$L__BB1_2006;

$L__BB1_2001:
	setp.eq.s32 	%p3312, %r5, 2146435072;
	mov.f64 	%fd5107, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3111, %temp}, %fd5107;
	}
	setp.eq.s32 	%p3313, %r3111, 0;
	and.pred  	%p3314, %p3312, %p3313;
	@%p3314 bra 	$L__BB1_2004;
	bra.uni 	$L__BB1_2002;

$L__BB1_2004:
	setp.lt.s32 	%p3320, %r3, 0;
	mov.u32 	%r3116, 0;
	setp.gt.f64 	%p3321, %fd1596, 0d3FF0000000000000;
	selp.b32 	%r3117, 2146435072, 0, %p3321;
	xor.b32  	%r3118, %r3117, 2146435072;
	selp.b32 	%r3119, %r3118, %r3117, %p3320;
	setp.eq.f32 	%p3322, %f146, 0fBF800000;
	selp.b32 	%r3120, 1072693248, %r3119, %p3322;
	mov.b64 	%fd8015, {%r3116, %r3120};
	bra.uni 	$L__BB1_2006;

$L__BB1_2002:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3112, %temp}, %fd1595;
	}
	and.b32  	%r3113, %r159, 2147483647;
	setp.ne.s32 	%p3315, %r3113, 2146435072;
	setp.ne.s32 	%p3316, %r3112, 0;
	or.pred  	%p3317, %p3315, %p3316;
	@%p3317 bra 	$L__BB1_2006;

	setp.ne.s32 	%p3318, %r5, 1071644672;
	and.pred  	%p3319, %p3318, %p110;
	selp.b32 	%r3114, %r7, %r6, %p3319;
	mov.u32 	%r3115, 0;
	mov.b64 	%fd8015, {%r3115, %r3114};

$L__BB1_2006:
	add.s64 	%rd319, %rd144, %rd301;
	ld.global.f32 	%f147, [%rd319];
	cvt.f64.f32 	%fd1606, %f147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd1606;
	}
	abs.f64 	%fd1607, %fd1606;
	{ // callseq 227, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1607;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8018, [retval0+0];
	} // callseq 227
	setp.lt.s32 	%p3323, %r160, 0;
	and.pred  	%p111, %p3323, %p246;
	not.pred 	%p3325, %p111;
	@%p3325 bra 	$L__BB1_2008;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3128}, %fd8018;
	}
	xor.b32  	%r3129, %r3128, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3130, %temp}, %fd8018;
	}
	mov.b64 	%fd8018, {%r3130, %r3129};

$L__BB1_2008:
	setp.eq.f32 	%p3326, %f147, 0f00000000;
	setp.eq.f32 	%p3327, %f145, 0f3F800000;
	selp.f64 	%fd5109, 0d3FF0000000000000, %fd8012, %p3327;
	setp.eq.f32 	%p3328, %f146, 0f3F800000;
	selp.f64 	%fd5110, 0d3FF0000000000000, %fd8015, %p3328;
	add.f64 	%fd1611, %fd5109, %fd5110;
	@%p3326 bra 	$L__BB1_2012;
	bra.uni 	$L__BB1_2009;

$L__BB1_2012:
	setp.lt.s32 	%p3331, %r3, 0;
	mov.u32 	%r3131, 0;
	selp.b32 	%r3132, %r160, 0, %p246;
	or.b32  	%r3133, %r3132, 2146435072;
	selp.b32 	%r3134, %r3133, %r3132, %p3331;
	mov.b64 	%fd8018, {%r3131, %r3134};
	bra.uni 	$L__BB1_2013;

$L__BB1_2009:
	setp.gt.s32 	%p3329, %r160, -1;
	@%p3329 bra 	$L__BB1_2013;

	mov.f64 	%fd5111, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5112, %fd5111;
	setp.eq.f64 	%p3330, %fd5112, 0d4000000000000000;
	@%p3330 bra 	$L__BB1_2013;

	mov.f64 	%fd8018, 0dFFF8000000000000;

$L__BB1_2013:
	add.f64 	%fd5114, %fd1606, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3135}, %fd5114;
	}
	and.b32  	%r3136, %r3135, 2146435072;
	setp.ne.s32 	%p3333, %r3136, 2146435072;
	@%p3333 bra 	$L__BB1_2020;

	setp.gtu.f64 	%p3334, %fd1607, 0d7FF0000000000000;
	@%p3334 bra 	$L__BB1_2019;
	bra.uni 	$L__BB1_2015;

$L__BB1_2019:
	mov.f64 	%fd5116, 0d4000000000000000;
	add.rn.f64 	%fd8018, %fd1606, %fd5116;
	bra.uni 	$L__BB1_2020;

$L__BB1_2015:
	setp.eq.s32 	%p3335, %r5, 2146435072;
	mov.f64 	%fd5115, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3137, %temp}, %fd5115;
	}
	setp.eq.s32 	%p3336, %r3137, 0;
	and.pred  	%p3337, %p3335, %p3336;
	@%p3337 bra 	$L__BB1_2018;
	bra.uni 	$L__BB1_2016;

$L__BB1_2018:
	setp.lt.s32 	%p3343, %r3, 0;
	mov.u32 	%r3142, 0;
	setp.gt.f64 	%p3344, %fd1607, 0d3FF0000000000000;
	selp.b32 	%r3143, 2146435072, 0, %p3344;
	xor.b32  	%r3144, %r3143, 2146435072;
	selp.b32 	%r3145, %r3144, %r3143, %p3343;
	setp.eq.f32 	%p3345, %f147, 0fBF800000;
	selp.b32 	%r3146, 1072693248, %r3145, %p3345;
	mov.b64 	%fd8018, {%r3142, %r3146};
	bra.uni 	$L__BB1_2020;

$L__BB1_2016:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3138, %temp}, %fd1606;
	}
	and.b32  	%r3139, %r160, 2147483647;
	setp.ne.s32 	%p3338, %r3139, 2146435072;
	setp.ne.s32 	%p3339, %r3138, 0;
	or.pred  	%p3340, %p3338, %p3339;
	@%p3340 bra 	$L__BB1_2020;

	setp.ne.s32 	%p3341, %r5, 1071644672;
	and.pred  	%p3342, %p3341, %p111;
	selp.b32 	%r3140, %r7, %r6, %p3342;
	mov.u32 	%r3141, 0;
	mov.b64 	%fd8018, {%r3141, %r3140};

$L__BB1_2020:
	cvt.rn.f32.f64 	%f926, %fd1583;
	cvt.f64.f32 	%fd5117, %f144;
	rcp.rn.f64 	%fd5118, %fd5117;
	setp.eq.f32 	%p3346, %f147, 0f3F800000;
	selp.f64 	%fd5119, 0d3FF0000000000000, %fd8018, %p3346;
	add.f64 	%fd5120, %fd1611, %fd5119;
	mul.f64 	%fd5121, %fd5118, %fd5120;
	cvt.rn.f32.f64 	%f927, %fd5121;
	add.s64 	%rd321, %rd2, %rd301;
	ld.global.f32 	%f928, [%rd321];
	sub.f32 	%f929, %f928, %f927;
	cvt.f64.f32 	%fd5122, %f929;
	cvt.f64.f32 	%fd5123, %f926;
	fma.rn.f64 	%fd5124, %fd5123, 0dBFE0000000000000, %fd5122;
	mul.f64 	%fd5125, %fd5124, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f930, %fd5125;
	mul.f32 	%f931, %f146, %f142;
	fma.rn.f32 	%f932, %f145, %f141, %f931;
	fma.rn.f32 	%f933, %f147, %f143, %f932;
	cvt.f64.f32 	%fd5126, %f933;
	mul.f64 	%fd5127, %fd5118, %fd5126;
	cvt.rn.f32.f64 	%f934, %fd5127;
	add.f32 	%f935, %f928, %f930;
	div.rn.f32 	%f936, %f145, %f144;
	fma.rn.f32 	%f937, %f936, %f926, %f935;
	mul.f32 	%f938, %f141, %f934;
	sub.f32 	%f939, %f937, %f938;
	mul.f32 	%f940, %f130, %f139;
	sub.f32 	%f941, %f140, %f940;
	sub.f32 	%f942, %f941, %f939;
	mul.f32 	%f943, %f1, %f942;
	sub.f32 	%f148, %f129, %f943;
	mov.f64 	%fd8021, %fd8057;
	@%p3085 bra 	$L__BB1_2022;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3154}, %fd8057;
	}
	xor.b32  	%r3155, %r3154, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3156, %temp}, %fd8057;
	}
	mov.b64 	%fd8021, {%r3156, %r3155};

$L__BB1_2022:
	@%p3086 bra 	$L__BB1_2026;
	bra.uni 	$L__BB1_2023;

$L__BB1_2026:
	setp.lt.s32 	%p3351, %r3, 0;
	mov.u32 	%r3157, 0;
	selp.b32 	%r3158, %r143, 0, %p246;
	or.b32  	%r3159, %r3158, 2146435072;
	selp.b32 	%r3160, %r3159, %r3158, %p3351;
	mov.b64 	%fd8021, {%r3157, %r3160};
	bra.uni 	$L__BB1_2027;

$L__BB1_2023:
	setp.gt.s32 	%p3349, %r143, -1;
	@%p3349 bra 	$L__BB1_2027;

	mov.f64 	%fd5128, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5129, %fd5128;
	setp.eq.f64 	%p3350, %fd5129, 0d4000000000000000;
	@%p3350 bra 	$L__BB1_2027;

	mov.f64 	%fd8021, 0dFFF8000000000000;

$L__BB1_2027:
	@%p3091 bra 	$L__BB1_2034;

	setp.gtu.f64 	%p3354, %fd1480, 0d7FF0000000000000;
	@%p3354 bra 	$L__BB1_2033;
	bra.uni 	$L__BB1_2029;

$L__BB1_2033:
	mov.f64 	%fd5132, 0d4000000000000000;
	add.rn.f64 	%fd8021, %fd1479, %fd5132;
	bra.uni 	$L__BB1_2034;

$L__BB1_2029:
	setp.eq.s32 	%p3355, %r5, 2146435072;
	mov.f64 	%fd5131, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3161, %temp}, %fd5131;
	}
	setp.eq.s32 	%p3356, %r3161, 0;
	and.pred  	%p3357, %p3355, %p3356;
	@%p3357 bra 	$L__BB1_2032;
	bra.uni 	$L__BB1_2030;

$L__BB1_2032:
	setp.lt.s32 	%p3363, %r3, 0;
	mov.u32 	%r3166, 0;
	setp.gt.f64 	%p3364, %fd1480, 0d3FF0000000000000;
	selp.b32 	%r3167, 2146435072, 0, %p3364;
	xor.b32  	%r3168, %r3167, 2146435072;
	selp.b32 	%r3169, %r3168, %r3167, %p3363;
	setp.eq.f32 	%p3365, %f130, 0fBF800000;
	selp.b32 	%r3170, 1072693248, %r3169, %p3365;
	mov.b64 	%fd8021, {%r3166, %r3170};
	bra.uni 	$L__BB1_2034;

$L__BB1_2030:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3162, %temp}, %fd1479;
	}
	and.b32  	%r3163, %r143, 2147483647;
	setp.ne.s32 	%p3358, %r3163, 2146435072;
	setp.ne.s32 	%p3359, %r3162, 0;
	or.pred  	%p3360, %p3358, %p3359;
	@%p3360 bra 	$L__BB1_2034;

	setp.ne.s32 	%p3361, %r5, 1071644672;
	and.pred  	%p3362, %p3361, %p100;
	selp.b32 	%r3164, %r7, %r6, %p3362;
	mov.u32 	%r3165, 0;
	mov.b64 	%fd8021, {%r3165, %r3164};

$L__BB1_2034:
	mov.f64 	%fd8024, %fd8060;
	@%p3106 bra 	$L__BB1_2036;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3171}, %fd8060;
	}
	xor.b32  	%r3172, %r3171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3173, %temp}, %fd8060;
	}
	mov.b64 	%fd8024, {%r3173, %r3172};

$L__BB1_2036:
	@%p3107 bra 	$L__BB1_2040;
	bra.uni 	$L__BB1_2037;

$L__BB1_2040:
	setp.lt.s32 	%p3370, %r3, 0;
	mov.u32 	%r3174, 0;
	selp.b32 	%r3175, %r145, 0, %p246;
	or.b32  	%r3176, %r3175, 2146435072;
	selp.b32 	%r3177, %r3176, %r3175, %p3370;
	mov.b64 	%fd8024, {%r3174, %r3177};
	bra.uni 	$L__BB1_2041;

$L__BB1_2037:
	setp.gt.s32 	%p3368, %r145, -1;
	@%p3368 bra 	$L__BB1_2041;

	mov.f64 	%fd5133, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5134, %fd5133;
	setp.eq.f64 	%p3369, %fd5134, 0d4000000000000000;
	@%p3369 bra 	$L__BB1_2041;

	mov.f64 	%fd8024, 0dFFF8000000000000;

$L__BB1_2041:
	@%p3112 bra 	$L__BB1_2048;

	setp.gtu.f64 	%p3373, %fd1491, 0d7FF0000000000000;
	@%p3373 bra 	$L__BB1_2047;
	bra.uni 	$L__BB1_2043;

$L__BB1_2047:
	mov.f64 	%fd5137, 0d4000000000000000;
	add.rn.f64 	%fd8024, %fd1490, %fd5137;
	bra.uni 	$L__BB1_2048;

$L__BB1_2043:
	setp.eq.s32 	%p3374, %r5, 2146435072;
	mov.f64 	%fd5136, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3178, %temp}, %fd5136;
	}
	setp.eq.s32 	%p3375, %r3178, 0;
	and.pred  	%p3376, %p3374, %p3375;
	@%p3376 bra 	$L__BB1_2046;
	bra.uni 	$L__BB1_2044;

$L__BB1_2046:
	setp.lt.s32 	%p3382, %r3, 0;
	mov.u32 	%r3183, 0;
	setp.gt.f64 	%p3383, %fd1491, 0d3FF0000000000000;
	selp.b32 	%r3184, 2146435072, 0, %p3383;
	xor.b32  	%r3185, %r3184, 2146435072;
	selp.b32 	%r3186, %r3185, %r3184, %p3382;
	setp.eq.f32 	%p3384, %f131, 0fBF800000;
	selp.b32 	%r3187, 1072693248, %r3186, %p3384;
	mov.b64 	%fd8024, {%r3183, %r3187};
	bra.uni 	$L__BB1_2048;

$L__BB1_2044:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3179, %temp}, %fd1490;
	}
	and.b32  	%r3180, %r145, 2147483647;
	setp.ne.s32 	%p3377, %r3180, 2146435072;
	setp.ne.s32 	%p3378, %r3179, 0;
	or.pred  	%p3379, %p3377, %p3378;
	@%p3379 bra 	$L__BB1_2048;

	setp.ne.s32 	%p3380, %r5, 1071644672;
	and.pred  	%p3381, %p3380, %p101;
	selp.b32 	%r3181, %r7, %r6, %p3381;
	mov.u32 	%r3182, 0;
	mov.b64 	%fd8024, {%r3182, %r3181};

$L__BB1_2048:
	selp.f64 	%fd5138, 0d3FF0000000000000, %fd8024, %p3125;
	selp.f64 	%fd5139, 0d3FF0000000000000, %fd8021, %p3126;
	add.f64 	%fd1634, %fd5139, %fd5138;
	mov.f64 	%fd8027, %fd8063;
	@%p3129 bra 	$L__BB1_2050;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3188}, %fd8063;
	}
	xor.b32  	%r3189, %r3188, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3190, %temp}, %fd8063;
	}
	mov.b64 	%fd8027, {%r3190, %r3189};

$L__BB1_2050:
	@%p3130 bra 	$L__BB1_2054;
	bra.uni 	$L__BB1_2051;

$L__BB1_2054:
	setp.lt.s32 	%p3391, %r3, 0;
	mov.u32 	%r3191, 0;
	selp.b32 	%r3192, %r147, 0, %p246;
	or.b32  	%r3193, %r3192, 2146435072;
	selp.b32 	%r3194, %r3193, %r3192, %p3391;
	mov.b64 	%fd8027, {%r3191, %r3194};
	bra.uni 	$L__BB1_2055;

$L__BB1_2051:
	setp.gt.s32 	%p3389, %r147, -1;
	@%p3389 bra 	$L__BB1_2055;

	mov.f64 	%fd5140, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5141, %fd5140;
	setp.eq.f64 	%p3390, %fd5141, 0d4000000000000000;
	@%p3390 bra 	$L__BB1_2055;

	mov.f64 	%fd8027, 0dFFF8000000000000;

$L__BB1_2055:
	@%p3135 bra 	$L__BB1_2062;

	setp.gtu.f64 	%p3394, %fd1503, 0d7FF0000000000000;
	@%p3394 bra 	$L__BB1_2061;
	bra.uni 	$L__BB1_2057;

$L__BB1_2061:
	mov.f64 	%fd5144, 0d4000000000000000;
	add.rn.f64 	%fd8027, %fd1502, %fd5144;
	bra.uni 	$L__BB1_2062;

$L__BB1_2057:
	setp.eq.s32 	%p3395, %r5, 2146435072;
	mov.f64 	%fd5143, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3195, %temp}, %fd5143;
	}
	setp.eq.s32 	%p3396, %r3195, 0;
	and.pred  	%p3397, %p3395, %p3396;
	@%p3397 bra 	$L__BB1_2060;
	bra.uni 	$L__BB1_2058;

$L__BB1_2060:
	setp.lt.s32 	%p3403, %r3, 0;
	mov.u32 	%r3200, 0;
	setp.gt.f64 	%p3404, %fd1503, 0d3FF0000000000000;
	selp.b32 	%r3201, 2146435072, 0, %p3404;
	xor.b32  	%r3202, %r3201, 2146435072;
	selp.b32 	%r3203, %r3202, %r3201, %p3403;
	setp.eq.f32 	%p3405, %f132, 0fBF800000;
	selp.b32 	%r3204, 1072693248, %r3203, %p3405;
	mov.b64 	%fd8027, {%r3200, %r3204};
	bra.uni 	$L__BB1_2062;

$L__BB1_2058:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3196, %temp}, %fd1502;
	}
	and.b32  	%r3197, %r147, 2147483647;
	setp.ne.s32 	%p3398, %r3197, 2146435072;
	setp.ne.s32 	%p3399, %r3196, 0;
	or.pred  	%p3400, %p3398, %p3399;
	@%p3400 bra 	$L__BB1_2062;

	setp.ne.s32 	%p3401, %r5, 1071644672;
	and.pred  	%p3402, %p3401, %p102;
	selp.b32 	%r3198, %r7, %r6, %p3402;
	mov.u32 	%r3199, 0;
	mov.b64 	%fd8027, {%r3199, %r3198};

$L__BB1_2062:
	selp.f64 	%fd5145, 0d3FF0000000000000, %fd8027, %p3148;
	add.f64 	%fd1643, %fd1634, %fd5145;
	mov.f64 	%fd8030, %fd8066;
	@%p3151 bra 	$L__BB1_2064;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3205}, %fd8066;
	}
	xor.b32  	%r3206, %r3205, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3207, %temp}, %fd8066;
	}
	mov.b64 	%fd8030, {%r3207, %r3206};

$L__BB1_2064:
	@%p3152 bra 	$L__BB1_2068;
	bra.uni 	$L__BB1_2065;

$L__BB1_2068:
	setp.lt.s32 	%p3411, %r3, 0;
	mov.u32 	%r3208, 0;
	selp.b32 	%r3209, %r149, 0, %p246;
	or.b32  	%r3210, %r3209, 2146435072;
	selp.b32 	%r3211, %r3210, %r3209, %p3411;
	mov.b64 	%fd8030, {%r3208, %r3211};
	bra.uni 	$L__BB1_2069;

$L__BB1_2065:
	setp.gt.s32 	%p3409, %r149, -1;
	@%p3409 bra 	$L__BB1_2069;

	mov.f64 	%fd5146, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5147, %fd5146;
	setp.eq.f64 	%p3410, %fd5147, 0d4000000000000000;
	@%p3410 bra 	$L__BB1_2069;

	mov.f64 	%fd8030, 0dFFF8000000000000;

$L__BB1_2069:
	@%p3157 bra 	$L__BB1_2076;

	setp.gtu.f64 	%p3414, %fd1516, 0d7FF0000000000000;
	@%p3414 bra 	$L__BB1_2075;
	bra.uni 	$L__BB1_2071;

$L__BB1_2075:
	mov.f64 	%fd5150, 0d4000000000000000;
	add.rn.f64 	%fd8030, %fd1515, %fd5150;
	bra.uni 	$L__BB1_2076;

$L__BB1_2071:
	setp.eq.s32 	%p3415, %r5, 2146435072;
	mov.f64 	%fd5149, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3212, %temp}, %fd5149;
	}
	setp.eq.s32 	%p3416, %r3212, 0;
	and.pred  	%p3417, %p3415, %p3416;
	@%p3417 bra 	$L__BB1_2074;
	bra.uni 	$L__BB1_2072;

$L__BB1_2074:
	setp.lt.s32 	%p3423, %r3, 0;
	mov.u32 	%r3217, 0;
	setp.gt.f64 	%p3424, %fd1516, 0d3FF0000000000000;
	selp.b32 	%r3218, 2146435072, 0, %p3424;
	xor.b32  	%r3219, %r3218, 2146435072;
	selp.b32 	%r3220, %r3219, %r3218, %p3423;
	setp.eq.f32 	%p3425, %f134, 0fBF800000;
	selp.b32 	%r3221, 1072693248, %r3220, %p3425;
	mov.b64 	%fd8030, {%r3217, %r3221};
	bra.uni 	$L__BB1_2076;

$L__BB1_2072:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3213, %temp}, %fd1515;
	}
	and.b32  	%r3214, %r149, 2147483647;
	setp.ne.s32 	%p3418, %r3214, 2146435072;
	setp.ne.s32 	%p3419, %r3213, 0;
	or.pred  	%p3420, %p3418, %p3419;
	@%p3420 bra 	$L__BB1_2076;

	setp.ne.s32 	%p3421, %r5, 1071644672;
	and.pred  	%p3422, %p3421, %p103;
	selp.b32 	%r3215, %r7, %r6, %p3422;
	mov.u32 	%r3216, 0;
	mov.b64 	%fd8030, {%r3216, %r3215};

$L__BB1_2076:
	mov.f64 	%fd8033, %fd8069;
	@%p3172 bra 	$L__BB1_2078;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3222}, %fd8069;
	}
	xor.b32  	%r3223, %r3222, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3224, %temp}, %fd8069;
	}
	mov.b64 	%fd8033, {%r3224, %r3223};

$L__BB1_2078:
	@%p3173 bra 	$L__BB1_2082;
	bra.uni 	$L__BB1_2079;

$L__BB1_2082:
	setp.lt.s32 	%p3430, %r3, 0;
	mov.u32 	%r3225, 0;
	selp.b32 	%r3226, %r151, 0, %p246;
	or.b32  	%r3227, %r3226, 2146435072;
	selp.b32 	%r3228, %r3227, %r3226, %p3430;
	mov.b64 	%fd8033, {%r3225, %r3228};
	bra.uni 	$L__BB1_2083;

$L__BB1_2079:
	setp.gt.s32 	%p3428, %r151, -1;
	@%p3428 bra 	$L__BB1_2083;

	mov.f64 	%fd5151, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5152, %fd5151;
	setp.eq.f64 	%p3429, %fd5152, 0d4000000000000000;
	@%p3429 bra 	$L__BB1_2083;

	mov.f64 	%fd8033, 0dFFF8000000000000;

$L__BB1_2083:
	@%p3178 bra 	$L__BB1_2090;

	setp.gtu.f64 	%p3433, %fd1527, 0d7FF0000000000000;
	@%p3433 bra 	$L__BB1_2089;
	bra.uni 	$L__BB1_2085;

$L__BB1_2089:
	mov.f64 	%fd5155, 0d4000000000000000;
	add.rn.f64 	%fd8033, %fd1526, %fd5155;
	bra.uni 	$L__BB1_2090;

$L__BB1_2085:
	setp.eq.s32 	%p3434, %r5, 2146435072;
	mov.f64 	%fd5154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3229, %temp}, %fd5154;
	}
	setp.eq.s32 	%p3435, %r3229, 0;
	and.pred  	%p3436, %p3434, %p3435;
	@%p3436 bra 	$L__BB1_2088;
	bra.uni 	$L__BB1_2086;

$L__BB1_2088:
	setp.lt.s32 	%p3442, %r3, 0;
	mov.u32 	%r3234, 0;
	setp.gt.f64 	%p3443, %fd1527, 0d3FF0000000000000;
	selp.b32 	%r3235, 2146435072, 0, %p3443;
	xor.b32  	%r3236, %r3235, 2146435072;
	selp.b32 	%r3237, %r3236, %r3235, %p3442;
	setp.eq.f32 	%p3444, %f135, 0fBF800000;
	selp.b32 	%r3238, 1072693248, %r3237, %p3444;
	mov.b64 	%fd8033, {%r3234, %r3238};
	bra.uni 	$L__BB1_2090;

$L__BB1_2086:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3230, %temp}, %fd1526;
	}
	and.b32  	%r3231, %r151, 2147483647;
	setp.ne.s32 	%p3437, %r3231, 2146435072;
	setp.ne.s32 	%p3438, %r3230, 0;
	or.pred  	%p3439, %p3437, %p3438;
	@%p3439 bra 	$L__BB1_2090;

	setp.ne.s32 	%p3440, %r5, 1071644672;
	and.pred  	%p3441, %p3440, %p104;
	selp.b32 	%r3232, %r7, %r6, %p3441;
	mov.u32 	%r3233, 0;
	mov.b64 	%fd8033, {%r3233, %r3232};

$L__BB1_2090:
	cvt.rn.f32.f64 	%f149, %fd1643;
	selp.f64 	%fd5156, 0d3FF0000000000000, %fd8033, %p3191;
	selp.f64 	%fd5157, 0d3FF0000000000000, %fd8030, %p3192;
	add.f64 	%fd1660, %fd5157, %fd5156;
	mov.f64 	%fd8036, %fd8072;
	@%p3195 bra 	$L__BB1_2092;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3239}, %fd8072;
	}
	xor.b32  	%r3240, %r3239, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3241, %temp}, %fd8072;
	}
	mov.b64 	%fd8036, {%r3241, %r3240};

$L__BB1_2092:
	@%p3196 bra 	$L__BB1_2096;
	bra.uni 	$L__BB1_2093;

$L__BB1_2096:
	setp.lt.s32 	%p3451, %r3, 0;
	mov.u32 	%r3242, 0;
	selp.b32 	%r3243, %r153, 0, %p246;
	or.b32  	%r3244, %r3243, 2146435072;
	selp.b32 	%r3245, %r3244, %r3243, %p3451;
	mov.b64 	%fd8036, {%r3242, %r3245};
	bra.uni 	$L__BB1_2097;

$L__BB1_2093:
	setp.gt.s32 	%p3449, %r153, -1;
	@%p3449 bra 	$L__BB1_2097;

	mov.f64 	%fd5158, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5159, %fd5158;
	setp.eq.f64 	%p3450, %fd5159, 0d4000000000000000;
	@%p3450 bra 	$L__BB1_2097;

	mov.f64 	%fd8036, 0dFFF8000000000000;

$L__BB1_2097:
	@%p3201 bra 	$L__BB1_2104;

	setp.gtu.f64 	%p3454, %fd1539, 0d7FF0000000000000;
	@%p3454 bra 	$L__BB1_2103;
	bra.uni 	$L__BB1_2099;

$L__BB1_2103:
	mov.f64 	%fd5162, 0d4000000000000000;
	add.rn.f64 	%fd8036, %fd1538, %fd5162;
	bra.uni 	$L__BB1_2104;

$L__BB1_2099:
	setp.eq.s32 	%p3455, %r5, 2146435072;
	mov.f64 	%fd5161, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3246, %temp}, %fd5161;
	}
	setp.eq.s32 	%p3456, %r3246, 0;
	and.pred  	%p3457, %p3455, %p3456;
	@%p3457 bra 	$L__BB1_2102;
	bra.uni 	$L__BB1_2100;

$L__BB1_2102:
	setp.lt.s32 	%p3463, %r3, 0;
	mov.u32 	%r3251, 0;
	setp.gt.f64 	%p3464, %fd1539, 0d3FF0000000000000;
	selp.b32 	%r3252, 2146435072, 0, %p3464;
	xor.b32  	%r3253, %r3252, 2146435072;
	selp.b32 	%r3254, %r3253, %r3252, %p3463;
	setp.eq.f32 	%p3465, %f137, 0fBF800000;
	selp.b32 	%r3255, 1072693248, %r3254, %p3465;
	mov.b64 	%fd8036, {%r3251, %r3255};
	bra.uni 	$L__BB1_2104;

$L__BB1_2100:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3247, %temp}, %fd1538;
	}
	and.b32  	%r3248, %r153, 2147483647;
	setp.ne.s32 	%p3458, %r3248, 2146435072;
	setp.ne.s32 	%p3459, %r3247, 0;
	or.pred  	%p3460, %p3458, %p3459;
	@%p3460 bra 	$L__BB1_2104;

	setp.ne.s32 	%p3461, %r5, 1071644672;
	and.pred  	%p3462, %p3461, %p105;
	selp.b32 	%r3249, %r7, %r6, %p3462;
	mov.u32 	%r3250, 0;
	mov.b64 	%fd8036, {%r3250, %r3249};

$L__BB1_2104:
	selp.f64 	%fd5163, 0d3FF0000000000000, %fd8036, %p3214;
	add.f64 	%fd5164, %fd1660, %fd5163;
	mul.f64 	%fd5165, %fd1514, %fd5164;
	cvt.rn.f32.f64 	%f944, %fd5165;
	sub.f32 	%f945, %f138, %f944;
	cvt.f64.f32 	%fd5166, %f945;
	cvt.f64.f32 	%fd5167, %f149;
	fma.rn.f64 	%fd5168, %fd5167, 0dBFE0000000000000, %fd5166;
	mul.f64 	%fd5169, %fd5168, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f946, %fd5169;
	add.f32 	%f947, %f138, %f946;
	div.rn.f32 	%f948, %f135, %f133;
	fma.rn.f32 	%f150, %f948, %f149, %f947;
	mad.lo.s32 	%r3259, %r7143, %r404, %r2991;
	add.s32 	%r3260, %r7144, %r3259;
	mul.wide.s32 	%rd323, %r3260, 4;
	add.s64 	%rd324, %rd147, %rd323;
	ld.global.f32 	%f151, [%rd324+-4];
	cvt.f64.f32 	%fd1669, %f151;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd1669;
	}
	abs.f64 	%fd1670, %fd1669;
	{ // callseq 228, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1670;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8039, [retval0+0];
	} // callseq 228
	setp.lt.s32 	%p3467, %r161, 0;
	and.pred  	%p112, %p3467, %p246;
	not.pred 	%p3469, %p112;
	@%p3469 bra 	$L__BB1_2106;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3261}, %fd8039;
	}
	xor.b32  	%r3262, %r3261, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3263, %temp}, %fd8039;
	}
	mov.b64 	%fd8039, {%r3263, %r3262};

$L__BB1_2106:
	setp.eq.f32 	%p3470, %f151, 0f00000000;
	@%p3470 bra 	$L__BB1_2110;
	bra.uni 	$L__BB1_2107;

$L__BB1_2110:
	setp.lt.s32 	%p3473, %r3, 0;
	mov.u32 	%r3264, 0;
	selp.b32 	%r3265, %r161, 0, %p246;
	or.b32  	%r3266, %r3265, 2146435072;
	selp.b32 	%r3267, %r3266, %r3265, %p3473;
	mov.b64 	%fd8039, {%r3264, %r3267};
	bra.uni 	$L__BB1_2111;

$L__BB1_2107:
	setp.gt.s32 	%p3471, %r161, -1;
	@%p3471 bra 	$L__BB1_2111;

	mov.f64 	%fd5170, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5171, %fd5170;
	setp.eq.f64 	%p3472, %fd5171, 0d4000000000000000;
	@%p3472 bra 	$L__BB1_2111;

	mov.f64 	%fd8039, 0dFFF8000000000000;

$L__BB1_2111:
	add.f64 	%fd5173, %fd1669, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3268}, %fd5173;
	}
	and.b32  	%r3269, %r3268, 2146435072;
	setp.ne.s32 	%p3475, %r3269, 2146435072;
	@%p3475 bra 	$L__BB1_2118;

	setp.gtu.f64 	%p3476, %fd1670, 0d7FF0000000000000;
	@%p3476 bra 	$L__BB1_2117;
	bra.uni 	$L__BB1_2113;

$L__BB1_2117:
	mov.f64 	%fd5175, 0d4000000000000000;
	add.rn.f64 	%fd8039, %fd1669, %fd5175;
	bra.uni 	$L__BB1_2118;

$L__BB1_2113:
	setp.eq.s32 	%p3477, %r5, 2146435072;
	mov.f64 	%fd5174, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3270, %temp}, %fd5174;
	}
	setp.eq.s32 	%p3478, %r3270, 0;
	and.pred  	%p3479, %p3477, %p3478;
	@%p3479 bra 	$L__BB1_2116;
	bra.uni 	$L__BB1_2114;

$L__BB1_2116:
	setp.lt.s32 	%p3485, %r3, 0;
	mov.u32 	%r3275, 0;
	setp.gt.f64 	%p3486, %fd1670, 0d3FF0000000000000;
	selp.b32 	%r3276, 2146435072, 0, %p3486;
	xor.b32  	%r3277, %r3276, 2146435072;
	selp.b32 	%r3278, %r3277, %r3276, %p3485;
	setp.eq.f32 	%p3487, %f151, 0fBF800000;
	selp.b32 	%r3279, 1072693248, %r3278, %p3487;
	mov.b64 	%fd8039, {%r3275, %r3279};
	bra.uni 	$L__BB1_2118;

$L__BB1_2114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3271, %temp}, %fd1669;
	}
	and.b32  	%r3272, %r161, 2147483647;
	setp.ne.s32 	%p3480, %r3272, 2146435072;
	setp.ne.s32 	%p3481, %r3271, 0;
	or.pred  	%p3482, %p3480, %p3481;
	@%p3482 bra 	$L__BB1_2118;

	setp.ne.s32 	%p3483, %r5, 1071644672;
	and.pred  	%p3484, %p3483, %p112;
	selp.b32 	%r3273, %r7, %r6, %p3484;
	mov.u32 	%r3274, 0;
	mov.b64 	%fd8039, {%r3274, %r3273};

$L__BB1_2118:
	add.s64 	%rd327, %rd148, %rd323;
	ld.global.f32 	%f152, [%rd327+-4];
	cvt.f64.f32 	%fd1680, %f152;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd1680;
	}
	abs.f64 	%fd1681, %fd1680;
	{ // callseq 229, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1681;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8042, [retval0+0];
	} // callseq 229
	setp.lt.s32 	%p3488, %r162, 0;
	and.pred  	%p113, %p3488, %p246;
	not.pred 	%p3490, %p113;
	@%p3490 bra 	$L__BB1_2120;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3285}, %fd8042;
	}
	xor.b32  	%r3286, %r3285, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3287, %temp}, %fd8042;
	}
	mov.b64 	%fd8042, {%r3287, %r3286};

$L__BB1_2120:
	setp.eq.f32 	%p3491, %f152, 0f00000000;
	@%p3491 bra 	$L__BB1_2124;
	bra.uni 	$L__BB1_2121;

$L__BB1_2124:
	setp.lt.s32 	%p3494, %r3, 0;
	mov.u32 	%r3288, 0;
	selp.b32 	%r3289, %r162, 0, %p246;
	or.b32  	%r3290, %r3289, 2146435072;
	selp.b32 	%r3291, %r3290, %r3289, %p3494;
	mov.b64 	%fd8042, {%r3288, %r3291};
	bra.uni 	$L__BB1_2125;

$L__BB1_2121:
	setp.gt.s32 	%p3492, %r162, -1;
	@%p3492 bra 	$L__BB1_2125;

	mov.f64 	%fd5176, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5177, %fd5176;
	setp.eq.f64 	%p3493, %fd5177, 0d4000000000000000;
	@%p3493 bra 	$L__BB1_2125;

	mov.f64 	%fd8042, 0dFFF8000000000000;

$L__BB1_2125:
	add.f64 	%fd5179, %fd1680, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3292}, %fd5179;
	}
	and.b32  	%r3293, %r3292, 2146435072;
	setp.ne.s32 	%p3496, %r3293, 2146435072;
	@%p3496 bra 	$L__BB1_2132;

	setp.gtu.f64 	%p3497, %fd1681, 0d7FF0000000000000;
	@%p3497 bra 	$L__BB1_2131;
	bra.uni 	$L__BB1_2127;

$L__BB1_2131:
	mov.f64 	%fd5181, 0d4000000000000000;
	add.rn.f64 	%fd8042, %fd1680, %fd5181;
	bra.uni 	$L__BB1_2132;

$L__BB1_2127:
	setp.eq.s32 	%p3498, %r5, 2146435072;
	mov.f64 	%fd5180, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3294, %temp}, %fd5180;
	}
	setp.eq.s32 	%p3499, %r3294, 0;
	and.pred  	%p3500, %p3498, %p3499;
	@%p3500 bra 	$L__BB1_2130;
	bra.uni 	$L__BB1_2128;

$L__BB1_2130:
	setp.lt.s32 	%p3506, %r3, 0;
	mov.u32 	%r3299, 0;
	setp.gt.f64 	%p3507, %fd1681, 0d3FF0000000000000;
	selp.b32 	%r3300, 2146435072, 0, %p3507;
	xor.b32  	%r3301, %r3300, 2146435072;
	selp.b32 	%r3302, %r3301, %r3300, %p3506;
	setp.eq.f32 	%p3508, %f152, 0fBF800000;
	selp.b32 	%r3303, 1072693248, %r3302, %p3508;
	mov.b64 	%fd8042, {%r3299, %r3303};
	bra.uni 	$L__BB1_2132;

$L__BB1_2128:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3295, %temp}, %fd1680;
	}
	and.b32  	%r3296, %r162, 2147483647;
	setp.ne.s32 	%p3501, %r3296, 2146435072;
	setp.ne.s32 	%p3502, %r3295, 0;
	or.pred  	%p3503, %p3501, %p3502;
	@%p3503 bra 	$L__BB1_2132;

	setp.ne.s32 	%p3504, %r5, 1071644672;
	and.pred  	%p3505, %p3504, %p113;
	selp.b32 	%r3297, %r7, %r6, %p3505;
	mov.u32 	%r3298, 0;
	mov.b64 	%fd8042, {%r3298, %r3297};

$L__BB1_2132:
	setp.eq.f32 	%p3509, %f152, 0f3F800000;
	selp.f64 	%fd5182, 0d3FF0000000000000, %fd8042, %p3509;
	setp.eq.f32 	%p3510, %f151, 0f3F800000;
	selp.f64 	%fd5183, 0d3FF0000000000000, %fd8039, %p3510;
	add.f64 	%fd1691, %fd5183, %fd5182;
	add.s64 	%rd330, %rd150, %rd323;
	ld.global.f32 	%f153, [%rd330+-4];
	cvt.f64.f32 	%fd1692, %f153;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd1692;
	}
	abs.f64 	%fd1693, %fd1692;
	{ // callseq 230, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1693;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8045, [retval0+0];
	} // callseq 230
	setp.lt.s32 	%p3511, %r163, 0;
	and.pred  	%p114, %p3511, %p246;
	not.pred 	%p3513, %p114;
	@%p3513 bra 	$L__BB1_2134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3309}, %fd8045;
	}
	xor.b32  	%r3310, %r3309, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3311, %temp}, %fd8045;
	}
	mov.b64 	%fd8045, {%r3311, %r3310};

$L__BB1_2134:
	setp.eq.f32 	%p3514, %f153, 0f00000000;
	@%p3514 bra 	$L__BB1_2138;
	bra.uni 	$L__BB1_2135;

$L__BB1_2138:
	setp.lt.s32 	%p3517, %r3, 0;
	mov.u32 	%r3312, 0;
	selp.b32 	%r3313, %r163, 0, %p246;
	or.b32  	%r3314, %r3313, 2146435072;
	selp.b32 	%r3315, %r3314, %r3313, %p3517;
	mov.b64 	%fd8045, {%r3312, %r3315};
	bra.uni 	$L__BB1_2139;

$L__BB1_2135:
	setp.gt.s32 	%p3515, %r163, -1;
	@%p3515 bra 	$L__BB1_2139;

	mov.f64 	%fd5184, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5185, %fd5184;
	setp.eq.f64 	%p3516, %fd5185, 0d4000000000000000;
	@%p3516 bra 	$L__BB1_2139;

	mov.f64 	%fd8045, 0dFFF8000000000000;

$L__BB1_2139:
	add.f64 	%fd5187, %fd1692, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3316}, %fd5187;
	}
	and.b32  	%r3317, %r3316, 2146435072;
	setp.ne.s32 	%p3519, %r3317, 2146435072;
	@%p3519 bra 	$L__BB1_2146;

	setp.gtu.f64 	%p3520, %fd1693, 0d7FF0000000000000;
	@%p3520 bra 	$L__BB1_2145;
	bra.uni 	$L__BB1_2141;

$L__BB1_2145:
	mov.f64 	%fd5189, 0d4000000000000000;
	add.rn.f64 	%fd8045, %fd1692, %fd5189;
	bra.uni 	$L__BB1_2146;

$L__BB1_2141:
	setp.eq.s32 	%p3521, %r5, 2146435072;
	mov.f64 	%fd5188, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3318, %temp}, %fd5188;
	}
	setp.eq.s32 	%p3522, %r3318, 0;
	and.pred  	%p3523, %p3521, %p3522;
	@%p3523 bra 	$L__BB1_2144;
	bra.uni 	$L__BB1_2142;

$L__BB1_2144:
	setp.lt.s32 	%p3529, %r3, 0;
	mov.u32 	%r3323, 0;
	setp.gt.f64 	%p3530, %fd1693, 0d3FF0000000000000;
	selp.b32 	%r3324, 2146435072, 0, %p3530;
	xor.b32  	%r3325, %r3324, 2146435072;
	selp.b32 	%r3326, %r3325, %r3324, %p3529;
	setp.eq.f32 	%p3531, %f153, 0fBF800000;
	selp.b32 	%r3327, 1072693248, %r3326, %p3531;
	mov.b64 	%fd8045, {%r3323, %r3327};
	bra.uni 	$L__BB1_2146;

$L__BB1_2142:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3319, %temp}, %fd1692;
	}
	and.b32  	%r3320, %r163, 2147483647;
	setp.ne.s32 	%p3524, %r3320, 2146435072;
	setp.ne.s32 	%p3525, %r3319, 0;
	or.pred  	%p3526, %p3524, %p3525;
	@%p3526 bra 	$L__BB1_2146;

	setp.ne.s32 	%p3527, %r5, 1071644672;
	and.pred  	%p3528, %p3527, %p114;
	selp.b32 	%r3321, %r7, %r6, %p3528;
	mov.u32 	%r3322, 0;
	mov.b64 	%fd8045, {%r3322, %r3321};

$L__BB1_2146:
	setp.eq.f32 	%p3532, %f153, 0f3F800000;
	selp.f64 	%fd5190, 0d3FF0000000000000, %fd8045, %p3532;
	add.f64 	%fd1703, %fd1691, %fd5190;
	add.s64 	%rd333, %rd139, %rd323;
	ld.global.f32 	%f154, [%rd333+-4];
	add.s64 	%rd335, %rd141, %rd323;
	ld.global.f32 	%f155, [%rd335+-4];
	cvt.f64.f32 	%fd1704, %f155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd1704;
	}
	abs.f64 	%fd1705, %fd1704;
	{ // callseq 231, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1705;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8048, [retval0+0];
	} // callseq 231
	setp.lt.s32 	%p3533, %r164, 0;
	and.pred  	%p115, %p3533, %p246;
	not.pred 	%p3535, %p115;
	@%p3535 bra 	$L__BB1_2148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3333}, %fd8048;
	}
	xor.b32  	%r3334, %r3333, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3335, %temp}, %fd8048;
	}
	mov.b64 	%fd8048, {%r3335, %r3334};

$L__BB1_2148:
	setp.eq.f32 	%p3536, %f155, 0f00000000;
	@%p3536 bra 	$L__BB1_2152;
	bra.uni 	$L__BB1_2149;

$L__BB1_2152:
	setp.lt.s32 	%p3539, %r3, 0;
	mov.u32 	%r3336, 0;
	selp.b32 	%r3337, %r164, 0, %p246;
	or.b32  	%r3338, %r3337, 2146435072;
	selp.b32 	%r3339, %r3338, %r3337, %p3539;
	mov.b64 	%fd8048, {%r3336, %r3339};
	bra.uni 	$L__BB1_2153;

$L__BB1_2149:
	setp.gt.s32 	%p3537, %r164, -1;
	@%p3537 bra 	$L__BB1_2153;

	mov.f64 	%fd5191, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5192, %fd5191;
	setp.eq.f64 	%p3538, %fd5192, 0d4000000000000000;
	@%p3538 bra 	$L__BB1_2153;

	mov.f64 	%fd8048, 0dFFF8000000000000;

$L__BB1_2153:
	add.f64 	%fd5194, %fd1704, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3340}, %fd5194;
	}
	and.b32  	%r3341, %r3340, 2146435072;
	setp.ne.s32 	%p3541, %r3341, 2146435072;
	@%p3541 bra 	$L__BB1_2160;

	setp.gtu.f64 	%p3542, %fd1705, 0d7FF0000000000000;
	@%p3542 bra 	$L__BB1_2159;
	bra.uni 	$L__BB1_2155;

$L__BB1_2159:
	mov.f64 	%fd5196, 0d4000000000000000;
	add.rn.f64 	%fd8048, %fd1704, %fd5196;
	bra.uni 	$L__BB1_2160;

$L__BB1_2155:
	setp.eq.s32 	%p3543, %r5, 2146435072;
	mov.f64 	%fd5195, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3342, %temp}, %fd5195;
	}
	setp.eq.s32 	%p3544, %r3342, 0;
	and.pred  	%p3545, %p3543, %p3544;
	@%p3545 bra 	$L__BB1_2158;
	bra.uni 	$L__BB1_2156;

$L__BB1_2158:
	setp.lt.s32 	%p3551, %r3, 0;
	mov.u32 	%r3347, 0;
	setp.gt.f64 	%p3552, %fd1705, 0d3FF0000000000000;
	selp.b32 	%r3348, 2146435072, 0, %p3552;
	xor.b32  	%r3349, %r3348, 2146435072;
	selp.b32 	%r3350, %r3349, %r3348, %p3551;
	setp.eq.f32 	%p3553, %f155, 0fBF800000;
	selp.b32 	%r3351, 1072693248, %r3350, %p3553;
	mov.b64 	%fd8048, {%r3347, %r3351};
	bra.uni 	$L__BB1_2160;

$L__BB1_2156:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3343, %temp}, %fd1704;
	}
	and.b32  	%r3344, %r164, 2147483647;
	setp.ne.s32 	%p3546, %r3344, 2146435072;
	setp.ne.s32 	%p3547, %r3343, 0;
	or.pred  	%p3548, %p3546, %p3547;
	@%p3548 bra 	$L__BB1_2160;

	setp.ne.s32 	%p3549, %r5, 1071644672;
	and.pred  	%p3550, %p3549, %p115;
	selp.b32 	%r3345, %r7, %r6, %p3550;
	mov.u32 	%r3346, 0;
	mov.b64 	%fd8048, {%r3346, %r3345};

$L__BB1_2160:
	add.s64 	%rd338, %rd143, %rd323;
	ld.global.f32 	%f156, [%rd338+-4];
	cvt.f64.f32 	%fd1715, %f156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd1715;
	}
	abs.f64 	%fd1716, %fd1715;
	{ // callseq 232, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1716;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8051, [retval0+0];
	} // callseq 232
	setp.lt.s32 	%p3554, %r165, 0;
	and.pred  	%p116, %p3554, %p246;
	not.pred 	%p3556, %p116;
	@%p3556 bra 	$L__BB1_2162;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3357}, %fd8051;
	}
	xor.b32  	%r3358, %r3357, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3359, %temp}, %fd8051;
	}
	mov.b64 	%fd8051, {%r3359, %r3358};

$L__BB1_2162:
	setp.eq.f32 	%p3557, %f156, 0f00000000;
	@%p3557 bra 	$L__BB1_2166;
	bra.uni 	$L__BB1_2163;

$L__BB1_2166:
	setp.lt.s32 	%p3560, %r3, 0;
	mov.u32 	%r3360, 0;
	selp.b32 	%r3361, %r165, 0, %p246;
	or.b32  	%r3362, %r3361, 2146435072;
	selp.b32 	%r3363, %r3362, %r3361, %p3560;
	mov.b64 	%fd8051, {%r3360, %r3363};
	bra.uni 	$L__BB1_2167;

$L__BB1_2163:
	setp.gt.s32 	%p3558, %r165, -1;
	@%p3558 bra 	$L__BB1_2167;

	mov.f64 	%fd5197, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5198, %fd5197;
	setp.eq.f64 	%p3559, %fd5198, 0d4000000000000000;
	@%p3559 bra 	$L__BB1_2167;

	mov.f64 	%fd8051, 0dFFF8000000000000;

$L__BB1_2167:
	add.f64 	%fd5200, %fd1715, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3364}, %fd5200;
	}
	and.b32  	%r3365, %r3364, 2146435072;
	setp.ne.s32 	%p3562, %r3365, 2146435072;
	@%p3562 bra 	$L__BB1_2174;

	setp.gtu.f64 	%p3563, %fd1716, 0d7FF0000000000000;
	@%p3563 bra 	$L__BB1_2173;
	bra.uni 	$L__BB1_2169;

$L__BB1_2173:
	mov.f64 	%fd5202, 0d4000000000000000;
	add.rn.f64 	%fd8051, %fd1715, %fd5202;
	bra.uni 	$L__BB1_2174;

$L__BB1_2169:
	setp.eq.s32 	%p3564, %r5, 2146435072;
	mov.f64 	%fd5201, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3366, %temp}, %fd5201;
	}
	setp.eq.s32 	%p3565, %r3366, 0;
	and.pred  	%p3566, %p3564, %p3565;
	@%p3566 bra 	$L__BB1_2172;
	bra.uni 	$L__BB1_2170;

$L__BB1_2172:
	setp.lt.s32 	%p3572, %r3, 0;
	mov.u32 	%r3371, 0;
	setp.gt.f64 	%p3573, %fd1716, 0d3FF0000000000000;
	selp.b32 	%r3372, 2146435072, 0, %p3573;
	xor.b32  	%r3373, %r3372, 2146435072;
	selp.b32 	%r3374, %r3373, %r3372, %p3572;
	setp.eq.f32 	%p3574, %f156, 0fBF800000;
	selp.b32 	%r3375, 1072693248, %r3374, %p3574;
	mov.b64 	%fd8051, {%r3371, %r3375};
	bra.uni 	$L__BB1_2174;

$L__BB1_2170:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3367, %temp}, %fd1715;
	}
	and.b32  	%r3368, %r165, 2147483647;
	setp.ne.s32 	%p3567, %r3368, 2146435072;
	setp.ne.s32 	%p3568, %r3367, 0;
	or.pred  	%p3569, %p3567, %p3568;
	@%p3569 bra 	$L__BB1_2174;

	setp.ne.s32 	%p3570, %r5, 1071644672;
	and.pred  	%p3571, %p3570, %p116;
	selp.b32 	%r3369, %r7, %r6, %p3571;
	mov.u32 	%r3370, 0;
	mov.b64 	%fd8051, {%r3370, %r3369};

$L__BB1_2174:
	add.s64 	%rd341, %rd144, %rd323;
	ld.global.f32 	%f157, [%rd341+-4];
	cvt.f64.f32 	%fd1726, %f157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd1726;
	}
	abs.f64 	%fd1727, %fd1726;
	{ // callseq 233, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1727;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8054, [retval0+0];
	} // callseq 233
	setp.lt.s32 	%p3575, %r166, 0;
	and.pred  	%p117, %p3575, %p246;
	not.pred 	%p3577, %p117;
	@%p3577 bra 	$L__BB1_2176;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3381}, %fd8054;
	}
	xor.b32  	%r3382, %r3381, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3383, %temp}, %fd8054;
	}
	mov.b64 	%fd8054, {%r3383, %r3382};

$L__BB1_2176:
	setp.eq.f32 	%p3578, %f157, 0f00000000;
	setp.eq.f32 	%p3579, %f155, 0f3F800000;
	selp.f64 	%fd5203, 0d3FF0000000000000, %fd8048, %p3579;
	setp.eq.f32 	%p3580, %f156, 0f3F800000;
	selp.f64 	%fd5204, 0d3FF0000000000000, %fd8051, %p3580;
	add.f64 	%fd1731, %fd5203, %fd5204;
	@%p3578 bra 	$L__BB1_2180;
	bra.uni 	$L__BB1_2177;

$L__BB1_2180:
	setp.lt.s32 	%p3583, %r3, 0;
	mov.u32 	%r3384, 0;
	selp.b32 	%r3385, %r166, 0, %p246;
	or.b32  	%r3386, %r3385, 2146435072;
	selp.b32 	%r3387, %r3386, %r3385, %p3583;
	mov.b64 	%fd8054, {%r3384, %r3387};
	bra.uni 	$L__BB1_2181;

$L__BB1_2177:
	setp.gt.s32 	%p3581, %r166, -1;
	@%p3581 bra 	$L__BB1_2181;

	mov.f64 	%fd5205, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5206, %fd5205;
	setp.eq.f64 	%p3582, %fd5206, 0d4000000000000000;
	@%p3582 bra 	$L__BB1_2181;

	mov.f64 	%fd8054, 0dFFF8000000000000;

$L__BB1_2181:
	add.f64 	%fd5208, %fd1726, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3388}, %fd5208;
	}
	and.b32  	%r3389, %r3388, 2146435072;
	setp.ne.s32 	%p3585, %r3389, 2146435072;
	@%p3585 bra 	$L__BB1_2188;

	setp.gtu.f64 	%p3586, %fd1727, 0d7FF0000000000000;
	@%p3586 bra 	$L__BB1_2187;
	bra.uni 	$L__BB1_2183;

$L__BB1_2187:
	mov.f64 	%fd5210, 0d4000000000000000;
	add.rn.f64 	%fd8054, %fd1726, %fd5210;
	bra.uni 	$L__BB1_2188;

$L__BB1_2183:
	setp.eq.s32 	%p3587, %r5, 2146435072;
	mov.f64 	%fd5209, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3390, %temp}, %fd5209;
	}
	setp.eq.s32 	%p3588, %r3390, 0;
	and.pred  	%p3589, %p3587, %p3588;
	@%p3589 bra 	$L__BB1_2186;
	bra.uni 	$L__BB1_2184;

$L__BB1_2186:
	setp.lt.s32 	%p3595, %r3, 0;
	mov.u32 	%r3395, 0;
	setp.gt.f64 	%p3596, %fd1727, 0d3FF0000000000000;
	selp.b32 	%r3396, 2146435072, 0, %p3596;
	xor.b32  	%r3397, %r3396, 2146435072;
	selp.b32 	%r3398, %r3397, %r3396, %p3595;
	setp.eq.f32 	%p3597, %f157, 0fBF800000;
	selp.b32 	%r3399, 1072693248, %r3398, %p3597;
	mov.b64 	%fd8054, {%r3395, %r3399};
	bra.uni 	$L__BB1_2188;

$L__BB1_2184:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3391, %temp}, %fd1726;
	}
	and.b32  	%r3392, %r166, 2147483647;
	setp.ne.s32 	%p3590, %r3392, 2146435072;
	setp.ne.s32 	%p3591, %r3391, 0;
	or.pred  	%p3592, %p3590, %p3591;
	@%p3592 bra 	$L__BB1_2188;

	setp.ne.s32 	%p3593, %r5, 1071644672;
	and.pred  	%p3594, %p3593, %p117;
	selp.b32 	%r3393, %r7, %r6, %p3594;
	mov.u32 	%r3394, 0;
	mov.b64 	%fd8054, {%r3394, %r3393};

$L__BB1_2188:
	cvt.rn.f32.f64 	%f949, %fd1703;
	cvt.f64.f32 	%fd5211, %f154;
	rcp.rn.f64 	%fd5212, %fd5211;
	setp.eq.f32 	%p3598, %f157, 0f3F800000;
	selp.f64 	%fd5213, 0d3FF0000000000000, %fd8054, %p3598;
	add.f64 	%fd5214, %fd1731, %fd5213;
	mul.f64 	%fd5215, %fd5212, %fd5214;
	cvt.rn.f32.f64 	%f950, %fd5215;
	add.s64 	%rd343, %rd2, %rd323;
	ld.global.f32 	%f951, [%rd343+-4];
	sub.f32 	%f952, %f951, %f950;
	cvt.f64.f32 	%fd5216, %f952;
	cvt.f64.f32 	%fd5217, %f949;
	fma.rn.f64 	%fd5218, %fd5217, 0dBFE0000000000000, %fd5216;
	mul.f64 	%fd5219, %fd5218, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f953, %fd5219;
	mul.f32 	%f954, %f156, %f152;
	fma.rn.f32 	%f955, %f155, %f151, %f954;
	fma.rn.f32 	%f956, %f157, %f153, %f955;
	cvt.f64.f32 	%fd5220, %f956;
	mul.f64 	%fd5221, %fd5212, %fd5220;
	cvt.rn.f32.f64 	%f957, %fd5221;
	add.f32 	%f958, %f951, %f953;
	div.rn.f32 	%f959, %f156, %f154;
	fma.rn.f32 	%f960, %f959, %f949, %f958;
	mul.f32 	%f961, %f152, %f957;
	sub.f32 	%f962, %f960, %f961;
	mul.f32 	%f963, %f131, %f139;
	sub.f32 	%f964, %f150, %f963;
	sub.f32 	%f965, %f964, %f962;
	mul.f32 	%f966, %f3, %f965;
	sub.f32 	%f158, %f148, %f966;
	@%p3085 bra 	$L__BB1_2190;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3405}, %fd8057;
	}
	xor.b32  	%r3406, %r3405, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3407, %temp}, %fd8057;
	}
	mov.b64 	%fd8057, {%r3407, %r3406};

$L__BB1_2190:
	@%p3086 bra 	$L__BB1_2194;
	bra.uni 	$L__BB1_2191;

$L__BB1_2194:
	setp.lt.s32 	%p3603, %r3, 0;
	mov.u32 	%r3408, 0;
	selp.b32 	%r3409, %r143, 0, %p246;
	or.b32  	%r3410, %r3409, 2146435072;
	selp.b32 	%r3411, %r3410, %r3409, %p3603;
	mov.b64 	%fd8057, {%r3408, %r3411};
	bra.uni 	$L__BB1_2195;

$L__BB1_2191:
	setp.gt.s32 	%p3601, %r143, -1;
	@%p3601 bra 	$L__BB1_2195;

	mov.f64 	%fd5222, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5223, %fd5222;
	setp.eq.f64 	%p3602, %fd5223, 0d4000000000000000;
	@%p3602 bra 	$L__BB1_2195;

	mov.f64 	%fd8057, 0dFFF8000000000000;

$L__BB1_2195:
	@%p3091 bra 	$L__BB1_2202;

	setp.gtu.f64 	%p3606, %fd1480, 0d7FF0000000000000;
	@%p3606 bra 	$L__BB1_2201;
	bra.uni 	$L__BB1_2197;

$L__BB1_2201:
	mov.f64 	%fd5226, 0d4000000000000000;
	add.rn.f64 	%fd8057, %fd1479, %fd5226;
	bra.uni 	$L__BB1_2202;

$L__BB1_2197:
	setp.eq.s32 	%p3607, %r5, 2146435072;
	mov.f64 	%fd5225, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3412, %temp}, %fd5225;
	}
	setp.eq.s32 	%p3608, %r3412, 0;
	and.pred  	%p3609, %p3607, %p3608;
	@%p3609 bra 	$L__BB1_2200;
	bra.uni 	$L__BB1_2198;

$L__BB1_2200:
	setp.lt.s32 	%p3615, %r3, 0;
	mov.u32 	%r3417, 0;
	setp.gt.f64 	%p3616, %fd1480, 0d3FF0000000000000;
	selp.b32 	%r3418, 2146435072, 0, %p3616;
	xor.b32  	%r3419, %r3418, 2146435072;
	selp.b32 	%r3420, %r3419, %r3418, %p3615;
	setp.eq.f32 	%p3617, %f130, 0fBF800000;
	selp.b32 	%r3421, 1072693248, %r3420, %p3617;
	mov.b64 	%fd8057, {%r3417, %r3421};
	bra.uni 	$L__BB1_2202;

$L__BB1_2198:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3413, %temp}, %fd1479;
	}
	and.b32  	%r3414, %r143, 2147483647;
	setp.ne.s32 	%p3610, %r3414, 2146435072;
	setp.ne.s32 	%p3611, %r3413, 0;
	or.pred  	%p3612, %p3610, %p3611;
	@%p3612 bra 	$L__BB1_2202;

	setp.ne.s32 	%p3613, %r5, 1071644672;
	and.pred  	%p3614, %p3613, %p100;
	selp.b32 	%r3415, %r7, %r6, %p3614;
	mov.u32 	%r3416, 0;
	mov.b64 	%fd8057, {%r3416, %r3415};

$L__BB1_2202:
	selp.f64 	%fd1746, 0d3FF0000000000000, %fd8057, %p3126;
	@%p3106 bra 	$L__BB1_2204;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3422}, %fd8060;
	}
	xor.b32  	%r3423, %r3422, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3424, %temp}, %fd8060;
	}
	mov.b64 	%fd8060, {%r3424, %r3423};

$L__BB1_2204:
	@%p3107 bra 	$L__BB1_2208;
	bra.uni 	$L__BB1_2205;

$L__BB1_2208:
	setp.lt.s32 	%p3623, %r3, 0;
	mov.u32 	%r3425, 0;
	selp.b32 	%r3426, %r145, 0, %p246;
	or.b32  	%r3427, %r3426, 2146435072;
	selp.b32 	%r3428, %r3427, %r3426, %p3623;
	mov.b64 	%fd8060, {%r3425, %r3428};
	bra.uni 	$L__BB1_2209;

$L__BB1_2205:
	setp.gt.s32 	%p3621, %r145, -1;
	@%p3621 bra 	$L__BB1_2209;

	mov.f64 	%fd5227, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5228, %fd5227;
	setp.eq.f64 	%p3622, %fd5228, 0d4000000000000000;
	@%p3622 bra 	$L__BB1_2209;

	mov.f64 	%fd8060, 0dFFF8000000000000;

$L__BB1_2209:
	@%p3112 bra 	$L__BB1_2216;

	setp.gtu.f64 	%p3626, %fd1491, 0d7FF0000000000000;
	@%p3626 bra 	$L__BB1_2215;
	bra.uni 	$L__BB1_2211;

$L__BB1_2215:
	mov.f64 	%fd5231, 0d4000000000000000;
	add.rn.f64 	%fd8060, %fd1490, %fd5231;
	bra.uni 	$L__BB1_2216;

$L__BB1_2211:
	setp.eq.s32 	%p3627, %r5, 2146435072;
	mov.f64 	%fd5230, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3429, %temp}, %fd5230;
	}
	setp.eq.s32 	%p3628, %r3429, 0;
	and.pred  	%p3629, %p3627, %p3628;
	@%p3629 bra 	$L__BB1_2214;
	bra.uni 	$L__BB1_2212;

$L__BB1_2214:
	setp.lt.s32 	%p3635, %r3, 0;
	mov.u32 	%r3434, 0;
	setp.gt.f64 	%p3636, %fd1491, 0d3FF0000000000000;
	selp.b32 	%r3435, 2146435072, 0, %p3636;
	xor.b32  	%r3436, %r3435, 2146435072;
	selp.b32 	%r3437, %r3436, %r3435, %p3635;
	setp.eq.f32 	%p3637, %f131, 0fBF800000;
	selp.b32 	%r3438, 1072693248, %r3437, %p3637;
	mov.b64 	%fd8060, {%r3434, %r3438};
	bra.uni 	$L__BB1_2216;

$L__BB1_2212:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3430, %temp}, %fd1490;
	}
	and.b32  	%r3431, %r145, 2147483647;
	setp.ne.s32 	%p3630, %r3431, 2146435072;
	setp.ne.s32 	%p3631, %r3430, 0;
	or.pred  	%p3632, %p3630, %p3631;
	@%p3632 bra 	$L__BB1_2216;

	setp.ne.s32 	%p3633, %r5, 1071644672;
	and.pred  	%p3634, %p3633, %p101;
	selp.b32 	%r3432, %r7, %r6, %p3634;
	mov.u32 	%r3433, 0;
	mov.b64 	%fd8060, {%r3433, %r3432};

$L__BB1_2216:
	selp.f64 	%fd5232, 0d3FF0000000000000, %fd8060, %p3125;
	add.f64 	%fd1755, %fd1746, %fd5232;
	@%p3129 bra 	$L__BB1_2218;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3439}, %fd8063;
	}
	xor.b32  	%r3440, %r3439, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3441, %temp}, %fd8063;
	}
	mov.b64 	%fd8063, {%r3441, %r3440};

$L__BB1_2218:
	@%p3130 bra 	$L__BB1_2222;
	bra.uni 	$L__BB1_2219;

$L__BB1_2222:
	setp.lt.s32 	%p3643, %r3, 0;
	mov.u32 	%r3442, 0;
	selp.b32 	%r3443, %r147, 0, %p246;
	or.b32  	%r3444, %r3443, 2146435072;
	selp.b32 	%r3445, %r3444, %r3443, %p3643;
	mov.b64 	%fd8063, {%r3442, %r3445};
	bra.uni 	$L__BB1_2223;

$L__BB1_2219:
	setp.gt.s32 	%p3641, %r147, -1;
	@%p3641 bra 	$L__BB1_2223;

	mov.f64 	%fd5233, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5234, %fd5233;
	setp.eq.f64 	%p3642, %fd5234, 0d4000000000000000;
	@%p3642 bra 	$L__BB1_2223;

	mov.f64 	%fd8063, 0dFFF8000000000000;

$L__BB1_2223:
	@%p3135 bra 	$L__BB1_2230;

	setp.gtu.f64 	%p3646, %fd1503, 0d7FF0000000000000;
	@%p3646 bra 	$L__BB1_2229;
	bra.uni 	$L__BB1_2225;

$L__BB1_2229:
	mov.f64 	%fd5237, 0d4000000000000000;
	add.rn.f64 	%fd8063, %fd1502, %fd5237;
	bra.uni 	$L__BB1_2230;

$L__BB1_2225:
	setp.eq.s32 	%p3647, %r5, 2146435072;
	mov.f64 	%fd5236, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3446, %temp}, %fd5236;
	}
	setp.eq.s32 	%p3648, %r3446, 0;
	and.pred  	%p3649, %p3647, %p3648;
	@%p3649 bra 	$L__BB1_2228;
	bra.uni 	$L__BB1_2226;

$L__BB1_2228:
	setp.lt.s32 	%p3655, %r3, 0;
	mov.u32 	%r3451, 0;
	setp.gt.f64 	%p3656, %fd1503, 0d3FF0000000000000;
	selp.b32 	%r3452, 2146435072, 0, %p3656;
	xor.b32  	%r3453, %r3452, 2146435072;
	selp.b32 	%r3454, %r3453, %r3452, %p3655;
	setp.eq.f32 	%p3657, %f132, 0fBF800000;
	selp.b32 	%r3455, 1072693248, %r3454, %p3657;
	mov.b64 	%fd8063, {%r3451, %r3455};
	bra.uni 	$L__BB1_2230;

$L__BB1_2226:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3447, %temp}, %fd1502;
	}
	and.b32  	%r3448, %r147, 2147483647;
	setp.ne.s32 	%p3650, %r3448, 2146435072;
	setp.ne.s32 	%p3651, %r3447, 0;
	or.pred  	%p3652, %p3650, %p3651;
	@%p3652 bra 	$L__BB1_2230;

	setp.ne.s32 	%p3653, %r5, 1071644672;
	and.pred  	%p3654, %p3653, %p102;
	selp.b32 	%r3449, %r7, %r6, %p3654;
	mov.u32 	%r3450, 0;
	mov.b64 	%fd8063, {%r3450, %r3449};

$L__BB1_2230:
	selp.f64 	%fd5238, 0d3FF0000000000000, %fd8063, %p3148;
	add.f64 	%fd1764, %fd1755, %fd5238;
	@%p3151 bra 	$L__BB1_2232;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3456}, %fd8066;
	}
	xor.b32  	%r3457, %r3456, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3458, %temp}, %fd8066;
	}
	mov.b64 	%fd8066, {%r3458, %r3457};

$L__BB1_2232:
	@%p3152 bra 	$L__BB1_2236;
	bra.uni 	$L__BB1_2233;

$L__BB1_2236:
	setp.lt.s32 	%p3663, %r3, 0;
	mov.u32 	%r3459, 0;
	selp.b32 	%r3460, %r149, 0, %p246;
	or.b32  	%r3461, %r3460, 2146435072;
	selp.b32 	%r3462, %r3461, %r3460, %p3663;
	mov.b64 	%fd8066, {%r3459, %r3462};
	bra.uni 	$L__BB1_2237;

$L__BB1_2233:
	setp.gt.s32 	%p3661, %r149, -1;
	@%p3661 bra 	$L__BB1_2237;

	mov.f64 	%fd5239, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5240, %fd5239;
	setp.eq.f64 	%p3662, %fd5240, 0d4000000000000000;
	@%p3662 bra 	$L__BB1_2237;

	mov.f64 	%fd8066, 0dFFF8000000000000;

$L__BB1_2237:
	@%p3157 bra 	$L__BB1_2244;

	setp.gtu.f64 	%p3666, %fd1516, 0d7FF0000000000000;
	@%p3666 bra 	$L__BB1_2243;
	bra.uni 	$L__BB1_2239;

$L__BB1_2243:
	mov.f64 	%fd5243, 0d4000000000000000;
	add.rn.f64 	%fd8066, %fd1515, %fd5243;
	bra.uni 	$L__BB1_2244;

$L__BB1_2239:
	setp.eq.s32 	%p3667, %r5, 2146435072;
	mov.f64 	%fd5242, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3463, %temp}, %fd5242;
	}
	setp.eq.s32 	%p3668, %r3463, 0;
	and.pred  	%p3669, %p3667, %p3668;
	@%p3669 bra 	$L__BB1_2242;
	bra.uni 	$L__BB1_2240;

$L__BB1_2242:
	setp.lt.s32 	%p3675, %r3, 0;
	mov.u32 	%r3468, 0;
	setp.gt.f64 	%p3676, %fd1516, 0d3FF0000000000000;
	selp.b32 	%r3469, 2146435072, 0, %p3676;
	xor.b32  	%r3470, %r3469, 2146435072;
	selp.b32 	%r3471, %r3470, %r3469, %p3675;
	setp.eq.f32 	%p3677, %f134, 0fBF800000;
	selp.b32 	%r3472, 1072693248, %r3471, %p3677;
	mov.b64 	%fd8066, {%r3468, %r3472};
	bra.uni 	$L__BB1_2244;

$L__BB1_2240:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3464, %temp}, %fd1515;
	}
	and.b32  	%r3465, %r149, 2147483647;
	setp.ne.s32 	%p3670, %r3465, 2146435072;
	setp.ne.s32 	%p3671, %r3464, 0;
	or.pred  	%p3672, %p3670, %p3671;
	@%p3672 bra 	$L__BB1_2244;

	setp.ne.s32 	%p3673, %r5, 1071644672;
	and.pred  	%p3674, %p3673, %p103;
	selp.b32 	%r3466, %r7, %r6, %p3674;
	mov.u32 	%r3467, 0;
	mov.b64 	%fd8066, {%r3467, %r3466};

$L__BB1_2244:
	cvt.rn.f32.f64 	%f159, %fd1764;
	selp.f64 	%fd1773, 0d3FF0000000000000, %fd8066, %p3192;
	@%p3172 bra 	$L__BB1_2246;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3473}, %fd8069;
	}
	xor.b32  	%r3474, %r3473, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3475, %temp}, %fd8069;
	}
	mov.b64 	%fd8069, {%r3475, %r3474};

$L__BB1_2246:
	@%p3173 bra 	$L__BB1_2250;
	bra.uni 	$L__BB1_2247;

$L__BB1_2250:
	setp.lt.s32 	%p3683, %r3, 0;
	mov.u32 	%r3476, 0;
	selp.b32 	%r3477, %r151, 0, %p246;
	or.b32  	%r3478, %r3477, 2146435072;
	selp.b32 	%r3479, %r3478, %r3477, %p3683;
	mov.b64 	%fd8069, {%r3476, %r3479};
	bra.uni 	$L__BB1_2251;

$L__BB1_2247:
	setp.gt.s32 	%p3681, %r151, -1;
	@%p3681 bra 	$L__BB1_2251;

	mov.f64 	%fd5244, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5245, %fd5244;
	setp.eq.f64 	%p3682, %fd5245, 0d4000000000000000;
	@%p3682 bra 	$L__BB1_2251;

	mov.f64 	%fd8069, 0dFFF8000000000000;

$L__BB1_2251:
	@%p3178 bra 	$L__BB1_2258;

	setp.gtu.f64 	%p3686, %fd1527, 0d7FF0000000000000;
	@%p3686 bra 	$L__BB1_2257;
	bra.uni 	$L__BB1_2253;

$L__BB1_2257:
	mov.f64 	%fd5248, 0d4000000000000000;
	add.rn.f64 	%fd8069, %fd1526, %fd5248;
	bra.uni 	$L__BB1_2258;

$L__BB1_2253:
	setp.eq.s32 	%p3687, %r5, 2146435072;
	mov.f64 	%fd5247, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3480, %temp}, %fd5247;
	}
	setp.eq.s32 	%p3688, %r3480, 0;
	and.pred  	%p3689, %p3687, %p3688;
	@%p3689 bra 	$L__BB1_2256;
	bra.uni 	$L__BB1_2254;

$L__BB1_2256:
	setp.lt.s32 	%p3695, %r3, 0;
	mov.u32 	%r3485, 0;
	setp.gt.f64 	%p3696, %fd1527, 0d3FF0000000000000;
	selp.b32 	%r3486, 2146435072, 0, %p3696;
	xor.b32  	%r3487, %r3486, 2146435072;
	selp.b32 	%r3488, %r3487, %r3486, %p3695;
	setp.eq.f32 	%p3697, %f135, 0fBF800000;
	selp.b32 	%r3489, 1072693248, %r3488, %p3697;
	mov.b64 	%fd8069, {%r3485, %r3489};
	bra.uni 	$L__BB1_2258;

$L__BB1_2254:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3481, %temp}, %fd1526;
	}
	and.b32  	%r3482, %r151, 2147483647;
	setp.ne.s32 	%p3690, %r3482, 2146435072;
	setp.ne.s32 	%p3691, %r3481, 0;
	or.pred  	%p3692, %p3690, %p3691;
	@%p3692 bra 	$L__BB1_2258;

	setp.ne.s32 	%p3693, %r5, 1071644672;
	and.pred  	%p3694, %p3693, %p104;
	selp.b32 	%r3483, %r7, %r6, %p3694;
	mov.u32 	%r3484, 0;
	mov.b64 	%fd8069, {%r3484, %r3483};

$L__BB1_2258:
	selp.f64 	%fd5249, 0d3FF0000000000000, %fd8069, %p3191;
	add.f64 	%fd1782, %fd1773, %fd5249;
	@%p3195 bra 	$L__BB1_2260;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3490}, %fd8072;
	}
	xor.b32  	%r3491, %r3490, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3492, %temp}, %fd8072;
	}
	mov.b64 	%fd8072, {%r3492, %r3491};

$L__BB1_2260:
	@%p3196 bra 	$L__BB1_2264;
	bra.uni 	$L__BB1_2261;

$L__BB1_2264:
	setp.lt.s32 	%p3703, %r3, 0;
	mov.u32 	%r3493, 0;
	selp.b32 	%r3494, %r153, 0, %p246;
	or.b32  	%r3495, %r3494, 2146435072;
	selp.b32 	%r3496, %r3495, %r3494, %p3703;
	mov.b64 	%fd8072, {%r3493, %r3496};
	bra.uni 	$L__BB1_2265;

$L__BB1_2261:
	setp.gt.s32 	%p3701, %r153, -1;
	@%p3701 bra 	$L__BB1_2265;

	mov.f64 	%fd5250, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5251, %fd5250;
	setp.eq.f64 	%p3702, %fd5251, 0d4000000000000000;
	@%p3702 bra 	$L__BB1_2265;

	mov.f64 	%fd8072, 0dFFF8000000000000;

$L__BB1_2265:
	@%p3201 bra 	$L__BB1_2272;

	setp.gtu.f64 	%p3706, %fd1539, 0d7FF0000000000000;
	@%p3706 bra 	$L__BB1_2271;
	bra.uni 	$L__BB1_2267;

$L__BB1_2271:
	mov.f64 	%fd5254, 0d4000000000000000;
	add.rn.f64 	%fd8072, %fd1538, %fd5254;
	bra.uni 	$L__BB1_2272;

$L__BB1_2267:
	setp.eq.s32 	%p3707, %r5, 2146435072;
	mov.f64 	%fd5253, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3497, %temp}, %fd5253;
	}
	setp.eq.s32 	%p3708, %r3497, 0;
	and.pred  	%p3709, %p3707, %p3708;
	@%p3709 bra 	$L__BB1_2270;
	bra.uni 	$L__BB1_2268;

$L__BB1_2270:
	setp.lt.s32 	%p3715, %r3, 0;
	mov.u32 	%r3502, 0;
	setp.gt.f64 	%p3716, %fd1539, 0d3FF0000000000000;
	selp.b32 	%r3503, 2146435072, 0, %p3716;
	xor.b32  	%r3504, %r3503, 2146435072;
	selp.b32 	%r3505, %r3504, %r3503, %p3715;
	setp.eq.f32 	%p3717, %f137, 0fBF800000;
	selp.b32 	%r3506, 1072693248, %r3505, %p3717;
	mov.b64 	%fd8072, {%r3502, %r3506};
	bra.uni 	$L__BB1_2272;

$L__BB1_2268:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3498, %temp}, %fd1538;
	}
	and.b32  	%r3499, %r153, 2147483647;
	setp.ne.s32 	%p3710, %r3499, 2146435072;
	setp.ne.s32 	%p3711, %r3498, 0;
	or.pred  	%p3712, %p3710, %p3711;
	@%p3712 bra 	$L__BB1_2272;

	setp.ne.s32 	%p3713, %r5, 1071644672;
	and.pred  	%p3714, %p3713, %p105;
	selp.b32 	%r3500, %r7, %r6, %p3714;
	mov.u32 	%r3501, 0;
	mov.b64 	%fd8072, {%r3501, %r3500};

$L__BB1_2272:
	selp.f64 	%fd5255, 0d3FF0000000000000, %fd8072, %p3214;
	add.f64 	%fd5256, %fd1782, %fd5255;
	mul.f64 	%fd5257, %fd1514, %fd5256;
	cvt.rn.f32.f64 	%f967, %fd5257;
	sub.f32 	%f968, %f138, %f967;
	cvt.f64.f32 	%fd5258, %f968;
	cvt.f64.f32 	%fd5259, %f159;
	fma.rn.f64 	%fd5260, %fd5259, 0dBFE0000000000000, %fd5258;
	mul.f64 	%fd5261, %fd5260, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f969, %fd5261;
	add.f32 	%f970, %f138, %f969;
	div.rn.f32 	%f971, %f137, %f133;
	fma.rn.f32 	%f972, %f971, %f159, %f970;
	mul.f32 	%f973, %f132, %f139;
	sub.f32 	%f160, %f972, %f973;
	ld.global.f32 	%f161, [%rd35];
	cvt.f64.f32 	%fd1791, %f161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd1791;
	}
	abs.f64 	%fd1792, %fd1791;
	{ // callseq 234, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1792;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8075, [retval0+0];
	} // callseq 234
	setp.lt.s32 	%p3719, %r167, 0;
	and.pred  	%p118, %p3719, %p246;
	not.pred 	%p3721, %p118;
	@%p3721 bra 	$L__BB1_2274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3510}, %fd8075;
	}
	xor.b32  	%r3511, %r3510, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3512, %temp}, %fd8075;
	}
	mov.b64 	%fd8075, {%r3512, %r3511};

$L__BB1_2274:
	setp.eq.f32 	%p3722, %f161, 0f00000000;
	@%p3722 bra 	$L__BB1_2278;
	bra.uni 	$L__BB1_2275;

$L__BB1_2278:
	setp.lt.s32 	%p3725, %r3, 0;
	mov.u32 	%r3513, 0;
	selp.b32 	%r3514, %r167, 0, %p246;
	or.b32  	%r3515, %r3514, 2146435072;
	selp.b32 	%r3516, %r3515, %r3514, %p3725;
	mov.b64 	%fd8075, {%r3513, %r3516};
	bra.uni 	$L__BB1_2279;

$L__BB1_2275:
	setp.gt.s32 	%p3723, %r167, -1;
	@%p3723 bra 	$L__BB1_2279;

	mov.f64 	%fd5262, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5263, %fd5262;
	setp.eq.f64 	%p3724, %fd5263, 0d4000000000000000;
	@%p3724 bra 	$L__BB1_2279;

	mov.f64 	%fd8075, 0dFFF8000000000000;

$L__BB1_2279:
	add.f64 	%fd5265, %fd1791, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3517}, %fd5265;
	}
	and.b32  	%r3518, %r3517, 2146435072;
	setp.ne.s32 	%p3727, %r3518, 2146435072;
	@%p3727 bra 	$L__BB1_2286;

	setp.gtu.f64 	%p3728, %fd1792, 0d7FF0000000000000;
	@%p3728 bra 	$L__BB1_2285;
	bra.uni 	$L__BB1_2281;

$L__BB1_2285:
	mov.f64 	%fd5267, 0d4000000000000000;
	add.rn.f64 	%fd8075, %fd1791, %fd5267;
	bra.uni 	$L__BB1_2286;

$L__BB1_2281:
	setp.eq.s32 	%p3729, %r5, 2146435072;
	mov.f64 	%fd5266, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3519, %temp}, %fd5266;
	}
	setp.eq.s32 	%p3730, %r3519, 0;
	and.pred  	%p3731, %p3729, %p3730;
	@%p3731 bra 	$L__BB1_2284;
	bra.uni 	$L__BB1_2282;

$L__BB1_2284:
	setp.lt.s32 	%p3737, %r3, 0;
	mov.u32 	%r3524, 0;
	setp.gt.f64 	%p3738, %fd1792, 0d3FF0000000000000;
	selp.b32 	%r3525, 2146435072, 0, %p3738;
	xor.b32  	%r3526, %r3525, 2146435072;
	selp.b32 	%r3527, %r3526, %r3525, %p3737;
	setp.eq.f32 	%p3739, %f161, 0fBF800000;
	selp.b32 	%r3528, 1072693248, %r3527, %p3739;
	mov.b64 	%fd8075, {%r3524, %r3528};
	bra.uni 	$L__BB1_2286;

$L__BB1_2282:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3520, %temp}, %fd1791;
	}
	and.b32  	%r3521, %r167, 2147483647;
	setp.ne.s32 	%p3732, %r3521, 2146435072;
	setp.ne.s32 	%p3733, %r3520, 0;
	or.pred  	%p3734, %p3732, %p3733;
	@%p3734 bra 	$L__BB1_2286;

	setp.ne.s32 	%p3735, %r5, 1071644672;
	and.pred  	%p3736, %p3735, %p118;
	selp.b32 	%r3522, %r7, %r6, %p3736;
	mov.u32 	%r3523, 0;
	mov.b64 	%fd8075, {%r3523, %r3522};

$L__BB1_2286:
	ld.global.f32 	%f162, [%rd36];
	cvt.f64.f32 	%fd1802, %f162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd1802;
	}
	abs.f64 	%fd1803, %fd1802;
	{ // callseq 235, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1803;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8078, [retval0+0];
	} // callseq 235
	setp.lt.s32 	%p3740, %r168, 0;
	and.pred  	%p119, %p3740, %p246;
	not.pred 	%p3742, %p119;
	@%p3742 bra 	$L__BB1_2288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3532}, %fd8078;
	}
	xor.b32  	%r3533, %r3532, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3534, %temp}, %fd8078;
	}
	mov.b64 	%fd8078, {%r3534, %r3533};

$L__BB1_2288:
	setp.eq.f32 	%p3743, %f162, 0f00000000;
	@%p3743 bra 	$L__BB1_2292;
	bra.uni 	$L__BB1_2289;

$L__BB1_2292:
	setp.lt.s32 	%p3746, %r3, 0;
	mov.u32 	%r3535, 0;
	selp.b32 	%r3536, %r168, 0, %p246;
	or.b32  	%r3537, %r3536, 2146435072;
	selp.b32 	%r3538, %r3537, %r3536, %p3746;
	mov.b64 	%fd8078, {%r3535, %r3538};
	bra.uni 	$L__BB1_2293;

$L__BB1_2289:
	setp.gt.s32 	%p3744, %r168, -1;
	@%p3744 bra 	$L__BB1_2293;

	mov.f64 	%fd5268, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5269, %fd5268;
	setp.eq.f64 	%p3745, %fd5269, 0d4000000000000000;
	@%p3745 bra 	$L__BB1_2293;

	mov.f64 	%fd8078, 0dFFF8000000000000;

$L__BB1_2293:
	add.f64 	%fd5271, %fd1802, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3539}, %fd5271;
	}
	and.b32  	%r3540, %r3539, 2146435072;
	setp.ne.s32 	%p3748, %r3540, 2146435072;
	@%p3748 bra 	$L__BB1_2300;

	setp.gtu.f64 	%p3749, %fd1803, 0d7FF0000000000000;
	@%p3749 bra 	$L__BB1_2299;
	bra.uni 	$L__BB1_2295;

$L__BB1_2299:
	mov.f64 	%fd5273, 0d4000000000000000;
	add.rn.f64 	%fd8078, %fd1802, %fd5273;
	bra.uni 	$L__BB1_2300;

$L__BB1_2295:
	setp.eq.s32 	%p3750, %r5, 2146435072;
	mov.f64 	%fd5272, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3541, %temp}, %fd5272;
	}
	setp.eq.s32 	%p3751, %r3541, 0;
	and.pred  	%p3752, %p3750, %p3751;
	@%p3752 bra 	$L__BB1_2298;
	bra.uni 	$L__BB1_2296;

$L__BB1_2298:
	setp.lt.s32 	%p3758, %r3, 0;
	mov.u32 	%r3546, 0;
	setp.gt.f64 	%p3759, %fd1803, 0d3FF0000000000000;
	selp.b32 	%r3547, 2146435072, 0, %p3759;
	xor.b32  	%r3548, %r3547, 2146435072;
	selp.b32 	%r3549, %r3548, %r3547, %p3758;
	setp.eq.f32 	%p3760, %f162, 0fBF800000;
	selp.b32 	%r3550, 1072693248, %r3549, %p3760;
	mov.b64 	%fd8078, {%r3546, %r3550};
	bra.uni 	$L__BB1_2300;

$L__BB1_2296:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3542, %temp}, %fd1802;
	}
	and.b32  	%r3543, %r168, 2147483647;
	setp.ne.s32 	%p3753, %r3543, 2146435072;
	setp.ne.s32 	%p3754, %r3542, 0;
	or.pred  	%p3755, %p3753, %p3754;
	@%p3755 bra 	$L__BB1_2300;

	setp.ne.s32 	%p3756, %r5, 1071644672;
	and.pred  	%p3757, %p3756, %p119;
	selp.b32 	%r3544, %r7, %r6, %p3757;
	mov.u32 	%r3545, 0;
	mov.b64 	%fd8078, {%r3545, %r3544};

$L__BB1_2300:
	setp.eq.f32 	%p3761, %f162, 0f3F800000;
	selp.f64 	%fd5274, 0d3FF0000000000000, %fd8078, %p3761;
	setp.eq.f32 	%p3762, %f161, 0f3F800000;
	selp.f64 	%fd5275, 0d3FF0000000000000, %fd8075, %p3762;
	add.f64 	%fd1813, %fd5275, %fd5274;
	ld.global.f32 	%f163, [%rd37];
	cvt.f64.f32 	%fd1814, %f163;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd1814;
	}
	abs.f64 	%fd1815, %fd1814;
	{ // callseq 236, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1815;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8081, [retval0+0];
	} // callseq 236
	setp.lt.s32 	%p3763, %r169, 0;
	and.pred  	%p120, %p3763, %p246;
	not.pred 	%p3765, %p120;
	@%p3765 bra 	$L__BB1_2302;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3554}, %fd8081;
	}
	xor.b32  	%r3555, %r3554, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3556, %temp}, %fd8081;
	}
	mov.b64 	%fd8081, {%r3556, %r3555};

$L__BB1_2302:
	setp.eq.f32 	%p3766, %f163, 0f00000000;
	@%p3766 bra 	$L__BB1_2306;
	bra.uni 	$L__BB1_2303;

$L__BB1_2306:
	setp.lt.s32 	%p3769, %r3, 0;
	mov.u32 	%r3557, 0;
	selp.b32 	%r3558, %r169, 0, %p246;
	or.b32  	%r3559, %r3558, 2146435072;
	selp.b32 	%r3560, %r3559, %r3558, %p3769;
	mov.b64 	%fd8081, {%r3557, %r3560};
	bra.uni 	$L__BB1_2307;

$L__BB1_2303:
	setp.gt.s32 	%p3767, %r169, -1;
	@%p3767 bra 	$L__BB1_2307;

	mov.f64 	%fd5276, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5277, %fd5276;
	setp.eq.f64 	%p3768, %fd5277, 0d4000000000000000;
	@%p3768 bra 	$L__BB1_2307;

	mov.f64 	%fd8081, 0dFFF8000000000000;

$L__BB1_2307:
	add.f64 	%fd5279, %fd1814, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3561}, %fd5279;
	}
	and.b32  	%r3562, %r3561, 2146435072;
	setp.ne.s32 	%p3771, %r3562, 2146435072;
	@%p3771 bra 	$L__BB1_2314;

	setp.gtu.f64 	%p3772, %fd1815, 0d7FF0000000000000;
	@%p3772 bra 	$L__BB1_2313;
	bra.uni 	$L__BB1_2309;

$L__BB1_2313:
	mov.f64 	%fd5281, 0d4000000000000000;
	add.rn.f64 	%fd8081, %fd1814, %fd5281;
	bra.uni 	$L__BB1_2314;

$L__BB1_2309:
	setp.eq.s32 	%p3773, %r5, 2146435072;
	mov.f64 	%fd5280, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3563, %temp}, %fd5280;
	}
	setp.eq.s32 	%p3774, %r3563, 0;
	and.pred  	%p3775, %p3773, %p3774;
	@%p3775 bra 	$L__BB1_2312;
	bra.uni 	$L__BB1_2310;

$L__BB1_2312:
	setp.lt.s32 	%p3781, %r3, 0;
	mov.u32 	%r3568, 0;
	setp.gt.f64 	%p3782, %fd1815, 0d3FF0000000000000;
	selp.b32 	%r3569, 2146435072, 0, %p3782;
	xor.b32  	%r3570, %r3569, 2146435072;
	selp.b32 	%r3571, %r3570, %r3569, %p3781;
	setp.eq.f32 	%p3783, %f163, 0fBF800000;
	selp.b32 	%r3572, 1072693248, %r3571, %p3783;
	mov.b64 	%fd8081, {%r3568, %r3572};
	bra.uni 	$L__BB1_2314;

$L__BB1_2310:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3564, %temp}, %fd1814;
	}
	and.b32  	%r3565, %r169, 2147483647;
	setp.ne.s32 	%p3776, %r3565, 2146435072;
	setp.ne.s32 	%p3777, %r3564, 0;
	or.pred  	%p3778, %p3776, %p3777;
	@%p3778 bra 	$L__BB1_2314;

	setp.ne.s32 	%p3779, %r5, 1071644672;
	and.pred  	%p3780, %p3779, %p120;
	selp.b32 	%r3566, %r7, %r6, %p3780;
	mov.u32 	%r3567, 0;
	mov.b64 	%fd8081, {%r3567, %r3566};

$L__BB1_2314:
	setp.eq.f32 	%p3784, %f163, 0f3F800000;
	selp.f64 	%fd5282, 0d3FF0000000000000, %fd8081, %p3784;
	add.f64 	%fd1825, %fd1813, %fd5282;
	ld.global.f32 	%f164, [%rd38];
	ld.global.f32 	%f165, [%rd39];
	cvt.f64.f32 	%fd1826, %f165;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd1826;
	}
	abs.f64 	%fd1827, %fd1826;
	{ // callseq 237, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1827;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8084, [retval0+0];
	} // callseq 237
	setp.lt.s32 	%p3785, %r170, 0;
	and.pred  	%p121, %p3785, %p246;
	not.pred 	%p3787, %p121;
	@%p3787 bra 	$L__BB1_2316;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3576}, %fd8084;
	}
	xor.b32  	%r3577, %r3576, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3578, %temp}, %fd8084;
	}
	mov.b64 	%fd8084, {%r3578, %r3577};

$L__BB1_2316:
	setp.eq.f32 	%p3788, %f165, 0f00000000;
	@%p3788 bra 	$L__BB1_2320;
	bra.uni 	$L__BB1_2317;

$L__BB1_2320:
	setp.lt.s32 	%p3791, %r3, 0;
	mov.u32 	%r3579, 0;
	selp.b32 	%r3580, %r170, 0, %p246;
	or.b32  	%r3581, %r3580, 2146435072;
	selp.b32 	%r3582, %r3581, %r3580, %p3791;
	mov.b64 	%fd8084, {%r3579, %r3582};
	bra.uni 	$L__BB1_2321;

$L__BB1_2317:
	setp.gt.s32 	%p3789, %r170, -1;
	@%p3789 bra 	$L__BB1_2321;

	mov.f64 	%fd5283, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5284, %fd5283;
	setp.eq.f64 	%p3790, %fd5284, 0d4000000000000000;
	@%p3790 bra 	$L__BB1_2321;

	mov.f64 	%fd8084, 0dFFF8000000000000;

$L__BB1_2321:
	add.f64 	%fd5286, %fd1826, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3583}, %fd5286;
	}
	and.b32  	%r3584, %r3583, 2146435072;
	setp.ne.s32 	%p3793, %r3584, 2146435072;
	@%p3793 bra 	$L__BB1_2328;

	setp.gtu.f64 	%p3794, %fd1827, 0d7FF0000000000000;
	@%p3794 bra 	$L__BB1_2327;
	bra.uni 	$L__BB1_2323;

$L__BB1_2327:
	mov.f64 	%fd5288, 0d4000000000000000;
	add.rn.f64 	%fd8084, %fd1826, %fd5288;
	bra.uni 	$L__BB1_2328;

$L__BB1_2323:
	setp.eq.s32 	%p3795, %r5, 2146435072;
	mov.f64 	%fd5287, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3585, %temp}, %fd5287;
	}
	setp.eq.s32 	%p3796, %r3585, 0;
	and.pred  	%p3797, %p3795, %p3796;
	@%p3797 bra 	$L__BB1_2326;
	bra.uni 	$L__BB1_2324;

$L__BB1_2326:
	setp.lt.s32 	%p3803, %r3, 0;
	mov.u32 	%r3590, 0;
	setp.gt.f64 	%p3804, %fd1827, 0d3FF0000000000000;
	selp.b32 	%r3591, 2146435072, 0, %p3804;
	xor.b32  	%r3592, %r3591, 2146435072;
	selp.b32 	%r3593, %r3592, %r3591, %p3803;
	setp.eq.f32 	%p3805, %f165, 0fBF800000;
	selp.b32 	%r3594, 1072693248, %r3593, %p3805;
	mov.b64 	%fd8084, {%r3590, %r3594};
	bra.uni 	$L__BB1_2328;

$L__BB1_2324:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3586, %temp}, %fd1826;
	}
	and.b32  	%r3587, %r170, 2147483647;
	setp.ne.s32 	%p3798, %r3587, 2146435072;
	setp.ne.s32 	%p3799, %r3586, 0;
	or.pred  	%p3800, %p3798, %p3799;
	@%p3800 bra 	$L__BB1_2328;

	setp.ne.s32 	%p3801, %r5, 1071644672;
	and.pred  	%p3802, %p3801, %p121;
	selp.b32 	%r3588, %r7, %r6, %p3802;
	mov.u32 	%r3589, 0;
	mov.b64 	%fd8084, {%r3589, %r3588};

$L__BB1_2328:
	ld.global.f32 	%f166, [%rd40];
	cvt.f64.f32 	%fd1837, %f166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd1837;
	}
	abs.f64 	%fd1838, %fd1837;
	{ // callseq 238, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1838;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8087, [retval0+0];
	} // callseq 238
	setp.lt.s32 	%p3806, %r171, 0;
	and.pred  	%p122, %p3806, %p246;
	not.pred 	%p3808, %p122;
	@%p3808 bra 	$L__BB1_2330;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3598}, %fd8087;
	}
	xor.b32  	%r3599, %r3598, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3600, %temp}, %fd8087;
	}
	mov.b64 	%fd8087, {%r3600, %r3599};

$L__BB1_2330:
	setp.eq.f32 	%p3809, %f166, 0f00000000;
	@%p3809 bra 	$L__BB1_2334;
	bra.uni 	$L__BB1_2331;

$L__BB1_2334:
	setp.lt.s32 	%p3812, %r3, 0;
	mov.u32 	%r3601, 0;
	selp.b32 	%r3602, %r171, 0, %p246;
	or.b32  	%r3603, %r3602, 2146435072;
	selp.b32 	%r3604, %r3603, %r3602, %p3812;
	mov.b64 	%fd8087, {%r3601, %r3604};
	bra.uni 	$L__BB1_2335;

$L__BB1_2331:
	setp.gt.s32 	%p3810, %r171, -1;
	@%p3810 bra 	$L__BB1_2335;

	mov.f64 	%fd5289, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5290, %fd5289;
	setp.eq.f64 	%p3811, %fd5290, 0d4000000000000000;
	@%p3811 bra 	$L__BB1_2335;

	mov.f64 	%fd8087, 0dFFF8000000000000;

$L__BB1_2335:
	add.f64 	%fd5292, %fd1837, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3605}, %fd5292;
	}
	and.b32  	%r3606, %r3605, 2146435072;
	setp.ne.s32 	%p3814, %r3606, 2146435072;
	@%p3814 bra 	$L__BB1_2342;

	setp.gtu.f64 	%p3815, %fd1838, 0d7FF0000000000000;
	@%p3815 bra 	$L__BB1_2341;
	bra.uni 	$L__BB1_2337;

$L__BB1_2341:
	mov.f64 	%fd5294, 0d4000000000000000;
	add.rn.f64 	%fd8087, %fd1837, %fd5294;
	bra.uni 	$L__BB1_2342;

$L__BB1_2337:
	setp.eq.s32 	%p3816, %r5, 2146435072;
	mov.f64 	%fd5293, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3607, %temp}, %fd5293;
	}
	setp.eq.s32 	%p3817, %r3607, 0;
	and.pred  	%p3818, %p3816, %p3817;
	@%p3818 bra 	$L__BB1_2340;
	bra.uni 	$L__BB1_2338;

$L__BB1_2340:
	setp.lt.s32 	%p3824, %r3, 0;
	mov.u32 	%r3612, 0;
	setp.gt.f64 	%p3825, %fd1838, 0d3FF0000000000000;
	selp.b32 	%r3613, 2146435072, 0, %p3825;
	xor.b32  	%r3614, %r3613, 2146435072;
	selp.b32 	%r3615, %r3614, %r3613, %p3824;
	setp.eq.f32 	%p3826, %f166, 0fBF800000;
	selp.b32 	%r3616, 1072693248, %r3615, %p3826;
	mov.b64 	%fd8087, {%r3612, %r3616};
	bra.uni 	$L__BB1_2342;

$L__BB1_2338:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3608, %temp}, %fd1837;
	}
	and.b32  	%r3609, %r171, 2147483647;
	setp.ne.s32 	%p3819, %r3609, 2146435072;
	setp.ne.s32 	%p3820, %r3608, 0;
	or.pred  	%p3821, %p3819, %p3820;
	@%p3821 bra 	$L__BB1_2342;

	setp.ne.s32 	%p3822, %r5, 1071644672;
	and.pred  	%p3823, %p3822, %p122;
	selp.b32 	%r3610, %r7, %r6, %p3823;
	mov.u32 	%r3611, 0;
	mov.b64 	%fd8087, {%r3611, %r3610};

$L__BB1_2342:
	ld.global.f32 	%f167, [%rd18];
	cvt.f64.f32 	%fd1848, %f167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd1848;
	}
	abs.f64 	%fd1849, %fd1848;
	{ // callseq 239, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1849;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8090, [retval0+0];
	} // callseq 239
	setp.lt.s32 	%p3827, %r172, 0;
	and.pred  	%p123, %p3827, %p246;
	not.pred 	%p3829, %p123;
	@%p3829 bra 	$L__BB1_2344;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3617}, %fd8090;
	}
	xor.b32  	%r3618, %r3617, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3619, %temp}, %fd8090;
	}
	mov.b64 	%fd8090, {%r3619, %r3618};

$L__BB1_2344:
	setp.eq.f32 	%p3830, %f167, 0f00000000;
	setp.eq.f32 	%p3831, %f165, 0f3F800000;
	selp.f64 	%fd5295, 0d3FF0000000000000, %fd8084, %p3831;
	setp.eq.f32 	%p3832, %f166, 0f3F800000;
	selp.f64 	%fd5296, 0d3FF0000000000000, %fd8087, %p3832;
	add.f64 	%fd1853, %fd5295, %fd5296;
	@%p3830 bra 	$L__BB1_2348;
	bra.uni 	$L__BB1_2345;

$L__BB1_2348:
	setp.lt.s32 	%p3835, %r3, 0;
	mov.u32 	%r3620, 0;
	selp.b32 	%r3621, %r172, 0, %p246;
	or.b32  	%r3622, %r3621, 2146435072;
	selp.b32 	%r3623, %r3622, %r3621, %p3835;
	mov.b64 	%fd8090, {%r3620, %r3623};
	bra.uni 	$L__BB1_2349;

$L__BB1_2345:
	setp.gt.s32 	%p3833, %r172, -1;
	@%p3833 bra 	$L__BB1_2349;

	mov.f64 	%fd5297, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5298, %fd5297;
	setp.eq.f64 	%p3834, %fd5298, 0d4000000000000000;
	@%p3834 bra 	$L__BB1_2349;

	mov.f64 	%fd8090, 0dFFF8000000000000;

$L__BB1_2349:
	add.f64 	%fd5300, %fd1848, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3624}, %fd5300;
	}
	and.b32  	%r3625, %r3624, 2146435072;
	setp.ne.s32 	%p3837, %r3625, 2146435072;
	@%p3837 bra 	$L__BB1_2356;

	setp.gtu.f64 	%p3838, %fd1849, 0d7FF0000000000000;
	@%p3838 bra 	$L__BB1_2355;
	bra.uni 	$L__BB1_2351;

$L__BB1_2355:
	mov.f64 	%fd5302, 0d4000000000000000;
	add.rn.f64 	%fd8090, %fd1848, %fd5302;
	bra.uni 	$L__BB1_2356;

$L__BB1_2351:
	setp.eq.s32 	%p3839, %r5, 2146435072;
	mov.f64 	%fd5301, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3626, %temp}, %fd5301;
	}
	setp.eq.s32 	%p3840, %r3626, 0;
	and.pred  	%p3841, %p3839, %p3840;
	@%p3841 bra 	$L__BB1_2354;
	bra.uni 	$L__BB1_2352;

$L__BB1_2354:
	setp.lt.s32 	%p3847, %r3, 0;
	mov.u32 	%r3631, 0;
	setp.gt.f64 	%p3848, %fd1849, 0d3FF0000000000000;
	selp.b32 	%r3632, 2146435072, 0, %p3848;
	xor.b32  	%r3633, %r3632, 2146435072;
	selp.b32 	%r3634, %r3633, %r3632, %p3847;
	setp.eq.f32 	%p3849, %f167, 0fBF800000;
	selp.b32 	%r3635, 1072693248, %r3634, %p3849;
	mov.b64 	%fd8090, {%r3631, %r3635};
	bra.uni 	$L__BB1_2356;

$L__BB1_2352:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3627, %temp}, %fd1848;
	}
	and.b32  	%r3628, %r172, 2147483647;
	setp.ne.s32 	%p3842, %r3628, 2146435072;
	setp.ne.s32 	%p3843, %r3627, 0;
	or.pred  	%p3844, %p3842, %p3843;
	@%p3844 bra 	$L__BB1_2356;

	setp.ne.s32 	%p3845, %r5, 1071644672;
	and.pred  	%p3846, %p3845, %p123;
	selp.b32 	%r3629, %r7, %r6, %p3846;
	mov.u32 	%r3630, 0;
	mov.b64 	%fd8090, {%r3630, %r3629};

$L__BB1_2356:
	mul.lo.s32 	%r7116, %r404, %r403;
	sub.s32 	%r7115, %r405, %r7114;
	cvt.rn.f32.f64 	%f974, %fd1825;
	cvt.f64.f32 	%fd5303, %f164;
	rcp.rn.f64 	%fd5304, %fd5303;
	mad.lo.s32 	%r3636, %r7143, %r404, %r7144;
	setp.eq.f32 	%p3850, %f167, 0f3F800000;
	selp.f64 	%fd5305, 0d3FF0000000000000, %fd8090, %p3850;
	add.f64 	%fd5306, %fd1853, %fd5305;
	mul.f64 	%fd5307, %fd5304, %fd5306;
	cvt.rn.f32.f64 	%f975, %fd5307;
	mad.lo.s32 	%r3638, %r428, %r7116, %r3636;
	mul.wide.s32 	%rd361, %r3638, 4;
	add.s64 	%rd362, %rd2, %rd361;
	ld.global.f32 	%f976, [%rd362];
	sub.f32 	%f977, %f976, %f975;
	cvt.f64.f32 	%fd5308, %f977;
	cvt.f64.f32 	%fd5309, %f974;
	mul.f64 	%fd5310, %fd5309, 0d3FE0000000000000;
	sub.f64 	%fd5311, %fd5308, %fd5310;
	mul.f64 	%fd5312, %fd5311, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f978, %fd5312;
	mul.f32 	%f979, %f166, %f162;
	fma.rn.f32 	%f980, %f165, %f161, %f979;
	fma.rn.f32 	%f981, %f167, %f163, %f980;
	cvt.f64.f32 	%fd5313, %f981;
	mul.f64 	%fd5314, %fd5304, %fd5313;
	cvt.rn.f32.f64 	%f982, %fd5314;
	add.f32 	%f983, %f976, %f978;
	div.rn.f32 	%f984, %f167, %f164;
	fma.rn.f32 	%f985, %f984, %f974, %f983;
	mul.f32 	%f986, %f163, %f982;
	sub.f32 	%f987, %f985, %f986;
	sub.f32 	%f988, %f160, %f987;
	mul.f32 	%f989, %f5, %f988;
	sub.f32 	%f990, %f158, %f989;
	add.s32 	%r3640, %r3636, %r7115;
	mul.wide.s32 	%rd364, %r3640, 4;
	add.s64 	%rd365, %rd236, %rd364;
	st.global.f32 	[%rd365], %f990;
	ld.global.f32 	%f991, [%rd19];
	ld.global.f32 	%f168, [%rd11];
	add.f32 	%f992, %f168, %f991;
	cvt.f64.f32 	%fd5315, %f992;
	mul.f64 	%fd5316, %fd5315, 0d3FE0000000000000;
	shl.b32 	%r3641, %r404, 1;
	add.s32 	%r3643, %r2003, %r3641;
	cvt.s64.s32 	%rd60, %r3643;
	mul.wide.s32 	%rd366, %r3643, 4;
	add.s64 	%rd61, %rd173, %rd366;
	mul.wide.s32 	%rd368, %r3636, 4;
	add.s64 	%rd62, %rd173, %rd368;
	ld.global.f32 	%f993, [%rd62];
	ld.global.f32 	%f994, [%rd61];
	sub.f32 	%f995, %f994, %f993;
	cvt.f64.f32 	%fd5317, %f995;
	mul.f64 	%fd5318, %fd1, %fd5317;
	sub.f64 	%fd5319, %fd5316, %fd5318;
	add.s64 	%rd63, %rd183, %rd368;
	ld.global.f32 	%f996, [%rd63];
	ld.global.f32 	%f997, [%rd63+4];
	sub.f32 	%f998, %f997, %f996;
	cvt.f64.f32 	%fd5320, %f998;
	mul.f64 	%fd5321, %fd2, %fd5320;
	sub.f64 	%fd5322, %fd5319, %fd5321;
	add.s32 	%r3644, %r3636, %r7116;
	mul.wide.s32 	%rd370, %r3644, 4;
	add.s64 	%rd64, %rd189, %rd370;
	add.s64 	%rd65, %rd189, %rd368;
	ld.global.f32 	%f999, [%rd65];
	ld.global.f32 	%f1000, [%rd64];
	sub.f32 	%f1001, %f1000, %f999;
	cvt.f64.f32 	%fd5323, %f1001;
	mul.f64 	%fd5324, %fd3, %fd5323;
	sub.f64 	%fd1860, %fd5322, %fd5324;
	not.pred 	%p3851, %p1;
	mov.f64 	%fd8093, %fd8;
	@%p3851 bra 	$L__BB1_2358;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3645}, %fd8;
	}
	xor.b32  	%r3646, %r3645, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3647, %temp}, %fd8;
	}
	mov.b64 	%fd8093, {%r3647, %r3646};

$L__BB1_2358:
	setp.eq.f32 	%p3852, %f330, 0f00000000;
	@%p3852 bra 	$L__BB1_2362;
	bra.uni 	$L__BB1_2359;

$L__BB1_2362:
	setp.lt.s32 	%p3855, %r3, 0;
	mov.u32 	%r3648, 0;
	selp.b32 	%r3650, %r8, 0, %p246;
	or.b32  	%r3651, %r3650, 2146435072;
	selp.b32 	%r3652, %r3651, %r3650, %p3855;
	mov.b64 	%fd8093, {%r3648, %r3652};
	bra.uni 	$L__BB1_2363;

$L__BB1_2359:
	setp.gt.s32 	%p3853, %r8, -1;
	@%p3853 bra 	$L__BB1_2363;

	mov.f64 	%fd5325, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5326, %fd5325;
	setp.eq.f64 	%p3854, %fd5326, 0d4000000000000000;
	@%p3854 bra 	$L__BB1_2363;

	mov.f64 	%fd8093, 0dFFF8000000000000;

$L__BB1_2363:
	cvt.f64.f32 	%fd7487, %f330;
	add.f64 	%fd7486, %fd7487, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7118}, %fd7486;
	}
	and.b32  	%r7117, %r7118, 2146435072;
	setp.ne.s32 	%p3857, %r7117, 2146435072;
	@%p3857 bra 	$L__BB1_2370;

	cvt.f64.f32 	%fd7505, %f330;
	abs.f64 	%fd7504, %fd7505;
	setp.gtu.f64 	%p3858, %fd7504, 0d7FF0000000000000;
	@%p3858 bra 	$L__BB1_2369;
	bra.uni 	$L__BB1_2365;

$L__BB1_2369:
	cvt.f64.f32 	%fd7509, %f330;
	mov.f64 	%fd5331, 0d4000000000000000;
	add.rn.f64 	%fd8093, %fd7509, %fd5331;
	bra.uni 	$L__BB1_2370;

$L__BB1_2365:
	setp.eq.s32 	%p3859, %r5, 2146435072;
	mov.f64 	%fd5328, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3653, %temp}, %fd5328;
	}
	setp.eq.s32 	%p3860, %r3653, 0;
	and.pred  	%p3861, %p3859, %p3860;
	@%p3861 bra 	$L__BB1_2368;
	bra.uni 	$L__BB1_2366;

$L__BB1_2368:
	cvt.f64.f32 	%fd7508, %f330;
	abs.f64 	%fd7507, %fd7508;
	setp.eq.f32 	%p3867, %f330, 0fBF800000;
	setp.gt.f64 	%p3868, %fd7507, 0d3FF0000000000000;
	selp.b32 	%r3660, 2146435072, 0, %p3868;
	mov.u32 	%r3661, 0;
	xor.b32  	%r3662, %r3660, 2146435072;
	setp.lt.s32 	%p3869, %r3, 0;
	selp.b32 	%r3663, %r3662, %r3660, %p3869;
	selp.b32 	%r3664, 1072693248, %r3663, %p3867;
	mov.b64 	%fd8093, {%r3661, %r3664};
	bra.uni 	$L__BB1_2370;

$L__BB1_2366:
	cvt.f64.f32 	%fd7506, %f330;
	and.b32  	%r3654, %r8, 2147483647;
	setp.ne.s32 	%p3862, %r3654, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3655, %temp}, %fd7506;
	}
	setp.ne.s32 	%p3863, %r3655, 0;
	or.pred  	%p3864, %p3862, %p3863;
	@%p3864 bra 	$L__BB1_2370;

	setp.ne.s32 	%p3865, %r5, 1071644672;
	and.pred  	%p3866, %p3865, %p1;
	selp.b32 	%r3658, %r7, %r6, %p3866;
	mov.u32 	%r3659, 0;
	mov.b64 	%fd8093, {%r3659, %r3658};

$L__BB1_2370:
	rcp.rn.f64 	%fd5332, %fd8093;
	setp.eq.f32 	%p3870, %f330, 0f3F800000;
	selp.f64 	%fd1869, 0d3FF0000000000000, %fd5332, %p3870;
	add.s32 	%r174, %r7143, %r404;
	add.s32 	%r3665, %r174, %r7144;
	mul.wide.s32 	%rd373, %r3665, 4;
	add.s64 	%rd374, %rd139, %rd373;
	ld.global.f32 	%f1002, [%rd374];
	cvt.f64.f32 	%fd5333, %f1002;
	cvt.f64.f32 	%fd5334, %f168;
	add.f64 	%fd1870, %fd5334, %fd5334;
	sub.f64 	%fd5335, %fd5333, %fd1870;
	sub.s32 	%r175, %r7143, %r404;
	add.s32 	%r3666, %r175, %r7144;
	mul.wide.s32 	%rd375, %r3666, 4;
	add.s64 	%rd376, %rd139, %rd375;
	ld.global.f32 	%f1003, [%rd376];
	cvt.f64.f32 	%fd5336, %f1003;
	add.f64 	%fd1871, %fd5335, %fd5336;
	not.pred 	%p3871, %p2;
	mov.f64 	%fd8096, %fd10;
	@%p3871 bra 	$L__BB1_2372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3667}, %fd10;
	}
	xor.b32  	%r3668, %r3667, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3669, %temp}, %fd10;
	}
	mov.b64 	%fd8096, {%r3669, %r3668};

$L__BB1_2372:
	setp.eq.f32 	%p3872, %f331, 0f00000000;
	@%p3872 bra 	$L__BB1_2376;
	bra.uni 	$L__BB1_2373;

$L__BB1_2376:
	setp.lt.s32 	%p3875, %r3, 0;
	mov.u32 	%r3670, 0;
	selp.b32 	%r3672, %r10, 0, %p246;
	or.b32  	%r3673, %r3672, 2146435072;
	selp.b32 	%r3674, %r3673, %r3672, %p3875;
	mov.b64 	%fd8096, {%r3670, %r3674};
	bra.uni 	$L__BB1_2377;

$L__BB1_2373:
	setp.gt.s32 	%p3873, %r10, -1;
	@%p3873 bra 	$L__BB1_2377;

	mov.f64 	%fd5337, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5338, %fd5337;
	setp.eq.f64 	%p3874, %fd5338, 0d4000000000000000;
	@%p3874 bra 	$L__BB1_2377;

	mov.f64 	%fd8096, 0dFFF8000000000000;

$L__BB1_2377:
	cvt.f64.f32 	%fd7489, %f331;
	add.f64 	%fd7488, %fd7489, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7120}, %fd7488;
	}
	and.b32  	%r7119, %r7120, 2146435072;
	setp.ne.s32 	%p3877, %r7119, 2146435072;
	@%p3877 bra 	$L__BB1_2384;

	cvt.f64.f32 	%fd7499, %f331;
	abs.f64 	%fd7498, %fd7499;
	setp.gtu.f64 	%p3878, %fd7498, 0d7FF0000000000000;
	@%p3878 bra 	$L__BB1_2383;
	bra.uni 	$L__BB1_2379;

$L__BB1_2383:
	cvt.f64.f32 	%fd7503, %f331;
	mov.f64 	%fd5343, 0d4000000000000000;
	add.rn.f64 	%fd8096, %fd7503, %fd5343;
	bra.uni 	$L__BB1_2384;

$L__BB1_2379:
	setp.eq.s32 	%p3879, %r5, 2146435072;
	mov.f64 	%fd5340, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3675, %temp}, %fd5340;
	}
	setp.eq.s32 	%p3880, %r3675, 0;
	and.pred  	%p3881, %p3879, %p3880;
	@%p3881 bra 	$L__BB1_2382;
	bra.uni 	$L__BB1_2380;

$L__BB1_2382:
	cvt.f64.f32 	%fd7502, %f331;
	abs.f64 	%fd7501, %fd7502;
	setp.eq.f32 	%p3887, %f331, 0fBF800000;
	setp.gt.f64 	%p3888, %fd7501, 0d3FF0000000000000;
	selp.b32 	%r3682, 2146435072, 0, %p3888;
	mov.u32 	%r3683, 0;
	xor.b32  	%r3684, %r3682, 2146435072;
	setp.lt.s32 	%p3889, %r3, 0;
	selp.b32 	%r3685, %r3684, %r3682, %p3889;
	selp.b32 	%r3686, 1072693248, %r3685, %p3887;
	mov.b64 	%fd8096, {%r3683, %r3686};
	bra.uni 	$L__BB1_2384;

$L__BB1_2380:
	cvt.f64.f32 	%fd7500, %f331;
	and.b32  	%r3676, %r10, 2147483647;
	setp.ne.s32 	%p3882, %r3676, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3677, %temp}, %fd7500;
	}
	setp.ne.s32 	%p3883, %r3677, 0;
	or.pred  	%p3884, %p3882, %p3883;
	@%p3884 bra 	$L__BB1_2384;

	setp.ne.s32 	%p3885, %r5, 1071644672;
	and.pred  	%p3886, %p3885, %p2;
	selp.b32 	%r3680, %r7, %r6, %p3886;
	mov.u32 	%r3681, 0;
	mov.b64 	%fd8096, {%r3681, %r3680};

$L__BB1_2384:
	rcp.rn.f64 	%fd5344, %fd8096;
	setp.eq.f32 	%p3890, %f331, 0f3F800000;
	selp.f64 	%fd1880, 0d3FF0000000000000, %fd5344, %p3890;
	ld.global.f32 	%f1004, [%rd11+4];
	cvt.f64.f32 	%fd5345, %f1004;
	sub.f64 	%fd5346, %fd5345, %fd1870;
	ld.global.f32 	%f1005, [%rd11+-4];
	cvt.f64.f32 	%fd5347, %f1005;
	add.f64 	%fd5348, %fd5346, %fd5347;
	mul.f64 	%fd5349, %fd1880, %fd5348;
	fma.rn.f64 	%fd1881, %fd1869, %fd1871, %fd5349;
	not.pred 	%p3891, %p3;
	mov.f64 	%fd8099, %fd12;
	@%p3891 bra 	$L__BB1_2386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3687}, %fd12;
	}
	xor.b32  	%r3688, %r3687, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3689, %temp}, %fd12;
	}
	mov.b64 	%fd8099, {%r3689, %r3688};

$L__BB1_2386:
	setp.eq.f32 	%p3892, %f332, 0f00000000;
	@%p3892 bra 	$L__BB1_2390;
	bra.uni 	$L__BB1_2387;

$L__BB1_2390:
	setp.lt.s32 	%p3895, %r3, 0;
	mov.u32 	%r3690, 0;
	selp.b32 	%r3692, %r12, 0, %p246;
	or.b32  	%r3693, %r3692, 2146435072;
	selp.b32 	%r3694, %r3693, %r3692, %p3895;
	mov.b64 	%fd8099, {%r3690, %r3694};
	bra.uni 	$L__BB1_2391;

$L__BB1_2387:
	setp.gt.s32 	%p3893, %r12, -1;
	@%p3893 bra 	$L__BB1_2391;

	mov.f64 	%fd5350, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5351, %fd5350;
	setp.eq.f64 	%p3894, %fd5351, 0d4000000000000000;
	@%p3894 bra 	$L__BB1_2391;

	mov.f64 	%fd8099, 0dFFF8000000000000;

$L__BB1_2391:
	cvt.f64.f32 	%fd7491, %f332;
	add.f64 	%fd7490, %fd7491, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7122}, %fd7490;
	}
	and.b32  	%r7121, %r7122, 2146435072;
	setp.ne.s32 	%p3897, %r7121, 2146435072;
	@%p3897 bra 	$L__BB1_2398;

	cvt.f64.f32 	%fd7493, %f332;
	abs.f64 	%fd7492, %fd7493;
	setp.gtu.f64 	%p3898, %fd7492, 0d7FF0000000000000;
	@%p3898 bra 	$L__BB1_2397;
	bra.uni 	$L__BB1_2393;

$L__BB1_2397:
	cvt.f64.f32 	%fd7497, %f332;
	mov.f64 	%fd5356, 0d4000000000000000;
	add.rn.f64 	%fd8099, %fd7497, %fd5356;
	bra.uni 	$L__BB1_2398;

$L__BB1_2393:
	setp.eq.s32 	%p3899, %r5, 2146435072;
	mov.f64 	%fd5353, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3695, %temp}, %fd5353;
	}
	setp.eq.s32 	%p3900, %r3695, 0;
	and.pred  	%p3901, %p3899, %p3900;
	@%p3901 bra 	$L__BB1_2396;
	bra.uni 	$L__BB1_2394;

$L__BB1_2396:
	cvt.f64.f32 	%fd7496, %f332;
	abs.f64 	%fd7495, %fd7496;
	setp.eq.f32 	%p3907, %f332, 0fBF800000;
	setp.gt.f64 	%p3908, %fd7495, 0d3FF0000000000000;
	selp.b32 	%r3702, 2146435072, 0, %p3908;
	mov.u32 	%r3703, 0;
	xor.b32  	%r3704, %r3702, 2146435072;
	setp.lt.s32 	%p3909, %r3, 0;
	selp.b32 	%r3705, %r3704, %r3702, %p3909;
	selp.b32 	%r3706, 1072693248, %r3705, %p3907;
	mov.b64 	%fd8099, {%r3703, %r3706};
	bra.uni 	$L__BB1_2398;

$L__BB1_2394:
	cvt.f64.f32 	%fd7494, %f332;
	and.b32  	%r3696, %r12, 2147483647;
	setp.ne.s32 	%p3902, %r3696, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3697, %temp}, %fd7494;
	}
	setp.ne.s32 	%p3903, %r3697, 0;
	or.pred  	%p3904, %p3902, %p3903;
	@%p3904 bra 	$L__BB1_2398;

	setp.ne.s32 	%p3905, %r5, 1071644672;
	and.pred  	%p3906, %p3905, %p3;
	selp.b32 	%r3700, %r7, %r6, %p3906;
	mov.u32 	%r3701, 0;
	mov.b64 	%fd8099, {%r3701, %r3700};

$L__BB1_2398:
	ld.param.f32 	%f1836, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_24];
	rcp.rn.f64 	%fd5357, %fd8099;
	setp.eq.f32 	%p3910, %f332, 0f3F800000;
	selp.f64 	%fd1890, 0d3FF0000000000000, %fd5357, %p3910;
	add.s32 	%r3707, %r16, %r427;
	mul.wide.s32 	%rd378, %r3707, 4;
	add.s64 	%rd379, %rd139, %rd378;
	ld.global.f32 	%f1006, [%rd379];
	cvt.f64.f32 	%fd5358, %f1006;
	sub.f64 	%fd5359, %fd5358, %fd1870;
	shl.b32 	%r3709, %r427, 1;
	sub.s32 	%r176, %r405, %r3709;
	add.s32 	%r3710, %r16, %r176;
	mul.wide.s32 	%rd380, %r3710, 4;
	add.s64 	%rd381, %rd139, %rd380;
	ld.global.f32 	%f1007, [%rd381];
	cvt.f64.f32 	%fd5360, %f1007;
	add.f64 	%fd5361, %fd5359, %fd5360;
	fma.rn.f64 	%fd5362, %fd1890, %fd5361, %fd1881;
	cvt.f64.f32 	%fd5363, %f1836;
	mul.f64 	%fd5364, %fd5362, %fd5363;
	cvt.rn.f32.f64 	%f1008, %fd5364;
	cvt.f64.f32 	%fd5365, %f1008;
	sub.f64 	%fd5366, %fd1860, %fd5365;
	cvt.rn.f32.f64 	%f1009, %fd5366;
	add.s64 	%rd383, %rd9, %rd140;
	st.global.f32 	[%rd383], %f1009;
	ld.global.f32 	%f169, [%rd62];
	ld.global.f32 	%f170, [%rd12];
	add.s64 	%rd66, %rd192, %rd140;
	ld.global.f32 	%f171, [%rd66];
	cvt.f64.f32 	%fd1891, %f171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd1891;
	}
	abs.f64 	%fd1892, %fd1891;
	{ // callseq 240, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8123, [retval0+0];
	} // callseq 240
	setp.lt.s32 	%p3911, %r177, 0;
	and.pred  	%p124, %p3911, %p246;
	not.pred 	%p3913, %p124;
	mov.f64 	%fd8102, %fd8123;
	@%p3913 bra 	$L__BB1_2400;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3711}, %fd8123;
	}
	xor.b32  	%r3712, %r3711, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3713, %temp}, %fd8123;
	}
	mov.b64 	%fd8102, {%r3713, %r3712};

$L__BB1_2400:
	setp.eq.f32 	%p3914, %f171, 0f00000000;
	@%p3914 bra 	$L__BB1_2404;
	bra.uni 	$L__BB1_2401;

$L__BB1_2404:
	setp.lt.s32 	%p3917, %r3, 0;
	mov.u32 	%r3714, 0;
	selp.b32 	%r3715, %r177, 0, %p246;
	or.b32  	%r3716, %r3715, 2146435072;
	selp.b32 	%r3717, %r3716, %r3715, %p3917;
	mov.b64 	%fd8102, {%r3714, %r3717};
	bra.uni 	$L__BB1_2405;

$L__BB1_2401:
	setp.gt.s32 	%p3915, %r177, -1;
	@%p3915 bra 	$L__BB1_2405;

	mov.f64 	%fd5367, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5368, %fd5367;
	setp.eq.f64 	%p3916, %fd5368, 0d4000000000000000;
	@%p3916 bra 	$L__BB1_2405;

	mov.f64 	%fd8102, 0dFFF8000000000000;

$L__BB1_2405:
	add.f64 	%fd5370, %fd1891, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3718}, %fd5370;
	}
	and.b32  	%r178, %r3718, 2146435072;
	setp.ne.s32 	%p3919, %r178, 2146435072;
	@%p3919 bra 	$L__BB1_2412;

	setp.gtu.f64 	%p3920, %fd1892, 0d7FF0000000000000;
	@%p3920 bra 	$L__BB1_2411;
	bra.uni 	$L__BB1_2407;

$L__BB1_2411:
	mov.f64 	%fd5372, 0d4000000000000000;
	add.rn.f64 	%fd8102, %fd1891, %fd5372;
	bra.uni 	$L__BB1_2412;

$L__BB1_2407:
	setp.eq.s32 	%p3921, %r5, 2146435072;
	mov.f64 	%fd5371, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3719, %temp}, %fd5371;
	}
	setp.eq.s32 	%p3922, %r3719, 0;
	and.pred  	%p3923, %p3921, %p3922;
	@%p3923 bra 	$L__BB1_2410;
	bra.uni 	$L__BB1_2408;

$L__BB1_2410:
	setp.lt.s32 	%p3929, %r3, 0;
	mov.u32 	%r3724, 0;
	setp.gt.f64 	%p3930, %fd1892, 0d3FF0000000000000;
	selp.b32 	%r3725, 2146435072, 0, %p3930;
	xor.b32  	%r3726, %r3725, 2146435072;
	selp.b32 	%r3727, %r3726, %r3725, %p3929;
	setp.eq.f32 	%p3931, %f171, 0fBF800000;
	selp.b32 	%r3728, 1072693248, %r3727, %p3931;
	mov.b64 	%fd8102, {%r3724, %r3728};
	bra.uni 	$L__BB1_2412;

$L__BB1_2408:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3720, %temp}, %fd1891;
	}
	and.b32  	%r3721, %r177, 2147483647;
	setp.ne.s32 	%p3924, %r3721, 2146435072;
	setp.ne.s32 	%p3925, %r3720, 0;
	or.pred  	%p3926, %p3924, %p3925;
	@%p3926 bra 	$L__BB1_2412;

	setp.ne.s32 	%p3927, %r5, 1071644672;
	and.pred  	%p3928, %p3927, %p124;
	selp.b32 	%r3722, %r7, %r6, %p3928;
	mov.u32 	%r3723, 0;
	mov.b64 	%fd8102, {%r3723, %r3722};

$L__BB1_2412:
	add.s64 	%rd67, %rd194, %rd140;
	ld.global.f32 	%f172, [%rd67];
	cvt.f64.f32 	%fd1902, %f172;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd1902;
	}
	abs.f64 	%fd1903, %fd1902;
	{ // callseq 241, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1903;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8105, [retval0+0];
	} // callseq 241
	setp.lt.s32 	%p3932, %r179, 0;
	and.pred  	%p125, %p3932, %p246;
	not.pred 	%p3934, %p125;
	@%p3934 bra 	$L__BB1_2414;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3729}, %fd8105;
	}
	xor.b32  	%r3730, %r3729, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3731, %temp}, %fd8105;
	}
	mov.b64 	%fd8105, {%r3731, %r3730};

$L__BB1_2414:
	setp.eq.f32 	%p3935, %f172, 0f00000000;
	@%p3935 bra 	$L__BB1_2418;
	bra.uni 	$L__BB1_2415;

$L__BB1_2418:
	setp.lt.s32 	%p3938, %r3, 0;
	mov.u32 	%r3732, 0;
	selp.b32 	%r3733, %r179, 0, %p246;
	or.b32  	%r3734, %r3733, 2146435072;
	selp.b32 	%r3735, %r3734, %r3733, %p3938;
	mov.b64 	%fd8105, {%r3732, %r3735};
	bra.uni 	$L__BB1_2419;

$L__BB1_2415:
	setp.gt.s32 	%p3936, %r179, -1;
	@%p3936 bra 	$L__BB1_2419;

	mov.f64 	%fd5373, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5374, %fd5373;
	setp.eq.f64 	%p3937, %fd5374, 0d4000000000000000;
	@%p3937 bra 	$L__BB1_2419;

	mov.f64 	%fd8105, 0dFFF8000000000000;

$L__BB1_2419:
	add.f64 	%fd5376, %fd1902, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3736}, %fd5376;
	}
	and.b32  	%r3737, %r3736, 2146435072;
	setp.ne.s32 	%p3940, %r3737, 2146435072;
	@%p3940 bra 	$L__BB1_2426;

	setp.gtu.f64 	%p3941, %fd1903, 0d7FF0000000000000;
	@%p3941 bra 	$L__BB1_2425;
	bra.uni 	$L__BB1_2421;

$L__BB1_2425:
	mov.f64 	%fd5378, 0d4000000000000000;
	add.rn.f64 	%fd8105, %fd1902, %fd5378;
	bra.uni 	$L__BB1_2426;

$L__BB1_2421:
	setp.eq.s32 	%p3942, %r5, 2146435072;
	mov.f64 	%fd5377, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3738, %temp}, %fd5377;
	}
	setp.eq.s32 	%p3943, %r3738, 0;
	and.pred  	%p3944, %p3942, %p3943;
	@%p3944 bra 	$L__BB1_2424;
	bra.uni 	$L__BB1_2422;

$L__BB1_2424:
	setp.lt.s32 	%p3950, %r3, 0;
	mov.u32 	%r3743, 0;
	setp.gt.f64 	%p3951, %fd1903, 0d3FF0000000000000;
	selp.b32 	%r3744, 2146435072, 0, %p3951;
	xor.b32  	%r3745, %r3744, 2146435072;
	selp.b32 	%r3746, %r3745, %r3744, %p3950;
	setp.eq.f32 	%p3952, %f172, 0fBF800000;
	selp.b32 	%r3747, 1072693248, %r3746, %p3952;
	mov.b64 	%fd8105, {%r3743, %r3747};
	bra.uni 	$L__BB1_2426;

$L__BB1_2422:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3739, %temp}, %fd1902;
	}
	and.b32  	%r3740, %r179, 2147483647;
	setp.ne.s32 	%p3945, %r3740, 2146435072;
	setp.ne.s32 	%p3946, %r3739, 0;
	or.pred  	%p3947, %p3945, %p3946;
	@%p3947 bra 	$L__BB1_2426;

	setp.ne.s32 	%p3948, %r5, 1071644672;
	and.pred  	%p3949, %p3948, %p125;
	selp.b32 	%r3741, %r7, %r6, %p3949;
	mov.u32 	%r3742, 0;
	mov.b64 	%fd8105, {%r3742, %r3741};

$L__BB1_2426:
	setp.eq.f32 	%p3953, %f172, 0f3F800000;
	selp.f64 	%fd5379, 0d3FF0000000000000, %fd8105, %p3953;
	setp.eq.f32 	%p3954, %f171, 0f3F800000;
	selp.f64 	%fd5380, 0d3FF0000000000000, %fd8102, %p3954;
	add.f64 	%fd1913, %fd5380, %fd5379;
	add.s64 	%rd68, %rd196, %rd140;
	ld.global.f32 	%f173, [%rd68];
	cvt.f64.f32 	%fd1914, %f173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd1914;
	}
	abs.f64 	%fd1915, %fd1914;
	{ // callseq 242, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1915;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8108, [retval0+0];
	} // callseq 242
	setp.lt.s32 	%p3955, %r180, 0;
	and.pred  	%p126, %p3955, %p246;
	not.pred 	%p3957, %p126;
	@%p3957 bra 	$L__BB1_2428;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3748}, %fd8108;
	}
	xor.b32  	%r3749, %r3748, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3750, %temp}, %fd8108;
	}
	mov.b64 	%fd8108, {%r3750, %r3749};

$L__BB1_2428:
	setp.eq.f32 	%p3958, %f173, 0f00000000;
	@%p3958 bra 	$L__BB1_2432;
	bra.uni 	$L__BB1_2429;

$L__BB1_2432:
	setp.lt.s32 	%p3961, %r3, 0;
	mov.u32 	%r3751, 0;
	selp.b32 	%r3752, %r180, 0, %p246;
	or.b32  	%r3753, %r3752, 2146435072;
	selp.b32 	%r3754, %r3753, %r3752, %p3961;
	mov.b64 	%fd8108, {%r3751, %r3754};
	bra.uni 	$L__BB1_2433;

$L__BB1_2429:
	setp.gt.s32 	%p3959, %r180, -1;
	@%p3959 bra 	$L__BB1_2433;

	mov.f64 	%fd5381, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5382, %fd5381;
	setp.eq.f64 	%p3960, %fd5382, 0d4000000000000000;
	@%p3960 bra 	$L__BB1_2433;

	mov.f64 	%fd8108, 0dFFF8000000000000;

$L__BB1_2433:
	add.f64 	%fd5384, %fd1914, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3755}, %fd5384;
	}
	and.b32  	%r3756, %r3755, 2146435072;
	setp.ne.s32 	%p3963, %r3756, 2146435072;
	@%p3963 bra 	$L__BB1_2440;

	setp.gtu.f64 	%p3964, %fd1915, 0d7FF0000000000000;
	@%p3964 bra 	$L__BB1_2439;
	bra.uni 	$L__BB1_2435;

$L__BB1_2439:
	mov.f64 	%fd5386, 0d4000000000000000;
	add.rn.f64 	%fd8108, %fd1914, %fd5386;
	bra.uni 	$L__BB1_2440;

$L__BB1_2435:
	setp.eq.s32 	%p3965, %r5, 2146435072;
	mov.f64 	%fd5385, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3757, %temp}, %fd5385;
	}
	setp.eq.s32 	%p3966, %r3757, 0;
	and.pred  	%p3967, %p3965, %p3966;
	@%p3967 bra 	$L__BB1_2438;
	bra.uni 	$L__BB1_2436;

$L__BB1_2438:
	setp.lt.s32 	%p3973, %r3, 0;
	mov.u32 	%r3762, 0;
	setp.gt.f64 	%p3974, %fd1915, 0d3FF0000000000000;
	selp.b32 	%r3763, 2146435072, 0, %p3974;
	xor.b32  	%r3764, %r3763, 2146435072;
	selp.b32 	%r3765, %r3764, %r3763, %p3973;
	setp.eq.f32 	%p3975, %f173, 0fBF800000;
	selp.b32 	%r3766, 1072693248, %r3765, %p3975;
	mov.b64 	%fd8108, {%r3762, %r3766};
	bra.uni 	$L__BB1_2440;

$L__BB1_2436:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3758, %temp}, %fd1914;
	}
	and.b32  	%r3759, %r180, 2147483647;
	setp.ne.s32 	%p3968, %r3759, 2146435072;
	setp.ne.s32 	%p3969, %r3758, 0;
	or.pred  	%p3970, %p3968, %p3969;
	@%p3970 bra 	$L__BB1_2440;

	setp.ne.s32 	%p3971, %r5, 1071644672;
	and.pred  	%p3972, %p3971, %p126;
	selp.b32 	%r3760, %r7, %r6, %p3972;
	mov.u32 	%r3761, 0;
	mov.b64 	%fd8108, {%r3761, %r3760};

$L__BB1_2440:
	setp.eq.f32 	%p3976, %f173, 0f3F800000;
	selp.f64 	%fd5387, 0d3FF0000000000000, %fd8108, %p3976;
	add.f64 	%fd1925, %fd1913, %fd5387;
	ld.global.f32 	%f1010, [%rd19];
	cvt.f64.f32 	%fd5388, %f1010;
	rcp.rn.f64 	%fd1926, %fd5388;
	cvt.f64.f32 	%fd1927, %f169;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd1927;
	}
	abs.f64 	%fd1928, %fd1927;
	{ // callseq 243, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1928;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8120, [retval0+0];
	} // callseq 243
	setp.lt.s32 	%p3977, %r181, 0;
	and.pred  	%p127, %p3977, %p246;
	not.pred 	%p3979, %p127;
	mov.f64 	%fd8111, %fd8120;
	@%p3979 bra 	$L__BB1_2442;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3767}, %fd8120;
	}
	xor.b32  	%r3768, %r3767, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3769, %temp}, %fd8120;
	}
	mov.b64 	%fd8111, {%r3769, %r3768};

$L__BB1_2442:
	setp.eq.f32 	%p3980, %f169, 0f00000000;
	@%p3980 bra 	$L__BB1_2446;
	bra.uni 	$L__BB1_2443;

$L__BB1_2446:
	setp.lt.s32 	%p3983, %r3, 0;
	mov.u32 	%r3770, 0;
	selp.b32 	%r3771, %r181, 0, %p246;
	or.b32  	%r3772, %r3771, 2146435072;
	selp.b32 	%r3773, %r3772, %r3771, %p3983;
	mov.b64 	%fd8111, {%r3770, %r3773};
	bra.uni 	$L__BB1_2447;

$L__BB1_2443:
	setp.gt.s32 	%p3981, %r181, -1;
	@%p3981 bra 	$L__BB1_2447;

	mov.f64 	%fd5389, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5390, %fd5389;
	setp.eq.f64 	%p3982, %fd5390, 0d4000000000000000;
	@%p3982 bra 	$L__BB1_2447;

	mov.f64 	%fd8111, 0dFFF8000000000000;

$L__BB1_2447:
	add.f64 	%fd5392, %fd1927, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3774}, %fd5392;
	}
	and.b32  	%r182, %r3774, 2146435072;
	setp.ne.s32 	%p3985, %r182, 2146435072;
	@%p3985 bra 	$L__BB1_2454;

	setp.gtu.f64 	%p3986, %fd1928, 0d7FF0000000000000;
	@%p3986 bra 	$L__BB1_2453;
	bra.uni 	$L__BB1_2449;

$L__BB1_2453:
	mov.f64 	%fd5394, 0d4000000000000000;
	add.rn.f64 	%fd8111, %fd1927, %fd5394;
	bra.uni 	$L__BB1_2454;

$L__BB1_2449:
	setp.eq.s32 	%p3987, %r5, 2146435072;
	mov.f64 	%fd5393, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3775, %temp}, %fd5393;
	}
	setp.eq.s32 	%p3988, %r3775, 0;
	and.pred  	%p3989, %p3987, %p3988;
	@%p3989 bra 	$L__BB1_2452;
	bra.uni 	$L__BB1_2450;

$L__BB1_2452:
	setp.lt.s32 	%p3995, %r3, 0;
	mov.u32 	%r3780, 0;
	setp.gt.f64 	%p3996, %fd1928, 0d3FF0000000000000;
	selp.b32 	%r3781, 2146435072, 0, %p3996;
	xor.b32  	%r3782, %r3781, 2146435072;
	selp.b32 	%r3783, %r3782, %r3781, %p3995;
	setp.eq.f32 	%p3997, %f169, 0fBF800000;
	selp.b32 	%r3784, 1072693248, %r3783, %p3997;
	mov.b64 	%fd8111, {%r3780, %r3784};
	bra.uni 	$L__BB1_2454;

$L__BB1_2450:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3776, %temp}, %fd1927;
	}
	and.b32  	%r3777, %r181, 2147483647;
	setp.ne.s32 	%p3990, %r3777, 2146435072;
	setp.ne.s32 	%p3991, %r3776, 0;
	or.pred  	%p3992, %p3990, %p3991;
	@%p3992 bra 	$L__BB1_2454;

	setp.ne.s32 	%p3993, %r5, 1071644672;
	and.pred  	%p3994, %p3993, %p127;
	selp.b32 	%r3778, %r7, %r6, %p3994;
	mov.u32 	%r3779, 0;
	mov.b64 	%fd8111, {%r3779, %r3778};

$L__BB1_2454:
	ld.global.f32 	%f174, [%rd63];
	cvt.f64.f32 	%fd1938, %f174;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd1938;
	}
	abs.f64 	%fd1939, %fd1938;
	{ // callseq 244, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1939;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8114, [retval0+0];
	} // callseq 244
	setp.lt.s32 	%p3998, %r183, 0;
	and.pred  	%p128, %p3998, %p246;
	not.pred 	%p4000, %p128;
	@%p4000 bra 	$L__BB1_2456;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3785}, %fd8114;
	}
	xor.b32  	%r3786, %r3785, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3787, %temp}, %fd8114;
	}
	mov.b64 	%fd8114, {%r3787, %r3786};

$L__BB1_2456:
	setp.eq.f32 	%p4001, %f174, 0f00000000;
	@%p4001 bra 	$L__BB1_2460;
	bra.uni 	$L__BB1_2457;

$L__BB1_2460:
	setp.lt.s32 	%p4004, %r3, 0;
	mov.u32 	%r3788, 0;
	selp.b32 	%r3789, %r183, 0, %p246;
	or.b32  	%r3790, %r3789, 2146435072;
	selp.b32 	%r3791, %r3790, %r3789, %p4004;
	mov.b64 	%fd8114, {%r3788, %r3791};
	bra.uni 	$L__BB1_2461;

$L__BB1_2457:
	setp.gt.s32 	%p4002, %r183, -1;
	@%p4002 bra 	$L__BB1_2461;

	mov.f64 	%fd5395, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5396, %fd5395;
	setp.eq.f64 	%p4003, %fd5396, 0d4000000000000000;
	@%p4003 bra 	$L__BB1_2461;

	mov.f64 	%fd8114, 0dFFF8000000000000;

$L__BB1_2461:
	add.f64 	%fd5398, %fd1938, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3792}, %fd5398;
	}
	and.b32  	%r3793, %r3792, 2146435072;
	setp.ne.s32 	%p4006, %r3793, 2146435072;
	@%p4006 bra 	$L__BB1_2468;

	setp.gtu.f64 	%p4007, %fd1939, 0d7FF0000000000000;
	@%p4007 bra 	$L__BB1_2467;
	bra.uni 	$L__BB1_2463;

$L__BB1_2467:
	mov.f64 	%fd5400, 0d4000000000000000;
	add.rn.f64 	%fd8114, %fd1938, %fd5400;
	bra.uni 	$L__BB1_2468;

$L__BB1_2463:
	setp.eq.s32 	%p4008, %r5, 2146435072;
	mov.f64 	%fd5399, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3794, %temp}, %fd5399;
	}
	setp.eq.s32 	%p4009, %r3794, 0;
	and.pred  	%p4010, %p4008, %p4009;
	@%p4010 bra 	$L__BB1_2466;
	bra.uni 	$L__BB1_2464;

$L__BB1_2466:
	setp.lt.s32 	%p4016, %r3, 0;
	mov.u32 	%r3799, 0;
	setp.gt.f64 	%p4017, %fd1939, 0d3FF0000000000000;
	selp.b32 	%r3800, 2146435072, 0, %p4017;
	xor.b32  	%r3801, %r3800, 2146435072;
	selp.b32 	%r3802, %r3801, %r3800, %p4016;
	setp.eq.f32 	%p4018, %f174, 0fBF800000;
	selp.b32 	%r3803, 1072693248, %r3802, %p4018;
	mov.b64 	%fd8114, {%r3799, %r3803};
	bra.uni 	$L__BB1_2468;

$L__BB1_2464:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3795, %temp}, %fd1938;
	}
	and.b32  	%r3796, %r183, 2147483647;
	setp.ne.s32 	%p4011, %r3796, 2146435072;
	setp.ne.s32 	%p4012, %r3795, 0;
	or.pred  	%p4013, %p4011, %p4012;
	@%p4013 bra 	$L__BB1_2468;

	setp.ne.s32 	%p4014, %r5, 1071644672;
	and.pred  	%p4015, %p4014, %p128;
	selp.b32 	%r3797, %r7, %r6, %p4015;
	mov.u32 	%r3798, 0;
	mov.b64 	%fd8114, {%r3798, %r3797};

$L__BB1_2468:
	setp.eq.f32 	%p4019, %f174, 0f3F800000;
	selp.f64 	%fd5401, 0d3FF0000000000000, %fd8114, %p4019;
	setp.eq.f32 	%p4020, %f169, 0f3F800000;
	selp.f64 	%fd5402, 0d3FF0000000000000, %fd8111, %p4020;
	add.f64 	%fd1949, %fd5402, %fd5401;
	ld.global.f32 	%f175, [%rd65];
	cvt.f64.f32 	%fd1950, %f175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r184}, %fd1950;
	}
	abs.f64 	%fd1951, %fd1950;
	{ // callseq 245, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1951;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8117, [retval0+0];
	} // callseq 245
	setp.lt.s32 	%p4021, %r184, 0;
	and.pred  	%p129, %p4021, %p246;
	not.pred 	%p4023, %p129;
	@%p4023 bra 	$L__BB1_2470;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3804}, %fd8117;
	}
	xor.b32  	%r3805, %r3804, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3806, %temp}, %fd8117;
	}
	mov.b64 	%fd8117, {%r3806, %r3805};

$L__BB1_2470:
	setp.eq.f32 	%p4024, %f175, 0f00000000;
	@%p4024 bra 	$L__BB1_2474;
	bra.uni 	$L__BB1_2471;

$L__BB1_2474:
	setp.lt.s32 	%p4027, %r3, 0;
	mov.u32 	%r3807, 0;
	selp.b32 	%r3808, %r184, 0, %p246;
	or.b32  	%r3809, %r3808, 2146435072;
	selp.b32 	%r3810, %r3809, %r3808, %p4027;
	mov.b64 	%fd8117, {%r3807, %r3810};
	bra.uni 	$L__BB1_2475;

$L__BB1_2471:
	setp.gt.s32 	%p4025, %r184, -1;
	@%p4025 bra 	$L__BB1_2475;

	mov.f64 	%fd5403, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5404, %fd5403;
	setp.eq.f64 	%p4026, %fd5404, 0d4000000000000000;
	@%p4026 bra 	$L__BB1_2475;

	mov.f64 	%fd8117, 0dFFF8000000000000;

$L__BB1_2475:
	add.f64 	%fd5406, %fd1950, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3811}, %fd5406;
	}
	and.b32  	%r3812, %r3811, 2146435072;
	setp.ne.s32 	%p4029, %r3812, 2146435072;
	@%p4029 bra 	$L__BB1_2482;

	setp.gtu.f64 	%p4030, %fd1951, 0d7FF0000000000000;
	@%p4030 bra 	$L__BB1_2481;
	bra.uni 	$L__BB1_2477;

$L__BB1_2481:
	mov.f64 	%fd5408, 0d4000000000000000;
	add.rn.f64 	%fd8117, %fd1950, %fd5408;
	bra.uni 	$L__BB1_2482;

$L__BB1_2477:
	setp.eq.s32 	%p4031, %r5, 2146435072;
	mov.f64 	%fd5407, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3813, %temp}, %fd5407;
	}
	setp.eq.s32 	%p4032, %r3813, 0;
	and.pred  	%p4033, %p4031, %p4032;
	@%p4033 bra 	$L__BB1_2480;
	bra.uni 	$L__BB1_2478;

$L__BB1_2480:
	setp.lt.s32 	%p4039, %r3, 0;
	mov.u32 	%r3818, 0;
	setp.gt.f64 	%p4040, %fd1951, 0d3FF0000000000000;
	selp.b32 	%r3819, 2146435072, 0, %p4040;
	xor.b32  	%r3820, %r3819, 2146435072;
	selp.b32 	%r3821, %r3820, %r3819, %p4039;
	setp.eq.f32 	%p4041, %f175, 0fBF800000;
	selp.b32 	%r3822, 1072693248, %r3821, %p4041;
	mov.b64 	%fd8117, {%r3818, %r3822};
	bra.uni 	$L__BB1_2482;

$L__BB1_2478:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3814, %temp}, %fd1950;
	}
	and.b32  	%r3815, %r184, 2147483647;
	setp.ne.s32 	%p4034, %r3815, 2146435072;
	setp.ne.s32 	%p4035, %r3814, 0;
	or.pred  	%p4036, %p4034, %p4035;
	@%p4036 bra 	$L__BB1_2482;

	setp.ne.s32 	%p4037, %r5, 1071644672;
	and.pred  	%p4038, %p4037, %p129;
	selp.b32 	%r3816, %r7, %r6, %p4038;
	mov.u32 	%r3817, 0;
	mov.b64 	%fd8117, {%r3817, %r3816};

$L__BB1_2482:
	setp.eq.f32 	%p4042, %f175, 0f3F800000;
	selp.f64 	%fd5409, 0d3FF0000000000000, %fd8117, %p4042;
	add.f64 	%fd1961, %fd1949, %fd5409;
	@%p3979 bra 	$L__BB1_2484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3823}, %fd8120;
	}
	xor.b32  	%r3824, %r3823, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3825, %temp}, %fd8120;
	}
	mov.b64 	%fd8120, {%r3825, %r3824};

$L__BB1_2484:
	@%p3980 bra 	$L__BB1_2488;
	bra.uni 	$L__BB1_2485;

$L__BB1_2488:
	setp.lt.s32 	%p4047, %r3, 0;
	mov.u32 	%r3826, 0;
	selp.b32 	%r3827, %r181, 0, %p246;
	or.b32  	%r3828, %r3827, 2146435072;
	selp.b32 	%r3829, %r3828, %r3827, %p4047;
	mov.b64 	%fd8120, {%r3826, %r3829};
	bra.uni 	$L__BB1_2489;

$L__BB1_2485:
	setp.gt.s32 	%p4045, %r181, -1;
	@%p4045 bra 	$L__BB1_2489;

	mov.f64 	%fd5410, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5411, %fd5410;
	setp.eq.f64 	%p4046, %fd5411, 0d4000000000000000;
	@%p4046 bra 	$L__BB1_2489;

	mov.f64 	%fd8120, 0dFFF8000000000000;

$L__BB1_2489:
	@%p3985 bra 	$L__BB1_2496;

	setp.gtu.f64 	%p4050, %fd1928, 0d7FF0000000000000;
	@%p4050 bra 	$L__BB1_2495;
	bra.uni 	$L__BB1_2491;

$L__BB1_2495:
	mov.f64 	%fd5414, 0d4000000000000000;
	add.rn.f64 	%fd8120, %fd1927, %fd5414;
	bra.uni 	$L__BB1_2496;

$L__BB1_2491:
	setp.eq.s32 	%p4051, %r5, 2146435072;
	mov.f64 	%fd5413, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3830, %temp}, %fd5413;
	}
	setp.eq.s32 	%p4052, %r3830, 0;
	and.pred  	%p4053, %p4051, %p4052;
	@%p4053 bra 	$L__BB1_2494;
	bra.uni 	$L__BB1_2492;

$L__BB1_2494:
	setp.lt.s32 	%p4059, %r3, 0;
	mov.u32 	%r3835, 0;
	setp.gt.f64 	%p4060, %fd1928, 0d3FF0000000000000;
	selp.b32 	%r3836, 2146435072, 0, %p4060;
	xor.b32  	%r3837, %r3836, 2146435072;
	selp.b32 	%r3838, %r3837, %r3836, %p4059;
	setp.eq.f32 	%p4061, %f169, 0fBF800000;
	selp.b32 	%r3839, 1072693248, %r3838, %p4061;
	mov.b64 	%fd8120, {%r3835, %r3839};
	bra.uni 	$L__BB1_2496;

$L__BB1_2492:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3831, %temp}, %fd1927;
	}
	and.b32  	%r3832, %r181, 2147483647;
	setp.ne.s32 	%p4054, %r3832, 2146435072;
	setp.ne.s32 	%p4055, %r3831, 0;
	or.pred  	%p4056, %p4054, %p4055;
	@%p4056 bra 	$L__BB1_2496;

	setp.ne.s32 	%p4057, %r5, 1071644672;
	and.pred  	%p4058, %p4057, %p127;
	selp.b32 	%r3833, %r7, %r6, %p4058;
	mov.u32 	%r3834, 0;
	mov.b64 	%fd8120, {%r3834, %r3833};

$L__BB1_2496:
	@%p3913 bra 	$L__BB1_2498;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3840}, %fd8123;
	}
	xor.b32  	%r3841, %r3840, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3842, %temp}, %fd8123;
	}
	mov.b64 	%fd8123, {%r3842, %r3841};

$L__BB1_2498:
	selp.f64 	%fd1972, 0d3FF0000000000000, %fd8120, %p4020;
	@%p3914 bra 	$L__BB1_2502;
	bra.uni 	$L__BB1_2499;

$L__BB1_2502:
	setp.lt.s32 	%p4067, %r3, 0;
	mov.u32 	%r3843, 0;
	selp.b32 	%r3844, %r177, 0, %p246;
	or.b32  	%r3845, %r3844, 2146435072;
	selp.b32 	%r3846, %r3845, %r3844, %p4067;
	mov.b64 	%fd8123, {%r3843, %r3846};
	bra.uni 	$L__BB1_2503;

$L__BB1_2499:
	setp.gt.s32 	%p4065, %r177, -1;
	@%p4065 bra 	$L__BB1_2503;

	mov.f64 	%fd5415, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5416, %fd5415;
	setp.eq.f64 	%p4066, %fd5416, 0d4000000000000000;
	@%p4066 bra 	$L__BB1_2503;

	mov.f64 	%fd8123, 0dFFF8000000000000;

$L__BB1_2503:
	@%p3919 bra 	$L__BB1_2510;

	setp.gtu.f64 	%p4070, %fd1892, 0d7FF0000000000000;
	@%p4070 bra 	$L__BB1_2509;
	bra.uni 	$L__BB1_2505;

$L__BB1_2509:
	mov.f64 	%fd5419, 0d4000000000000000;
	add.rn.f64 	%fd8123, %fd1891, %fd5419;
	bra.uni 	$L__BB1_2510;

$L__BB1_2505:
	setp.eq.s32 	%p4071, %r5, 2146435072;
	mov.f64 	%fd5418, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3847, %temp}, %fd5418;
	}
	setp.eq.s32 	%p4072, %r3847, 0;
	and.pred  	%p4073, %p4071, %p4072;
	@%p4073 bra 	$L__BB1_2508;
	bra.uni 	$L__BB1_2506;

$L__BB1_2508:
	setp.lt.s32 	%p4079, %r3, 0;
	mov.u32 	%r3852, 0;
	setp.gt.f64 	%p4080, %fd1892, 0d3FF0000000000000;
	selp.b32 	%r3853, 2146435072, 0, %p4080;
	xor.b32  	%r3854, %r3853, 2146435072;
	selp.b32 	%r3855, %r3854, %r3853, %p4079;
	setp.eq.f32 	%p4081, %f171, 0fBF800000;
	selp.b32 	%r3856, 1072693248, %r3855, %p4081;
	mov.b64 	%fd8123, {%r3852, %r3856};
	bra.uni 	$L__BB1_2510;

$L__BB1_2506:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3848, %temp}, %fd1891;
	}
	and.b32  	%r3849, %r177, 2147483647;
	setp.ne.s32 	%p4074, %r3849, 2146435072;
	setp.ne.s32 	%p4075, %r3848, 0;
	or.pred  	%p4076, %p4074, %p4075;
	@%p4076 bra 	$L__BB1_2510;

	setp.ne.s32 	%p4077, %r5, 1071644672;
	and.pred  	%p4078, %p4077, %p124;
	selp.b32 	%r3850, %r7, %r6, %p4078;
	mov.u32 	%r3851, 0;
	mov.b64 	%fd8123, {%r3851, %r3850};

$L__BB1_2510:
	selp.f64 	%fd5420, 0d3FF0000000000000, %fd8123, %p3954;
	mul.f64 	%fd5421, %fd1926, %fd1972;
	sub.f64 	%fd5422, %fd5421, %fd5420;
	ld.global.f32 	%f1011, [%rd238];
	mul.f64 	%fd5423, %fd1926, %fd1961;
	cvt.rn.f32.f64 	%f1012, %fd5423;
	sub.f32 	%f1013, %f1011, %f1012;
	cvt.f64.f32 	%fd5424, %f1013;
	cvt.rn.f32.f64 	%f1014, %fd1925;
	cvt.f64.f32 	%fd5425, %f1014;
	mul.f64 	%fd5426, %fd5425, 0d3FE0000000000000;
	sub.f64 	%fd5427, %fd5424, %fd5426;
	mul.f64 	%fd5428, %fd5427, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1015, %fd5428;
	cvt.f64.f32 	%fd5429, %f1015;
	add.f64 	%fd5430, %fd5422, %fd5429;
	add.f64 	%fd1979, %fd5426, %fd5430;
	shl.b64 	%rd393, %rd60, 2;
	add.s64 	%rd69, %rd192, %rd393;
	ld.global.f32 	%f176, [%rd69];
	cvt.f64.f32 	%fd1980, %f176;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r185}, %fd1980;
	}
	abs.f64 	%fd1981, %fd1980;
	{ // callseq 246, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1981;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8147, [retval0+0];
	} // callseq 246
	setp.lt.s32 	%p4083, %r185, 0;
	and.pred  	%p130, %p4083, %p246;
	not.pred 	%p4085, %p130;
	mov.f64 	%fd8126, %fd8147;
	@%p4085 bra 	$L__BB1_2512;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3857}, %fd8147;
	}
	xor.b32  	%r3858, %r3857, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3859, %temp}, %fd8147;
	}
	mov.b64 	%fd8126, {%r3859, %r3858};

$L__BB1_2512:
	setp.eq.f32 	%p4086, %f176, 0f00000000;
	@%p4086 bra 	$L__BB1_2516;
	bra.uni 	$L__BB1_2513;

$L__BB1_2516:
	setp.lt.s32 	%p4089, %r3, 0;
	mov.u32 	%r3860, 0;
	selp.b32 	%r3861, %r185, 0, %p246;
	or.b32  	%r3862, %r3861, 2146435072;
	selp.b32 	%r3863, %r3862, %r3861, %p4089;
	mov.b64 	%fd8126, {%r3860, %r3863};
	bra.uni 	$L__BB1_2517;

$L__BB1_2513:
	setp.gt.s32 	%p4087, %r185, -1;
	@%p4087 bra 	$L__BB1_2517;

	mov.f64 	%fd5431, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5432, %fd5431;
	setp.eq.f64 	%p4088, %fd5432, 0d4000000000000000;
	@%p4088 bra 	$L__BB1_2517;

	mov.f64 	%fd8126, 0dFFF8000000000000;

$L__BB1_2517:
	add.f64 	%fd5434, %fd1980, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3864}, %fd5434;
	}
	and.b32  	%r186, %r3864, 2146435072;
	setp.ne.s32 	%p4091, %r186, 2146435072;
	@%p4091 bra 	$L__BB1_2524;

	setp.gtu.f64 	%p4092, %fd1981, 0d7FF0000000000000;
	@%p4092 bra 	$L__BB1_2523;
	bra.uni 	$L__BB1_2519;

$L__BB1_2523:
	mov.f64 	%fd5436, 0d4000000000000000;
	add.rn.f64 	%fd8126, %fd1980, %fd5436;
	bra.uni 	$L__BB1_2524;

$L__BB1_2519:
	setp.eq.s32 	%p4093, %r5, 2146435072;
	mov.f64 	%fd5435, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3865, %temp}, %fd5435;
	}
	setp.eq.s32 	%p4094, %r3865, 0;
	and.pred  	%p4095, %p4093, %p4094;
	@%p4095 bra 	$L__BB1_2522;
	bra.uni 	$L__BB1_2520;

$L__BB1_2522:
	setp.lt.s32 	%p4101, %r3, 0;
	mov.u32 	%r3870, 0;
	setp.gt.f64 	%p4102, %fd1981, 0d3FF0000000000000;
	selp.b32 	%r3871, 2146435072, 0, %p4102;
	xor.b32  	%r3872, %r3871, 2146435072;
	selp.b32 	%r3873, %r3872, %r3871, %p4101;
	setp.eq.f32 	%p4103, %f176, 0fBF800000;
	selp.b32 	%r3874, 1072693248, %r3873, %p4103;
	mov.b64 	%fd8126, {%r3870, %r3874};
	bra.uni 	$L__BB1_2524;

$L__BB1_2520:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3866, %temp}, %fd1980;
	}
	and.b32  	%r3867, %r185, 2147483647;
	setp.ne.s32 	%p4096, %r3867, 2146435072;
	setp.ne.s32 	%p4097, %r3866, 0;
	or.pred  	%p4098, %p4096, %p4097;
	@%p4098 bra 	$L__BB1_2524;

	setp.ne.s32 	%p4099, %r5, 1071644672;
	and.pred  	%p4100, %p4099, %p130;
	selp.b32 	%r3868, %r7, %r6, %p4100;
	mov.u32 	%r3869, 0;
	mov.b64 	%fd8126, {%r3869, %r3868};

$L__BB1_2524:
	add.s64 	%rd70, %rd194, %rd393;
	ld.global.f32 	%f177, [%rd70];
	cvt.f64.f32 	%fd1991, %f177;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd1991;
	}
	abs.f64 	%fd1992, %fd1991;
	{ // callseq 247, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd1992;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8129, [retval0+0];
	} // callseq 247
	setp.lt.s32 	%p4104, %r187, 0;
	and.pred  	%p131, %p4104, %p246;
	not.pred 	%p4106, %p131;
	@%p4106 bra 	$L__BB1_2526;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3875}, %fd8129;
	}
	xor.b32  	%r3876, %r3875, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3877, %temp}, %fd8129;
	}
	mov.b64 	%fd8129, {%r3877, %r3876};

$L__BB1_2526:
	setp.eq.f32 	%p4107, %f177, 0f00000000;
	@%p4107 bra 	$L__BB1_2530;
	bra.uni 	$L__BB1_2527;

$L__BB1_2530:
	setp.lt.s32 	%p4110, %r3, 0;
	mov.u32 	%r3878, 0;
	selp.b32 	%r3879, %r187, 0, %p246;
	or.b32  	%r3880, %r3879, 2146435072;
	selp.b32 	%r3881, %r3880, %r3879, %p4110;
	mov.b64 	%fd8129, {%r3878, %r3881};
	bra.uni 	$L__BB1_2531;

$L__BB1_2527:
	setp.gt.s32 	%p4108, %r187, -1;
	@%p4108 bra 	$L__BB1_2531;

	mov.f64 	%fd5437, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5438, %fd5437;
	setp.eq.f64 	%p4109, %fd5438, 0d4000000000000000;
	@%p4109 bra 	$L__BB1_2531;

	mov.f64 	%fd8129, 0dFFF8000000000000;

$L__BB1_2531:
	add.f64 	%fd5440, %fd1991, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3882}, %fd5440;
	}
	and.b32  	%r3883, %r3882, 2146435072;
	setp.ne.s32 	%p4112, %r3883, 2146435072;
	@%p4112 bra 	$L__BB1_2538;

	setp.gtu.f64 	%p4113, %fd1992, 0d7FF0000000000000;
	@%p4113 bra 	$L__BB1_2537;
	bra.uni 	$L__BB1_2533;

$L__BB1_2537:
	mov.f64 	%fd5442, 0d4000000000000000;
	add.rn.f64 	%fd8129, %fd1991, %fd5442;
	bra.uni 	$L__BB1_2538;

$L__BB1_2533:
	setp.eq.s32 	%p4114, %r5, 2146435072;
	mov.f64 	%fd5441, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3884, %temp}, %fd5441;
	}
	setp.eq.s32 	%p4115, %r3884, 0;
	and.pred  	%p4116, %p4114, %p4115;
	@%p4116 bra 	$L__BB1_2536;
	bra.uni 	$L__BB1_2534;

$L__BB1_2536:
	setp.lt.s32 	%p4122, %r3, 0;
	mov.u32 	%r3889, 0;
	setp.gt.f64 	%p4123, %fd1992, 0d3FF0000000000000;
	selp.b32 	%r3890, 2146435072, 0, %p4123;
	xor.b32  	%r3891, %r3890, 2146435072;
	selp.b32 	%r3892, %r3891, %r3890, %p4122;
	setp.eq.f32 	%p4124, %f177, 0fBF800000;
	selp.b32 	%r3893, 1072693248, %r3892, %p4124;
	mov.b64 	%fd8129, {%r3889, %r3893};
	bra.uni 	$L__BB1_2538;

$L__BB1_2534:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3885, %temp}, %fd1991;
	}
	and.b32  	%r3886, %r187, 2147483647;
	setp.ne.s32 	%p4117, %r3886, 2146435072;
	setp.ne.s32 	%p4118, %r3885, 0;
	or.pred  	%p4119, %p4117, %p4118;
	@%p4119 bra 	$L__BB1_2538;

	setp.ne.s32 	%p4120, %r5, 1071644672;
	and.pred  	%p4121, %p4120, %p131;
	selp.b32 	%r3887, %r7, %r6, %p4121;
	mov.u32 	%r3888, 0;
	mov.b64 	%fd8129, {%r3888, %r3887};

$L__BB1_2538:
	setp.eq.f32 	%p4125, %f177, 0f3F800000;
	selp.f64 	%fd5443, 0d3FF0000000000000, %fd8129, %p4125;
	setp.eq.f32 	%p4126, %f176, 0f3F800000;
	selp.f64 	%fd5444, 0d3FF0000000000000, %fd8126, %p4126;
	add.f64 	%fd2002, %fd5444, %fd5443;
	add.s64 	%rd71, %rd196, %rd393;
	ld.global.f32 	%f178, [%rd71];
	cvt.f64.f32 	%fd2003, %f178;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r188}, %fd2003;
	}
	abs.f64 	%fd2004, %fd2003;
	{ // callseq 248, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2004;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8132, [retval0+0];
	} // callseq 248
	setp.lt.s32 	%p4127, %r188, 0;
	and.pred  	%p132, %p4127, %p246;
	not.pred 	%p4129, %p132;
	@%p4129 bra 	$L__BB1_2540;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3894}, %fd8132;
	}
	xor.b32  	%r3895, %r3894, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3896, %temp}, %fd8132;
	}
	mov.b64 	%fd8132, {%r3896, %r3895};

$L__BB1_2540:
	setp.eq.f32 	%p4130, %f178, 0f00000000;
	@%p4130 bra 	$L__BB1_2544;
	bra.uni 	$L__BB1_2541;

$L__BB1_2544:
	setp.lt.s32 	%p4133, %r3, 0;
	mov.u32 	%r3897, 0;
	selp.b32 	%r3898, %r188, 0, %p246;
	or.b32  	%r3899, %r3898, 2146435072;
	selp.b32 	%r3900, %r3899, %r3898, %p4133;
	mov.b64 	%fd8132, {%r3897, %r3900};
	bra.uni 	$L__BB1_2545;

$L__BB1_2541:
	setp.gt.s32 	%p4131, %r188, -1;
	@%p4131 bra 	$L__BB1_2545;

	mov.f64 	%fd5445, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5446, %fd5445;
	setp.eq.f64 	%p4132, %fd5446, 0d4000000000000000;
	@%p4132 bra 	$L__BB1_2545;

	mov.f64 	%fd8132, 0dFFF8000000000000;

$L__BB1_2545:
	add.f64 	%fd5448, %fd2003, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3901}, %fd5448;
	}
	and.b32  	%r3902, %r3901, 2146435072;
	setp.ne.s32 	%p4135, %r3902, 2146435072;
	@%p4135 bra 	$L__BB1_2552;

	setp.gtu.f64 	%p4136, %fd2004, 0d7FF0000000000000;
	@%p4136 bra 	$L__BB1_2551;
	bra.uni 	$L__BB1_2547;

$L__BB1_2551:
	mov.f64 	%fd5450, 0d4000000000000000;
	add.rn.f64 	%fd8132, %fd2003, %fd5450;
	bra.uni 	$L__BB1_2552;

$L__BB1_2547:
	setp.eq.s32 	%p4137, %r5, 2146435072;
	mov.f64 	%fd5449, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3903, %temp}, %fd5449;
	}
	setp.eq.s32 	%p4138, %r3903, 0;
	and.pred  	%p4139, %p4137, %p4138;
	@%p4139 bra 	$L__BB1_2550;
	bra.uni 	$L__BB1_2548;

$L__BB1_2550:
	setp.lt.s32 	%p4145, %r3, 0;
	mov.u32 	%r3908, 0;
	setp.gt.f64 	%p4146, %fd2004, 0d3FF0000000000000;
	selp.b32 	%r3909, 2146435072, 0, %p4146;
	xor.b32  	%r3910, %r3909, 2146435072;
	selp.b32 	%r3911, %r3910, %r3909, %p4145;
	setp.eq.f32 	%p4147, %f178, 0fBF800000;
	selp.b32 	%r3912, 1072693248, %r3911, %p4147;
	mov.b64 	%fd8132, {%r3908, %r3912};
	bra.uni 	$L__BB1_2552;

$L__BB1_2548:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3904, %temp}, %fd2003;
	}
	and.b32  	%r3905, %r188, 2147483647;
	setp.ne.s32 	%p4140, %r3905, 2146435072;
	setp.ne.s32 	%p4141, %r3904, 0;
	or.pred  	%p4142, %p4140, %p4141;
	@%p4142 bra 	$L__BB1_2552;

	setp.ne.s32 	%p4143, %r5, 1071644672;
	and.pred  	%p4144, %p4143, %p132;
	selp.b32 	%r3906, %r7, %r6, %p4144;
	mov.u32 	%r3907, 0;
	mov.b64 	%fd8132, {%r3907, %r3906};

$L__BB1_2552:
	setp.eq.f32 	%p4148, %f178, 0f3F800000;
	selp.f64 	%fd5451, 0d3FF0000000000000, %fd8132, %p4148;
	add.f64 	%fd2014, %fd2002, %fd5451;
	add.s64 	%rd72, %rd146, %rd393;
	ld.global.f32 	%f179, [%rd72];
	ld.global.f32 	%f180, [%rd61];
	cvt.f64.f32 	%fd2015, %f180;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd2015;
	}
	abs.f64 	%fd2016, %fd2015;
	{ // callseq 249, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2016;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8144, [retval0+0];
	} // callseq 249
	setp.lt.s32 	%p4149, %r189, 0;
	and.pred  	%p133, %p4149, %p246;
	not.pred 	%p4151, %p133;
	mov.f64 	%fd8135, %fd8144;
	@%p4151 bra 	$L__BB1_2554;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3913}, %fd8144;
	}
	xor.b32  	%r3914, %r3913, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3915, %temp}, %fd8144;
	}
	mov.b64 	%fd8135, {%r3915, %r3914};

$L__BB1_2554:
	setp.eq.f32 	%p4152, %f180, 0f00000000;
	@%p4152 bra 	$L__BB1_2558;
	bra.uni 	$L__BB1_2555;

$L__BB1_2558:
	setp.lt.s32 	%p4155, %r3, 0;
	mov.u32 	%r3916, 0;
	selp.b32 	%r3917, %r189, 0, %p246;
	or.b32  	%r3918, %r3917, 2146435072;
	selp.b32 	%r3919, %r3918, %r3917, %p4155;
	mov.b64 	%fd8135, {%r3916, %r3919};
	bra.uni 	$L__BB1_2559;

$L__BB1_2555:
	setp.gt.s32 	%p4153, %r189, -1;
	@%p4153 bra 	$L__BB1_2559;

	mov.f64 	%fd5452, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5453, %fd5452;
	setp.eq.f64 	%p4154, %fd5453, 0d4000000000000000;
	@%p4154 bra 	$L__BB1_2559;

	mov.f64 	%fd8135, 0dFFF8000000000000;

$L__BB1_2559:
	add.f64 	%fd5455, %fd2015, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3920}, %fd5455;
	}
	and.b32  	%r190, %r3920, 2146435072;
	setp.ne.s32 	%p4157, %r190, 2146435072;
	@%p4157 bra 	$L__BB1_2566;

	setp.gtu.f64 	%p4158, %fd2016, 0d7FF0000000000000;
	@%p4158 bra 	$L__BB1_2565;
	bra.uni 	$L__BB1_2561;

$L__BB1_2565:
	mov.f64 	%fd5457, 0d4000000000000000;
	add.rn.f64 	%fd8135, %fd2015, %fd5457;
	bra.uni 	$L__BB1_2566;

$L__BB1_2561:
	setp.eq.s32 	%p4159, %r5, 2146435072;
	mov.f64 	%fd5456, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3921, %temp}, %fd5456;
	}
	setp.eq.s32 	%p4160, %r3921, 0;
	and.pred  	%p4161, %p4159, %p4160;
	@%p4161 bra 	$L__BB1_2564;
	bra.uni 	$L__BB1_2562;

$L__BB1_2564:
	setp.lt.s32 	%p4167, %r3, 0;
	mov.u32 	%r3926, 0;
	setp.gt.f64 	%p4168, %fd2016, 0d3FF0000000000000;
	selp.b32 	%r3927, 2146435072, 0, %p4168;
	xor.b32  	%r3928, %r3927, 2146435072;
	selp.b32 	%r3929, %r3928, %r3927, %p4167;
	setp.eq.f32 	%p4169, %f180, 0fBF800000;
	selp.b32 	%r3930, 1072693248, %r3929, %p4169;
	mov.b64 	%fd8135, {%r3926, %r3930};
	bra.uni 	$L__BB1_2566;

$L__BB1_2562:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3922, %temp}, %fd2015;
	}
	and.b32  	%r3923, %r189, 2147483647;
	setp.ne.s32 	%p4162, %r3923, 2146435072;
	setp.ne.s32 	%p4163, %r3922, 0;
	or.pred  	%p4164, %p4162, %p4163;
	@%p4164 bra 	$L__BB1_2566;

	setp.ne.s32 	%p4165, %r5, 1071644672;
	and.pred  	%p4166, %p4165, %p133;
	selp.b32 	%r3924, %r7, %r6, %p4166;
	mov.u32 	%r3925, 0;
	mov.b64 	%fd8135, {%r3925, %r3924};

$L__BB1_2566:
	add.s64 	%rd73, %rd183, %rd393;
	ld.global.f32 	%f181, [%rd73];
	cvt.f64.f32 	%fd2026, %f181;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd2026;
	}
	abs.f64 	%fd2027, %fd2026;
	{ // callseq 250, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2027;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8138, [retval0+0];
	} // callseq 250
	setp.lt.s32 	%p4170, %r191, 0;
	and.pred  	%p134, %p4170, %p246;
	not.pred 	%p4172, %p134;
	@%p4172 bra 	$L__BB1_2568;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3931}, %fd8138;
	}
	xor.b32  	%r3932, %r3931, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3933, %temp}, %fd8138;
	}
	mov.b64 	%fd8138, {%r3933, %r3932};

$L__BB1_2568:
	setp.eq.f32 	%p4173, %f181, 0f00000000;
	@%p4173 bra 	$L__BB1_2572;
	bra.uni 	$L__BB1_2569;

$L__BB1_2572:
	setp.lt.s32 	%p4176, %r3, 0;
	mov.u32 	%r3934, 0;
	selp.b32 	%r3935, %r191, 0, %p246;
	or.b32  	%r3936, %r3935, 2146435072;
	selp.b32 	%r3937, %r3936, %r3935, %p4176;
	mov.b64 	%fd8138, {%r3934, %r3937};
	bra.uni 	$L__BB1_2573;

$L__BB1_2569:
	setp.gt.s32 	%p4174, %r191, -1;
	@%p4174 bra 	$L__BB1_2573;

	mov.f64 	%fd5458, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5459, %fd5458;
	setp.eq.f64 	%p4175, %fd5459, 0d4000000000000000;
	@%p4175 bra 	$L__BB1_2573;

	mov.f64 	%fd8138, 0dFFF8000000000000;

$L__BB1_2573:
	add.f64 	%fd5461, %fd2026, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3938}, %fd5461;
	}
	and.b32  	%r3939, %r3938, 2146435072;
	setp.ne.s32 	%p4178, %r3939, 2146435072;
	@%p4178 bra 	$L__BB1_2580;

	setp.gtu.f64 	%p4179, %fd2027, 0d7FF0000000000000;
	@%p4179 bra 	$L__BB1_2579;
	bra.uni 	$L__BB1_2575;

$L__BB1_2579:
	mov.f64 	%fd5463, 0d4000000000000000;
	add.rn.f64 	%fd8138, %fd2026, %fd5463;
	bra.uni 	$L__BB1_2580;

$L__BB1_2575:
	setp.eq.s32 	%p4180, %r5, 2146435072;
	mov.f64 	%fd5462, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3940, %temp}, %fd5462;
	}
	setp.eq.s32 	%p4181, %r3940, 0;
	and.pred  	%p4182, %p4180, %p4181;
	@%p4182 bra 	$L__BB1_2578;
	bra.uni 	$L__BB1_2576;

$L__BB1_2578:
	setp.lt.s32 	%p4188, %r3, 0;
	mov.u32 	%r3945, 0;
	setp.gt.f64 	%p4189, %fd2027, 0d3FF0000000000000;
	selp.b32 	%r3946, 2146435072, 0, %p4189;
	xor.b32  	%r3947, %r3946, 2146435072;
	selp.b32 	%r3948, %r3947, %r3946, %p4188;
	setp.eq.f32 	%p4190, %f181, 0fBF800000;
	selp.b32 	%r3949, 1072693248, %r3948, %p4190;
	mov.b64 	%fd8138, {%r3945, %r3949};
	bra.uni 	$L__BB1_2580;

$L__BB1_2576:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3941, %temp}, %fd2026;
	}
	and.b32  	%r3942, %r191, 2147483647;
	setp.ne.s32 	%p4183, %r3942, 2146435072;
	setp.ne.s32 	%p4184, %r3941, 0;
	or.pred  	%p4185, %p4183, %p4184;
	@%p4185 bra 	$L__BB1_2580;

	setp.ne.s32 	%p4186, %r5, 1071644672;
	and.pred  	%p4187, %p4186, %p134;
	selp.b32 	%r3943, %r7, %r6, %p4187;
	mov.u32 	%r3944, 0;
	mov.b64 	%fd8138, {%r3944, %r3943};

$L__BB1_2580:
	cvt.f64.f32 	%fd5464, %f179;
	rcp.rn.f64 	%fd2037, %fd5464;
	setp.eq.f32 	%p4191, %f181, 0f3F800000;
	selp.f64 	%fd5465, 0d3FF0000000000000, %fd8138, %p4191;
	setp.eq.f32 	%p4192, %f180, 0f3F800000;
	selp.f64 	%fd5466, 0d3FF0000000000000, %fd8135, %p4192;
	add.f64 	%fd2038, %fd5466, %fd5465;
	add.s64 	%rd74, %rd189, %rd393;
	ld.global.f32 	%f182, [%rd74];
	cvt.f64.f32 	%fd2039, %f182;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd2039;
	}
	abs.f64 	%fd2040, %fd2039;
	{ // callseq 251, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2040;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8141, [retval0+0];
	} // callseq 251
	setp.lt.s32 	%p4193, %r192, 0;
	and.pred  	%p135, %p4193, %p246;
	not.pred 	%p4195, %p135;
	@%p4195 bra 	$L__BB1_2582;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3950}, %fd8141;
	}
	xor.b32  	%r3951, %r3950, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3952, %temp}, %fd8141;
	}
	mov.b64 	%fd8141, {%r3952, %r3951};

$L__BB1_2582:
	setp.eq.f32 	%p4196, %f182, 0f00000000;
	@%p4196 bra 	$L__BB1_2586;
	bra.uni 	$L__BB1_2583;

$L__BB1_2586:
	setp.lt.s32 	%p4199, %r3, 0;
	mov.u32 	%r3953, 0;
	selp.b32 	%r3954, %r192, 0, %p246;
	or.b32  	%r3955, %r3954, 2146435072;
	selp.b32 	%r3956, %r3955, %r3954, %p4199;
	mov.b64 	%fd8141, {%r3953, %r3956};
	bra.uni 	$L__BB1_2587;

$L__BB1_2583:
	setp.gt.s32 	%p4197, %r192, -1;
	@%p4197 bra 	$L__BB1_2587;

	mov.f64 	%fd5467, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5468, %fd5467;
	setp.eq.f64 	%p4198, %fd5468, 0d4000000000000000;
	@%p4198 bra 	$L__BB1_2587;

	mov.f64 	%fd8141, 0dFFF8000000000000;

$L__BB1_2587:
	add.f64 	%fd5470, %fd2039, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3957}, %fd5470;
	}
	and.b32  	%r3958, %r3957, 2146435072;
	setp.ne.s32 	%p4201, %r3958, 2146435072;
	@%p4201 bra 	$L__BB1_2594;

	setp.gtu.f64 	%p4202, %fd2040, 0d7FF0000000000000;
	@%p4202 bra 	$L__BB1_2593;
	bra.uni 	$L__BB1_2589;

$L__BB1_2593:
	mov.f64 	%fd5472, 0d4000000000000000;
	add.rn.f64 	%fd8141, %fd2039, %fd5472;
	bra.uni 	$L__BB1_2594;

$L__BB1_2589:
	setp.eq.s32 	%p4203, %r5, 2146435072;
	mov.f64 	%fd5471, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3959, %temp}, %fd5471;
	}
	setp.eq.s32 	%p4204, %r3959, 0;
	and.pred  	%p4205, %p4203, %p4204;
	@%p4205 bra 	$L__BB1_2592;
	bra.uni 	$L__BB1_2590;

$L__BB1_2592:
	setp.lt.s32 	%p4211, %r3, 0;
	mov.u32 	%r3964, 0;
	setp.gt.f64 	%p4212, %fd2040, 0d3FF0000000000000;
	selp.b32 	%r3965, 2146435072, 0, %p4212;
	xor.b32  	%r3966, %r3965, 2146435072;
	selp.b32 	%r3967, %r3966, %r3965, %p4211;
	setp.eq.f32 	%p4213, %f182, 0fBF800000;
	selp.b32 	%r3968, 1072693248, %r3967, %p4213;
	mov.b64 	%fd8141, {%r3964, %r3968};
	bra.uni 	$L__BB1_2594;

$L__BB1_2590:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3960, %temp}, %fd2039;
	}
	and.b32  	%r3961, %r192, 2147483647;
	setp.ne.s32 	%p4206, %r3961, 2146435072;
	setp.ne.s32 	%p4207, %r3960, 0;
	or.pred  	%p4208, %p4206, %p4207;
	@%p4208 bra 	$L__BB1_2594;

	setp.ne.s32 	%p4209, %r5, 1071644672;
	and.pred  	%p4210, %p4209, %p135;
	selp.b32 	%r3962, %r7, %r6, %p4210;
	mov.u32 	%r3963, 0;
	mov.b64 	%fd8141, {%r3963, %r3962};

$L__BB1_2594:
	setp.eq.f32 	%p4214, %f182, 0f3F800000;
	selp.f64 	%fd5473, 0d3FF0000000000000, %fd8141, %p4214;
	add.f64 	%fd2050, %fd2038, %fd5473;
	@%p4151 bra 	$L__BB1_2596;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3969}, %fd8144;
	}
	xor.b32  	%r3970, %r3969, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3971, %temp}, %fd8144;
	}
	mov.b64 	%fd8144, {%r3971, %r3970};

$L__BB1_2596:
	@%p4152 bra 	$L__BB1_2600;
	bra.uni 	$L__BB1_2597;

$L__BB1_2600:
	setp.lt.s32 	%p4219, %r3, 0;
	mov.u32 	%r3972, 0;
	selp.b32 	%r3973, %r189, 0, %p246;
	or.b32  	%r3974, %r3973, 2146435072;
	selp.b32 	%r3975, %r3974, %r3973, %p4219;
	mov.b64 	%fd8144, {%r3972, %r3975};
	bra.uni 	$L__BB1_2601;

$L__BB1_2597:
	setp.gt.s32 	%p4217, %r189, -1;
	@%p4217 bra 	$L__BB1_2601;

	mov.f64 	%fd5474, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5475, %fd5474;
	setp.eq.f64 	%p4218, %fd5475, 0d4000000000000000;
	@%p4218 bra 	$L__BB1_2601;

	mov.f64 	%fd8144, 0dFFF8000000000000;

$L__BB1_2601:
	@%p4157 bra 	$L__BB1_2608;

	setp.gtu.f64 	%p4222, %fd2016, 0d7FF0000000000000;
	@%p4222 bra 	$L__BB1_2607;
	bra.uni 	$L__BB1_2603;

$L__BB1_2607:
	mov.f64 	%fd5478, 0d4000000000000000;
	add.rn.f64 	%fd8144, %fd2015, %fd5478;
	bra.uni 	$L__BB1_2608;

$L__BB1_2603:
	setp.eq.s32 	%p4223, %r5, 2146435072;
	mov.f64 	%fd5477, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3976, %temp}, %fd5477;
	}
	setp.eq.s32 	%p4224, %r3976, 0;
	and.pred  	%p4225, %p4223, %p4224;
	@%p4225 bra 	$L__BB1_2606;
	bra.uni 	$L__BB1_2604;

$L__BB1_2606:
	setp.lt.s32 	%p4231, %r3, 0;
	mov.u32 	%r3981, 0;
	setp.gt.f64 	%p4232, %fd2016, 0d3FF0000000000000;
	selp.b32 	%r3982, 2146435072, 0, %p4232;
	xor.b32  	%r3983, %r3982, 2146435072;
	selp.b32 	%r3984, %r3983, %r3982, %p4231;
	setp.eq.f32 	%p4233, %f180, 0fBF800000;
	selp.b32 	%r3985, 1072693248, %r3984, %p4233;
	mov.b64 	%fd8144, {%r3981, %r3985};
	bra.uni 	$L__BB1_2608;

$L__BB1_2604:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3977, %temp}, %fd2015;
	}
	and.b32  	%r3978, %r189, 2147483647;
	setp.ne.s32 	%p4226, %r3978, 2146435072;
	setp.ne.s32 	%p4227, %r3977, 0;
	or.pred  	%p4228, %p4226, %p4227;
	@%p4228 bra 	$L__BB1_2608;

	setp.ne.s32 	%p4229, %r5, 1071644672;
	and.pred  	%p4230, %p4229, %p133;
	selp.b32 	%r3979, %r7, %r6, %p4230;
	mov.u32 	%r3980, 0;
	mov.b64 	%fd8144, {%r3980, %r3979};

$L__BB1_2608:
	selp.f64 	%fd5479, 0d3FF0000000000000, %fd8144, %p4192;
	mul.f64 	%fd2059, %fd2037, %fd5479;
	mul.f64 	%fd2060, %fd2037, %fd2050;
	@%p4085 bra 	$L__BB1_2610;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3986}, %fd8147;
	}
	xor.b32  	%r3987, %r3986, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3988, %temp}, %fd8147;
	}
	mov.b64 	%fd8147, {%r3988, %r3987};

$L__BB1_2610:
	@%p4086 bra 	$L__BB1_2614;
	bra.uni 	$L__BB1_2611;

$L__BB1_2614:
	setp.lt.s32 	%p4239, %r3, 0;
	mov.u32 	%r3989, 0;
	selp.b32 	%r3990, %r185, 0, %p246;
	or.b32  	%r3991, %r3990, 2146435072;
	selp.b32 	%r3992, %r3991, %r3990, %p4239;
	mov.b64 	%fd8147, {%r3989, %r3992};
	bra.uni 	$L__BB1_2615;

$L__BB1_2611:
	setp.gt.s32 	%p4237, %r185, -1;
	@%p4237 bra 	$L__BB1_2615;

	mov.f64 	%fd5480, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5481, %fd5480;
	setp.eq.f64 	%p4238, %fd5481, 0d4000000000000000;
	@%p4238 bra 	$L__BB1_2615;

	mov.f64 	%fd8147, 0dFFF8000000000000;

$L__BB1_2615:
	@%p4091 bra 	$L__BB1_2622;

	setp.gtu.f64 	%p4242, %fd1981, 0d7FF0000000000000;
	@%p4242 bra 	$L__BB1_2621;
	bra.uni 	$L__BB1_2617;

$L__BB1_2621:
	mov.f64 	%fd5484, 0d4000000000000000;
	add.rn.f64 	%fd8147, %fd1980, %fd5484;
	bra.uni 	$L__BB1_2622;

$L__BB1_2617:
	setp.eq.s32 	%p4243, %r5, 2146435072;
	mov.f64 	%fd5483, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3993, %temp}, %fd5483;
	}
	setp.eq.s32 	%p4244, %r3993, 0;
	and.pred  	%p4245, %p4243, %p4244;
	@%p4245 bra 	$L__BB1_2620;
	bra.uni 	$L__BB1_2618;

$L__BB1_2620:
	setp.lt.s32 	%p4251, %r3, 0;
	mov.u32 	%r3998, 0;
	setp.gt.f64 	%p4252, %fd1981, 0d3FF0000000000000;
	selp.b32 	%r3999, 2146435072, 0, %p4252;
	xor.b32  	%r4000, %r3999, 2146435072;
	selp.b32 	%r4001, %r4000, %r3999, %p4251;
	setp.eq.f32 	%p4253, %f176, 0fBF800000;
	selp.b32 	%r4002, 1072693248, %r4001, %p4253;
	mov.b64 	%fd8147, {%r3998, %r4002};
	bra.uni 	$L__BB1_2622;

$L__BB1_2618:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3994, %temp}, %fd1980;
	}
	and.b32  	%r3995, %r185, 2147483647;
	setp.ne.s32 	%p4246, %r3995, 2146435072;
	setp.ne.s32 	%p4247, %r3994, 0;
	or.pred  	%p4248, %p4246, %p4247;
	@%p4248 bra 	$L__BB1_2622;

	setp.ne.s32 	%p4249, %r5, 1071644672;
	and.pred  	%p4250, %p4249, %p130;
	selp.b32 	%r3996, %r7, %r6, %p4250;
	mov.u32 	%r3997, 0;
	mov.b64 	%fd8147, {%r3997, %r3996};

$L__BB1_2622:
	mad.lo.s32 	%r7123, %r7143, %r404, %r7144;
	mul.wide.s32 	%rd1068, %r7123, 4;
	selp.f64 	%fd5485, 0d3FF0000000000000, %fd8147, %p4126;
	sub.f64 	%fd5486, %fd2059, %fd5485;
	add.s64 	%rd75, %rd236, %rd393;
	ld.global.f32 	%f1016, [%rd75];
	cvt.rn.f32.f64 	%f1017, %fd2060;
	sub.f32 	%f1018, %f1016, %f1017;
	cvt.f64.f32 	%fd5487, %f1018;
	cvt.rn.f32.f64 	%f1019, %fd2014;
	cvt.f64.f32 	%fd5488, %f1019;
	mul.f64 	%fd5489, %fd5488, 0d3FE0000000000000;
	sub.f64 	%fd5490, %fd5487, %fd5489;
	mul.f64 	%fd5491, %fd5490, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1020, %fd5491;
	cvt.f64.f32 	%fd5492, %f1020;
	add.f64 	%fd5493, %fd5486, %fd5492;
	add.f64 	%fd5494, %fd5489, %fd5493;
	cvt.rn.f32.f64 	%f1021, %fd5494;
	cvt.rn.f32.f64 	%f1022, %fd1979;
	sub.f32 	%f1023, %f1022, %f1021;
	cvt.f64.f32 	%fd5495, %f1023;
	mul.f64 	%fd5496, %fd1, %fd5495;
	add.f32 	%f1024, %f170, %f169;
	cvt.f64.f32 	%fd5497, %f1024;
	mul.f64 	%fd5498, %fd5497, 0d3FE0000000000000;
	sub.f64 	%fd5499, %fd5498, %fd5496;
	ld.global.f32 	%f1025, [%rd19+4];
	cvt.f64.f32 	%fd5500, %f1025;
	rcp.rn.f64 	%fd5501, %fd5500;
	ld.global.f32 	%f1026, [%rd62+4];
	cvt.f64.f32 	%fd5502, %f1026;
	mul.f64 	%fd5503, %fd5501, %fd5502;
	ld.global.f32 	%f1027, [%rd63+4];
	cvt.f64.f32 	%fd5504, %f1027;
	mul.f64 	%fd5505, %fd5503, %fd5504;
	ld.global.f32 	%f1028, [%rd67+4];
	ld.global.f32 	%f1029, [%rd66+4];
	mul.f32 	%f1030, %f1029, %f1028;
	cvt.f64.f32 	%fd5506, %f1030;
	sub.f64 	%fd5507, %fd5505, %fd5506;
	cvt.rn.f32.f64 	%f1031, %fd5507;
	mul.f64 	%fd5508, %fd1926, %fd1927;
	mul.f64 	%fd5509, %fd5508, %fd1938;
	mul.f32 	%f1032, %f171, %f172;
	cvt.f64.f32 	%fd5510, %f1032;
	sub.f64 	%fd5511, %fd5509, %fd5510;
	cvt.rn.f32.f64 	%f1033, %fd5511;
	sub.f32 	%f1034, %f1031, %f1033;
	cvt.f64.f32 	%fd5512, %f1034;
	mul.f64 	%fd5513, %fd2, %fd5512;
	sub.f64 	%fd5514, %fd5499, %fd5513;
	cvt.s64.s32 	%rd76, %r7123;
	add.s64 	%rd408, %rd146, %rd370;
	ld.global.f32 	%f1035, [%rd408];
	cvt.f64.f32 	%fd5515, %f1035;
	rcp.rn.f64 	%fd5516, %fd5515;
	add.s64 	%rd410, %rd173, %rd370;
	ld.global.f32 	%f1036, [%rd410];
	cvt.f64.f32 	%fd5517, %f1036;
	mul.f64 	%fd5518, %fd5516, %fd5517;
	ld.global.f32 	%f1037, [%rd64];
	cvt.f64.f32 	%fd5519, %f1037;
	mul.f64 	%fd5520, %fd5518, %fd5519;
	add.s64 	%rd412, %rd192, %rd370;
	add.s64 	%rd414, %rd196, %rd370;
	ld.global.f32 	%f1038, [%rd414];
	ld.global.f32 	%f1039, [%rd412];
	mul.f32 	%f1040, %f1039, %f1038;
	cvt.f64.f32 	%fd5521, %f1040;
	sub.f64 	%fd5522, %fd5520, %fd5521;
	cvt.rn.f32.f64 	%f1041, %fd5522;
	mul.f64 	%fd5523, %fd5508, %fd1950;
	mul.f32 	%f1042, %f171, %f173;
	cvt.f64.f32 	%fd5524, %f1042;
	sub.f64 	%fd5525, %fd5523, %fd5524;
	cvt.rn.f32.f64 	%f1043, %fd5525;
	sub.f32 	%f1044, %f1041, %f1043;
	cvt.f64.f32 	%fd5526, %f1044;
	mul.f64 	%fd5527, %fd3, %fd5526;
	sub.f64 	%fd5528, %fd5514, %fd5527;
	add.s64 	%rd417, %rd141, %rd373;
	ld.global.f32 	%f1045, [%rd417];
	cvt.f64.f32 	%fd5529, %f1045;
	cvt.f64.f32 	%fd5530, %f170;
	add.f64 	%fd5531, %fd5530, %fd5530;
	sub.f64 	%fd5532, %fd5529, %fd5531;
	add.s64 	%rd419, %rd141, %rd375;
	ld.global.f32 	%f1046, [%rd419];
	cvt.f64.f32 	%fd5533, %f1046;
	add.f64 	%fd5534, %fd5532, %fd5533;
	ld.global.f32 	%f1047, [%rd12+4];
	cvt.f64.f32 	%fd5535, %f1047;
	sub.f64 	%fd5536, %fd5535, %fd5531;
	ld.global.f32 	%f1048, [%rd12+-4];
	cvt.f64.f32 	%fd5537, %f1048;
	add.f64 	%fd5538, %fd5536, %fd5537;
	mul.f64 	%fd5539, %fd1880, %fd5538;
	fma.rn.f64 	%fd5540, %fd1869, %fd5534, %fd5539;
	add.s64 	%rd420, %rd141, %rd370;
	ld.global.f32 	%f1049, [%rd420];
	cvt.f64.f32 	%fd5541, %f1049;
	sub.f64 	%fd5542, %fd5541, %fd5531;
	add.s32 	%r4007, %r7123, %r176;
	mul.wide.s32 	%rd421, %r4007, 4;
	add.s64 	%rd422, %rd141, %rd421;
	ld.global.f32 	%f1050, [%rd422];
	cvt.f64.f32 	%fd5543, %f1050;
	add.f64 	%fd5544, %fd5542, %fd5543;
	fma.rn.f64 	%fd5545, %fd1890, %fd5544, %fd5540;
	mul.f64 	%fd5547, %fd5545, %fd5363;
	cvt.rn.f32.f64 	%f1051, %fd5547;
	cvt.f64.f32 	%fd5548, %f1051;
	sub.f64 	%fd5549, %fd5528, %fd5548;
	cvt.rn.f32.f64 	%f1052, %fd5549;
	add.s64 	%rd424, %rd8, %rd1068;
	st.global.f32 	[%rd424], %f1052;
	ld.global.f32 	%f183, [%rd63];
	ld.global.f32 	%f184, [%rd15];
	add.f32 	%f1053, %f184, %f183;
	cvt.f64.f32 	%fd5550, %f1053;
	mul.f64 	%fd5551, %fd5550, 0d3FE0000000000000;
	ld.global.f32 	%f1054, [%rd72];
	cvt.f64.f32 	%fd5552, %f1054;
	rcp.rn.f64 	%fd5553, %fd5552;
	ld.global.f32 	%f1055, [%rd61];
	cvt.f64.f32 	%fd5554, %f1055;
	mul.f64 	%fd5555, %fd5553, %fd5554;
	ld.global.f32 	%f1056, [%rd73];
	cvt.f64.f32 	%fd5556, %f1056;
	mul.f64 	%fd5557, %fd5555, %fd5556;
	ld.global.f32 	%f1057, [%rd70];
	ld.global.f32 	%f1058, [%rd69];
	mul.f32 	%f1059, %f1058, %f1057;
	cvt.f64.f32 	%fd5558, %f1059;
	sub.f64 	%fd5559, %fd5557, %fd5558;
	cvt.rn.f32.f64 	%f1060, %fd5559;
	ld.global.f32 	%f1061, [%rd19];
	cvt.f64.f32 	%fd5560, %f1061;
	rcp.rn.f64 	%fd2069, %fd5560;
	ld.global.f32 	%f185, [%rd62];
	cvt.f64.f32 	%fd2070, %f185;
	mul.f64 	%fd5561, %fd2069, %fd2070;
	cvt.f64.f32 	%fd2071, %f183;
	mul.f64 	%fd5562, %fd5561, %fd2071;
	ld.global.f32 	%f186, [%rd67];
	ld.global.f32 	%f187, [%rd66];
	mul.f32 	%f1062, %f187, %f186;
	cvt.f64.f32 	%fd5563, %f1062;
	sub.f64 	%fd5564, %fd5562, %fd5563;
	cvt.rn.f32.f64 	%f1063, %fd5564;
	sub.f32 	%f1064, %f1060, %f1063;
	cvt.f64.f32 	%fd5565, %f1064;
	mul.f64 	%fd5566, %fd1, %fd5565;
	sub.f64 	%fd2072, %fd5551, %fd5566;
	ld.global.f32 	%f188, [%rd66+4];
	cvt.f64.f32 	%fd2073, %f188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd2073;
	}
	abs.f64 	%fd2074, %fd2073;
	{ // callseq 252, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2074;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8150, [retval0+0];
	} // callseq 252
	setp.lt.s32 	%p4255, %r194, 0;
	and.pred  	%p136, %p4255, %p246;
	not.pred 	%p4257, %p136;
	@%p4257 bra 	$L__BB1_2624;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4008}, %fd8150;
	}
	xor.b32  	%r4009, %r4008, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4010, %temp}, %fd8150;
	}
	mov.b64 	%fd8150, {%r4010, %r4009};

$L__BB1_2624:
	setp.eq.f32 	%p4258, %f188, 0f00000000;
	@%p4258 bra 	$L__BB1_2628;
	bra.uni 	$L__BB1_2625;

$L__BB1_2628:
	setp.lt.s32 	%p4261, %r3, 0;
	mov.u32 	%r4011, 0;
	selp.b32 	%r4012, %r194, 0, %p246;
	or.b32  	%r4013, %r4012, 2146435072;
	selp.b32 	%r4014, %r4013, %r4012, %p4261;
	mov.b64 	%fd8150, {%r4011, %r4014};
	bra.uni 	$L__BB1_2629;

$L__BB1_2625:
	setp.gt.s32 	%p4259, %r194, -1;
	@%p4259 bra 	$L__BB1_2629;

	mov.f64 	%fd5567, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5568, %fd5567;
	setp.eq.f64 	%p4260, %fd5568, 0d4000000000000000;
	@%p4260 bra 	$L__BB1_2629;

	mov.f64 	%fd8150, 0dFFF8000000000000;

$L__BB1_2629:
	add.f64 	%fd5570, %fd2073, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4015}, %fd5570;
	}
	and.b32  	%r4016, %r4015, 2146435072;
	setp.ne.s32 	%p4263, %r4016, 2146435072;
	@%p4263 bra 	$L__BB1_2636;

	setp.gtu.f64 	%p4264, %fd2074, 0d7FF0000000000000;
	@%p4264 bra 	$L__BB1_2635;
	bra.uni 	$L__BB1_2631;

$L__BB1_2635:
	mov.f64 	%fd5572, 0d4000000000000000;
	add.rn.f64 	%fd8150, %fd2073, %fd5572;
	bra.uni 	$L__BB1_2636;

$L__BB1_2631:
	setp.eq.s32 	%p4265, %r5, 2146435072;
	mov.f64 	%fd5571, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4017, %temp}, %fd5571;
	}
	setp.eq.s32 	%p4266, %r4017, 0;
	and.pred  	%p4267, %p4265, %p4266;
	@%p4267 bra 	$L__BB1_2634;
	bra.uni 	$L__BB1_2632;

$L__BB1_2634:
	setp.lt.s32 	%p4273, %r3, 0;
	mov.u32 	%r4022, 0;
	setp.gt.f64 	%p4274, %fd2074, 0d3FF0000000000000;
	selp.b32 	%r4023, 2146435072, 0, %p4274;
	xor.b32  	%r4024, %r4023, 2146435072;
	selp.b32 	%r4025, %r4024, %r4023, %p4273;
	setp.eq.f32 	%p4275, %f188, 0fBF800000;
	selp.b32 	%r4026, 1072693248, %r4025, %p4275;
	mov.b64 	%fd8150, {%r4022, %r4026};
	bra.uni 	$L__BB1_2636;

$L__BB1_2632:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4018, %temp}, %fd2073;
	}
	and.b32  	%r4019, %r194, 2147483647;
	setp.ne.s32 	%p4268, %r4019, 2146435072;
	setp.ne.s32 	%p4269, %r4018, 0;
	or.pred  	%p4270, %p4268, %p4269;
	@%p4270 bra 	$L__BB1_2636;

	setp.ne.s32 	%p4271, %r5, 1071644672;
	and.pred  	%p4272, %p4271, %p136;
	selp.b32 	%r4020, %r7, %r6, %p4272;
	mov.u32 	%r4021, 0;
	mov.b64 	%fd8150, {%r4021, %r4020};

$L__BB1_2636:
	setp.eq.f32 	%p4276, %f188, 0f3F800000;
	selp.f64 	%fd2084, 0d3FF0000000000000, %fd8150, %p4276;
	ld.global.f32 	%f189, [%rd67+4];
	cvt.f64.f32 	%fd2085, %f189;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd2085;
	}
	abs.f64 	%fd2086, %fd2085;
	{ // callseq 253, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2086;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8171, [retval0+0];
	} // callseq 253
	setp.lt.s32 	%p4277, %r195, 0;
	and.pred  	%p137, %p4277, %p246;
	not.pred 	%p4279, %p137;
	mov.f64 	%fd8153, %fd8171;
	@%p4279 bra 	$L__BB1_2638;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4027}, %fd8171;
	}
	xor.b32  	%r4028, %r4027, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4029, %temp}, %fd8171;
	}
	mov.b64 	%fd8153, {%r4029, %r4028};

$L__BB1_2638:
	setp.eq.f32 	%p4280, %f189, 0f00000000;
	@%p4280 bra 	$L__BB1_2642;
	bra.uni 	$L__BB1_2639;

$L__BB1_2642:
	setp.lt.s32 	%p4283, %r3, 0;
	mov.u32 	%r4030, 0;
	selp.b32 	%r4031, %r195, 0, %p246;
	or.b32  	%r4032, %r4031, 2146435072;
	selp.b32 	%r4033, %r4032, %r4031, %p4283;
	mov.b64 	%fd8153, {%r4030, %r4033};
	bra.uni 	$L__BB1_2643;

$L__BB1_2639:
	setp.gt.s32 	%p4281, %r195, -1;
	@%p4281 bra 	$L__BB1_2643;

	mov.f64 	%fd5573, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5574, %fd5573;
	setp.eq.f64 	%p4282, %fd5574, 0d4000000000000000;
	@%p4282 bra 	$L__BB1_2643;

	mov.f64 	%fd8153, 0dFFF8000000000000;

$L__BB1_2643:
	add.f64 	%fd5576, %fd2085, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4034}, %fd5576;
	}
	and.b32  	%r196, %r4034, 2146435072;
	setp.ne.s32 	%p4285, %r196, 2146435072;
	@%p4285 bra 	$L__BB1_2650;

	setp.gtu.f64 	%p4286, %fd2086, 0d7FF0000000000000;
	@%p4286 bra 	$L__BB1_2649;
	bra.uni 	$L__BB1_2645;

$L__BB1_2649:
	mov.f64 	%fd5578, 0d4000000000000000;
	add.rn.f64 	%fd8153, %fd2085, %fd5578;
	bra.uni 	$L__BB1_2650;

$L__BB1_2645:
	setp.eq.s32 	%p4287, %r5, 2146435072;
	mov.f64 	%fd5577, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4035, %temp}, %fd5577;
	}
	setp.eq.s32 	%p4288, %r4035, 0;
	and.pred  	%p4289, %p4287, %p4288;
	@%p4289 bra 	$L__BB1_2648;
	bra.uni 	$L__BB1_2646;

$L__BB1_2648:
	setp.lt.s32 	%p4295, %r3, 0;
	mov.u32 	%r4040, 0;
	setp.gt.f64 	%p4296, %fd2086, 0d3FF0000000000000;
	selp.b32 	%r4041, 2146435072, 0, %p4296;
	xor.b32  	%r4042, %r4041, 2146435072;
	selp.b32 	%r4043, %r4042, %r4041, %p4295;
	setp.eq.f32 	%p4297, %f189, 0fBF800000;
	selp.b32 	%r4044, 1072693248, %r4043, %p4297;
	mov.b64 	%fd8153, {%r4040, %r4044};
	bra.uni 	$L__BB1_2650;

$L__BB1_2646:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4036, %temp}, %fd2085;
	}
	and.b32  	%r4037, %r195, 2147483647;
	setp.ne.s32 	%p4290, %r4037, 2146435072;
	setp.ne.s32 	%p4291, %r4036, 0;
	or.pred  	%p4292, %p4290, %p4291;
	@%p4292 bra 	$L__BB1_2650;

	setp.ne.s32 	%p4293, %r5, 1071644672;
	and.pred  	%p4294, %p4293, %p137;
	selp.b32 	%r4038, %r7, %r6, %p4294;
	mov.u32 	%r4039, 0;
	mov.b64 	%fd8153, {%r4039, %r4038};

$L__BB1_2650:
	setp.eq.f32 	%p4298, %f189, 0f3F800000;
	selp.f64 	%fd5579, 0d3FF0000000000000, %fd8153, %p4298;
	add.f64 	%fd2096, %fd2084, %fd5579;
	ld.global.f32 	%f190, [%rd68+4];
	cvt.f64.f32 	%fd2097, %f190;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd2097;
	}
	abs.f64 	%fd2098, %fd2097;
	{ // callseq 254, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2098;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8156, [retval0+0];
	} // callseq 254
	setp.lt.s32 	%p4299, %r197, 0;
	and.pred  	%p138, %p4299, %p246;
	not.pred 	%p4301, %p138;
	@%p4301 bra 	$L__BB1_2652;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4045}, %fd8156;
	}
	xor.b32  	%r4046, %r4045, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4047, %temp}, %fd8156;
	}
	mov.b64 	%fd8156, {%r4047, %r4046};

$L__BB1_2652:
	setp.eq.f32 	%p4302, %f190, 0f00000000;
	@%p4302 bra 	$L__BB1_2656;
	bra.uni 	$L__BB1_2653;

$L__BB1_2656:
	setp.lt.s32 	%p4305, %r3, 0;
	mov.u32 	%r4048, 0;
	selp.b32 	%r4049, %r197, 0, %p246;
	or.b32  	%r4050, %r4049, 2146435072;
	selp.b32 	%r4051, %r4050, %r4049, %p4305;
	mov.b64 	%fd8156, {%r4048, %r4051};
	bra.uni 	$L__BB1_2657;

$L__BB1_2653:
	setp.gt.s32 	%p4303, %r197, -1;
	@%p4303 bra 	$L__BB1_2657;

	mov.f64 	%fd5580, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5581, %fd5580;
	setp.eq.f64 	%p4304, %fd5581, 0d4000000000000000;
	@%p4304 bra 	$L__BB1_2657;

	mov.f64 	%fd8156, 0dFFF8000000000000;

$L__BB1_2657:
	add.f64 	%fd5583, %fd2097, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4052}, %fd5583;
	}
	and.b32  	%r4053, %r4052, 2146435072;
	setp.ne.s32 	%p4307, %r4053, 2146435072;
	@%p4307 bra 	$L__BB1_2664;

	setp.gtu.f64 	%p4308, %fd2098, 0d7FF0000000000000;
	@%p4308 bra 	$L__BB1_2663;
	bra.uni 	$L__BB1_2659;

$L__BB1_2663:
	mov.f64 	%fd5585, 0d4000000000000000;
	add.rn.f64 	%fd8156, %fd2097, %fd5585;
	bra.uni 	$L__BB1_2664;

$L__BB1_2659:
	setp.eq.s32 	%p4309, %r5, 2146435072;
	mov.f64 	%fd5584, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4054, %temp}, %fd5584;
	}
	setp.eq.s32 	%p4310, %r4054, 0;
	and.pred  	%p4311, %p4309, %p4310;
	@%p4311 bra 	$L__BB1_2662;
	bra.uni 	$L__BB1_2660;

$L__BB1_2662:
	setp.lt.s32 	%p4317, %r3, 0;
	mov.u32 	%r4059, 0;
	setp.gt.f64 	%p4318, %fd2098, 0d3FF0000000000000;
	selp.b32 	%r4060, 2146435072, 0, %p4318;
	xor.b32  	%r4061, %r4060, 2146435072;
	selp.b32 	%r4062, %r4061, %r4060, %p4317;
	setp.eq.f32 	%p4319, %f190, 0fBF800000;
	selp.b32 	%r4063, 1072693248, %r4062, %p4319;
	mov.b64 	%fd8156, {%r4059, %r4063};
	bra.uni 	$L__BB1_2664;

$L__BB1_2660:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4055, %temp}, %fd2097;
	}
	and.b32  	%r4056, %r197, 2147483647;
	setp.ne.s32 	%p4312, %r4056, 2146435072;
	setp.ne.s32 	%p4313, %r4055, 0;
	or.pred  	%p4314, %p4312, %p4313;
	@%p4314 bra 	$L__BB1_2664;

	setp.ne.s32 	%p4315, %r5, 1071644672;
	and.pred  	%p4316, %p4315, %p138;
	selp.b32 	%r4057, %r7, %r6, %p4316;
	mov.u32 	%r4058, 0;
	mov.b64 	%fd8156, {%r4058, %r4057};

$L__BB1_2664:
	setp.eq.f32 	%p4320, %f190, 0f3F800000;
	selp.f64 	%fd5586, 0d3FF0000000000000, %fd8156, %p4320;
	add.f64 	%fd2108, %fd2096, %fd5586;
	ld.global.f32 	%f191, [%rd19+4];
	ld.global.f32 	%f192, [%rd62+4];
	cvt.f64.f32 	%fd2109, %f192;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r198}, %fd2109;
	}
	abs.f64 	%fd2110, %fd2109;
	{ // callseq 255, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8159, [retval0+0];
	} // callseq 255
	setp.lt.s32 	%p4321, %r198, 0;
	and.pred  	%p139, %p4321, %p246;
	not.pred 	%p4323, %p139;
	@%p4323 bra 	$L__BB1_2666;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4064}, %fd8159;
	}
	xor.b32  	%r4065, %r4064, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4066, %temp}, %fd8159;
	}
	mov.b64 	%fd8159, {%r4066, %r4065};

$L__BB1_2666:
	setp.eq.f32 	%p4324, %f192, 0f00000000;
	@%p4324 bra 	$L__BB1_2670;
	bra.uni 	$L__BB1_2667;

$L__BB1_2670:
	setp.lt.s32 	%p4327, %r3, 0;
	mov.u32 	%r4067, 0;
	selp.b32 	%r4068, %r198, 0, %p246;
	or.b32  	%r4069, %r4068, 2146435072;
	selp.b32 	%r4070, %r4069, %r4068, %p4327;
	mov.b64 	%fd8159, {%r4067, %r4070};
	bra.uni 	$L__BB1_2671;

$L__BB1_2667:
	setp.gt.s32 	%p4325, %r198, -1;
	@%p4325 bra 	$L__BB1_2671;

	mov.f64 	%fd5587, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5588, %fd5587;
	setp.eq.f64 	%p4326, %fd5588, 0d4000000000000000;
	@%p4326 bra 	$L__BB1_2671;

	mov.f64 	%fd8159, 0dFFF8000000000000;

$L__BB1_2671:
	add.f64 	%fd5590, %fd2109, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4071}, %fd5590;
	}
	and.b32  	%r4072, %r4071, 2146435072;
	setp.ne.s32 	%p4329, %r4072, 2146435072;
	@%p4329 bra 	$L__BB1_2678;

	setp.gtu.f64 	%p4330, %fd2110, 0d7FF0000000000000;
	@%p4330 bra 	$L__BB1_2677;
	bra.uni 	$L__BB1_2673;

$L__BB1_2677:
	mov.f64 	%fd5592, 0d4000000000000000;
	add.rn.f64 	%fd8159, %fd2109, %fd5592;
	bra.uni 	$L__BB1_2678;

$L__BB1_2673:
	setp.eq.s32 	%p4331, %r5, 2146435072;
	mov.f64 	%fd5591, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4073, %temp}, %fd5591;
	}
	setp.eq.s32 	%p4332, %r4073, 0;
	and.pred  	%p4333, %p4331, %p4332;
	@%p4333 bra 	$L__BB1_2676;
	bra.uni 	$L__BB1_2674;

$L__BB1_2676:
	setp.lt.s32 	%p4339, %r3, 0;
	mov.u32 	%r4078, 0;
	setp.gt.f64 	%p4340, %fd2110, 0d3FF0000000000000;
	selp.b32 	%r4079, 2146435072, 0, %p4340;
	xor.b32  	%r4080, %r4079, 2146435072;
	selp.b32 	%r4081, %r4080, %r4079, %p4339;
	setp.eq.f32 	%p4341, %f192, 0fBF800000;
	selp.b32 	%r4082, 1072693248, %r4081, %p4341;
	mov.b64 	%fd8159, {%r4078, %r4082};
	bra.uni 	$L__BB1_2678;

$L__BB1_2674:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4074, %temp}, %fd2109;
	}
	and.b32  	%r4075, %r198, 2147483647;
	setp.ne.s32 	%p4334, %r4075, 2146435072;
	setp.ne.s32 	%p4335, %r4074, 0;
	or.pred  	%p4336, %p4334, %p4335;
	@%p4336 bra 	$L__BB1_2678;

	setp.ne.s32 	%p4337, %r5, 1071644672;
	and.pred  	%p4338, %p4337, %p139;
	selp.b32 	%r4076, %r7, %r6, %p4338;
	mov.u32 	%r4077, 0;
	mov.b64 	%fd8159, {%r4077, %r4076};

$L__BB1_2678:
	cvt.f64.f32 	%fd5593, %f191;
	rcp.rn.f64 	%fd2120, %fd5593;
	setp.eq.f32 	%p4342, %f192, 0f3F800000;
	selp.f64 	%fd2121, 0d3FF0000000000000, %fd8159, %p4342;
	ld.global.f32 	%f193, [%rd63+4];
	cvt.f64.f32 	%fd2122, %f193;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd2122;
	}
	abs.f64 	%fd2123, %fd2122;
	{ // callseq 256, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2123;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8168, [retval0+0];
	} // callseq 256
	setp.lt.s32 	%p4343, %r199, 0;
	and.pred  	%p140, %p4343, %p246;
	not.pred 	%p4345, %p140;
	mov.f64 	%fd8162, %fd8168;
	@%p4345 bra 	$L__BB1_2680;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4083}, %fd8168;
	}
	xor.b32  	%r4084, %r4083, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4085, %temp}, %fd8168;
	}
	mov.b64 	%fd8162, {%r4085, %r4084};

$L__BB1_2680:
	setp.eq.f32 	%p4346, %f193, 0f00000000;
	@%p4346 bra 	$L__BB1_2684;
	bra.uni 	$L__BB1_2681;

$L__BB1_2684:
	setp.lt.s32 	%p4349, %r3, 0;
	mov.u32 	%r4086, 0;
	selp.b32 	%r4087, %r199, 0, %p246;
	or.b32  	%r4088, %r4087, 2146435072;
	selp.b32 	%r4089, %r4088, %r4087, %p4349;
	mov.b64 	%fd8162, {%r4086, %r4089};
	bra.uni 	$L__BB1_2685;

$L__BB1_2681:
	setp.gt.s32 	%p4347, %r199, -1;
	@%p4347 bra 	$L__BB1_2685;

	mov.f64 	%fd5594, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5595, %fd5594;
	setp.eq.f64 	%p4348, %fd5595, 0d4000000000000000;
	@%p4348 bra 	$L__BB1_2685;

	mov.f64 	%fd8162, 0dFFF8000000000000;

$L__BB1_2685:
	add.f64 	%fd5597, %fd2122, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4090}, %fd5597;
	}
	and.b32  	%r200, %r4090, 2146435072;
	setp.ne.s32 	%p4351, %r200, 2146435072;
	@%p4351 bra 	$L__BB1_2692;

	setp.gtu.f64 	%p4352, %fd2123, 0d7FF0000000000000;
	@%p4352 bra 	$L__BB1_2691;
	bra.uni 	$L__BB1_2687;

$L__BB1_2691:
	mov.f64 	%fd5599, 0d4000000000000000;
	add.rn.f64 	%fd8162, %fd2122, %fd5599;
	bra.uni 	$L__BB1_2692;

$L__BB1_2687:
	setp.eq.s32 	%p4353, %r5, 2146435072;
	mov.f64 	%fd5598, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4091, %temp}, %fd5598;
	}
	setp.eq.s32 	%p4354, %r4091, 0;
	and.pred  	%p4355, %p4353, %p4354;
	@%p4355 bra 	$L__BB1_2690;
	bra.uni 	$L__BB1_2688;

$L__BB1_2690:
	setp.lt.s32 	%p4361, %r3, 0;
	mov.u32 	%r4096, 0;
	setp.gt.f64 	%p4362, %fd2123, 0d3FF0000000000000;
	selp.b32 	%r4097, 2146435072, 0, %p4362;
	xor.b32  	%r4098, %r4097, 2146435072;
	selp.b32 	%r4099, %r4098, %r4097, %p4361;
	setp.eq.f32 	%p4363, %f193, 0fBF800000;
	selp.b32 	%r4100, 1072693248, %r4099, %p4363;
	mov.b64 	%fd8162, {%r4096, %r4100};
	bra.uni 	$L__BB1_2692;

$L__BB1_2688:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4092, %temp}, %fd2122;
	}
	and.b32  	%r4093, %r199, 2147483647;
	setp.ne.s32 	%p4356, %r4093, 2146435072;
	setp.ne.s32 	%p4357, %r4092, 0;
	or.pred  	%p4358, %p4356, %p4357;
	@%p4358 bra 	$L__BB1_2692;

	setp.ne.s32 	%p4359, %r5, 1071644672;
	and.pred  	%p4360, %p4359, %p140;
	selp.b32 	%r4094, %r7, %r6, %p4360;
	mov.u32 	%r4095, 0;
	mov.b64 	%fd8162, {%r4095, %r4094};

$L__BB1_2692:
	setp.eq.f32 	%p4364, %f193, 0f3F800000;
	selp.f64 	%fd5600, 0d3FF0000000000000, %fd8162, %p4364;
	add.f64 	%fd2133, %fd2121, %fd5600;
	ld.global.f32 	%f194, [%rd65+4];
	cvt.f64.f32 	%fd2134, %f194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r201}, %fd2134;
	}
	abs.f64 	%fd2135, %fd2134;
	{ // callseq 257, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8165, [retval0+0];
	} // callseq 257
	setp.lt.s32 	%p4365, %r201, 0;
	and.pred  	%p141, %p4365, %p246;
	not.pred 	%p4367, %p141;
	@%p4367 bra 	$L__BB1_2694;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4101}, %fd8165;
	}
	xor.b32  	%r4102, %r4101, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4103, %temp}, %fd8165;
	}
	mov.b64 	%fd8165, {%r4103, %r4102};

$L__BB1_2694:
	setp.eq.f32 	%p4368, %f194, 0f00000000;
	@%p4368 bra 	$L__BB1_2698;
	bra.uni 	$L__BB1_2695;

$L__BB1_2698:
	setp.lt.s32 	%p4371, %r3, 0;
	mov.u32 	%r4104, 0;
	selp.b32 	%r4105, %r201, 0, %p246;
	or.b32  	%r4106, %r4105, 2146435072;
	selp.b32 	%r4107, %r4106, %r4105, %p4371;
	mov.b64 	%fd8165, {%r4104, %r4107};
	bra.uni 	$L__BB1_2699;

$L__BB1_2695:
	setp.gt.s32 	%p4369, %r201, -1;
	@%p4369 bra 	$L__BB1_2699;

	mov.f64 	%fd5601, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5602, %fd5601;
	setp.eq.f64 	%p4370, %fd5602, 0d4000000000000000;
	@%p4370 bra 	$L__BB1_2699;

	mov.f64 	%fd8165, 0dFFF8000000000000;

$L__BB1_2699:
	add.f64 	%fd5604, %fd2134, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4108}, %fd5604;
	}
	and.b32  	%r4109, %r4108, 2146435072;
	setp.ne.s32 	%p4373, %r4109, 2146435072;
	@%p4373 bra 	$L__BB1_2706;

	setp.gtu.f64 	%p4374, %fd2135, 0d7FF0000000000000;
	@%p4374 bra 	$L__BB1_2705;
	bra.uni 	$L__BB1_2701;

$L__BB1_2705:
	mov.f64 	%fd5606, 0d4000000000000000;
	add.rn.f64 	%fd8165, %fd2134, %fd5606;
	bra.uni 	$L__BB1_2706;

$L__BB1_2701:
	setp.eq.s32 	%p4375, %r5, 2146435072;
	mov.f64 	%fd5605, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4110, %temp}, %fd5605;
	}
	setp.eq.s32 	%p4376, %r4110, 0;
	and.pred  	%p4377, %p4375, %p4376;
	@%p4377 bra 	$L__BB1_2704;
	bra.uni 	$L__BB1_2702;

$L__BB1_2704:
	setp.lt.s32 	%p4383, %r3, 0;
	mov.u32 	%r4115, 0;
	setp.gt.f64 	%p4384, %fd2135, 0d3FF0000000000000;
	selp.b32 	%r4116, 2146435072, 0, %p4384;
	xor.b32  	%r4117, %r4116, 2146435072;
	selp.b32 	%r4118, %r4117, %r4116, %p4383;
	setp.eq.f32 	%p4385, %f194, 0fBF800000;
	selp.b32 	%r4119, 1072693248, %r4118, %p4385;
	mov.b64 	%fd8165, {%r4115, %r4119};
	bra.uni 	$L__BB1_2706;

$L__BB1_2702:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4111, %temp}, %fd2134;
	}
	and.b32  	%r4112, %r201, 2147483647;
	setp.ne.s32 	%p4378, %r4112, 2146435072;
	setp.ne.s32 	%p4379, %r4111, 0;
	or.pred  	%p4380, %p4378, %p4379;
	@%p4380 bra 	$L__BB1_2706;

	setp.ne.s32 	%p4381, %r5, 1071644672;
	and.pred  	%p4382, %p4381, %p141;
	selp.b32 	%r4113, %r7, %r6, %p4382;
	mov.u32 	%r4114, 0;
	mov.b64 	%fd8165, {%r4114, %r4113};

$L__BB1_2706:
	setp.eq.f32 	%p4386, %f194, 0f3F800000;
	selp.f64 	%fd5607, 0d3FF0000000000000, %fd8165, %p4386;
	add.f64 	%fd2145, %fd2133, %fd5607;
	@%p4345 bra 	$L__BB1_2708;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4120}, %fd8168;
	}
	xor.b32  	%r4121, %r4120, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4122, %temp}, %fd8168;
	}
	mov.b64 	%fd8168, {%r4122, %r4121};

$L__BB1_2708:
	@%p4346 bra 	$L__BB1_2712;
	bra.uni 	$L__BB1_2709;

$L__BB1_2712:
	setp.lt.s32 	%p4391, %r3, 0;
	mov.u32 	%r4123, 0;
	selp.b32 	%r4124, %r199, 0, %p246;
	or.b32  	%r4125, %r4124, 2146435072;
	selp.b32 	%r4126, %r4125, %r4124, %p4391;
	mov.b64 	%fd8168, {%r4123, %r4126};
	bra.uni 	$L__BB1_2713;

$L__BB1_2709:
	setp.gt.s32 	%p4389, %r199, -1;
	@%p4389 bra 	$L__BB1_2713;

	mov.f64 	%fd5608, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5609, %fd5608;
	setp.eq.f64 	%p4390, %fd5609, 0d4000000000000000;
	@%p4390 bra 	$L__BB1_2713;

	mov.f64 	%fd8168, 0dFFF8000000000000;

$L__BB1_2713:
	@%p4351 bra 	$L__BB1_2720;

	setp.gtu.f64 	%p4394, %fd2123, 0d7FF0000000000000;
	@%p4394 bra 	$L__BB1_2719;
	bra.uni 	$L__BB1_2715;

$L__BB1_2719:
	mov.f64 	%fd5612, 0d4000000000000000;
	add.rn.f64 	%fd8168, %fd2122, %fd5612;
	bra.uni 	$L__BB1_2720;

$L__BB1_2715:
	setp.eq.s32 	%p4395, %r5, 2146435072;
	mov.f64 	%fd5611, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4127, %temp}, %fd5611;
	}
	setp.eq.s32 	%p4396, %r4127, 0;
	and.pred  	%p4397, %p4395, %p4396;
	@%p4397 bra 	$L__BB1_2718;
	bra.uni 	$L__BB1_2716;

$L__BB1_2718:
	setp.lt.s32 	%p4403, %r3, 0;
	mov.u32 	%r4132, 0;
	setp.gt.f64 	%p4404, %fd2123, 0d3FF0000000000000;
	selp.b32 	%r4133, 2146435072, 0, %p4404;
	xor.b32  	%r4134, %r4133, 2146435072;
	selp.b32 	%r4135, %r4134, %r4133, %p4403;
	setp.eq.f32 	%p4405, %f193, 0fBF800000;
	selp.b32 	%r4136, 1072693248, %r4135, %p4405;
	mov.b64 	%fd8168, {%r4132, %r4136};
	bra.uni 	$L__BB1_2720;

$L__BB1_2716:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4128, %temp}, %fd2122;
	}
	and.b32  	%r4129, %r199, 2147483647;
	setp.ne.s32 	%p4398, %r4129, 2146435072;
	setp.ne.s32 	%p4399, %r4128, 0;
	or.pred  	%p4400, %p4398, %p4399;
	@%p4400 bra 	$L__BB1_2720;

	setp.ne.s32 	%p4401, %r5, 1071644672;
	and.pred  	%p4402, %p4401, %p140;
	selp.b32 	%r4130, %r7, %r6, %p4402;
	mov.u32 	%r4131, 0;
	mov.b64 	%fd8168, {%r4131, %r4130};

$L__BB1_2720:
	selp.f64 	%fd5613, 0d3FF0000000000000, %fd8168, %p4364;
	mul.f64 	%fd2154, %fd2120, %fd5613;
	mul.f64 	%fd2155, %fd2120, %fd2145;
	@%p4279 bra 	$L__BB1_2722;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4137}, %fd8171;
	}
	xor.b32  	%r4138, %r4137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4139, %temp}, %fd8171;
	}
	mov.b64 	%fd8171, {%r4139, %r4138};

$L__BB1_2722:
	@%p4280 bra 	$L__BB1_2726;
	bra.uni 	$L__BB1_2723;

$L__BB1_2726:
	setp.lt.s32 	%p4411, %r3, 0;
	mov.u32 	%r4140, 0;
	selp.b32 	%r4141, %r195, 0, %p246;
	or.b32  	%r4142, %r4141, 2146435072;
	selp.b32 	%r4143, %r4142, %r4141, %p4411;
	mov.b64 	%fd8171, {%r4140, %r4143};
	bra.uni 	$L__BB1_2727;

$L__BB1_2723:
	setp.gt.s32 	%p4409, %r195, -1;
	@%p4409 bra 	$L__BB1_2727;

	mov.f64 	%fd5614, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5615, %fd5614;
	setp.eq.f64 	%p4410, %fd5615, 0d4000000000000000;
	@%p4410 bra 	$L__BB1_2727;

	mov.f64 	%fd8171, 0dFFF8000000000000;

$L__BB1_2727:
	@%p4285 bra 	$L__BB1_2734;

	setp.gtu.f64 	%p4414, %fd2086, 0d7FF0000000000000;
	@%p4414 bra 	$L__BB1_2733;
	bra.uni 	$L__BB1_2729;

$L__BB1_2733:
	mov.f64 	%fd5618, 0d4000000000000000;
	add.rn.f64 	%fd8171, %fd2085, %fd5618;
	bra.uni 	$L__BB1_2734;

$L__BB1_2729:
	setp.eq.s32 	%p4415, %r5, 2146435072;
	mov.f64 	%fd5617, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4144, %temp}, %fd5617;
	}
	setp.eq.s32 	%p4416, %r4144, 0;
	and.pred  	%p4417, %p4415, %p4416;
	@%p4417 bra 	$L__BB1_2732;
	bra.uni 	$L__BB1_2730;

$L__BB1_2732:
	setp.lt.s32 	%p4423, %r3, 0;
	mov.u32 	%r4149, 0;
	setp.gt.f64 	%p4424, %fd2086, 0d3FF0000000000000;
	selp.b32 	%r4150, 2146435072, 0, %p4424;
	xor.b32  	%r4151, %r4150, 2146435072;
	selp.b32 	%r4152, %r4151, %r4150, %p4423;
	setp.eq.f32 	%p4425, %f189, 0fBF800000;
	selp.b32 	%r4153, 1072693248, %r4152, %p4425;
	mov.b64 	%fd8171, {%r4149, %r4153};
	bra.uni 	$L__BB1_2734;

$L__BB1_2730:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4145, %temp}, %fd2085;
	}
	and.b32  	%r4146, %r195, 2147483647;
	setp.ne.s32 	%p4418, %r4146, 2146435072;
	setp.ne.s32 	%p4419, %r4145, 0;
	or.pred  	%p4420, %p4418, %p4419;
	@%p4420 bra 	$L__BB1_2734;

	setp.ne.s32 	%p4421, %r5, 1071644672;
	and.pred  	%p4422, %p4421, %p137;
	selp.b32 	%r4147, %r7, %r6, %p4422;
	mov.u32 	%r4148, 0;
	mov.b64 	%fd8171, {%r4148, %r4147};

$L__BB1_2734:
	selp.f64 	%fd5619, 0d3FF0000000000000, %fd8171, %p4298;
	sub.f64 	%fd5620, %fd2154, %fd5619;
	ld.global.f32 	%f1065, [%rd238+4];
	cvt.rn.f32.f64 	%f1066, %fd2155;
	sub.f32 	%f1067, %f1065, %f1066;
	cvt.f64.f32 	%fd5621, %f1067;
	cvt.rn.f32.f64 	%f1068, %fd2108;
	cvt.f64.f32 	%fd5622, %f1068;
	mul.f64 	%fd5623, %fd5622, 0d3FE0000000000000;
	sub.f64 	%fd5624, %fd5621, %fd5623;
	mul.f64 	%fd5625, %fd5624, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1069, %fd5625;
	cvt.f64.f32 	%fd5626, %f1069;
	add.f64 	%fd5627, %fd5620, %fd5626;
	add.f64 	%fd2164, %fd5623, %fd5627;
	cvt.f64.f32 	%fd2165, %f187;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r202}, %fd2165;
	}
	abs.f64 	%fd2166, %fd2165;
	{ // callseq 258, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2166;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8174, [retval0+0];
	} // callseq 258
	setp.lt.s32 	%p4427, %r202, 0;
	and.pred  	%p142, %p4427, %p246;
	not.pred 	%p4429, %p142;
	@%p4429 bra 	$L__BB1_2736;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4154}, %fd8174;
	}
	xor.b32  	%r4155, %r4154, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4156, %temp}, %fd8174;
	}
	mov.b64 	%fd8174, {%r4156, %r4155};

$L__BB1_2736:
	setp.eq.f32 	%p4430, %f187, 0f00000000;
	@%p4430 bra 	$L__BB1_2740;
	bra.uni 	$L__BB1_2737;

$L__BB1_2740:
	setp.lt.s32 	%p4433, %r3, 0;
	mov.u32 	%r4157, 0;
	selp.b32 	%r4158, %r202, 0, %p246;
	or.b32  	%r4159, %r4158, 2146435072;
	selp.b32 	%r4160, %r4159, %r4158, %p4433;
	mov.b64 	%fd8174, {%r4157, %r4160};
	bra.uni 	$L__BB1_2741;

$L__BB1_2737:
	setp.gt.s32 	%p4431, %r202, -1;
	@%p4431 bra 	$L__BB1_2741;

	mov.f64 	%fd5628, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5629, %fd5628;
	setp.eq.f64 	%p4432, %fd5629, 0d4000000000000000;
	@%p4432 bra 	$L__BB1_2741;

	mov.f64 	%fd8174, 0dFFF8000000000000;

$L__BB1_2741:
	add.f64 	%fd5631, %fd2165, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4161}, %fd5631;
	}
	and.b32  	%r4162, %r4161, 2146435072;
	setp.ne.s32 	%p4435, %r4162, 2146435072;
	@%p4435 bra 	$L__BB1_2748;

	setp.gtu.f64 	%p4436, %fd2166, 0d7FF0000000000000;
	@%p4436 bra 	$L__BB1_2747;
	bra.uni 	$L__BB1_2743;

$L__BB1_2747:
	mov.f64 	%fd5633, 0d4000000000000000;
	add.rn.f64 	%fd8174, %fd2165, %fd5633;
	bra.uni 	$L__BB1_2748;

$L__BB1_2743:
	setp.eq.s32 	%p4437, %r5, 2146435072;
	mov.f64 	%fd5632, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4163, %temp}, %fd5632;
	}
	setp.eq.s32 	%p4438, %r4163, 0;
	and.pred  	%p4439, %p4437, %p4438;
	@%p4439 bra 	$L__BB1_2746;
	bra.uni 	$L__BB1_2744;

$L__BB1_2746:
	setp.lt.s32 	%p4445, %r3, 0;
	mov.u32 	%r4168, 0;
	setp.gt.f64 	%p4446, %fd2166, 0d3FF0000000000000;
	selp.b32 	%r4169, 2146435072, 0, %p4446;
	xor.b32  	%r4170, %r4169, 2146435072;
	selp.b32 	%r4171, %r4170, %r4169, %p4445;
	setp.eq.f32 	%p4447, %f187, 0fBF800000;
	selp.b32 	%r4172, 1072693248, %r4171, %p4447;
	mov.b64 	%fd8174, {%r4168, %r4172};
	bra.uni 	$L__BB1_2748;

$L__BB1_2744:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4164, %temp}, %fd2165;
	}
	and.b32  	%r4165, %r202, 2147483647;
	setp.ne.s32 	%p4440, %r4165, 2146435072;
	setp.ne.s32 	%p4441, %r4164, 0;
	or.pred  	%p4442, %p4440, %p4441;
	@%p4442 bra 	$L__BB1_2748;

	setp.ne.s32 	%p4443, %r5, 1071644672;
	and.pred  	%p4444, %p4443, %p142;
	selp.b32 	%r4166, %r7, %r6, %p4444;
	mov.u32 	%r4167, 0;
	mov.b64 	%fd8174, {%r4167, %r4166};

$L__BB1_2748:
	setp.eq.f32 	%p4448, %f187, 0f3F800000;
	selp.f64 	%fd2176, 0d3FF0000000000000, %fd8174, %p4448;
	cvt.f64.f32 	%fd2177, %f186;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r203}, %fd2177;
	}
	abs.f64 	%fd2178, %fd2177;
	{ // callseq 259, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8195, [retval0+0];
	} // callseq 259
	setp.lt.s32 	%p4449, %r203, 0;
	and.pred  	%p143, %p4449, %p246;
	not.pred 	%p4451, %p143;
	mov.f64 	%fd8177, %fd8195;
	@%p4451 bra 	$L__BB1_2750;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4173}, %fd8195;
	}
	xor.b32  	%r4174, %r4173, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4175, %temp}, %fd8195;
	}
	mov.b64 	%fd8177, {%r4175, %r4174};

$L__BB1_2750:
	setp.eq.f32 	%p4452, %f186, 0f00000000;
	@%p4452 bra 	$L__BB1_2754;
	bra.uni 	$L__BB1_2751;

$L__BB1_2754:
	setp.lt.s32 	%p4455, %r3, 0;
	mov.u32 	%r4176, 0;
	selp.b32 	%r4177, %r203, 0, %p246;
	or.b32  	%r4178, %r4177, 2146435072;
	selp.b32 	%r4179, %r4178, %r4177, %p4455;
	mov.b64 	%fd8177, {%r4176, %r4179};
	bra.uni 	$L__BB1_2755;

$L__BB1_2751:
	setp.gt.s32 	%p4453, %r203, -1;
	@%p4453 bra 	$L__BB1_2755;

	mov.f64 	%fd5634, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5635, %fd5634;
	setp.eq.f64 	%p4454, %fd5635, 0d4000000000000000;
	@%p4454 bra 	$L__BB1_2755;

	mov.f64 	%fd8177, 0dFFF8000000000000;

$L__BB1_2755:
	add.f64 	%fd5637, %fd2177, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4180}, %fd5637;
	}
	and.b32  	%r204, %r4180, 2146435072;
	setp.ne.s32 	%p4457, %r204, 2146435072;
	@%p4457 bra 	$L__BB1_2762;

	setp.gtu.f64 	%p4458, %fd2178, 0d7FF0000000000000;
	@%p4458 bra 	$L__BB1_2761;
	bra.uni 	$L__BB1_2757;

$L__BB1_2761:
	mov.f64 	%fd5639, 0d4000000000000000;
	add.rn.f64 	%fd8177, %fd2177, %fd5639;
	bra.uni 	$L__BB1_2762;

$L__BB1_2757:
	setp.eq.s32 	%p4459, %r5, 2146435072;
	mov.f64 	%fd5638, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4181, %temp}, %fd5638;
	}
	setp.eq.s32 	%p4460, %r4181, 0;
	and.pred  	%p4461, %p4459, %p4460;
	@%p4461 bra 	$L__BB1_2760;
	bra.uni 	$L__BB1_2758;

$L__BB1_2760:
	setp.lt.s32 	%p4467, %r3, 0;
	mov.u32 	%r4186, 0;
	setp.gt.f64 	%p4468, %fd2178, 0d3FF0000000000000;
	selp.b32 	%r4187, 2146435072, 0, %p4468;
	xor.b32  	%r4188, %r4187, 2146435072;
	selp.b32 	%r4189, %r4188, %r4187, %p4467;
	setp.eq.f32 	%p4469, %f186, 0fBF800000;
	selp.b32 	%r4190, 1072693248, %r4189, %p4469;
	mov.b64 	%fd8177, {%r4186, %r4190};
	bra.uni 	$L__BB1_2762;

$L__BB1_2758:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4182, %temp}, %fd2177;
	}
	and.b32  	%r4183, %r203, 2147483647;
	setp.ne.s32 	%p4462, %r4183, 2146435072;
	setp.ne.s32 	%p4463, %r4182, 0;
	or.pred  	%p4464, %p4462, %p4463;
	@%p4464 bra 	$L__BB1_2762;

	setp.ne.s32 	%p4465, %r5, 1071644672;
	and.pred  	%p4466, %p4465, %p143;
	selp.b32 	%r4184, %r7, %r6, %p4466;
	mov.u32 	%r4185, 0;
	mov.b64 	%fd8177, {%r4185, %r4184};

$L__BB1_2762:
	setp.eq.f32 	%p4470, %f186, 0f3F800000;
	selp.f64 	%fd5640, 0d3FF0000000000000, %fd8177, %p4470;
	add.f64 	%fd2188, %fd2176, %fd5640;
	ld.global.f32 	%f195, [%rd68];
	cvt.f64.f32 	%fd2189, %f195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r205}, %fd2189;
	}
	abs.f64 	%fd2190, %fd2189;
	{ // callseq 260, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2190;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8180, [retval0+0];
	} // callseq 260
	setp.lt.s32 	%p4471, %r205, 0;
	and.pred  	%p144, %p4471, %p246;
	not.pred 	%p4473, %p144;
	@%p4473 bra 	$L__BB1_2764;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4191}, %fd8180;
	}
	xor.b32  	%r4192, %r4191, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4193, %temp}, %fd8180;
	}
	mov.b64 	%fd8180, {%r4193, %r4192};

$L__BB1_2764:
	setp.eq.f32 	%p4474, %f195, 0f00000000;
	@%p4474 bra 	$L__BB1_2768;
	bra.uni 	$L__BB1_2765;

$L__BB1_2768:
	setp.lt.s32 	%p4477, %r3, 0;
	mov.u32 	%r4194, 0;
	selp.b32 	%r4195, %r205, 0, %p246;
	or.b32  	%r4196, %r4195, 2146435072;
	selp.b32 	%r4197, %r4196, %r4195, %p4477;
	mov.b64 	%fd8180, {%r4194, %r4197};
	bra.uni 	$L__BB1_2769;

$L__BB1_2765:
	setp.gt.s32 	%p4475, %r205, -1;
	@%p4475 bra 	$L__BB1_2769;

	mov.f64 	%fd5641, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5642, %fd5641;
	setp.eq.f64 	%p4476, %fd5642, 0d4000000000000000;
	@%p4476 bra 	$L__BB1_2769;

	mov.f64 	%fd8180, 0dFFF8000000000000;

$L__BB1_2769:
	add.f64 	%fd5644, %fd2189, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4198}, %fd5644;
	}
	and.b32  	%r4199, %r4198, 2146435072;
	setp.ne.s32 	%p4479, %r4199, 2146435072;
	@%p4479 bra 	$L__BB1_2776;

	setp.gtu.f64 	%p4480, %fd2190, 0d7FF0000000000000;
	@%p4480 bra 	$L__BB1_2775;
	bra.uni 	$L__BB1_2771;

$L__BB1_2775:
	mov.f64 	%fd5646, 0d4000000000000000;
	add.rn.f64 	%fd8180, %fd2189, %fd5646;
	bra.uni 	$L__BB1_2776;

$L__BB1_2771:
	setp.eq.s32 	%p4481, %r5, 2146435072;
	mov.f64 	%fd5645, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4200, %temp}, %fd5645;
	}
	setp.eq.s32 	%p4482, %r4200, 0;
	and.pred  	%p4483, %p4481, %p4482;
	@%p4483 bra 	$L__BB1_2774;
	bra.uni 	$L__BB1_2772;

$L__BB1_2774:
	setp.lt.s32 	%p4489, %r3, 0;
	mov.u32 	%r4205, 0;
	setp.gt.f64 	%p4490, %fd2190, 0d3FF0000000000000;
	selp.b32 	%r4206, 2146435072, 0, %p4490;
	xor.b32  	%r4207, %r4206, 2146435072;
	selp.b32 	%r4208, %r4207, %r4206, %p4489;
	setp.eq.f32 	%p4491, %f195, 0fBF800000;
	selp.b32 	%r4209, 1072693248, %r4208, %p4491;
	mov.b64 	%fd8180, {%r4205, %r4209};
	bra.uni 	$L__BB1_2776;

$L__BB1_2772:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4201, %temp}, %fd2189;
	}
	and.b32  	%r4202, %r205, 2147483647;
	setp.ne.s32 	%p4484, %r4202, 2146435072;
	setp.ne.s32 	%p4485, %r4201, 0;
	or.pred  	%p4486, %p4484, %p4485;
	@%p4486 bra 	$L__BB1_2776;

	setp.ne.s32 	%p4487, %r5, 1071644672;
	and.pred  	%p4488, %p4487, %p144;
	selp.b32 	%r4203, %r7, %r6, %p4488;
	mov.u32 	%r4204, 0;
	mov.b64 	%fd8180, {%r4204, %r4203};

$L__BB1_2776:
	setp.eq.f32 	%p4492, %f195, 0f3F800000;
	selp.f64 	%fd5647, 0d3FF0000000000000, %fd8180, %p4492;
	add.f64 	%fd2200, %fd2188, %fd5647;
	abs.f64 	%fd2201, %fd2070;
	{ // callseq 261, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2201;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8183, [retval0+0];
	} // callseq 261
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r206}, %fd2070;
	}
	setp.lt.s32 	%p4493, %r206, 0;
	and.pred  	%p145, %p4493, %p246;
	not.pred 	%p4495, %p145;
	@%p4495 bra 	$L__BB1_2778;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4210}, %fd8183;
	}
	xor.b32  	%r4211, %r4210, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4212, %temp}, %fd8183;
	}
	mov.b64 	%fd8183, {%r4212, %r4211};

$L__BB1_2778:
	setp.eq.f32 	%p4496, %f185, 0f00000000;
	@%p4496 bra 	$L__BB1_2782;
	bra.uni 	$L__BB1_2779;

$L__BB1_2782:
	setp.lt.s32 	%p4499, %r3, 0;
	mov.u32 	%r4213, 0;
	selp.b32 	%r4214, %r206, 0, %p246;
	or.b32  	%r4215, %r4214, 2146435072;
	selp.b32 	%r4216, %r4215, %r4214, %p4499;
	mov.b64 	%fd8183, {%r4213, %r4216};
	bra.uni 	$L__BB1_2783;

$L__BB1_2779:
	setp.gt.s32 	%p4497, %r206, -1;
	@%p4497 bra 	$L__BB1_2783;

	mov.f64 	%fd5648, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5649, %fd5648;
	setp.eq.f64 	%p4498, %fd5649, 0d4000000000000000;
	@%p4498 bra 	$L__BB1_2783;

	mov.f64 	%fd8183, 0dFFF8000000000000;

$L__BB1_2783:
	add.f64 	%fd5651, %fd2070, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4217}, %fd5651;
	}
	and.b32  	%r4218, %r4217, 2146435072;
	setp.ne.s32 	%p4501, %r4218, 2146435072;
	@%p4501 bra 	$L__BB1_2790;

	setp.gtu.f64 	%p4502, %fd2201, 0d7FF0000000000000;
	@%p4502 bra 	$L__BB1_2789;
	bra.uni 	$L__BB1_2785;

$L__BB1_2789:
	mov.f64 	%fd5653, 0d4000000000000000;
	add.rn.f64 	%fd8183, %fd2070, %fd5653;
	bra.uni 	$L__BB1_2790;

$L__BB1_2785:
	setp.eq.s32 	%p4503, %r5, 2146435072;
	mov.f64 	%fd5652, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4219, %temp}, %fd5652;
	}
	setp.eq.s32 	%p4504, %r4219, 0;
	and.pred  	%p4505, %p4503, %p4504;
	@%p4505 bra 	$L__BB1_2788;
	bra.uni 	$L__BB1_2786;

$L__BB1_2788:
	setp.lt.s32 	%p4511, %r3, 0;
	mov.u32 	%r4224, 0;
	setp.gt.f64 	%p4512, %fd2201, 0d3FF0000000000000;
	selp.b32 	%r4225, 2146435072, 0, %p4512;
	xor.b32  	%r4226, %r4225, 2146435072;
	selp.b32 	%r4227, %r4226, %r4225, %p4511;
	setp.eq.f32 	%p4513, %f185, 0fBF800000;
	selp.b32 	%r4228, 1072693248, %r4227, %p4513;
	mov.b64 	%fd8183, {%r4224, %r4228};
	bra.uni 	$L__BB1_2790;

$L__BB1_2786:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4220, %temp}, %fd2070;
	}
	and.b32  	%r4221, %r206, 2147483647;
	setp.ne.s32 	%p4506, %r4221, 2146435072;
	setp.ne.s32 	%p4507, %r4220, 0;
	or.pred  	%p4508, %p4506, %p4507;
	@%p4508 bra 	$L__BB1_2790;

	setp.ne.s32 	%p4509, %r5, 1071644672;
	and.pred  	%p4510, %p4509, %p145;
	selp.b32 	%r4222, %r7, %r6, %p4510;
	mov.u32 	%r4223, 0;
	mov.b64 	%fd8183, {%r4223, %r4222};

$L__BB1_2790:
	setp.eq.f32 	%p4514, %f185, 0f3F800000;
	selp.f64 	%fd2211, 0d3FF0000000000000, %fd8183, %p4514;
	abs.f64 	%fd2212, %fd2071;
	{ // callseq 262, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2212;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8192, [retval0+0];
	} // callseq 262
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd2071;
	}
	setp.lt.s32 	%p4515, %r207, 0;
	and.pred  	%p146, %p4515, %p246;
	not.pred 	%p4517, %p146;
	mov.f64 	%fd8186, %fd8192;
	@%p4517 bra 	$L__BB1_2792;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4229}, %fd8192;
	}
	xor.b32  	%r4230, %r4229, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4231, %temp}, %fd8192;
	}
	mov.b64 	%fd8186, {%r4231, %r4230};

$L__BB1_2792:
	setp.eq.f32 	%p4518, %f183, 0f00000000;
	@%p4518 bra 	$L__BB1_2796;
	bra.uni 	$L__BB1_2793;

$L__BB1_2796:
	setp.lt.s32 	%p4521, %r3, 0;
	mov.u32 	%r4232, 0;
	selp.b32 	%r4233, %r207, 0, %p246;
	or.b32  	%r4234, %r4233, 2146435072;
	selp.b32 	%r4235, %r4234, %r4233, %p4521;
	mov.b64 	%fd8186, {%r4232, %r4235};
	bra.uni 	$L__BB1_2797;

$L__BB1_2793:
	setp.gt.s32 	%p4519, %r207, -1;
	@%p4519 bra 	$L__BB1_2797;

	mov.f64 	%fd5654, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5655, %fd5654;
	setp.eq.f64 	%p4520, %fd5655, 0d4000000000000000;
	@%p4520 bra 	$L__BB1_2797;

	mov.f64 	%fd8186, 0dFFF8000000000000;

$L__BB1_2797:
	add.f64 	%fd5657, %fd2071, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4236}, %fd5657;
	}
	and.b32  	%r208, %r4236, 2146435072;
	setp.ne.s32 	%p4523, %r208, 2146435072;
	@%p4523 bra 	$L__BB1_2804;

	setp.gtu.f64 	%p4524, %fd2212, 0d7FF0000000000000;
	@%p4524 bra 	$L__BB1_2803;
	bra.uni 	$L__BB1_2799;

$L__BB1_2803:
	mov.f64 	%fd5659, 0d4000000000000000;
	add.rn.f64 	%fd8186, %fd2071, %fd5659;
	bra.uni 	$L__BB1_2804;

$L__BB1_2799:
	setp.eq.s32 	%p4525, %r5, 2146435072;
	mov.f64 	%fd5658, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4237, %temp}, %fd5658;
	}
	setp.eq.s32 	%p4526, %r4237, 0;
	and.pred  	%p4527, %p4525, %p4526;
	@%p4527 bra 	$L__BB1_2802;
	bra.uni 	$L__BB1_2800;

$L__BB1_2802:
	setp.lt.s32 	%p4533, %r3, 0;
	mov.u32 	%r4242, 0;
	setp.gt.f64 	%p4534, %fd2212, 0d3FF0000000000000;
	selp.b32 	%r4243, 2146435072, 0, %p4534;
	xor.b32  	%r4244, %r4243, 2146435072;
	selp.b32 	%r4245, %r4244, %r4243, %p4533;
	setp.eq.f32 	%p4535, %f183, 0fBF800000;
	selp.b32 	%r4246, 1072693248, %r4245, %p4535;
	mov.b64 	%fd8186, {%r4242, %r4246};
	bra.uni 	$L__BB1_2804;

$L__BB1_2800:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4238, %temp}, %fd2071;
	}
	and.b32  	%r4239, %r207, 2147483647;
	setp.ne.s32 	%p4528, %r4239, 2146435072;
	setp.ne.s32 	%p4529, %r4238, 0;
	or.pred  	%p4530, %p4528, %p4529;
	@%p4530 bra 	$L__BB1_2804;

	setp.ne.s32 	%p4531, %r5, 1071644672;
	and.pred  	%p4532, %p4531, %p146;
	selp.b32 	%r4240, %r7, %r6, %p4532;
	mov.u32 	%r4241, 0;
	mov.b64 	%fd8186, {%r4241, %r4240};

$L__BB1_2804:
	setp.eq.f32 	%p4536, %f183, 0f3F800000;
	selp.f64 	%fd5660, 0d3FF0000000000000, %fd8186, %p4536;
	add.f64 	%fd2222, %fd2211, %fd5660;
	ld.global.f32 	%f196, [%rd65];
	cvt.f64.f32 	%fd2223, %f196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r209}, %fd2223;
	}
	abs.f64 	%fd2224, %fd2223;
	{ // callseq 263, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2224;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8189, [retval0+0];
	} // callseq 263
	setp.lt.s32 	%p4537, %r209, 0;
	and.pred  	%p147, %p4537, %p246;
	not.pred 	%p4539, %p147;
	@%p4539 bra 	$L__BB1_2806;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4247}, %fd8189;
	}
	xor.b32  	%r4248, %r4247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4249, %temp}, %fd8189;
	}
	mov.b64 	%fd8189, {%r4249, %r4248};

$L__BB1_2806:
	setp.eq.f32 	%p4540, %f196, 0f00000000;
	@%p4540 bra 	$L__BB1_2810;
	bra.uni 	$L__BB1_2807;

$L__BB1_2810:
	setp.lt.s32 	%p4543, %r3, 0;
	mov.u32 	%r4250, 0;
	selp.b32 	%r4251, %r209, 0, %p246;
	or.b32  	%r4252, %r4251, 2146435072;
	selp.b32 	%r4253, %r4252, %r4251, %p4543;
	mov.b64 	%fd8189, {%r4250, %r4253};
	bra.uni 	$L__BB1_2811;

$L__BB1_2807:
	setp.gt.s32 	%p4541, %r209, -1;
	@%p4541 bra 	$L__BB1_2811;

	mov.f64 	%fd5661, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5662, %fd5661;
	setp.eq.f64 	%p4542, %fd5662, 0d4000000000000000;
	@%p4542 bra 	$L__BB1_2811;

	mov.f64 	%fd8189, 0dFFF8000000000000;

$L__BB1_2811:
	add.f64 	%fd5664, %fd2223, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4254}, %fd5664;
	}
	and.b32  	%r4255, %r4254, 2146435072;
	setp.ne.s32 	%p4545, %r4255, 2146435072;
	@%p4545 bra 	$L__BB1_2818;

	setp.gtu.f64 	%p4546, %fd2224, 0d7FF0000000000000;
	@%p4546 bra 	$L__BB1_2817;
	bra.uni 	$L__BB1_2813;

$L__BB1_2817:
	mov.f64 	%fd5666, 0d4000000000000000;
	add.rn.f64 	%fd8189, %fd2223, %fd5666;
	bra.uni 	$L__BB1_2818;

$L__BB1_2813:
	setp.eq.s32 	%p4547, %r5, 2146435072;
	mov.f64 	%fd5665, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4256, %temp}, %fd5665;
	}
	setp.eq.s32 	%p4548, %r4256, 0;
	and.pred  	%p4549, %p4547, %p4548;
	@%p4549 bra 	$L__BB1_2816;
	bra.uni 	$L__BB1_2814;

$L__BB1_2816:
	setp.lt.s32 	%p4555, %r3, 0;
	mov.u32 	%r4261, 0;
	setp.gt.f64 	%p4556, %fd2224, 0d3FF0000000000000;
	selp.b32 	%r4262, 2146435072, 0, %p4556;
	xor.b32  	%r4263, %r4262, 2146435072;
	selp.b32 	%r4264, %r4263, %r4262, %p4555;
	setp.eq.f32 	%p4557, %f196, 0fBF800000;
	selp.b32 	%r4265, 1072693248, %r4264, %p4557;
	mov.b64 	%fd8189, {%r4261, %r4265};
	bra.uni 	$L__BB1_2818;

$L__BB1_2814:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4257, %temp}, %fd2223;
	}
	and.b32  	%r4258, %r209, 2147483647;
	setp.ne.s32 	%p4550, %r4258, 2146435072;
	setp.ne.s32 	%p4551, %r4257, 0;
	or.pred  	%p4552, %p4550, %p4551;
	@%p4552 bra 	$L__BB1_2818;

	setp.ne.s32 	%p4553, %r5, 1071644672;
	and.pred  	%p4554, %p4553, %p147;
	selp.b32 	%r4259, %r7, %r6, %p4554;
	mov.u32 	%r4260, 0;
	mov.b64 	%fd8189, {%r4260, %r4259};

$L__BB1_2818:
	setp.eq.f32 	%p4558, %f196, 0f3F800000;
	selp.f64 	%fd5667, 0d3FF0000000000000, %fd8189, %p4558;
	add.f64 	%fd2234, %fd2222, %fd5667;
	@%p4517 bra 	$L__BB1_2820;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4266}, %fd8192;
	}
	xor.b32  	%r4267, %r4266, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4268, %temp}, %fd8192;
	}
	mov.b64 	%fd8192, {%r4268, %r4267};

$L__BB1_2820:
	@%p4518 bra 	$L__BB1_2824;
	bra.uni 	$L__BB1_2821;

$L__BB1_2824:
	setp.lt.s32 	%p4563, %r3, 0;
	mov.u32 	%r4269, 0;
	selp.b32 	%r4270, %r207, 0, %p246;
	or.b32  	%r4271, %r4270, 2146435072;
	selp.b32 	%r4272, %r4271, %r4270, %p4563;
	mov.b64 	%fd8192, {%r4269, %r4272};
	bra.uni 	$L__BB1_2825;

$L__BB1_2821:
	setp.gt.s32 	%p4561, %r207, -1;
	@%p4561 bra 	$L__BB1_2825;

	mov.f64 	%fd5668, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5669, %fd5668;
	setp.eq.f64 	%p4562, %fd5669, 0d4000000000000000;
	@%p4562 bra 	$L__BB1_2825;

	mov.f64 	%fd8192, 0dFFF8000000000000;

$L__BB1_2825:
	@%p4523 bra 	$L__BB1_2832;

	setp.gtu.f64 	%p4566, %fd2212, 0d7FF0000000000000;
	@%p4566 bra 	$L__BB1_2831;
	bra.uni 	$L__BB1_2827;

$L__BB1_2831:
	mov.f64 	%fd5672, 0d4000000000000000;
	add.rn.f64 	%fd8192, %fd2071, %fd5672;
	bra.uni 	$L__BB1_2832;

$L__BB1_2827:
	setp.eq.s32 	%p4567, %r5, 2146435072;
	mov.f64 	%fd5671, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4273, %temp}, %fd5671;
	}
	setp.eq.s32 	%p4568, %r4273, 0;
	and.pred  	%p4569, %p4567, %p4568;
	@%p4569 bra 	$L__BB1_2830;
	bra.uni 	$L__BB1_2828;

$L__BB1_2830:
	setp.lt.s32 	%p4575, %r3, 0;
	mov.u32 	%r4278, 0;
	setp.gt.f64 	%p4576, %fd2212, 0d3FF0000000000000;
	selp.b32 	%r4279, 2146435072, 0, %p4576;
	xor.b32  	%r4280, %r4279, 2146435072;
	selp.b32 	%r4281, %r4280, %r4279, %p4575;
	setp.eq.f32 	%p4577, %f183, 0fBF800000;
	selp.b32 	%r4282, 1072693248, %r4281, %p4577;
	mov.b64 	%fd8192, {%r4278, %r4282};
	bra.uni 	$L__BB1_2832;

$L__BB1_2828:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4274, %temp}, %fd2071;
	}
	and.b32  	%r4275, %r207, 2147483647;
	setp.ne.s32 	%p4570, %r4275, 2146435072;
	setp.ne.s32 	%p4571, %r4274, 0;
	or.pred  	%p4572, %p4570, %p4571;
	@%p4572 bra 	$L__BB1_2832;

	setp.ne.s32 	%p4573, %r5, 1071644672;
	and.pred  	%p4574, %p4573, %p146;
	selp.b32 	%r4276, %r7, %r6, %p4574;
	mov.u32 	%r4277, 0;
	mov.b64 	%fd8192, {%r4277, %r4276};

$L__BB1_2832:
	selp.f64 	%fd2243, 0d3FF0000000000000, %fd8192, %p4536;
	@%p4451 bra 	$L__BB1_2834;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4283}, %fd8195;
	}
	xor.b32  	%r4284, %r4283, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4285, %temp}, %fd8195;
	}
	mov.b64 	%fd8195, {%r4285, %r4284};

$L__BB1_2834:
	@%p4452 bra 	$L__BB1_2838;
	bra.uni 	$L__BB1_2835;

$L__BB1_2838:
	setp.lt.s32 	%p4583, %r3, 0;
	mov.u32 	%r4286, 0;
	selp.b32 	%r4287, %r203, 0, %p246;
	or.b32  	%r4288, %r4287, 2146435072;
	selp.b32 	%r4289, %r4288, %r4287, %p4583;
	mov.b64 	%fd8195, {%r4286, %r4289};
	bra.uni 	$L__BB1_2839;

$L__BB1_2835:
	setp.gt.s32 	%p4581, %r203, -1;
	@%p4581 bra 	$L__BB1_2839;

	mov.f64 	%fd5673, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5674, %fd5673;
	setp.eq.f64 	%p4582, %fd5674, 0d4000000000000000;
	@%p4582 bra 	$L__BB1_2839;

	mov.f64 	%fd8195, 0dFFF8000000000000;

$L__BB1_2839:
	@%p4457 bra 	$L__BB1_2846;

	setp.gtu.f64 	%p4586, %fd2178, 0d7FF0000000000000;
	@%p4586 bra 	$L__BB1_2845;
	bra.uni 	$L__BB1_2841;

$L__BB1_2845:
	mov.f64 	%fd5677, 0d4000000000000000;
	add.rn.f64 	%fd8195, %fd2177, %fd5677;
	bra.uni 	$L__BB1_2846;

$L__BB1_2841:
	setp.eq.s32 	%p4587, %r5, 2146435072;
	mov.f64 	%fd5676, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4290, %temp}, %fd5676;
	}
	setp.eq.s32 	%p4588, %r4290, 0;
	and.pred  	%p4589, %p4587, %p4588;
	@%p4589 bra 	$L__BB1_2844;
	bra.uni 	$L__BB1_2842;

$L__BB1_2844:
	setp.lt.s32 	%p4595, %r3, 0;
	mov.u32 	%r4295, 0;
	setp.gt.f64 	%p4596, %fd2178, 0d3FF0000000000000;
	selp.b32 	%r4296, 2146435072, 0, %p4596;
	xor.b32  	%r4297, %r4296, 2146435072;
	selp.b32 	%r4298, %r4297, %r4296, %p4595;
	setp.eq.f32 	%p4597, %f186, 0fBF800000;
	selp.b32 	%r4299, 1072693248, %r4298, %p4597;
	mov.b64 	%fd8195, {%r4295, %r4299};
	bra.uni 	$L__BB1_2846;

$L__BB1_2842:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4291, %temp}, %fd2177;
	}
	and.b32  	%r4292, %r203, 2147483647;
	setp.ne.s32 	%p4590, %r4292, 2146435072;
	setp.ne.s32 	%p4591, %r4291, 0;
	or.pred  	%p4592, %p4590, %p4591;
	@%p4592 bra 	$L__BB1_2846;

	setp.ne.s32 	%p4593, %r5, 1071644672;
	and.pred  	%p4594, %p4593, %p143;
	selp.b32 	%r4293, %r7, %r6, %p4594;
	mov.u32 	%r4294, 0;
	mov.b64 	%fd8195, {%r4294, %r4293};

$L__BB1_2846:
	mad.lo.s32 	%r7124, %r7143, %r404, %r7144;
	mul.wide.s32 	%rd1069, %r7124, 4;
	selp.f64 	%fd5678, 0d3FF0000000000000, %fd8195, %p4470;
	mul.f64 	%fd5679, %fd2069, %fd2243;
	sub.f64 	%fd5680, %fd5679, %fd5678;
	add.s64 	%rd430, %rd236, %rd1069;
	ld.global.f32 	%f1070, [%rd430];
	mul.f64 	%fd5681, %fd2069, %fd2234;
	cvt.rn.f32.f64 	%f1071, %fd5681;
	sub.f32 	%f1072, %f1070, %f1071;
	cvt.f64.f32 	%fd5682, %f1072;
	cvt.rn.f32.f64 	%f1073, %fd2200;
	cvt.f64.f32 	%fd5683, %f1073;
	mul.f64 	%fd5684, %fd5683, 0d3FE0000000000000;
	sub.f64 	%fd5685, %fd5682, %fd5684;
	mul.f64 	%fd5686, %fd5685, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1074, %fd5686;
	cvt.f64.f32 	%fd5687, %f1074;
	add.f64 	%fd5688, %fd5680, %fd5687;
	add.f64 	%fd5689, %fd5684, %fd5688;
	cvt.rn.f32.f64 	%f1075, %fd5689;
	cvt.rn.f32.f64 	%f1076, %fd2164;
	sub.f32 	%f1077, %f1076, %f1075;
	cvt.f64.f32 	%fd5690, %f1077;
	mul.f64 	%fd5691, %fd2, %fd5690;
	sub.f64 	%fd5692, %fd2072, %fd5691;
	cvt.u32.u64 	%r4301, %rd76;
	add.s32 	%r4302, %r4301, %r427;
	mul.wide.s32 	%rd432, %r4302, 4;
	add.s64 	%rd433, %rd146, %rd432;
	ld.global.f32 	%f1078, [%rd433];
	cvt.f64.f32 	%fd5693, %f1078;
	rcp.rn.f64 	%fd5694, %fd5693;
	add.s64 	%rd436, %rd183, %rd370;
	ld.global.f32 	%f1079, [%rd436];
	cvt.f64.f32 	%fd5695, %f1079;
	mul.f64 	%fd5696, %fd5694, %fd5695;
	ld.global.f32 	%f1080, [%rd64];
	cvt.f64.f32 	%fd5697, %f1080;
	mul.f64 	%fd5698, %fd5696, %fd5697;
	add.s64 	%rd438, %rd194, %rd370;
	add.s64 	%rd440, %rd196, %rd432;
	ld.global.f32 	%f1081, [%rd440];
	ld.global.f32 	%f1082, [%rd438];
	mul.f32 	%f1083, %f1082, %f1081;
	cvt.f64.f32 	%fd5699, %f1083;
	sub.f64 	%fd5700, %fd5698, %fd5699;
	cvt.rn.f32.f64 	%f1084, %fd5700;
	mul.f64 	%fd5701, %fd2069, %fd2071;
	mul.f64 	%fd5702, %fd5701, %fd2223;
	mul.f32 	%f1085, %f186, %f195;
	cvt.f64.f32 	%fd5703, %f1085;
	sub.f64 	%fd5704, %fd5702, %fd5703;
	cvt.rn.f32.f64 	%f1086, %fd5704;
	sub.f32 	%f1087, %f1084, %f1086;
	cvt.f64.f32 	%fd5705, %f1087;
	mul.f64 	%fd5706, %fd3, %fd5705;
	sub.f64 	%fd5707, %fd5692, %fd5706;
	add.s64 	%rd443, %rd143, %rd373;
	ld.global.f32 	%f1088, [%rd443];
	cvt.f64.f32 	%fd5708, %f1088;
	cvt.f64.f32 	%fd5709, %f184;
	add.f64 	%fd5710, %fd5709, %fd5709;
	sub.f64 	%fd5711, %fd5708, %fd5710;
	add.s64 	%rd445, %rd143, %rd375;
	ld.global.f32 	%f1089, [%rd445];
	cvt.f64.f32 	%fd5712, %f1089;
	add.f64 	%fd5713, %fd5711, %fd5712;
	ld.global.f32 	%f1090, [%rd15+4];
	cvt.f64.f32 	%fd5714, %f1090;
	sub.f64 	%fd5715, %fd5714, %fd5710;
	ld.global.f32 	%f1091, [%rd15+-4];
	cvt.f64.f32 	%fd5716, %f1091;
	add.f64 	%fd5717, %fd5715, %fd5716;
	mul.f64 	%fd5718, %fd1880, %fd5717;
	fma.rn.f64 	%fd5719, %fd1869, %fd5713, %fd5718;
	add.s64 	%rd446, %rd143, %rd370;
	ld.global.f32 	%f1092, [%rd446];
	cvt.f64.f32 	%fd5720, %f1092;
	sub.f64 	%fd5721, %fd5720, %fd5710;
	add.s64 	%rd448, %rd143, %rd421;
	ld.global.f32 	%f1093, [%rd448];
	cvt.f64.f32 	%fd5722, %f1093;
	add.f64 	%fd5723, %fd5721, %fd5722;
	fma.rn.f64 	%fd5724, %fd1890, %fd5723, %fd5719;
	mul.f64 	%fd5726, %fd5724, %fd5363;
	cvt.rn.f32.f64 	%f1094, %fd5726;
	cvt.f64.f32 	%fd5727, %f1094;
	sub.f64 	%fd5728, %fd5707, %fd5727;
	cvt.rn.f32.f64 	%f1095, %fd5728;
	add.s64 	%rd449, %rd7, %rd1069;
	st.global.f32 	[%rd449], %f1095;
	ld.global.f32 	%f197, [%rd65];
	ld.global.f32 	%f198, [%rd16];
	add.f32 	%f1096, %f198, %f197;
	cvt.f64.f32 	%fd5729, %f1096;
	mul.f64 	%fd5730, %fd5729, 0d3FE0000000000000;
	ld.global.f32 	%f1097, [%rd72];
	cvt.f64.f32 	%fd5731, %f1097;
	rcp.rn.f64 	%fd5732, %fd5731;
	ld.global.f32 	%f1098, [%rd61];
	cvt.f64.f32 	%fd5733, %f1098;
	mul.f64 	%fd5734, %fd5732, %fd5733;
	ld.global.f32 	%f1099, [%rd74];
	cvt.f64.f32 	%fd5735, %f1099;
	mul.f64 	%fd5736, %fd5734, %fd5735;
	ld.global.f32 	%f1100, [%rd71];
	ld.global.f32 	%f1101, [%rd69];
	mul.f32 	%f1102, %f1101, %f1100;
	cvt.f64.f32 	%fd5737, %f1102;
	sub.f64 	%fd5738, %fd5736, %fd5737;
	cvt.rn.f32.f64 	%f1103, %fd5738;
	ld.global.f32 	%f1104, [%rd19];
	cvt.f64.f32 	%fd5739, %f1104;
	rcp.rn.f64 	%fd2252, %fd5739;
	ld.global.f32 	%f199, [%rd62];
	cvt.f64.f32 	%fd2253, %f199;
	mul.f64 	%fd5740, %fd2252, %fd2253;
	cvt.f64.f32 	%fd2254, %f197;
	mul.f64 	%fd5741, %fd5740, %fd2254;
	ld.global.f32 	%f200, [%rd68];
	ld.global.f32 	%f201, [%rd66];
	mul.f32 	%f1105, %f201, %f200;
	cvt.f64.f32 	%fd5742, %f1105;
	sub.f64 	%fd5743, %fd5741, %fd5742;
	cvt.rn.f32.f64 	%f1106, %fd5743;
	sub.f32 	%f1107, %f1103, %f1106;
	cvt.f64.f32 	%fd5744, %f1107;
	mul.f64 	%fd5745, %fd1, %fd5744;
	sub.f64 	%fd5746, %fd5730, %fd5745;
	ld.global.f32 	%f1108, [%rd19+4];
	cvt.f64.f32 	%fd5747, %f1108;
	rcp.rn.f64 	%fd5748, %fd5747;
	ld.global.f32 	%f1109, [%rd63+4];
	cvt.f64.f32 	%fd5749, %f1109;
	mul.f64 	%fd5750, %fd5748, %fd5749;
	ld.global.f32 	%f1110, [%rd65+4];
	cvt.f64.f32 	%fd5751, %f1110;
	mul.f64 	%fd5752, %fd5750, %fd5751;
	ld.global.f32 	%f1111, [%rd68+4];
	ld.global.f32 	%f1112, [%rd67+4];
	mul.f32 	%f1113, %f1112, %f1111;
	cvt.f64.f32 	%fd5753, %f1113;
	sub.f64 	%fd5754, %fd5752, %fd5753;
	cvt.rn.f32.f64 	%f1114, %fd5754;
	ld.global.f32 	%f202, [%rd63];
	cvt.f64.f32 	%fd2255, %f202;
	mul.f64 	%fd5755, %fd2252, %fd2255;
	mul.f64 	%fd5756, %fd5755, %fd2254;
	ld.global.f32 	%f203, [%rd67];
	mul.f32 	%f1115, %f203, %f200;
	cvt.f64.f32 	%fd5757, %f1115;
	sub.f64 	%fd5758, %fd5756, %fd5757;
	cvt.rn.f32.f64 	%f1116, %fd5758;
	sub.f32 	%f1117, %f1114, %f1116;
	cvt.f64.f32 	%fd5759, %f1117;
	mul.f64 	%fd5760, %fd2, %fd5759;
	sub.f64 	%fd2256, %fd5746, %fd5760;
	add.s64 	%rd451, %rd192, %rd432;
	ld.global.f32 	%f204, [%rd451];
	cvt.f64.f32 	%fd2257, %f204;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r211}, %fd2257;
	}
	abs.f64 	%fd2258, %fd2257;
	{ // callseq 264, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2258;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8198, [retval0+0];
	} // callseq 264
	setp.lt.s32 	%p4599, %r211, 0;
	and.pred  	%p148, %p4599, %p246;
	not.pred 	%p4601, %p148;
	@%p4601 bra 	$L__BB1_2848;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4307}, %fd8198;
	}
	xor.b32  	%r4308, %r4307, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4309, %temp}, %fd8198;
	}
	mov.b64 	%fd8198, {%r4309, %r4308};

$L__BB1_2848:
	setp.eq.f32 	%p4602, %f204, 0f00000000;
	@%p4602 bra 	$L__BB1_2852;
	bra.uni 	$L__BB1_2849;

$L__BB1_2852:
	setp.lt.s32 	%p4605, %r3, 0;
	mov.u32 	%r4310, 0;
	selp.b32 	%r4311, %r211, 0, %p246;
	or.b32  	%r4312, %r4311, 2146435072;
	selp.b32 	%r4313, %r4312, %r4311, %p4605;
	mov.b64 	%fd8198, {%r4310, %r4313};
	bra.uni 	$L__BB1_2853;

$L__BB1_2849:
	setp.gt.s32 	%p4603, %r211, -1;
	@%p4603 bra 	$L__BB1_2853;

	mov.f64 	%fd5761, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5762, %fd5761;
	setp.eq.f64 	%p4604, %fd5762, 0d4000000000000000;
	@%p4604 bra 	$L__BB1_2853;

	mov.f64 	%fd8198, 0dFFF8000000000000;

$L__BB1_2853:
	add.f64 	%fd5764, %fd2257, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4314}, %fd5764;
	}
	and.b32  	%r4315, %r4314, 2146435072;
	setp.ne.s32 	%p4607, %r4315, 2146435072;
	@%p4607 bra 	$L__BB1_2860;

	setp.gtu.f64 	%p4608, %fd2258, 0d7FF0000000000000;
	@%p4608 bra 	$L__BB1_2859;
	bra.uni 	$L__BB1_2855;

$L__BB1_2859:
	mov.f64 	%fd5766, 0d4000000000000000;
	add.rn.f64 	%fd8198, %fd2257, %fd5766;
	bra.uni 	$L__BB1_2860;

$L__BB1_2855:
	setp.eq.s32 	%p4609, %r5, 2146435072;
	mov.f64 	%fd5765, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4316, %temp}, %fd5765;
	}
	setp.eq.s32 	%p4610, %r4316, 0;
	and.pred  	%p4611, %p4609, %p4610;
	@%p4611 bra 	$L__BB1_2858;
	bra.uni 	$L__BB1_2856;

$L__BB1_2858:
	setp.lt.s32 	%p4617, %r3, 0;
	mov.u32 	%r4321, 0;
	setp.gt.f64 	%p4618, %fd2258, 0d3FF0000000000000;
	selp.b32 	%r4322, 2146435072, 0, %p4618;
	xor.b32  	%r4323, %r4322, 2146435072;
	selp.b32 	%r4324, %r4323, %r4322, %p4617;
	setp.eq.f32 	%p4619, %f204, 0fBF800000;
	selp.b32 	%r4325, 1072693248, %r4324, %p4619;
	mov.b64 	%fd8198, {%r4321, %r4325};
	bra.uni 	$L__BB1_2860;

$L__BB1_2856:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4317, %temp}, %fd2257;
	}
	and.b32  	%r4318, %r211, 2147483647;
	setp.ne.s32 	%p4612, %r4318, 2146435072;
	setp.ne.s32 	%p4613, %r4317, 0;
	or.pred  	%p4614, %p4612, %p4613;
	@%p4614 bra 	$L__BB1_2860;

	setp.ne.s32 	%p4615, %r5, 1071644672;
	and.pred  	%p4616, %p4615, %p148;
	selp.b32 	%r4319, %r7, %r6, %p4616;
	mov.u32 	%r4320, 0;
	mov.b64 	%fd8198, {%r4320, %r4319};

$L__BB1_2860:
	setp.eq.f32 	%p4620, %f204, 0f3F800000;
	selp.f64 	%fd2268, 0d3FF0000000000000, %fd8198, %p4620;
	add.s64 	%rd454, %rd194, %rd432;
	ld.global.f32 	%f205, [%rd454];
	cvt.f64.f32 	%fd2269, %f205;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd2269;
	}
	abs.f64 	%fd2270, %fd2269;
	{ // callseq 265, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2270;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8201, [retval0+0];
	} // callseq 265
	setp.lt.s32 	%p4621, %r212, 0;
	and.pred  	%p149, %p4621, %p246;
	not.pred 	%p4623, %p149;
	@%p4623 bra 	$L__BB1_2862;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4328}, %fd8201;
	}
	xor.b32  	%r4329, %r4328, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4330, %temp}, %fd8201;
	}
	mov.b64 	%fd8201, {%r4330, %r4329};

$L__BB1_2862:
	setp.eq.f32 	%p4624, %f205, 0f00000000;
	@%p4624 bra 	$L__BB1_2866;
	bra.uni 	$L__BB1_2863;

$L__BB1_2866:
	setp.lt.s32 	%p4627, %r3, 0;
	mov.u32 	%r4331, 0;
	selp.b32 	%r4332, %r212, 0, %p246;
	or.b32  	%r4333, %r4332, 2146435072;
	selp.b32 	%r4334, %r4333, %r4332, %p4627;
	mov.b64 	%fd8201, {%r4331, %r4334};
	bra.uni 	$L__BB1_2867;

$L__BB1_2863:
	setp.gt.s32 	%p4625, %r212, -1;
	@%p4625 bra 	$L__BB1_2867;

	mov.f64 	%fd5767, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5768, %fd5767;
	setp.eq.f64 	%p4626, %fd5768, 0d4000000000000000;
	@%p4626 bra 	$L__BB1_2867;

	mov.f64 	%fd8201, 0dFFF8000000000000;

$L__BB1_2867:
	add.f64 	%fd5770, %fd2269, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4335}, %fd5770;
	}
	and.b32  	%r4336, %r4335, 2146435072;
	setp.ne.s32 	%p4629, %r4336, 2146435072;
	@%p4629 bra 	$L__BB1_2874;

	setp.gtu.f64 	%p4630, %fd2270, 0d7FF0000000000000;
	@%p4630 bra 	$L__BB1_2873;
	bra.uni 	$L__BB1_2869;

$L__BB1_2873:
	mov.f64 	%fd5772, 0d4000000000000000;
	add.rn.f64 	%fd8201, %fd2269, %fd5772;
	bra.uni 	$L__BB1_2874;

$L__BB1_2869:
	setp.eq.s32 	%p4631, %r5, 2146435072;
	mov.f64 	%fd5771, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4337, %temp}, %fd5771;
	}
	setp.eq.s32 	%p4632, %r4337, 0;
	and.pred  	%p4633, %p4631, %p4632;
	@%p4633 bra 	$L__BB1_2872;
	bra.uni 	$L__BB1_2870;

$L__BB1_2872:
	setp.lt.s32 	%p4639, %r3, 0;
	mov.u32 	%r4342, 0;
	setp.gt.f64 	%p4640, %fd2270, 0d3FF0000000000000;
	selp.b32 	%r4343, 2146435072, 0, %p4640;
	xor.b32  	%r4344, %r4343, 2146435072;
	selp.b32 	%r4345, %r4344, %r4343, %p4639;
	setp.eq.f32 	%p4641, %f205, 0fBF800000;
	selp.b32 	%r4346, 1072693248, %r4345, %p4641;
	mov.b64 	%fd8201, {%r4342, %r4346};
	bra.uni 	$L__BB1_2874;

$L__BB1_2870:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4338, %temp}, %fd2269;
	}
	and.b32  	%r4339, %r212, 2147483647;
	setp.ne.s32 	%p4634, %r4339, 2146435072;
	setp.ne.s32 	%p4635, %r4338, 0;
	or.pred  	%p4636, %p4634, %p4635;
	@%p4636 bra 	$L__BB1_2874;

	setp.ne.s32 	%p4637, %r5, 1071644672;
	and.pred  	%p4638, %p4637, %p149;
	selp.b32 	%r4340, %r7, %r6, %p4638;
	mov.u32 	%r4341, 0;
	mov.b64 	%fd8201, {%r4341, %r4340};

$L__BB1_2874:
	setp.eq.f32 	%p4642, %f205, 0f3F800000;
	selp.f64 	%fd5773, 0d3FF0000000000000, %fd8201, %p4642;
	add.f64 	%fd2280, %fd2268, %fd5773;
	ld.global.f32 	%f206, [%rd440];
	cvt.f64.f32 	%fd2281, %f206;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r213}, %fd2281;
	}
	abs.f64 	%fd2282, %fd2281;
	{ // callseq 266, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2282;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8219, [retval0+0];
	} // callseq 266
	setp.lt.s32 	%p4643, %r213, 0;
	and.pred  	%p150, %p4643, %p246;
	not.pred 	%p4645, %p150;
	mov.f64 	%fd8204, %fd8219;
	@%p4645 bra 	$L__BB1_2876;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4349}, %fd8219;
	}
	xor.b32  	%r4350, %r4349, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4351, %temp}, %fd8219;
	}
	mov.b64 	%fd8204, {%r4351, %r4350};

$L__BB1_2876:
	setp.eq.f32 	%p4646, %f206, 0f00000000;
	@%p4646 bra 	$L__BB1_2880;
	bra.uni 	$L__BB1_2877;

$L__BB1_2880:
	setp.lt.s32 	%p4649, %r3, 0;
	mov.u32 	%r4352, 0;
	selp.b32 	%r4353, %r213, 0, %p246;
	or.b32  	%r4354, %r4353, 2146435072;
	selp.b32 	%r4355, %r4354, %r4353, %p4649;
	mov.b64 	%fd8204, {%r4352, %r4355};
	bra.uni 	$L__BB1_2881;

$L__BB1_2877:
	setp.gt.s32 	%p4647, %r213, -1;
	@%p4647 bra 	$L__BB1_2881;

	mov.f64 	%fd5774, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5775, %fd5774;
	setp.eq.f64 	%p4648, %fd5775, 0d4000000000000000;
	@%p4648 bra 	$L__BB1_2881;

	mov.f64 	%fd8204, 0dFFF8000000000000;

$L__BB1_2881:
	add.f64 	%fd5777, %fd2281, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4356}, %fd5777;
	}
	and.b32  	%r214, %r4356, 2146435072;
	setp.ne.s32 	%p4651, %r214, 2146435072;
	@%p4651 bra 	$L__BB1_2888;

	setp.gtu.f64 	%p4652, %fd2282, 0d7FF0000000000000;
	@%p4652 bra 	$L__BB1_2887;
	bra.uni 	$L__BB1_2883;

$L__BB1_2887:
	mov.f64 	%fd5779, 0d4000000000000000;
	add.rn.f64 	%fd8204, %fd2281, %fd5779;
	bra.uni 	$L__BB1_2888;

$L__BB1_2883:
	setp.eq.s32 	%p4653, %r5, 2146435072;
	mov.f64 	%fd5778, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4357, %temp}, %fd5778;
	}
	setp.eq.s32 	%p4654, %r4357, 0;
	and.pred  	%p4655, %p4653, %p4654;
	@%p4655 bra 	$L__BB1_2886;
	bra.uni 	$L__BB1_2884;

$L__BB1_2886:
	setp.lt.s32 	%p4661, %r3, 0;
	mov.u32 	%r4362, 0;
	setp.gt.f64 	%p4662, %fd2282, 0d3FF0000000000000;
	selp.b32 	%r4363, 2146435072, 0, %p4662;
	xor.b32  	%r4364, %r4363, 2146435072;
	selp.b32 	%r4365, %r4364, %r4363, %p4661;
	setp.eq.f32 	%p4663, %f206, 0fBF800000;
	selp.b32 	%r4366, 1072693248, %r4365, %p4663;
	mov.b64 	%fd8204, {%r4362, %r4366};
	bra.uni 	$L__BB1_2888;

$L__BB1_2884:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4358, %temp}, %fd2281;
	}
	and.b32  	%r4359, %r213, 2147483647;
	setp.ne.s32 	%p4656, %r4359, 2146435072;
	setp.ne.s32 	%p4657, %r4358, 0;
	or.pred  	%p4658, %p4656, %p4657;
	@%p4658 bra 	$L__BB1_2888;

	setp.ne.s32 	%p4659, %r5, 1071644672;
	and.pred  	%p4660, %p4659, %p150;
	selp.b32 	%r4360, %r7, %r6, %p4660;
	mov.u32 	%r4361, 0;
	mov.b64 	%fd8204, {%r4361, %r4360};

$L__BB1_2888:
	setp.eq.f32 	%p4664, %f206, 0f3F800000;
	selp.f64 	%fd5780, 0d3FF0000000000000, %fd8204, %p4664;
	add.f64 	%fd2292, %fd2280, %fd5780;
	ld.global.f32 	%f207, [%rd433];
	add.s64 	%rd462, %rd173, %rd432;
	ld.global.f32 	%f208, [%rd462];
	cvt.f64.f32 	%fd2293, %f208;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r215}, %fd2293;
	}
	abs.f64 	%fd2294, %fd2293;
	{ // callseq 267, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2294;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8207, [retval0+0];
	} // callseq 267
	setp.lt.s32 	%p4665, %r215, 0;
	and.pred  	%p151, %p4665, %p246;
	not.pred 	%p4667, %p151;
	@%p4667 bra 	$L__BB1_2890;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4369}, %fd8207;
	}
	xor.b32  	%r4370, %r4369, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4371, %temp}, %fd8207;
	}
	mov.b64 	%fd8207, {%r4371, %r4370};

$L__BB1_2890:
	setp.eq.f32 	%p4668, %f208, 0f00000000;
	@%p4668 bra 	$L__BB1_2894;
	bra.uni 	$L__BB1_2891;

$L__BB1_2894:
	setp.lt.s32 	%p4671, %r3, 0;
	mov.u32 	%r4372, 0;
	selp.b32 	%r4373, %r215, 0, %p246;
	or.b32  	%r4374, %r4373, 2146435072;
	selp.b32 	%r4375, %r4374, %r4373, %p4671;
	mov.b64 	%fd8207, {%r4372, %r4375};
	bra.uni 	$L__BB1_2895;

$L__BB1_2891:
	setp.gt.s32 	%p4669, %r215, -1;
	@%p4669 bra 	$L__BB1_2895;

	mov.f64 	%fd5781, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5782, %fd5781;
	setp.eq.f64 	%p4670, %fd5782, 0d4000000000000000;
	@%p4670 bra 	$L__BB1_2895;

	mov.f64 	%fd8207, 0dFFF8000000000000;

$L__BB1_2895:
	add.f64 	%fd5784, %fd2293, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4376}, %fd5784;
	}
	and.b32  	%r4377, %r4376, 2146435072;
	setp.ne.s32 	%p4673, %r4377, 2146435072;
	@%p4673 bra 	$L__BB1_2902;

	setp.gtu.f64 	%p4674, %fd2294, 0d7FF0000000000000;
	@%p4674 bra 	$L__BB1_2901;
	bra.uni 	$L__BB1_2897;

$L__BB1_2901:
	mov.f64 	%fd5786, 0d4000000000000000;
	add.rn.f64 	%fd8207, %fd2293, %fd5786;
	bra.uni 	$L__BB1_2902;

$L__BB1_2897:
	setp.eq.s32 	%p4675, %r5, 2146435072;
	mov.f64 	%fd5785, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4378, %temp}, %fd5785;
	}
	setp.eq.s32 	%p4676, %r4378, 0;
	and.pred  	%p4677, %p4675, %p4676;
	@%p4677 bra 	$L__BB1_2900;
	bra.uni 	$L__BB1_2898;

$L__BB1_2900:
	setp.lt.s32 	%p4683, %r3, 0;
	mov.u32 	%r4383, 0;
	setp.gt.f64 	%p4684, %fd2294, 0d3FF0000000000000;
	selp.b32 	%r4384, 2146435072, 0, %p4684;
	xor.b32  	%r4385, %r4384, 2146435072;
	selp.b32 	%r4386, %r4385, %r4384, %p4683;
	setp.eq.f32 	%p4685, %f208, 0fBF800000;
	selp.b32 	%r4387, 1072693248, %r4386, %p4685;
	mov.b64 	%fd8207, {%r4383, %r4387};
	bra.uni 	$L__BB1_2902;

$L__BB1_2898:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4379, %temp}, %fd2293;
	}
	and.b32  	%r4380, %r215, 2147483647;
	setp.ne.s32 	%p4678, %r4380, 2146435072;
	setp.ne.s32 	%p4679, %r4379, 0;
	or.pred  	%p4680, %p4678, %p4679;
	@%p4680 bra 	$L__BB1_2902;

	setp.ne.s32 	%p4681, %r5, 1071644672;
	and.pred  	%p4682, %p4681, %p151;
	selp.b32 	%r4381, %r7, %r6, %p4682;
	mov.u32 	%r4382, 0;
	mov.b64 	%fd8207, {%r4382, %r4381};

$L__BB1_2902:
	cvt.f64.f32 	%fd5787, %f207;
	rcp.rn.f64 	%fd2304, %fd5787;
	setp.eq.f32 	%p4686, %f208, 0f3F800000;
	selp.f64 	%fd2305, 0d3FF0000000000000, %fd8207, %p4686;
	add.s64 	%rd465, %rd183, %rd432;
	ld.global.f32 	%f209, [%rd465];
	cvt.f64.f32 	%fd2306, %f209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd2306;
	}
	abs.f64 	%fd2307, %fd2306;
	{ // callseq 268, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2307;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8210, [retval0+0];
	} // callseq 268
	setp.lt.s32 	%p4687, %r216, 0;
	and.pred  	%p152, %p4687, %p246;
	not.pred 	%p4689, %p152;
	@%p4689 bra 	$L__BB1_2904;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4390}, %fd8210;
	}
	xor.b32  	%r4391, %r4390, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4392, %temp}, %fd8210;
	}
	mov.b64 	%fd8210, {%r4392, %r4391};

$L__BB1_2904:
	setp.eq.f32 	%p4690, %f209, 0f00000000;
	@%p4690 bra 	$L__BB1_2908;
	bra.uni 	$L__BB1_2905;

$L__BB1_2908:
	setp.lt.s32 	%p4693, %r3, 0;
	mov.u32 	%r4393, 0;
	selp.b32 	%r4394, %r216, 0, %p246;
	or.b32  	%r4395, %r4394, 2146435072;
	selp.b32 	%r4396, %r4395, %r4394, %p4693;
	mov.b64 	%fd8210, {%r4393, %r4396};
	bra.uni 	$L__BB1_2909;

$L__BB1_2905:
	setp.gt.s32 	%p4691, %r216, -1;
	@%p4691 bra 	$L__BB1_2909;

	mov.f64 	%fd5788, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5789, %fd5788;
	setp.eq.f64 	%p4692, %fd5789, 0d4000000000000000;
	@%p4692 bra 	$L__BB1_2909;

	mov.f64 	%fd8210, 0dFFF8000000000000;

$L__BB1_2909:
	add.f64 	%fd5791, %fd2306, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4397}, %fd5791;
	}
	and.b32  	%r4398, %r4397, 2146435072;
	setp.ne.s32 	%p4695, %r4398, 2146435072;
	@%p4695 bra 	$L__BB1_2916;

	cvt.f64.f32 	%fd7568, %f209;
	abs.f64 	%fd7567, %fd7568;
	setp.gtu.f64 	%p4696, %fd7567, 0d7FF0000000000000;
	@%p4696 bra 	$L__BB1_2915;
	bra.uni 	$L__BB1_2911;

$L__BB1_2915:
	mov.f64 	%fd5793, 0d4000000000000000;
	add.rn.f64 	%fd8210, %fd2306, %fd5793;
	bra.uni 	$L__BB1_2916;

$L__BB1_2911:
	setp.eq.s32 	%p4697, %r5, 2146435072;
	mov.f64 	%fd5792, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4399, %temp}, %fd5792;
	}
	setp.eq.s32 	%p4698, %r4399, 0;
	and.pred  	%p4699, %p4697, %p4698;
	@%p4699 bra 	$L__BB1_2914;
	bra.uni 	$L__BB1_2912;

$L__BB1_2914:
	cvt.f64.f32 	%fd7571, %f209;
	abs.f64 	%fd7570, %fd7571;
	setp.lt.s32 	%p4705, %r3, 0;
	mov.u32 	%r4404, 0;
	setp.gt.f64 	%p4706, %fd7570, 0d3FF0000000000000;
	selp.b32 	%r4405, 2146435072, 0, %p4706;
	xor.b32  	%r4406, %r4405, 2146435072;
	selp.b32 	%r4407, %r4406, %r4405, %p4705;
	setp.eq.f32 	%p4707, %f209, 0fBF800000;
	selp.b32 	%r4408, 1072693248, %r4407, %p4707;
	mov.b64 	%fd8210, {%r4404, %r4408};
	bra.uni 	$L__BB1_2916;

$L__BB1_2912:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4400, %temp}, %fd2306;
	}
	and.b32  	%r4401, %r216, 2147483647;
	setp.ne.s32 	%p4700, %r4401, 2146435072;
	setp.ne.s32 	%p4701, %r4400, 0;
	or.pred  	%p4702, %p4700, %p4701;
	@%p4702 bra 	$L__BB1_2916;

	cvt.f64.f32 	%fd7569, %f209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7138}, %fd7569;
	}
	setp.lt.s32 	%p7592, %r7138, 0;
	and.pred  	%p7591, %p7592, %p246;
	setp.ne.s32 	%p4703, %r5, 1071644672;
	and.pred  	%p4704, %p4703, %p7591;
	selp.b32 	%r4402, %r7, %r6, %p4704;
	mov.u32 	%r4403, 0;
	mov.b64 	%fd8210, {%r4403, %r4402};

$L__BB1_2916:
	setp.eq.f32 	%p4708, %f209, 0f3F800000;
	selp.f64 	%fd5794, 0d3FF0000000000000, %fd8210, %p4708;
	add.f64 	%fd2317, %fd2305, %fd5794;
	ld.global.f32 	%f210, [%rd64];
	cvt.f64.f32 	%fd2318, %f210;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r217}, %fd2318;
	}
	abs.f64 	%fd2319, %fd2318;
	{ // callseq 269, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2319;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8216, [retval0+0];
	} // callseq 269
	setp.lt.s32 	%p4709, %r217, 0;
	and.pred  	%p153, %p4709, %p246;
	not.pred 	%p4711, %p153;
	mov.f64 	%fd8213, %fd8216;
	@%p4711 bra 	$L__BB1_2918;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4409}, %fd8216;
	}
	xor.b32  	%r4410, %r4409, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4411, %temp}, %fd8216;
	}
	mov.b64 	%fd8213, {%r4411, %r4410};

$L__BB1_2918:
	setp.eq.f32 	%p4712, %f210, 0f00000000;
	@%p4712 bra 	$L__BB1_2922;
	bra.uni 	$L__BB1_2919;

$L__BB1_2922:
	setp.lt.s32 	%p4715, %r3, 0;
	mov.u32 	%r4412, 0;
	selp.b32 	%r4413, %r217, 0, %p246;
	or.b32  	%r4414, %r4413, 2146435072;
	selp.b32 	%r4415, %r4414, %r4413, %p4715;
	mov.b64 	%fd8213, {%r4412, %r4415};
	bra.uni 	$L__BB1_2923;

$L__BB1_2919:
	setp.gt.s32 	%p4713, %r217, -1;
	@%p4713 bra 	$L__BB1_2923;

	mov.f64 	%fd5795, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5796, %fd5795;
	setp.eq.f64 	%p4714, %fd5796, 0d4000000000000000;
	@%p4714 bra 	$L__BB1_2923;

	mov.f64 	%fd8213, 0dFFF8000000000000;

$L__BB1_2923:
	add.f64 	%fd5798, %fd2318, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4416}, %fd5798;
	}
	and.b32  	%r218, %r4416, 2146435072;
	setp.ne.s32 	%p4717, %r218, 2146435072;
	@%p4717 bra 	$L__BB1_2930;

	setp.gtu.f64 	%p4718, %fd2319, 0d7FF0000000000000;
	@%p4718 bra 	$L__BB1_2929;
	bra.uni 	$L__BB1_2925;

$L__BB1_2929:
	mov.f64 	%fd5800, 0d4000000000000000;
	add.rn.f64 	%fd8213, %fd2318, %fd5800;
	bra.uni 	$L__BB1_2930;

$L__BB1_2925:
	setp.eq.s32 	%p4719, %r5, 2146435072;
	mov.f64 	%fd5799, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4417, %temp}, %fd5799;
	}
	setp.eq.s32 	%p4720, %r4417, 0;
	and.pred  	%p4721, %p4719, %p4720;
	@%p4721 bra 	$L__BB1_2928;
	bra.uni 	$L__BB1_2926;

$L__BB1_2928:
	setp.lt.s32 	%p4727, %r3, 0;
	mov.u32 	%r4422, 0;
	setp.gt.f64 	%p4728, %fd2319, 0d3FF0000000000000;
	selp.b32 	%r4423, 2146435072, 0, %p4728;
	xor.b32  	%r4424, %r4423, 2146435072;
	selp.b32 	%r4425, %r4424, %r4423, %p4727;
	setp.eq.f32 	%p4729, %f210, 0fBF800000;
	selp.b32 	%r4426, 1072693248, %r4425, %p4729;
	mov.b64 	%fd8213, {%r4422, %r4426};
	bra.uni 	$L__BB1_2930;

$L__BB1_2926:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4418, %temp}, %fd2318;
	}
	and.b32  	%r4419, %r217, 2147483647;
	setp.ne.s32 	%p4722, %r4419, 2146435072;
	setp.ne.s32 	%p4723, %r4418, 0;
	or.pred  	%p4724, %p4722, %p4723;
	@%p4724 bra 	$L__BB1_2930;

	setp.ne.s32 	%p4725, %r5, 1071644672;
	and.pred  	%p4726, %p4725, %p153;
	selp.b32 	%r4420, %r7, %r6, %p4726;
	mov.u32 	%r4421, 0;
	mov.b64 	%fd8213, {%r4421, %r4420};

$L__BB1_2930:
	setp.eq.f32 	%p4730, %f210, 0f3F800000;
	selp.f64 	%fd5801, 0d3FF0000000000000, %fd8213, %p4730;
	add.f64 	%fd2329, %fd2317, %fd5801;
	@%p4711 bra 	$L__BB1_2932;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4427}, %fd8216;
	}
	xor.b32  	%r4428, %r4427, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4429, %temp}, %fd8216;
	}
	mov.b64 	%fd8216, {%r4429, %r4428};

$L__BB1_2932:
	@%p4712 bra 	$L__BB1_2936;
	bra.uni 	$L__BB1_2933;

$L__BB1_2936:
	setp.lt.s32 	%p4735, %r3, 0;
	mov.u32 	%r4430, 0;
	selp.b32 	%r4431, %r217, 0, %p246;
	or.b32  	%r4432, %r4431, 2146435072;
	selp.b32 	%r4433, %r4432, %r4431, %p4735;
	mov.b64 	%fd8216, {%r4430, %r4433};
	bra.uni 	$L__BB1_2937;

$L__BB1_2933:
	setp.gt.s32 	%p4733, %r217, -1;
	@%p4733 bra 	$L__BB1_2937;

	mov.f64 	%fd5802, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5803, %fd5802;
	setp.eq.f64 	%p4734, %fd5803, 0d4000000000000000;
	@%p4734 bra 	$L__BB1_2937;

	mov.f64 	%fd8216, 0dFFF8000000000000;

$L__BB1_2937:
	@%p4717 bra 	$L__BB1_2944;

	setp.gtu.f64 	%p4738, %fd2319, 0d7FF0000000000000;
	@%p4738 bra 	$L__BB1_2943;
	bra.uni 	$L__BB1_2939;

$L__BB1_2943:
	mov.f64 	%fd5806, 0d4000000000000000;
	add.rn.f64 	%fd8216, %fd2318, %fd5806;
	bra.uni 	$L__BB1_2944;

$L__BB1_2939:
	setp.eq.s32 	%p4739, %r5, 2146435072;
	mov.f64 	%fd5805, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4434, %temp}, %fd5805;
	}
	setp.eq.s32 	%p4740, %r4434, 0;
	and.pred  	%p4741, %p4739, %p4740;
	@%p4741 bra 	$L__BB1_2942;
	bra.uni 	$L__BB1_2940;

$L__BB1_2942:
	setp.lt.s32 	%p4747, %r3, 0;
	mov.u32 	%r4439, 0;
	setp.gt.f64 	%p4748, %fd2319, 0d3FF0000000000000;
	selp.b32 	%r4440, 2146435072, 0, %p4748;
	xor.b32  	%r4441, %r4440, 2146435072;
	selp.b32 	%r4442, %r4441, %r4440, %p4747;
	setp.eq.f32 	%p4749, %f210, 0fBF800000;
	selp.b32 	%r4443, 1072693248, %r4442, %p4749;
	mov.b64 	%fd8216, {%r4439, %r4443};
	bra.uni 	$L__BB1_2944;

$L__BB1_2940:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4435, %temp}, %fd2318;
	}
	and.b32  	%r4436, %r217, 2147483647;
	setp.ne.s32 	%p4742, %r4436, 2146435072;
	setp.ne.s32 	%p4743, %r4435, 0;
	or.pred  	%p4744, %p4742, %p4743;
	@%p4744 bra 	$L__BB1_2944;

	setp.ne.s32 	%p4745, %r5, 1071644672;
	and.pred  	%p4746, %p4745, %p153;
	selp.b32 	%r4437, %r7, %r6, %p4746;
	mov.u32 	%r4438, 0;
	mov.b64 	%fd8216, {%r4438, %r4437};

$L__BB1_2944:
	selp.f64 	%fd5807, 0d3FF0000000000000, %fd8216, %p4730;
	mul.f64 	%fd2338, %fd2304, %fd5807;
	mul.f64 	%fd2339, %fd2304, %fd2329;
	@%p4645 bra 	$L__BB1_2946;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4444}, %fd8219;
	}
	xor.b32  	%r4445, %r4444, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4446, %temp}, %fd8219;
	}
	mov.b64 	%fd8219, {%r4446, %r4445};

$L__BB1_2946:
	setp.eq.f32 	%p7589, %f206, 0f00000000;
	@%p7589 bra 	$L__BB1_2950;
	bra.uni 	$L__BB1_2947;

$L__BB1_2950:
	setp.lt.s32 	%p4755, %r3, 0;
	mov.u32 	%r4447, 0;
	selp.b32 	%r4448, %r213, 0, %p246;
	or.b32  	%r4449, %r4448, 2146435072;
	selp.b32 	%r4450, %r4449, %r4448, %p4755;
	mov.b64 	%fd8219, {%r4447, %r4450};
	bra.uni 	$L__BB1_2951;

$L__BB1_2947:
	setp.gt.s32 	%p4753, %r213, -1;
	@%p4753 bra 	$L__BB1_2951;

	mov.f64 	%fd5808, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5809, %fd5808;
	setp.eq.f64 	%p4754, %fd5809, 0d4000000000000000;
	@%p4754 bra 	$L__BB1_2951;

	mov.f64 	%fd8219, 0dFFF8000000000000;

$L__BB1_2951:
	@%p4651 bra 	$L__BB1_2958;

	setp.gtu.f64 	%p4758, %fd2282, 0d7FF0000000000000;
	@%p4758 bra 	$L__BB1_2957;
	bra.uni 	$L__BB1_2953;

$L__BB1_2957:
	mov.f64 	%fd5812, 0d4000000000000000;
	add.rn.f64 	%fd8219, %fd2281, %fd5812;
	bra.uni 	$L__BB1_2958;

$L__BB1_2953:
	setp.eq.s32 	%p4759, %r5, 2146435072;
	mov.f64 	%fd5811, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4451, %temp}, %fd5811;
	}
	setp.eq.s32 	%p4760, %r4451, 0;
	and.pred  	%p4761, %p4759, %p4760;
	@%p4761 bra 	$L__BB1_2956;
	bra.uni 	$L__BB1_2954;

$L__BB1_2956:
	setp.lt.s32 	%p4767, %r3, 0;
	mov.u32 	%r4456, 0;
	setp.gt.f64 	%p4768, %fd2282, 0d3FF0000000000000;
	selp.b32 	%r4457, 2146435072, 0, %p4768;
	xor.b32  	%r4458, %r4457, 2146435072;
	selp.b32 	%r4459, %r4458, %r4457, %p4767;
	setp.eq.f32 	%p4769, %f206, 0fBF800000;
	selp.b32 	%r4460, 1072693248, %r4459, %p4769;
	mov.b64 	%fd8219, {%r4456, %r4460};
	bra.uni 	$L__BB1_2958;

$L__BB1_2954:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4452, %temp}, %fd2281;
	}
	and.b32  	%r4453, %r213, 2147483647;
	setp.ne.s32 	%p4762, %r4453, 2146435072;
	setp.ne.s32 	%p4763, %r4452, 0;
	or.pred  	%p4764, %p4762, %p4763;
	@%p4764 bra 	$L__BB1_2958;

	setp.ne.s32 	%p4765, %r5, 1071644672;
	and.pred  	%p4766, %p4765, %p150;
	selp.b32 	%r4454, %r7, %r6, %p4766;
	mov.u32 	%r4455, 0;
	mov.b64 	%fd8219, {%r4455, %r4454};

$L__BB1_2958:
	setp.eq.f32 	%p7590, %f206, 0f3F800000;
	mad.lo.s32 	%r7137, %r7143, %r404, %r7144;
	selp.f64 	%fd5813, 0d3FF0000000000000, %fd8219, %p7590;
	sub.f64 	%fd5814, %fd2338, %fd5813;
	mad.lo.s32 	%r4462, %r404, %r403, %r7137;
	mul.wide.s32 	%rd467, %r4462, 4;
	add.s64 	%rd468, %rd236, %rd467;
	ld.global.f32 	%f1118, [%rd468];
	cvt.rn.f32.f64 	%f1119, %fd2339;
	sub.f32 	%f1120, %f1118, %f1119;
	cvt.f64.f32 	%fd5815, %f1120;
	cvt.rn.f32.f64 	%f1121, %fd2292;
	cvt.f64.f32 	%fd5816, %f1121;
	mul.f64 	%fd5817, %fd5816, 0d3FE0000000000000;
	sub.f64 	%fd5818, %fd5815, %fd5817;
	mul.f64 	%fd5819, %fd5818, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1122, %fd5819;
	cvt.f64.f32 	%fd5820, %f1122;
	add.f64 	%fd5821, %fd5814, %fd5820;
	add.f64 	%fd2348, %fd5817, %fd5821;
	cvt.f64.f32 	%fd2349, %f201;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd2349;
	}
	abs.f64 	%fd2350, %fd2349;
	{ // callseq 270, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2350;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8222, [retval0+0];
	} // callseq 270
	setp.lt.s32 	%p4771, %r219, 0;
	and.pred  	%p154, %p4771, %p246;
	not.pred 	%p4773, %p154;
	@%p4773 bra 	$L__BB1_2960;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4463}, %fd8222;
	}
	xor.b32  	%r4464, %r4463, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4465, %temp}, %fd8222;
	}
	mov.b64 	%fd8222, {%r4465, %r4464};

$L__BB1_2960:
	setp.eq.f32 	%p4774, %f201, 0f00000000;
	@%p4774 bra 	$L__BB1_2964;
	bra.uni 	$L__BB1_2961;

$L__BB1_2964:
	setp.lt.s32 	%p4777, %r3, 0;
	mov.u32 	%r4466, 0;
	selp.b32 	%r4467, %r219, 0, %p246;
	or.b32  	%r4468, %r4467, 2146435072;
	selp.b32 	%r4469, %r4468, %r4467, %p4777;
	mov.b64 	%fd8222, {%r4466, %r4469};
	bra.uni 	$L__BB1_2965;

$L__BB1_2961:
	setp.gt.s32 	%p4775, %r219, -1;
	@%p4775 bra 	$L__BB1_2965;

	mov.f64 	%fd5822, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5823, %fd5822;
	setp.eq.f64 	%p4776, %fd5823, 0d4000000000000000;
	@%p4776 bra 	$L__BB1_2965;

	mov.f64 	%fd8222, 0dFFF8000000000000;

$L__BB1_2965:
	add.f64 	%fd5825, %fd2349, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4470}, %fd5825;
	}
	and.b32  	%r4471, %r4470, 2146435072;
	setp.ne.s32 	%p4779, %r4471, 2146435072;
	@%p4779 bra 	$L__BB1_2972;

	setp.gtu.f64 	%p4780, %fd2350, 0d7FF0000000000000;
	@%p4780 bra 	$L__BB1_2971;
	bra.uni 	$L__BB1_2967;

$L__BB1_2971:
	mov.f64 	%fd5827, 0d4000000000000000;
	add.rn.f64 	%fd8222, %fd2349, %fd5827;
	bra.uni 	$L__BB1_2972;

$L__BB1_2967:
	setp.eq.s32 	%p4781, %r5, 2146435072;
	mov.f64 	%fd5826, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4472, %temp}, %fd5826;
	}
	setp.eq.s32 	%p4782, %r4472, 0;
	and.pred  	%p4783, %p4781, %p4782;
	@%p4783 bra 	$L__BB1_2970;
	bra.uni 	$L__BB1_2968;

$L__BB1_2970:
	setp.lt.s32 	%p4789, %r3, 0;
	mov.u32 	%r4477, 0;
	setp.gt.f64 	%p4790, %fd2350, 0d3FF0000000000000;
	selp.b32 	%r4478, 2146435072, 0, %p4790;
	xor.b32  	%r4479, %r4478, 2146435072;
	selp.b32 	%r4480, %r4479, %r4478, %p4789;
	setp.eq.f32 	%p4791, %f201, 0fBF800000;
	selp.b32 	%r4481, 1072693248, %r4480, %p4791;
	mov.b64 	%fd8222, {%r4477, %r4481};
	bra.uni 	$L__BB1_2972;

$L__BB1_2968:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4473, %temp}, %fd2349;
	}
	and.b32  	%r4474, %r219, 2147483647;
	setp.ne.s32 	%p4784, %r4474, 2146435072;
	setp.ne.s32 	%p4785, %r4473, 0;
	or.pred  	%p4786, %p4784, %p4785;
	@%p4786 bra 	$L__BB1_2972;

	setp.ne.s32 	%p4787, %r5, 1071644672;
	and.pred  	%p4788, %p4787, %p154;
	selp.b32 	%r4475, %r7, %r6, %p4788;
	mov.u32 	%r4476, 0;
	mov.b64 	%fd8222, {%r4476, %r4475};

$L__BB1_2972:
	setp.eq.f32 	%p4792, %f201, 0f3F800000;
	selp.f64 	%fd2360, 0d3FF0000000000000, %fd8222, %p4792;
	cvt.f64.f32 	%fd2361, %f203;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd2361;
	}
	abs.f64 	%fd2362, %fd2361;
	{ // callseq 271, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2362;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8225, [retval0+0];
	} // callseq 271
	setp.lt.s32 	%p4793, %r220, 0;
	and.pred  	%p155, %p4793, %p246;
	not.pred 	%p4795, %p155;
	@%p4795 bra 	$L__BB1_2974;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4482}, %fd8225;
	}
	xor.b32  	%r4483, %r4482, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4484, %temp}, %fd8225;
	}
	mov.b64 	%fd8225, {%r4484, %r4483};

$L__BB1_2974:
	setp.eq.f32 	%p4796, %f203, 0f00000000;
	@%p4796 bra 	$L__BB1_2978;
	bra.uni 	$L__BB1_2975;

$L__BB1_2978:
	setp.lt.s32 	%p4799, %r3, 0;
	mov.u32 	%r4485, 0;
	selp.b32 	%r4486, %r220, 0, %p246;
	or.b32  	%r4487, %r4486, 2146435072;
	selp.b32 	%r4488, %r4487, %r4486, %p4799;
	mov.b64 	%fd8225, {%r4485, %r4488};
	bra.uni 	$L__BB1_2979;

$L__BB1_2975:
	setp.gt.s32 	%p4797, %r220, -1;
	@%p4797 bra 	$L__BB1_2979;

	mov.f64 	%fd5828, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5829, %fd5828;
	setp.eq.f64 	%p4798, %fd5829, 0d4000000000000000;
	@%p4798 bra 	$L__BB1_2979;

	mov.f64 	%fd8225, 0dFFF8000000000000;

$L__BB1_2979:
	add.f64 	%fd5831, %fd2361, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4489}, %fd5831;
	}
	and.b32  	%r4490, %r4489, 2146435072;
	setp.ne.s32 	%p4801, %r4490, 2146435072;
	@%p4801 bra 	$L__BB1_2986;

	setp.gtu.f64 	%p4802, %fd2362, 0d7FF0000000000000;
	@%p4802 bra 	$L__BB1_2985;
	bra.uni 	$L__BB1_2981;

$L__BB1_2985:
	mov.f64 	%fd5833, 0d4000000000000000;
	add.rn.f64 	%fd8225, %fd2361, %fd5833;
	bra.uni 	$L__BB1_2986;

$L__BB1_2981:
	setp.eq.s32 	%p4803, %r5, 2146435072;
	mov.f64 	%fd5832, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4491, %temp}, %fd5832;
	}
	setp.eq.s32 	%p4804, %r4491, 0;
	and.pred  	%p4805, %p4803, %p4804;
	@%p4805 bra 	$L__BB1_2984;
	bra.uni 	$L__BB1_2982;

$L__BB1_2984:
	setp.lt.s32 	%p4811, %r3, 0;
	mov.u32 	%r4496, 0;
	setp.gt.f64 	%p4812, %fd2362, 0d3FF0000000000000;
	selp.b32 	%r4497, 2146435072, 0, %p4812;
	xor.b32  	%r4498, %r4497, 2146435072;
	selp.b32 	%r4499, %r4498, %r4497, %p4811;
	setp.eq.f32 	%p4813, %f203, 0fBF800000;
	selp.b32 	%r4500, 1072693248, %r4499, %p4813;
	mov.b64 	%fd8225, {%r4496, %r4500};
	bra.uni 	$L__BB1_2986;

$L__BB1_2982:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4492, %temp}, %fd2361;
	}
	and.b32  	%r4493, %r220, 2147483647;
	setp.ne.s32 	%p4806, %r4493, 2146435072;
	setp.ne.s32 	%p4807, %r4492, 0;
	or.pred  	%p4808, %p4806, %p4807;
	@%p4808 bra 	$L__BB1_2986;

	setp.ne.s32 	%p4809, %r5, 1071644672;
	and.pred  	%p4810, %p4809, %p155;
	selp.b32 	%r4494, %r7, %r6, %p4810;
	mov.u32 	%r4495, 0;
	mov.b64 	%fd8225, {%r4495, %r4494};

$L__BB1_2986:
	setp.eq.f32 	%p4814, %f203, 0f3F800000;
	selp.f64 	%fd5834, 0d3FF0000000000000, %fd8225, %p4814;
	add.f64 	%fd2372, %fd2360, %fd5834;
	cvt.f64.f32 	%fd2373, %f200;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r221}, %fd2373;
	}
	abs.f64 	%fd2374, %fd2373;
	{ // callseq 272, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2374;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8243, [retval0+0];
	} // callseq 272
	setp.lt.s32 	%p4815, %r221, 0;
	and.pred  	%p156, %p4815, %p246;
	not.pred 	%p4817, %p156;
	mov.f64 	%fd8228, %fd8243;
	@%p4817 bra 	$L__BB1_2988;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4501}, %fd8243;
	}
	xor.b32  	%r4502, %r4501, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4503, %temp}, %fd8243;
	}
	mov.b64 	%fd8228, {%r4503, %r4502};

$L__BB1_2988:
	setp.eq.f32 	%p4818, %f200, 0f00000000;
	@%p4818 bra 	$L__BB1_2992;
	bra.uni 	$L__BB1_2989;

$L__BB1_2992:
	setp.lt.s32 	%p4821, %r3, 0;
	mov.u32 	%r4504, 0;
	selp.b32 	%r4505, %r221, 0, %p246;
	or.b32  	%r4506, %r4505, 2146435072;
	selp.b32 	%r4507, %r4506, %r4505, %p4821;
	mov.b64 	%fd8228, {%r4504, %r4507};
	bra.uni 	$L__BB1_2993;

$L__BB1_2989:
	setp.gt.s32 	%p4819, %r221, -1;
	@%p4819 bra 	$L__BB1_2993;

	mov.f64 	%fd5835, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5836, %fd5835;
	setp.eq.f64 	%p4820, %fd5836, 0d4000000000000000;
	@%p4820 bra 	$L__BB1_2993;

	mov.f64 	%fd8228, 0dFFF8000000000000;

$L__BB1_2993:
	add.f64 	%fd5838, %fd2373, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4508}, %fd5838;
	}
	and.b32  	%r222, %r4508, 2146435072;
	setp.ne.s32 	%p4823, %r222, 2146435072;
	@%p4823 bra 	$L__BB1_3000;

	setp.gtu.f64 	%p4824, %fd2374, 0d7FF0000000000000;
	@%p4824 bra 	$L__BB1_2999;
	bra.uni 	$L__BB1_2995;

$L__BB1_2999:
	mov.f64 	%fd5840, 0d4000000000000000;
	add.rn.f64 	%fd8228, %fd2373, %fd5840;
	bra.uni 	$L__BB1_3000;

$L__BB1_2995:
	setp.eq.s32 	%p4825, %r5, 2146435072;
	mov.f64 	%fd5839, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4509, %temp}, %fd5839;
	}
	setp.eq.s32 	%p4826, %r4509, 0;
	and.pred  	%p4827, %p4825, %p4826;
	@%p4827 bra 	$L__BB1_2998;
	bra.uni 	$L__BB1_2996;

$L__BB1_2998:
	setp.lt.s32 	%p4833, %r3, 0;
	mov.u32 	%r4514, 0;
	setp.gt.f64 	%p4834, %fd2374, 0d3FF0000000000000;
	selp.b32 	%r4515, 2146435072, 0, %p4834;
	xor.b32  	%r4516, %r4515, 2146435072;
	selp.b32 	%r4517, %r4516, %r4515, %p4833;
	setp.eq.f32 	%p4835, %f200, 0fBF800000;
	selp.b32 	%r4518, 1072693248, %r4517, %p4835;
	mov.b64 	%fd8228, {%r4514, %r4518};
	bra.uni 	$L__BB1_3000;

$L__BB1_2996:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4510, %temp}, %fd2373;
	}
	and.b32  	%r4511, %r221, 2147483647;
	setp.ne.s32 	%p4828, %r4511, 2146435072;
	setp.ne.s32 	%p4829, %r4510, 0;
	or.pred  	%p4830, %p4828, %p4829;
	@%p4830 bra 	$L__BB1_3000;

	setp.ne.s32 	%p4831, %r5, 1071644672;
	and.pred  	%p4832, %p4831, %p156;
	selp.b32 	%r4512, %r7, %r6, %p4832;
	mov.u32 	%r4513, 0;
	mov.b64 	%fd8228, {%r4513, %r4512};

$L__BB1_3000:
	setp.eq.f32 	%p4836, %f200, 0f3F800000;
	selp.f64 	%fd5841, 0d3FF0000000000000, %fd8228, %p4836;
	add.f64 	%fd2384, %fd2372, %fd5841;
	abs.f64 	%fd2385, %fd2253;
	{ // callseq 273, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2385;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8231, [retval0+0];
	} // callseq 273
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd2253;
	}
	setp.lt.s32 	%p4837, %r223, 0;
	and.pred  	%p157, %p4837, %p246;
	not.pred 	%p4839, %p157;
	@%p4839 bra 	$L__BB1_3002;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4519}, %fd8231;
	}
	xor.b32  	%r4520, %r4519, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4521, %temp}, %fd8231;
	}
	mov.b64 	%fd8231, {%r4521, %r4520};

$L__BB1_3002:
	setp.eq.f32 	%p4840, %f199, 0f00000000;
	@%p4840 bra 	$L__BB1_3006;
	bra.uni 	$L__BB1_3003;

$L__BB1_3006:
	setp.lt.s32 	%p4843, %r3, 0;
	mov.u32 	%r4522, 0;
	selp.b32 	%r4523, %r223, 0, %p246;
	or.b32  	%r4524, %r4523, 2146435072;
	selp.b32 	%r4525, %r4524, %r4523, %p4843;
	mov.b64 	%fd8231, {%r4522, %r4525};
	bra.uni 	$L__BB1_3007;

$L__BB1_3003:
	setp.gt.s32 	%p4841, %r223, -1;
	@%p4841 bra 	$L__BB1_3007;

	mov.f64 	%fd5842, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5843, %fd5842;
	setp.eq.f64 	%p4842, %fd5843, 0d4000000000000000;
	@%p4842 bra 	$L__BB1_3007;

	mov.f64 	%fd8231, 0dFFF8000000000000;

$L__BB1_3007:
	add.f64 	%fd5845, %fd2253, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4526}, %fd5845;
	}
	and.b32  	%r4527, %r4526, 2146435072;
	setp.ne.s32 	%p4845, %r4527, 2146435072;
	@%p4845 bra 	$L__BB1_3014;

	setp.gtu.f64 	%p4846, %fd2385, 0d7FF0000000000000;
	@%p4846 bra 	$L__BB1_3013;
	bra.uni 	$L__BB1_3009;

$L__BB1_3013:
	mov.f64 	%fd5847, 0d4000000000000000;
	add.rn.f64 	%fd8231, %fd2253, %fd5847;
	bra.uni 	$L__BB1_3014;

$L__BB1_3009:
	setp.eq.s32 	%p4847, %r5, 2146435072;
	mov.f64 	%fd5846, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4528, %temp}, %fd5846;
	}
	setp.eq.s32 	%p4848, %r4528, 0;
	and.pred  	%p4849, %p4847, %p4848;
	@%p4849 bra 	$L__BB1_3012;
	bra.uni 	$L__BB1_3010;

$L__BB1_3012:
	setp.lt.s32 	%p4855, %r3, 0;
	mov.u32 	%r4533, 0;
	setp.gt.f64 	%p4856, %fd2385, 0d3FF0000000000000;
	selp.b32 	%r4534, 2146435072, 0, %p4856;
	xor.b32  	%r4535, %r4534, 2146435072;
	selp.b32 	%r4536, %r4535, %r4534, %p4855;
	setp.eq.f32 	%p4857, %f199, 0fBF800000;
	selp.b32 	%r4537, 1072693248, %r4536, %p4857;
	mov.b64 	%fd8231, {%r4533, %r4537};
	bra.uni 	$L__BB1_3014;

$L__BB1_3010:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4529, %temp}, %fd2253;
	}
	and.b32  	%r4530, %r223, 2147483647;
	setp.ne.s32 	%p4850, %r4530, 2146435072;
	setp.ne.s32 	%p4851, %r4529, 0;
	or.pred  	%p4852, %p4850, %p4851;
	@%p4852 bra 	$L__BB1_3014;

	setp.ne.s32 	%p4853, %r5, 1071644672;
	and.pred  	%p4854, %p4853, %p157;
	selp.b32 	%r4531, %r7, %r6, %p4854;
	mov.u32 	%r4532, 0;
	mov.b64 	%fd8231, {%r4532, %r4531};

$L__BB1_3014:
	setp.eq.f32 	%p4858, %f199, 0f3F800000;
	selp.f64 	%fd2395, 0d3FF0000000000000, %fd8231, %p4858;
	abs.f64 	%fd2396, %fd2255;
	{ // callseq 274, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2396;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8234, [retval0+0];
	} // callseq 274
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r224}, %fd2255;
	}
	setp.lt.s32 	%p4859, %r224, 0;
	and.pred  	%p158, %p4859, %p246;
	not.pred 	%p4861, %p158;
	@%p4861 bra 	$L__BB1_3016;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4538}, %fd8234;
	}
	xor.b32  	%r4539, %r4538, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4540, %temp}, %fd8234;
	}
	mov.b64 	%fd8234, {%r4540, %r4539};

$L__BB1_3016:
	setp.eq.f32 	%p4862, %f202, 0f00000000;
	@%p4862 bra 	$L__BB1_3020;
	bra.uni 	$L__BB1_3017;

$L__BB1_3020:
	setp.lt.s32 	%p4865, %r3, 0;
	mov.u32 	%r4541, 0;
	selp.b32 	%r4542, %r224, 0, %p246;
	or.b32  	%r4543, %r4542, 2146435072;
	selp.b32 	%r4544, %r4543, %r4542, %p4865;
	mov.b64 	%fd8234, {%r4541, %r4544};
	bra.uni 	$L__BB1_3021;

$L__BB1_3017:
	setp.gt.s32 	%p4863, %r224, -1;
	@%p4863 bra 	$L__BB1_3021;

	mov.f64 	%fd5848, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5849, %fd5848;
	setp.eq.f64 	%p4864, %fd5849, 0d4000000000000000;
	@%p4864 bra 	$L__BB1_3021;

	mov.f64 	%fd8234, 0dFFF8000000000000;

$L__BB1_3021:
	add.f64 	%fd5851, %fd2255, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4545}, %fd5851;
	}
	and.b32  	%r4546, %r4545, 2146435072;
	setp.ne.s32 	%p4867, %r4546, 2146435072;
	@%p4867 bra 	$L__BB1_3028;

	setp.gtu.f64 	%p4868, %fd2396, 0d7FF0000000000000;
	@%p4868 bra 	$L__BB1_3027;
	bra.uni 	$L__BB1_3023;

$L__BB1_3027:
	mov.f64 	%fd5853, 0d4000000000000000;
	add.rn.f64 	%fd8234, %fd2255, %fd5853;
	bra.uni 	$L__BB1_3028;

$L__BB1_3023:
	setp.eq.s32 	%p4869, %r5, 2146435072;
	mov.f64 	%fd5852, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4547, %temp}, %fd5852;
	}
	setp.eq.s32 	%p4870, %r4547, 0;
	and.pred  	%p4871, %p4869, %p4870;
	@%p4871 bra 	$L__BB1_3026;
	bra.uni 	$L__BB1_3024;

$L__BB1_3026:
	setp.lt.s32 	%p4877, %r3, 0;
	mov.u32 	%r4552, 0;
	setp.gt.f64 	%p4878, %fd2396, 0d3FF0000000000000;
	selp.b32 	%r4553, 2146435072, 0, %p4878;
	xor.b32  	%r4554, %r4553, 2146435072;
	selp.b32 	%r4555, %r4554, %r4553, %p4877;
	setp.eq.f32 	%p4879, %f202, 0fBF800000;
	selp.b32 	%r4556, 1072693248, %r4555, %p4879;
	mov.b64 	%fd8234, {%r4552, %r4556};
	bra.uni 	$L__BB1_3028;

$L__BB1_3024:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4548, %temp}, %fd2255;
	}
	and.b32  	%r4549, %r224, 2147483647;
	setp.ne.s32 	%p4872, %r4549, 2146435072;
	setp.ne.s32 	%p4873, %r4548, 0;
	or.pred  	%p4874, %p4872, %p4873;
	@%p4874 bra 	$L__BB1_3028;

	setp.ne.s32 	%p4875, %r5, 1071644672;
	and.pred  	%p4876, %p4875, %p158;
	selp.b32 	%r4550, %r7, %r6, %p4876;
	mov.u32 	%r4551, 0;
	mov.b64 	%fd8234, {%r4551, %r4550};

$L__BB1_3028:
	setp.eq.f32 	%p4880, %f202, 0f3F800000;
	selp.f64 	%fd5854, 0d3FF0000000000000, %fd8234, %p4880;
	add.f64 	%fd2406, %fd2395, %fd5854;
	abs.f64 	%fd2407, %fd2254;
	{ // callseq 275, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2407;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8240, [retval0+0];
	} // callseq 275
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r225}, %fd2254;
	}
	setp.lt.s32 	%p4881, %r225, 0;
	and.pred  	%p159, %p4881, %p246;
	not.pred 	%p4883, %p159;
	mov.f64 	%fd8237, %fd8240;
	@%p4883 bra 	$L__BB1_3030;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4557}, %fd8240;
	}
	xor.b32  	%r4558, %r4557, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4559, %temp}, %fd8240;
	}
	mov.b64 	%fd8237, {%r4559, %r4558};

$L__BB1_3030:
	setp.eq.f32 	%p4884, %f197, 0f00000000;
	@%p4884 bra 	$L__BB1_3034;
	bra.uni 	$L__BB1_3031;

$L__BB1_3034:
	setp.lt.s32 	%p4887, %r3, 0;
	mov.u32 	%r4560, 0;
	selp.b32 	%r4561, %r225, 0, %p246;
	or.b32  	%r4562, %r4561, 2146435072;
	selp.b32 	%r4563, %r4562, %r4561, %p4887;
	mov.b64 	%fd8237, {%r4560, %r4563};
	bra.uni 	$L__BB1_3035;

$L__BB1_3031:
	setp.gt.s32 	%p4885, %r225, -1;
	@%p4885 bra 	$L__BB1_3035;

	mov.f64 	%fd5855, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5856, %fd5855;
	setp.eq.f64 	%p4886, %fd5856, 0d4000000000000000;
	@%p4886 bra 	$L__BB1_3035;

	mov.f64 	%fd8237, 0dFFF8000000000000;

$L__BB1_3035:
	add.f64 	%fd5858, %fd2254, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4564}, %fd5858;
	}
	and.b32  	%r226, %r4564, 2146435072;
	setp.ne.s32 	%p4889, %r226, 2146435072;
	@%p4889 bra 	$L__BB1_3042;

	setp.gtu.f64 	%p4890, %fd2407, 0d7FF0000000000000;
	@%p4890 bra 	$L__BB1_3041;
	bra.uni 	$L__BB1_3037;

$L__BB1_3041:
	mov.f64 	%fd5860, 0d4000000000000000;
	add.rn.f64 	%fd8237, %fd2254, %fd5860;
	bra.uni 	$L__BB1_3042;

$L__BB1_3037:
	setp.eq.s32 	%p4891, %r5, 2146435072;
	mov.f64 	%fd5859, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4565, %temp}, %fd5859;
	}
	setp.eq.s32 	%p4892, %r4565, 0;
	and.pred  	%p4893, %p4891, %p4892;
	@%p4893 bra 	$L__BB1_3040;
	bra.uni 	$L__BB1_3038;

$L__BB1_3040:
	setp.lt.s32 	%p4899, %r3, 0;
	mov.u32 	%r4570, 0;
	setp.gt.f64 	%p4900, %fd2407, 0d3FF0000000000000;
	selp.b32 	%r4571, 2146435072, 0, %p4900;
	xor.b32  	%r4572, %r4571, 2146435072;
	selp.b32 	%r4573, %r4572, %r4571, %p4899;
	setp.eq.f32 	%p4901, %f197, 0fBF800000;
	selp.b32 	%r4574, 1072693248, %r4573, %p4901;
	mov.b64 	%fd8237, {%r4570, %r4574};
	bra.uni 	$L__BB1_3042;

$L__BB1_3038:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4566, %temp}, %fd2254;
	}
	and.b32  	%r4567, %r225, 2147483647;
	setp.ne.s32 	%p4894, %r4567, 2146435072;
	setp.ne.s32 	%p4895, %r4566, 0;
	or.pred  	%p4896, %p4894, %p4895;
	@%p4896 bra 	$L__BB1_3042;

	setp.ne.s32 	%p4897, %r5, 1071644672;
	and.pred  	%p4898, %p4897, %p159;
	selp.b32 	%r4568, %r7, %r6, %p4898;
	mov.u32 	%r4569, 0;
	mov.b64 	%fd8237, {%r4569, %r4568};

$L__BB1_3042:
	setp.eq.f32 	%p4902, %f197, 0f3F800000;
	selp.f64 	%fd5861, 0d3FF0000000000000, %fd8237, %p4902;
	add.f64 	%fd2417, %fd2406, %fd5861;
	@%p4883 bra 	$L__BB1_3044;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4575}, %fd8240;
	}
	xor.b32  	%r4576, %r4575, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4577, %temp}, %fd8240;
	}
	mov.b64 	%fd8240, {%r4577, %r4576};

$L__BB1_3044:
	@%p4884 bra 	$L__BB1_3048;
	bra.uni 	$L__BB1_3045;

$L__BB1_3048:
	setp.lt.s32 	%p4907, %r3, 0;
	mov.u32 	%r4578, 0;
	selp.b32 	%r4579, %r225, 0, %p246;
	or.b32  	%r4580, %r4579, 2146435072;
	selp.b32 	%r4581, %r4580, %r4579, %p4907;
	mov.b64 	%fd8240, {%r4578, %r4581};
	bra.uni 	$L__BB1_3049;

$L__BB1_3045:
	setp.gt.s32 	%p4905, %r225, -1;
	@%p4905 bra 	$L__BB1_3049;

	mov.f64 	%fd5862, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5863, %fd5862;
	setp.eq.f64 	%p4906, %fd5863, 0d4000000000000000;
	@%p4906 bra 	$L__BB1_3049;

	mov.f64 	%fd8240, 0dFFF8000000000000;

$L__BB1_3049:
	@%p4889 bra 	$L__BB1_3056;

	setp.gtu.f64 	%p4910, %fd2407, 0d7FF0000000000000;
	@%p4910 bra 	$L__BB1_3055;
	bra.uni 	$L__BB1_3051;

$L__BB1_3055:
	mov.f64 	%fd5866, 0d4000000000000000;
	add.rn.f64 	%fd8240, %fd2254, %fd5866;
	bra.uni 	$L__BB1_3056;

$L__BB1_3051:
	setp.eq.s32 	%p4911, %r5, 2146435072;
	mov.f64 	%fd5865, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4582, %temp}, %fd5865;
	}
	setp.eq.s32 	%p4912, %r4582, 0;
	and.pred  	%p4913, %p4911, %p4912;
	@%p4913 bra 	$L__BB1_3054;
	bra.uni 	$L__BB1_3052;

$L__BB1_3054:
	setp.lt.s32 	%p4919, %r3, 0;
	mov.u32 	%r4587, 0;
	setp.gt.f64 	%p4920, %fd2407, 0d3FF0000000000000;
	selp.b32 	%r4588, 2146435072, 0, %p4920;
	xor.b32  	%r4589, %r4588, 2146435072;
	selp.b32 	%r4590, %r4589, %r4588, %p4919;
	setp.eq.f32 	%p4921, %f197, 0fBF800000;
	selp.b32 	%r4591, 1072693248, %r4590, %p4921;
	mov.b64 	%fd8240, {%r4587, %r4591};
	bra.uni 	$L__BB1_3056;

$L__BB1_3052:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4583, %temp}, %fd2254;
	}
	and.b32  	%r4584, %r225, 2147483647;
	setp.ne.s32 	%p4914, %r4584, 2146435072;
	setp.ne.s32 	%p4915, %r4583, 0;
	or.pred  	%p4916, %p4914, %p4915;
	@%p4916 bra 	$L__BB1_3056;

	setp.ne.s32 	%p4917, %r5, 1071644672;
	and.pred  	%p4918, %p4917, %p159;
	selp.b32 	%r4585, %r7, %r6, %p4918;
	mov.u32 	%r4586, 0;
	mov.b64 	%fd8240, {%r4586, %r4585};

$L__BB1_3056:
	selp.f64 	%fd5867, 0d3FF0000000000000, %fd8240, %p4902;
	mul.f64 	%fd2426, %fd2252, %fd5867;
	mul.f64 	%fd2427, %fd2252, %fd2417;
	@%p4817 bra 	$L__BB1_3058;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4592}, %fd8243;
	}
	xor.b32  	%r4593, %r4592, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4594, %temp}, %fd8243;
	}
	mov.b64 	%fd8243, {%r4594, %r4593};

$L__BB1_3058:
	@%p4818 bra 	$L__BB1_3062;
	bra.uni 	$L__BB1_3059;

$L__BB1_3062:
	setp.lt.s32 	%p4927, %r3, 0;
	mov.u32 	%r4595, 0;
	selp.b32 	%r4596, %r221, 0, %p246;
	or.b32  	%r4597, %r4596, 2146435072;
	selp.b32 	%r4598, %r4597, %r4596, %p4927;
	mov.b64 	%fd8243, {%r4595, %r4598};
	bra.uni 	$L__BB1_3063;

$L__BB1_3059:
	setp.gt.s32 	%p4925, %r221, -1;
	@%p4925 bra 	$L__BB1_3063;

	mov.f64 	%fd5868, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd5869, %fd5868;
	setp.eq.f64 	%p4926, %fd5869, 0d4000000000000000;
	@%p4926 bra 	$L__BB1_3063;

	mov.f64 	%fd8243, 0dFFF8000000000000;

$L__BB1_3063:
	@%p4823 bra 	$L__BB1_3070;

	setp.gtu.f64 	%p4930, %fd2374, 0d7FF0000000000000;
	@%p4930 bra 	$L__BB1_3069;
	bra.uni 	$L__BB1_3065;

$L__BB1_3069:
	mov.f64 	%fd5872, 0d4000000000000000;
	add.rn.f64 	%fd8243, %fd2373, %fd5872;
	bra.uni 	$L__BB1_3070;

$L__BB1_3065:
	setp.eq.s32 	%p4931, %r5, 2146435072;
	mov.f64 	%fd5871, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4599, %temp}, %fd5871;
	}
	setp.eq.s32 	%p4932, %r4599, 0;
	and.pred  	%p4933, %p4931, %p4932;
	@%p4933 bra 	$L__BB1_3068;
	bra.uni 	$L__BB1_3066;

$L__BB1_3068:
	setp.lt.s32 	%p4939, %r3, 0;
	mov.u32 	%r4604, 0;
	setp.gt.f64 	%p4940, %fd2374, 0d3FF0000000000000;
	selp.b32 	%r4605, 2146435072, 0, %p4940;
	xor.b32  	%r4606, %r4605, 2146435072;
	selp.b32 	%r4607, %r4606, %r4605, %p4939;
	setp.eq.f32 	%p4941, %f200, 0fBF800000;
	selp.b32 	%r4608, 1072693248, %r4607, %p4941;
	mov.b64 	%fd8243, {%r4604, %r4608};
	bra.uni 	$L__BB1_3070;

$L__BB1_3066:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4600, %temp}, %fd2373;
	}
	and.b32  	%r4601, %r221, 2147483647;
	setp.ne.s32 	%p4934, %r4601, 2146435072;
	setp.ne.s32 	%p4935, %r4600, 0;
	or.pred  	%p4936, %p4934, %p4935;
	@%p4936 bra 	$L__BB1_3070;

	setp.ne.s32 	%p4937, %r5, 1071644672;
	and.pred  	%p4938, %p4937, %p156;
	selp.b32 	%r4602, %r7, %r6, %p4938;
	mov.u32 	%r4603, 0;
	mov.b64 	%fd8243, {%r4603, %r4602};

$L__BB1_3070:
	shl.b64 	%rd1073, %rd60, 2;
	add.s64 	%rd1072, %rd194, %rd1073;
	add.s64 	%rd1071, %rd183, %rd1073;
	mad.lo.s32 	%r7125, %r7143, %r404, %r7144;
	mul.wide.s32 	%rd1070, %r7125, 4;
	selp.f64 	%fd5873, 0d3FF0000000000000, %fd8243, %p4836;
	sub.f64 	%fd5874, %fd2426, %fd5873;
	ld.global.f32 	%f1123, [%rd430];
	cvt.rn.f32.f64 	%f1124, %fd2427;
	sub.f32 	%f1125, %f1123, %f1124;
	cvt.f64.f32 	%fd5875, %f1125;
	cvt.rn.f32.f64 	%f1126, %fd2384;
	cvt.f64.f32 	%fd5876, %f1126;
	mul.f64 	%fd5877, %fd5876, 0d3FE0000000000000;
	sub.f64 	%fd5878, %fd5875, %fd5877;
	mul.f64 	%fd5879, %fd5878, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1127, %fd5879;
	cvt.f64.f32 	%fd5880, %f1127;
	add.f64 	%fd5881, %fd5874, %fd5880;
	add.f64 	%fd5882, %fd5877, %fd5881;
	cvt.rn.f32.f64 	%f1128, %fd5882;
	cvt.rn.f32.f64 	%f1129, %fd2348;
	sub.f32 	%f1130, %f1129, %f1128;
	cvt.f64.f32 	%fd5883, %f1130;
	mul.f64 	%fd5884, %fd3, %fd5883;
	sub.f64 	%fd5885, %fd2256, %fd5884;
	add.s64 	%rd474, %rd144, %rd373;
	ld.global.f32 	%f1131, [%rd474];
	cvt.f64.f32 	%fd5886, %f1131;
	cvt.f64.f32 	%fd5887, %f198;
	add.f64 	%fd5888, %fd5887, %fd5887;
	sub.f64 	%fd5889, %fd5886, %fd5888;
	add.s64 	%rd476, %rd144, %rd375;
	ld.global.f32 	%f1132, [%rd476];
	cvt.f64.f32 	%fd5890, %f1132;
	add.f64 	%fd5891, %fd5889, %fd5890;
	ld.global.f32 	%f1133, [%rd16+4];
	cvt.f64.f32 	%fd5892, %f1133;
	sub.f64 	%fd5893, %fd5892, %fd5888;
	ld.global.f32 	%f1134, [%rd16+-4];
	cvt.f64.f32 	%fd5894, %f1134;
	add.f64 	%fd5895, %fd5893, %fd5894;
	mul.f64 	%fd5896, %fd1880, %fd5895;
	fma.rn.f64 	%fd5897, %fd1869, %fd5891, %fd5896;
	add.s64 	%rd478, %rd144, %rd467;
	ld.global.f32 	%f1135, [%rd478];
	cvt.f64.f32 	%fd5898, %f1135;
	sub.f64 	%fd5899, %fd5898, %fd5888;
	add.s64 	%rd480, %rd144, %rd421;
	ld.global.f32 	%f1136, [%rd480];
	cvt.f64.f32 	%fd5900, %f1136;
	add.f64 	%fd5901, %fd5899, %fd5900;
	fma.rn.f64 	%fd5902, %fd1890, %fd5901, %fd5897;
	mul.f64 	%fd5904, %fd5902, %fd5363;
	cvt.rn.f32.f64 	%f1137, %fd5904;
	cvt.f64.f32 	%fd5905, %f1137;
	sub.f64 	%fd5906, %fd5885, %fd5905;
	cvt.rn.f32.f64 	%f1138, %fd5906;
	add.s64 	%rd481, %rd6, %rd1070;
	st.global.f32 	[%rd481], %f1138;
	ld.global.f32 	%f1139, [%rd66];
	ld.global.f32 	%f1140, [%rd20];
	add.f32 	%f1141, %f1140, %f1139;
	cvt.f64.f32 	%fd5907, %f1141;
	mul.f64 	%fd5908, %fd5907, 0d3FE0000000000000;
	sub.f64 	%fd5909, %fd5908, %fd4;
	mad.lo.s32 	%r4614, %r7143, %r403, %r7144;
	add.s32 	%r4615, %r4614, 1;
	mul.wide.s32 	%rd482, %r4615, 4;
	add.s64 	%rd484, %rd146, %rd482;
	ld.global.f32 	%f1142, [%rd484];
	cvt.f64.f32 	%fd5910, %f1142;
	rcp.rn.f64 	%fd5911, %fd5910;
	add.s64 	%rd486, %rd173, %rd482;
	add.s64 	%rd488, %rd194, %rd482;
	ld.global.f32 	%f1143, [%rd488];
	ld.global.f32 	%f1144, [%rd486];
	mul.f32 	%f1145, %f1144, %f1143;
	add.s64 	%rd490, %rd192, %rd482;
	add.s64 	%rd492, %rd183, %rd482;
	ld.global.f32 	%f1146, [%rd492];
	ld.global.f32 	%f1147, [%rd490];
	mul.f32 	%f1148, %f1147, %f1146;
	sub.f32 	%f1149, %f1145, %f1148;
	cvt.f64.f32 	%fd5912, %f1149;
	mul.f64 	%fd5913, %fd5911, %fd5912;
	cvt.rn.f32.f64 	%f1150, %fd5913;
	ld.global.f32 	%f1151, [%rd19];
	cvt.f64.f32 	%fd5914, %f1151;
	rcp.rn.f64 	%fd5915, %fd5914;
	ld.global.f32 	%f1152, [%rd67];
	ld.global.f32 	%f1153, [%rd62];
	mul.f32 	%f1154, %f1153, %f1152;
	ld.global.f32 	%f1155, [%rd63];
	mul.f32 	%f1156, %f1139, %f1155;
	sub.f32 	%f1157, %f1154, %f1156;
	cvt.f64.f32 	%fd5916, %f1157;
	mul.f64 	%fd5917, %fd5915, %fd5916;
	cvt.rn.f32.f64 	%f1158, %fd5917;
	sub.f32 	%f1159, %f1150, %f1158;
	cvt.f64.f32 	%fd5918, %f1159;
	mul.f64 	%fd5919, %fd2, %fd5918;
	sub.f64 	%fd5920, %fd5909, %fd5919;
	ld.global.f32 	%f1160, [%rd433];
	cvt.f64.f32 	%fd5921, %f1160;
	rcp.rn.f64 	%fd5922, %fd5921;
	ld.global.f32 	%f1161, [%rd440];
	ld.global.f32 	%f1162, [%rd462];
	mul.f32 	%f1163, %f1162, %f1161;
	ld.global.f32 	%f1164, [%rd64];
	ld.global.f32 	%f1165, [%rd451];
	mul.f32 	%f1166, %f1165, %f1164;
	sub.f32 	%f1167, %f1163, %f1166;
	cvt.f64.f32 	%fd5923, %f1167;
	mul.f64 	%fd5924, %fd5922, %fd5923;
	cvt.rn.f32.f64 	%f1168, %fd5924;
	ld.global.f32 	%f1169, [%rd68];
	mul.f32 	%f1170, %f1153, %f1169;
	ld.global.f32 	%f1171, [%rd65];
	mul.f32 	%f1172, %f1139, %f1171;
	sub.f32 	%f1173, %f1170, %f1172;
	cvt.f64.f32 	%fd5925, %f1173;
	mul.f64 	%fd5926, %fd5915, %fd5925;
	cvt.rn.f32.f64 	%f1174, %fd5926;
	sub.f32 	%f1175, %f1168, %f1174;
	cvt.f64.f32 	%fd5927, %f1175;
	mul.f64 	%fd5928, %fd3, %fd5927;
	sub.f64 	%fd5929, %fd5920, %fd5928;
	add.s64 	%rd500, %rd147, %rd373;
	ld.global.f32 	%f1176, [%rd500];
	cvt.f64.f32 	%fd5930, %f1176;
	cvt.f64.f32 	%fd5931, %f1140;
	add.f64 	%fd5932, %fd5931, %fd5931;
	sub.f64 	%fd5933, %fd5930, %fd5932;
	add.s64 	%rd501, %rd147, %rd375;
	ld.global.f32 	%f1177, [%rd501];
	cvt.f64.f32 	%fd5934, %f1177;
	add.f64 	%fd5935, %fd5933, %fd5934;
	ld.global.f32 	%f1178, [%rd20+4];
	cvt.f64.f32 	%fd5936, %f1178;
	sub.f64 	%fd5937, %fd5936, %fd5932;
	ld.global.f32 	%f1179, [%rd20+-4];
	cvt.f64.f32 	%fd5938, %f1179;
	add.f64 	%fd5939, %fd5937, %fd5938;
	mul.f64 	%fd5940, %fd1880, %fd5939;
	fma.rn.f64 	%fd5941, %fd1869, %fd5935, %fd5940;
	add.s64 	%rd502, %rd147, %rd467;
	ld.global.f32 	%f1180, [%rd502];
	cvt.f64.f32 	%fd5942, %f1180;
	sub.f64 	%fd5943, %fd5942, %fd5932;
	add.s64 	%rd503, %rd147, %rd421;
	ld.global.f32 	%f1181, [%rd503];
	cvt.f64.f32 	%fd5944, %f1181;
	add.f64 	%fd5945, %fd5943, %fd5944;
	fma.rn.f64 	%fd5946, %fd1890, %fd5945, %fd5941;
	mul.f64 	%fd5947, %fd5946, %fd5363;
	cvt.rn.f32.f64 	%f1182, %fd5947;
	cvt.f64.f32 	%fd5948, %f1182;
	sub.f64 	%fd5949, %fd5929, %fd5948;
	cvt.rn.f32.f64 	%f1183, %fd5949;
	add.s64 	%rd504, %rd5, %rd1070;
	st.global.f32 	[%rd504], %f1183;
	add.s64 	%rd506, %rd148, %rd1070;
	ld.global.f32 	%f1184, [%rd67];
	ld.global.f32 	%f1185, [%rd506];
	add.f32 	%f1186, %f1185, %f1184;
	cvt.f64.f32 	%fd5950, %f1186;
	mul.f64 	%fd5951, %fd5950, 0d3FE0000000000000;
	ld.global.f32 	%f1187, [%rd72];
	cvt.f64.f32 	%fd5952, %f1187;
	rcp.rn.f64 	%fd5953, %fd5952;
	ld.global.f32 	%f1188, [%rd69];
	ld.global.f32 	%f1189, [%rd1071];
	mul.f32 	%f1190, %f1189, %f1188;
	ld.global.f32 	%f1191, [%rd61];
	ld.global.f32 	%f1192, [%rd1072];
	mul.f32 	%f1193, %f1192, %f1191;
	sub.f32 	%f1194, %f1190, %f1193;
	cvt.f64.f32 	%fd5954, %f1194;
	mul.f64 	%fd5955, %fd5953, %fd5954;
	cvt.rn.f32.f64 	%f1195, %fd5955;
	ld.global.f32 	%f1196, [%rd19];
	cvt.f64.f32 	%fd5956, %f1196;
	rcp.rn.f64 	%fd5957, %fd5956;
	ld.global.f32 	%f1197, [%rd66];
	ld.global.f32 	%f1198, [%rd63];
	mul.f32 	%f1199, %f1198, %f1197;
	ld.global.f32 	%f1200, [%rd62];
	mul.f32 	%f1201, %f1184, %f1200;
	sub.f32 	%f1202, %f1199, %f1201;
	cvt.f64.f32 	%fd5958, %f1202;
	mul.f64 	%fd5959, %fd5957, %fd5958;
	cvt.rn.f32.f64 	%f1203, %fd5959;
	sub.f32 	%f1204, %f1195, %f1203;
	cvt.f64.f32 	%fd5960, %f1204;
	mul.f64 	%fd5961, %fd1, %fd5960;
	sub.f64 	%fd5962, %fd5951, %fd5961;
	sub.f64 	%fd5963, %fd5962, %fd5;
	ld.global.f32 	%f1205, [%rd433];
	cvt.f64.f32 	%fd5964, %f1205;
	rcp.rn.f64 	%fd5965, %fd5964;
	ld.global.f32 	%f1206, [%rd440];
	ld.global.f32 	%f1207, [%rd465];
	mul.f32 	%f1208, %f1207, %f1206;
	ld.global.f32 	%f1209, [%rd64];
	ld.global.f32 	%f1210, [%rd454];
	mul.f32 	%f1211, %f1210, %f1209;
	sub.f32 	%f1212, %f1208, %f1211;
	cvt.f64.f32 	%fd5966, %f1212;
	mul.f64 	%fd5967, %fd5965, %fd5966;
	cvt.rn.f32.f64 	%f1213, %fd5967;
	ld.global.f32 	%f1214, [%rd68];
	mul.f32 	%f1215, %f1198, %f1214;
	ld.global.f32 	%f1216, [%rd65];
	mul.f32 	%f1217, %f1184, %f1216;
	sub.f32 	%f1218, %f1215, %f1217;
	cvt.f64.f32 	%fd5968, %f1218;
	mul.f64 	%fd5969, %fd5957, %fd5968;
	cvt.rn.f32.f64 	%f1219, %fd5969;
	sub.f32 	%f1220, %f1213, %f1219;
	cvt.f64.f32 	%fd5970, %f1220;
	mul.f64 	%fd5971, %fd3, %fd5970;
	sub.f64 	%fd5972, %fd5963, %fd5971;
	add.s64 	%rd510, %rd148, %rd373;
	ld.global.f32 	%f1221, [%rd510];
	cvt.f64.f32 	%fd5973, %f1221;
	cvt.f64.f32 	%fd5974, %f1185;
	add.f64 	%fd5975, %fd5974, %fd5974;
	sub.f64 	%fd5976, %fd5973, %fd5975;
	add.s64 	%rd511, %rd148, %rd375;
	ld.global.f32 	%f1222, [%rd511];
	cvt.f64.f32 	%fd5977, %f1222;
	add.f64 	%fd5978, %fd5976, %fd5977;
	ld.global.f32 	%f1223, [%rd506+4];
	cvt.f64.f32 	%fd5979, %f1223;
	sub.f64 	%fd5980, %fd5979, %fd5975;
	ld.global.f32 	%f1224, [%rd506+-4];
	cvt.f64.f32 	%fd5981, %f1224;
	add.f64 	%fd5982, %fd5980, %fd5981;
	mul.f64 	%fd5983, %fd1880, %fd5982;
	fma.rn.f64 	%fd5984, %fd1869, %fd5978, %fd5983;
	add.s64 	%rd512, %rd148, %rd467;
	ld.global.f32 	%f1225, [%rd512];
	cvt.f64.f32 	%fd5985, %f1225;
	sub.f64 	%fd5986, %fd5985, %fd5975;
	add.s64 	%rd513, %rd148, %rd421;
	ld.global.f32 	%f1226, [%rd513];
	cvt.f64.f32 	%fd5987, %f1226;
	add.f64 	%fd5988, %fd5986, %fd5987;
	fma.rn.f64 	%fd5989, %fd1890, %fd5988, %fd5984;
	mul.f64 	%fd5990, %fd5989, %fd5363;
	cvt.rn.f32.f64 	%f1227, %fd5990;
	cvt.f64.f32 	%fd5991, %f1227;
	sub.f64 	%fd5992, %fd5972, %fd5991;
	cvt.rn.f32.f64 	%f1228, %fd5992;
	add.s64 	%rd514, %rd4, %rd1070;
	st.global.f32 	[%rd514], %f1228;
	add.s64 	%rd516, %rd150, %rd1070;
	ld.global.f32 	%f1229, [%rd68];
	ld.global.f32 	%f1230, [%rd516];
	add.f32 	%f1231, %f1230, %f1229;
	cvt.f64.f32 	%fd5993, %f1231;
	mul.f64 	%fd5994, %fd5993, 0d3FE0000000000000;
	ld.global.f32 	%f1232, [%rd72];
	cvt.f64.f32 	%fd5995, %f1232;
	rcp.rn.f64 	%fd5996, %fd5995;
	ld.global.f32 	%f1233, [%rd69];
	ld.global.f32 	%f1234, [%rd74];
	mul.f32 	%f1235, %f1234, %f1233;
	ld.global.f32 	%f1236, [%rd61];
	ld.global.f32 	%f1237, [%rd71];
	mul.f32 	%f1238, %f1237, %f1236;
	sub.f32 	%f1239, %f1235, %f1238;
	cvt.f64.f32 	%fd5997, %f1239;
	mul.f64 	%fd5998, %fd5996, %fd5997;
	cvt.rn.f32.f64 	%f1240, %fd5998;
	ld.global.f32 	%f1241, [%rd19];
	cvt.f64.f32 	%fd5999, %f1241;
	rcp.rn.f64 	%fd6000, %fd5999;
	ld.global.f32 	%f1242, [%rd66];
	ld.global.f32 	%f1243, [%rd65];
	mul.f32 	%f1244, %f1243, %f1242;
	ld.global.f32 	%f1245, [%rd62];
	mul.f32 	%f1246, %f1229, %f1245;
	sub.f32 	%f1247, %f1244, %f1246;
	cvt.f64.f32 	%fd6001, %f1247;
	mul.f64 	%fd6002, %fd6000, %fd6001;
	cvt.rn.f32.f64 	%f1248, %fd6002;
	sub.f32 	%f1249, %f1240, %f1248;
	cvt.f64.f32 	%fd6003, %f1249;
	mul.f64 	%fd6004, %fd1, %fd6003;
	sub.f64 	%fd6005, %fd5994, %fd6004;
	ld.global.f32 	%f1250, [%rd19+4];
	cvt.f64.f32 	%fd6006, %f1250;
	rcp.rn.f64 	%fd6007, %fd6006;
	ld.global.f32 	%f1251, [%rd67+4];
	ld.global.f32 	%f1252, [%rd65+4];
	mul.f32 	%f1253, %f1252, %f1251;
	ld.global.f32 	%f1254, [%rd63+4];
	ld.global.f32 	%f1255, [%rd68+4];
	mul.f32 	%f1256, %f1255, %f1254;
	sub.f32 	%f1257, %f1253, %f1256;
	cvt.f64.f32 	%fd6008, %f1257;
	mul.f64 	%fd6009, %fd6007, %fd6008;
	cvt.rn.f32.f64 	%f1258, %fd6009;
	ld.global.f32 	%f1259, [%rd67];
	mul.f32 	%f1260, %f1243, %f1259;
	ld.global.f32 	%f1261, [%rd63];
	mul.f32 	%f1262, %f1229, %f1261;
	sub.f32 	%f1263, %f1260, %f1262;
	cvt.f64.f32 	%fd6010, %f1263;
	mul.f64 	%fd6011, %fd6000, %fd6010;
	cvt.rn.f32.f64 	%f1264, %fd6011;
	sub.f32 	%f1265, %f1258, %f1264;
	cvt.f64.f32 	%fd6012, %f1265;
	mul.f64 	%fd6013, %fd2, %fd6012;
	sub.f64 	%fd6014, %fd6005, %fd6013;
	sub.f64 	%fd6015, %fd6014, %fd6;
	add.s64 	%rd517, %rd150, %rd373;
	ld.global.f32 	%f1266, [%rd517];
	cvt.f64.f32 	%fd6016, %f1266;
	cvt.f64.f32 	%fd6017, %f1230;
	add.f64 	%fd6018, %fd6017, %fd6017;
	sub.f64 	%fd6019, %fd6016, %fd6018;
	add.s64 	%rd518, %rd150, %rd375;
	ld.global.f32 	%f1267, [%rd518];
	cvt.f64.f32 	%fd6020, %f1267;
	add.f64 	%fd6021, %fd6019, %fd6020;
	ld.global.f32 	%f1268, [%rd516+4];
	cvt.f64.f32 	%fd6022, %f1268;
	sub.f64 	%fd6023, %fd6022, %fd6018;
	ld.global.f32 	%f1269, [%rd516+-4];
	cvt.f64.f32 	%fd6024, %f1269;
	add.f64 	%fd6025, %fd6023, %fd6024;
	mul.f64 	%fd6026, %fd1880, %fd6025;
	fma.rn.f64 	%fd6027, %fd1869, %fd6021, %fd6026;
	add.s64 	%rd519, %rd150, %rd467;
	ld.global.f32 	%f1270, [%rd519];
	cvt.f64.f32 	%fd6028, %f1270;
	sub.f64 	%fd6029, %fd6028, %fd6018;
	add.s64 	%rd520, %rd150, %rd421;
	ld.global.f32 	%f1271, [%rd520];
	cvt.f64.f32 	%fd6030, %f1271;
	add.f64 	%fd6031, %fd6029, %fd6030;
	fma.rn.f64 	%fd6032, %fd1890, %fd6031, %fd6027;
	mul.f64 	%fd6033, %fd6032, %fd5363;
	cvt.rn.f32.f64 	%f1272, %fd6033;
	cvt.f64.f32 	%fd6034, %f1272;
	sub.f64 	%fd6035, %fd6015, %fd6034;
	cvt.rn.f32.f64 	%f1273, %fd6035;
	add.s64 	%rd521, %rd3, %rd1070;
	st.global.f32 	[%rd521], %f1273;
	add.s64 	%rd522, %rd2, %rd1070;
	ld.global.f32 	%f211, [%rd430];
	ld.global.f32 	%f212, [%rd522];
	ld.global.f32 	%f213, [%rd69];
	cvt.f64.f32 	%fd2437, %f213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r227}, %fd2437;
	}
	abs.f64 	%fd2438, %fd2437;
	{ // callseq 276, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2438;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8246, [retval0+0];
	} // callseq 276
	setp.lt.s32 	%p4943, %r227, 0;
	and.pred  	%p160, %p4943, %p246;
	not.pred 	%p4945, %p160;
	@%p4945 bra 	$L__BB1_3072;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4620}, %fd8246;
	}
	xor.b32  	%r4621, %r4620, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4622, %temp}, %fd8246;
	}
	mov.b64 	%fd8246, {%r4622, %r4621};

$L__BB1_3072:
	setp.eq.f32 	%p4946, %f213, 0f00000000;
	@%p4946 bra 	$L__BB1_3076;
	bra.uni 	$L__BB1_3073;

$L__BB1_3076:
	setp.lt.s32 	%p4949, %r3, 0;
	mov.u32 	%r4623, 0;
	selp.b32 	%r4624, %r227, 0, %p246;
	or.b32  	%r4625, %r4624, 2146435072;
	selp.b32 	%r4626, %r4625, %r4624, %p4949;
	mov.b64 	%fd8246, {%r4623, %r4626};
	bra.uni 	$L__BB1_3077;

$L__BB1_3073:
	setp.gt.s32 	%p4947, %r227, -1;
	@%p4947 bra 	$L__BB1_3077;

	mov.f64 	%fd6037, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6038, %fd6037;
	setp.eq.f64 	%p4948, %fd6038, 0d4000000000000000;
	@%p4948 bra 	$L__BB1_3077;

	mov.f64 	%fd8246, 0dFFF8000000000000;

$L__BB1_3077:
	add.f64 	%fd6040, %fd2437, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4627}, %fd6040;
	}
	and.b32  	%r4628, %r4627, 2146435072;
	setp.ne.s32 	%p4951, %r4628, 2146435072;
	@%p4951 bra 	$L__BB1_3084;

	setp.gtu.f64 	%p4952, %fd2438, 0d7FF0000000000000;
	@%p4952 bra 	$L__BB1_3083;
	bra.uni 	$L__BB1_3079;

$L__BB1_3083:
	mov.f64 	%fd6042, 0d4000000000000000;
	add.rn.f64 	%fd8246, %fd2437, %fd6042;
	bra.uni 	$L__BB1_3084;

$L__BB1_3079:
	setp.eq.s32 	%p4953, %r5, 2146435072;
	mov.f64 	%fd6041, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4629, %temp}, %fd6041;
	}
	setp.eq.s32 	%p4954, %r4629, 0;
	and.pred  	%p4955, %p4953, %p4954;
	@%p4955 bra 	$L__BB1_3082;
	bra.uni 	$L__BB1_3080;

$L__BB1_3082:
	setp.lt.s32 	%p4961, %r3, 0;
	mov.u32 	%r4634, 0;
	setp.gt.f64 	%p4962, %fd2438, 0d3FF0000000000000;
	selp.b32 	%r4635, 2146435072, 0, %p4962;
	xor.b32  	%r4636, %r4635, 2146435072;
	selp.b32 	%r4637, %r4636, %r4635, %p4961;
	setp.eq.f32 	%p4963, %f213, 0fBF800000;
	selp.b32 	%r4638, 1072693248, %r4637, %p4963;
	mov.b64 	%fd8246, {%r4634, %r4638};
	bra.uni 	$L__BB1_3084;

$L__BB1_3080:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4630, %temp}, %fd2437;
	}
	and.b32  	%r4631, %r227, 2147483647;
	setp.ne.s32 	%p4956, %r4631, 2146435072;
	setp.ne.s32 	%p4957, %r4630, 0;
	or.pred  	%p4958, %p4956, %p4957;
	@%p4958 bra 	$L__BB1_3084;

	setp.ne.s32 	%p4959, %r5, 1071644672;
	and.pred  	%p4960, %p4959, %p160;
	selp.b32 	%r4632, %r7, %r6, %p4960;
	mov.u32 	%r4633, 0;
	mov.b64 	%fd8246, {%r4633, %r4632};

$L__BB1_3084:
	shl.b64 	%rd1075, %rd60, 2;
	add.s64 	%rd1074, %rd194, %rd1075;
	ld.global.f32 	%f214, [%rd1074];
	cvt.f64.f32 	%fd2448, %f214;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd2448;
	}
	abs.f64 	%fd2449, %fd2448;
	{ // callseq 277, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2449;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8249, [retval0+0];
	} // callseq 277
	setp.lt.s32 	%p4964, %r228, 0;
	and.pred  	%p161, %p4964, %p246;
	not.pred 	%p4966, %p161;
	@%p4966 bra 	$L__BB1_3086;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4639}, %fd8249;
	}
	xor.b32  	%r4640, %r4639, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4641, %temp}, %fd8249;
	}
	mov.b64 	%fd8249, {%r4641, %r4640};

$L__BB1_3086:
	setp.eq.f32 	%p4967, %f214, 0f00000000;
	@%p4967 bra 	$L__BB1_3090;
	bra.uni 	$L__BB1_3087;

$L__BB1_3090:
	setp.lt.s32 	%p4970, %r3, 0;
	mov.u32 	%r4642, 0;
	selp.b32 	%r4643, %r228, 0, %p246;
	or.b32  	%r4644, %r4643, 2146435072;
	selp.b32 	%r4645, %r4644, %r4643, %p4970;
	mov.b64 	%fd8249, {%r4642, %r4645};
	bra.uni 	$L__BB1_3091;

$L__BB1_3087:
	setp.gt.s32 	%p4968, %r228, -1;
	@%p4968 bra 	$L__BB1_3091;

	mov.f64 	%fd6043, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6044, %fd6043;
	setp.eq.f64 	%p4969, %fd6044, 0d4000000000000000;
	@%p4969 bra 	$L__BB1_3091;

	mov.f64 	%fd8249, 0dFFF8000000000000;

$L__BB1_3091:
	add.f64 	%fd6046, %fd2448, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4646}, %fd6046;
	}
	and.b32  	%r4647, %r4646, 2146435072;
	setp.ne.s32 	%p4972, %r4647, 2146435072;
	@%p4972 bra 	$L__BB1_3098;

	setp.gtu.f64 	%p4973, %fd2449, 0d7FF0000000000000;
	@%p4973 bra 	$L__BB1_3097;
	bra.uni 	$L__BB1_3093;

$L__BB1_3097:
	mov.f64 	%fd6048, 0d4000000000000000;
	add.rn.f64 	%fd8249, %fd2448, %fd6048;
	bra.uni 	$L__BB1_3098;

$L__BB1_3093:
	setp.eq.s32 	%p4974, %r5, 2146435072;
	mov.f64 	%fd6047, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4648, %temp}, %fd6047;
	}
	setp.eq.s32 	%p4975, %r4648, 0;
	and.pred  	%p4976, %p4974, %p4975;
	@%p4976 bra 	$L__BB1_3096;
	bra.uni 	$L__BB1_3094;

$L__BB1_3096:
	setp.lt.s32 	%p4982, %r3, 0;
	mov.u32 	%r4653, 0;
	setp.gt.f64 	%p4983, %fd2449, 0d3FF0000000000000;
	selp.b32 	%r4654, 2146435072, 0, %p4983;
	xor.b32  	%r4655, %r4654, 2146435072;
	selp.b32 	%r4656, %r4655, %r4654, %p4982;
	setp.eq.f32 	%p4984, %f214, 0fBF800000;
	selp.b32 	%r4657, 1072693248, %r4656, %p4984;
	mov.b64 	%fd8249, {%r4653, %r4657};
	bra.uni 	$L__BB1_3098;

$L__BB1_3094:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4649, %temp}, %fd2448;
	}
	and.b32  	%r4650, %r228, 2147483647;
	setp.ne.s32 	%p4977, %r4650, 2146435072;
	setp.ne.s32 	%p4978, %r4649, 0;
	or.pred  	%p4979, %p4977, %p4978;
	@%p4979 bra 	$L__BB1_3098;

	setp.ne.s32 	%p4980, %r5, 1071644672;
	and.pred  	%p4981, %p4980, %p161;
	selp.b32 	%r4651, %r7, %r6, %p4981;
	mov.u32 	%r4652, 0;
	mov.b64 	%fd8249, {%r4652, %r4651};

$L__BB1_3098:
	setp.eq.f32 	%p4985, %f214, 0f3F800000;
	selp.f64 	%fd6049, 0d3FF0000000000000, %fd8249, %p4985;
	setp.eq.f32 	%p4986, %f213, 0f3F800000;
	selp.f64 	%fd6050, 0d3FF0000000000000, %fd8246, %p4986;
	add.f64 	%fd2459, %fd6050, %fd6049;
	ld.global.f32 	%f215, [%rd71];
	cvt.f64.f32 	%fd2460, %f215;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd2460;
	}
	abs.f64 	%fd2461, %fd2460;
	{ // callseq 278, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2461;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8252, [retval0+0];
	} // callseq 278
	setp.lt.s32 	%p4987, %r229, 0;
	and.pred  	%p162, %p4987, %p246;
	not.pred 	%p4989, %p162;
	@%p4989 bra 	$L__BB1_3100;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4658}, %fd8252;
	}
	xor.b32  	%r4659, %r4658, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4660, %temp}, %fd8252;
	}
	mov.b64 	%fd8252, {%r4660, %r4659};

$L__BB1_3100:
	setp.eq.f32 	%p4990, %f215, 0f00000000;
	@%p4990 bra 	$L__BB1_3104;
	bra.uni 	$L__BB1_3101;

$L__BB1_3104:
	setp.lt.s32 	%p4993, %r3, 0;
	mov.u32 	%r4661, 0;
	selp.b32 	%r4662, %r229, 0, %p246;
	or.b32  	%r4663, %r4662, 2146435072;
	selp.b32 	%r4664, %r4663, %r4662, %p4993;
	mov.b64 	%fd8252, {%r4661, %r4664};
	bra.uni 	$L__BB1_3105;

$L__BB1_3101:
	setp.gt.s32 	%p4991, %r229, -1;
	@%p4991 bra 	$L__BB1_3105;

	mov.f64 	%fd6051, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6052, %fd6051;
	setp.eq.f64 	%p4992, %fd6052, 0d4000000000000000;
	@%p4992 bra 	$L__BB1_3105;

	mov.f64 	%fd8252, 0dFFF8000000000000;

$L__BB1_3105:
	add.f64 	%fd6054, %fd2460, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4665}, %fd6054;
	}
	and.b32  	%r4666, %r4665, 2146435072;
	setp.ne.s32 	%p4995, %r4666, 2146435072;
	@%p4995 bra 	$L__BB1_3112;

	setp.gtu.f64 	%p4996, %fd2461, 0d7FF0000000000000;
	@%p4996 bra 	$L__BB1_3111;
	bra.uni 	$L__BB1_3107;

$L__BB1_3111:
	mov.f64 	%fd6056, 0d4000000000000000;
	add.rn.f64 	%fd8252, %fd2460, %fd6056;
	bra.uni 	$L__BB1_3112;

$L__BB1_3107:
	setp.eq.s32 	%p4997, %r5, 2146435072;
	mov.f64 	%fd6055, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4667, %temp}, %fd6055;
	}
	setp.eq.s32 	%p4998, %r4667, 0;
	and.pred  	%p4999, %p4997, %p4998;
	@%p4999 bra 	$L__BB1_3110;
	bra.uni 	$L__BB1_3108;

$L__BB1_3110:
	setp.lt.s32 	%p5005, %r3, 0;
	mov.u32 	%r4672, 0;
	setp.gt.f64 	%p5006, %fd2461, 0d3FF0000000000000;
	selp.b32 	%r4673, 2146435072, 0, %p5006;
	xor.b32  	%r4674, %r4673, 2146435072;
	selp.b32 	%r4675, %r4674, %r4673, %p5005;
	setp.eq.f32 	%p5007, %f215, 0fBF800000;
	selp.b32 	%r4676, 1072693248, %r4675, %p5007;
	mov.b64 	%fd8252, {%r4672, %r4676};
	bra.uni 	$L__BB1_3112;

$L__BB1_3108:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4668, %temp}, %fd2460;
	}
	and.b32  	%r4669, %r229, 2147483647;
	setp.ne.s32 	%p5000, %r4669, 2146435072;
	setp.ne.s32 	%p5001, %r4668, 0;
	or.pred  	%p5002, %p5000, %p5001;
	@%p5002 bra 	$L__BB1_3112;

	setp.ne.s32 	%p5003, %r5, 1071644672;
	and.pred  	%p5004, %p5003, %p162;
	selp.b32 	%r4670, %r7, %r6, %p5004;
	mov.u32 	%r4671, 0;
	mov.b64 	%fd8252, {%r4671, %r4670};

$L__BB1_3112:
	setp.eq.f32 	%p5008, %f215, 0f3F800000;
	selp.f64 	%fd6057, 0d3FF0000000000000, %fd8252, %p5008;
	add.f64 	%fd2471, %fd2459, %fd6057;
	ld.global.f32 	%f216, [%rd72];
	ld.global.f32 	%f217, [%rd61];
	cvt.f64.f32 	%fd2472, %f217;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r230}, %fd2472;
	}
	abs.f64 	%fd2473, %fd2472;
	{ // callseq 279, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2473;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8255, [retval0+0];
	} // callseq 279
	setp.lt.s32 	%p5009, %r230, 0;
	and.pred  	%p163, %p5009, %p246;
	not.pred 	%p5011, %p163;
	@%p5011 bra 	$L__BB1_3114;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4677}, %fd8255;
	}
	xor.b32  	%r4678, %r4677, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4679, %temp}, %fd8255;
	}
	mov.b64 	%fd8255, {%r4679, %r4678};

$L__BB1_3114:
	setp.eq.f32 	%p5012, %f217, 0f00000000;
	@%p5012 bra 	$L__BB1_3118;
	bra.uni 	$L__BB1_3115;

$L__BB1_3118:
	setp.lt.s32 	%p5015, %r3, 0;
	mov.u32 	%r4680, 0;
	selp.b32 	%r4681, %r230, 0, %p246;
	or.b32  	%r4682, %r4681, 2146435072;
	selp.b32 	%r4683, %r4682, %r4681, %p5015;
	mov.b64 	%fd8255, {%r4680, %r4683};
	bra.uni 	$L__BB1_3119;

$L__BB1_3115:
	setp.gt.s32 	%p5013, %r230, -1;
	@%p5013 bra 	$L__BB1_3119;

	mov.f64 	%fd6058, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6059, %fd6058;
	setp.eq.f64 	%p5014, %fd6059, 0d4000000000000000;
	@%p5014 bra 	$L__BB1_3119;

	mov.f64 	%fd8255, 0dFFF8000000000000;

$L__BB1_3119:
	add.f64 	%fd6061, %fd2472, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4684}, %fd6061;
	}
	and.b32  	%r4685, %r4684, 2146435072;
	setp.ne.s32 	%p5017, %r4685, 2146435072;
	@%p5017 bra 	$L__BB1_3126;

	setp.gtu.f64 	%p5018, %fd2473, 0d7FF0000000000000;
	@%p5018 bra 	$L__BB1_3125;
	bra.uni 	$L__BB1_3121;

$L__BB1_3125:
	mov.f64 	%fd6063, 0d4000000000000000;
	add.rn.f64 	%fd8255, %fd2472, %fd6063;
	bra.uni 	$L__BB1_3126;

$L__BB1_3121:
	setp.eq.s32 	%p5019, %r5, 2146435072;
	mov.f64 	%fd6062, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4686, %temp}, %fd6062;
	}
	setp.eq.s32 	%p5020, %r4686, 0;
	and.pred  	%p5021, %p5019, %p5020;
	@%p5021 bra 	$L__BB1_3124;
	bra.uni 	$L__BB1_3122;

$L__BB1_3124:
	setp.lt.s32 	%p5027, %r3, 0;
	mov.u32 	%r4691, 0;
	setp.gt.f64 	%p5028, %fd2473, 0d3FF0000000000000;
	selp.b32 	%r4692, 2146435072, 0, %p5028;
	xor.b32  	%r4693, %r4692, 2146435072;
	selp.b32 	%r4694, %r4693, %r4692, %p5027;
	setp.eq.f32 	%p5029, %f217, 0fBF800000;
	selp.b32 	%r4695, 1072693248, %r4694, %p5029;
	mov.b64 	%fd8255, {%r4691, %r4695};
	bra.uni 	$L__BB1_3126;

$L__BB1_3122:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4687, %temp}, %fd2472;
	}
	and.b32  	%r4688, %r230, 2147483647;
	setp.ne.s32 	%p5022, %r4688, 2146435072;
	setp.ne.s32 	%p5023, %r4687, 0;
	or.pred  	%p5024, %p5022, %p5023;
	@%p5024 bra 	$L__BB1_3126;

	setp.ne.s32 	%p5025, %r5, 1071644672;
	and.pred  	%p5026, %p5025, %p163;
	selp.b32 	%r4689, %r7, %r6, %p5026;
	mov.u32 	%r4690, 0;
	mov.b64 	%fd8255, {%r4690, %r4689};

$L__BB1_3126:
	shl.b64 	%rd1077, %rd60, 2;
	add.s64 	%rd1076, %rd183, %rd1077;
	ld.global.f32 	%f218, [%rd1076];
	cvt.f64.f32 	%fd2483, %f218;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd2483;
	}
	abs.f64 	%fd2484, %fd2483;
	{ // callseq 280, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2484;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8258, [retval0+0];
	} // callseq 280
	setp.lt.s32 	%p5030, %r231, 0;
	and.pred  	%p164, %p5030, %p246;
	not.pred 	%p5032, %p164;
	@%p5032 bra 	$L__BB1_3128;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4696}, %fd8258;
	}
	xor.b32  	%r4697, %r4696, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4698, %temp}, %fd8258;
	}
	mov.b64 	%fd8258, {%r4698, %r4697};

$L__BB1_3128:
	setp.eq.f32 	%p5033, %f218, 0f00000000;
	@%p5033 bra 	$L__BB1_3132;
	bra.uni 	$L__BB1_3129;

$L__BB1_3132:
	setp.lt.s32 	%p5036, %r3, 0;
	mov.u32 	%r4699, 0;
	selp.b32 	%r4700, %r231, 0, %p246;
	or.b32  	%r4701, %r4700, 2146435072;
	selp.b32 	%r4702, %r4701, %r4700, %p5036;
	mov.b64 	%fd8258, {%r4699, %r4702};
	bra.uni 	$L__BB1_3133;

$L__BB1_3129:
	setp.gt.s32 	%p5034, %r231, -1;
	@%p5034 bra 	$L__BB1_3133;

	mov.f64 	%fd6064, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6065, %fd6064;
	setp.eq.f64 	%p5035, %fd6065, 0d4000000000000000;
	@%p5035 bra 	$L__BB1_3133;

	mov.f64 	%fd8258, 0dFFF8000000000000;

$L__BB1_3133:
	add.f64 	%fd6067, %fd2483, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4703}, %fd6067;
	}
	and.b32  	%r4704, %r4703, 2146435072;
	setp.ne.s32 	%p5038, %r4704, 2146435072;
	@%p5038 bra 	$L__BB1_3140;

	setp.gtu.f64 	%p5039, %fd2484, 0d7FF0000000000000;
	@%p5039 bra 	$L__BB1_3139;
	bra.uni 	$L__BB1_3135;

$L__BB1_3139:
	mov.f64 	%fd6069, 0d4000000000000000;
	add.rn.f64 	%fd8258, %fd2483, %fd6069;
	bra.uni 	$L__BB1_3140;

$L__BB1_3135:
	setp.eq.s32 	%p5040, %r5, 2146435072;
	mov.f64 	%fd6068, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4705, %temp}, %fd6068;
	}
	setp.eq.s32 	%p5041, %r4705, 0;
	and.pred  	%p5042, %p5040, %p5041;
	@%p5042 bra 	$L__BB1_3138;
	bra.uni 	$L__BB1_3136;

$L__BB1_3138:
	setp.lt.s32 	%p5048, %r3, 0;
	mov.u32 	%r4710, 0;
	setp.gt.f64 	%p5049, %fd2484, 0d3FF0000000000000;
	selp.b32 	%r4711, 2146435072, 0, %p5049;
	xor.b32  	%r4712, %r4711, 2146435072;
	selp.b32 	%r4713, %r4712, %r4711, %p5048;
	setp.eq.f32 	%p5050, %f218, 0fBF800000;
	selp.b32 	%r4714, 1072693248, %r4713, %p5050;
	mov.b64 	%fd8258, {%r4710, %r4714};
	bra.uni 	$L__BB1_3140;

$L__BB1_3136:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4706, %temp}, %fd2483;
	}
	and.b32  	%r4707, %r231, 2147483647;
	setp.ne.s32 	%p5043, %r4707, 2146435072;
	setp.ne.s32 	%p5044, %r4706, 0;
	or.pred  	%p5045, %p5043, %p5044;
	@%p5045 bra 	$L__BB1_3140;

	setp.ne.s32 	%p5046, %r5, 1071644672;
	and.pred  	%p5047, %p5046, %p164;
	selp.b32 	%r4708, %r7, %r6, %p5047;
	mov.u32 	%r4709, 0;
	mov.b64 	%fd8258, {%r4709, %r4708};

$L__BB1_3140:
	ld.global.f32 	%f219, [%rd74];
	cvt.f64.f32 	%fd2494, %f219;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r232}, %fd2494;
	}
	abs.f64 	%fd2495, %fd2494;
	{ // callseq 281, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2495;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8261, [retval0+0];
	} // callseq 281
	setp.lt.s32 	%p5051, %r232, 0;
	and.pred  	%p165, %p5051, %p246;
	not.pred 	%p5053, %p165;
	@%p5053 bra 	$L__BB1_3142;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4715}, %fd8261;
	}
	xor.b32  	%r4716, %r4715, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4717, %temp}, %fd8261;
	}
	mov.b64 	%fd8261, {%r4717, %r4716};

$L__BB1_3142:
	setp.eq.f32 	%p5054, %f219, 0f00000000;
	setp.eq.f32 	%p5055, %f217, 0f3F800000;
	selp.f64 	%fd6070, 0d3FF0000000000000, %fd8255, %p5055;
	setp.eq.f32 	%p5056, %f218, 0f3F800000;
	selp.f64 	%fd6071, 0d3FF0000000000000, %fd8258, %p5056;
	add.f64 	%fd2499, %fd6070, %fd6071;
	@%p5054 bra 	$L__BB1_3146;
	bra.uni 	$L__BB1_3143;

$L__BB1_3146:
	setp.lt.s32 	%p5059, %r3, 0;
	mov.u32 	%r4718, 0;
	selp.b32 	%r4719, %r232, 0, %p246;
	or.b32  	%r4720, %r4719, 2146435072;
	selp.b32 	%r4721, %r4720, %r4719, %p5059;
	mov.b64 	%fd8261, {%r4718, %r4721};
	bra.uni 	$L__BB1_3147;

$L__BB1_3143:
	setp.gt.s32 	%p5057, %r232, -1;
	@%p5057 bra 	$L__BB1_3147;

	mov.f64 	%fd6072, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6073, %fd6072;
	setp.eq.f64 	%p5058, %fd6073, 0d4000000000000000;
	@%p5058 bra 	$L__BB1_3147;

	mov.f64 	%fd8261, 0dFFF8000000000000;

$L__BB1_3147:
	add.f64 	%fd6075, %fd2494, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4722}, %fd6075;
	}
	and.b32  	%r4723, %r4722, 2146435072;
	setp.ne.s32 	%p5061, %r4723, 2146435072;
	@%p5061 bra 	$L__BB1_3154;

	setp.gtu.f64 	%p5062, %fd2495, 0d7FF0000000000000;
	@%p5062 bra 	$L__BB1_3153;
	bra.uni 	$L__BB1_3149;

$L__BB1_3153:
	mov.f64 	%fd6077, 0d4000000000000000;
	add.rn.f64 	%fd8261, %fd2494, %fd6077;
	bra.uni 	$L__BB1_3154;

$L__BB1_3149:
	setp.eq.s32 	%p5063, %r5, 2146435072;
	mov.f64 	%fd6076, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4724, %temp}, %fd6076;
	}
	setp.eq.s32 	%p5064, %r4724, 0;
	and.pred  	%p5065, %p5063, %p5064;
	@%p5065 bra 	$L__BB1_3152;
	bra.uni 	$L__BB1_3150;

$L__BB1_3152:
	setp.lt.s32 	%p5071, %r3, 0;
	mov.u32 	%r4729, 0;
	setp.gt.f64 	%p5072, %fd2495, 0d3FF0000000000000;
	selp.b32 	%r4730, 2146435072, 0, %p5072;
	xor.b32  	%r4731, %r4730, 2146435072;
	selp.b32 	%r4732, %r4731, %r4730, %p5071;
	setp.eq.f32 	%p5073, %f219, 0fBF800000;
	selp.b32 	%r4733, 1072693248, %r4732, %p5073;
	mov.b64 	%fd8261, {%r4729, %r4733};
	bra.uni 	$L__BB1_3154;

$L__BB1_3150:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4725, %temp}, %fd2494;
	}
	and.b32  	%r4726, %r232, 2147483647;
	setp.ne.s32 	%p5066, %r4726, 2146435072;
	setp.ne.s32 	%p5067, %r4725, 0;
	or.pred  	%p5068, %p5066, %p5067;
	@%p5068 bra 	$L__BB1_3154;

	setp.ne.s32 	%p5069, %r5, 1071644672;
	and.pred  	%p5070, %p5069, %p165;
	selp.b32 	%r4727, %r7, %r6, %p5070;
	mov.u32 	%r4728, 0;
	mov.b64 	%fd8261, {%r4728, %r4727};

$L__BB1_3154:
	ld.param.u64 	%rd1081, [_Z18BoundaryConditionsPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_S_S_S_S_S_S_S_S_fffffiii_param_23];
	shl.b64 	%rd1080, %rd60, 2;
	cvta.to.global.u64 	%rd1079, %rd1081;
	add.s64 	%rd1078, %rd1079, %rd1080;
	cvt.rn.f32.f64 	%f1275, %fd2471;
	cvt.f64.f32 	%fd6078, %f216;
	rcp.rn.f64 	%fd6079, %fd6078;
	setp.eq.f32 	%p5074, %f219, 0f3F800000;
	selp.f64 	%fd6080, 0d3FF0000000000000, %fd8261, %p5074;
	add.f64 	%fd6081, %fd2499, %fd6080;
	mul.f64 	%fd6082, %fd6079, %fd6081;
	cvt.rn.f32.f64 	%f1276, %fd6082;
	ld.global.f32 	%f1277, [%rd1078];
	sub.f32 	%f1278, %f1277, %f1276;
	cvt.f64.f32 	%fd6083, %f1278;
	cvt.f64.f32 	%fd6084, %f1275;
	fma.rn.f64 	%fd6085, %fd6084, 0dBFE0000000000000, %fd6083;
	mul.f64 	%fd6086, %fd6085, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1279, %fd6086;
	mul.f32 	%f1280, %f218, %f214;
	fma.rn.f32 	%f1281, %f217, %f213, %f1280;
	fma.rn.f32 	%f1282, %f219, %f215, %f1281;
	cvt.f64.f32 	%fd6087, %f1282;
	mul.f64 	%fd6088, %fd6079, %fd6087;
	cvt.rn.f32.f64 	%f1283, %fd6088;
	add.f32 	%f1284, %f1277, %f1279;
	div.rn.f32 	%f1285, %f217, %f216;
	fma.rn.f32 	%f1286, %f1285, %f1275, %f1284;
	mul.f32 	%f1287, %f213, %f1283;
	sub.f32 	%f220, %f1286, %f1287;
	ld.global.f32 	%f221, [%rd66];
	cvt.f64.f32 	%fd2506, %f221;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd2506;
	}
	abs.f64 	%fd2507, %fd2506;
	{ // callseq 282, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2507;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8336, [retval0+0];
	} // callseq 282
	setp.lt.s32 	%p5075, %r233, 0;
	and.pred  	%p166, %p5075, %p246;
	not.pred 	%p5077, %p166;
	mov.f64 	%fd8264, %fd8336;
	@%p5077 bra 	$L__BB1_3156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4734}, %fd8336;
	}
	xor.b32  	%r4735, %r4734, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4736, %temp}, %fd8336;
	}
	mov.b64 	%fd8264, {%r4736, %r4735};

$L__BB1_3156:
	setp.eq.f32 	%p5078, %f221, 0f00000000;
	@%p5078 bra 	$L__BB1_3160;
	bra.uni 	$L__BB1_3157;

$L__BB1_3160:
	setp.lt.s32 	%p5081, %r3, 0;
	mov.u32 	%r4737, 0;
	selp.b32 	%r4738, %r233, 0, %p246;
	or.b32  	%r4739, %r4738, 2146435072;
	selp.b32 	%r4740, %r4739, %r4738, %p5081;
	mov.b64 	%fd8264, {%r4737, %r4740};
	bra.uni 	$L__BB1_3161;

$L__BB1_3157:
	setp.gt.s32 	%p5079, %r233, -1;
	@%p5079 bra 	$L__BB1_3161;

	mov.f64 	%fd6089, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6090, %fd6089;
	setp.eq.f64 	%p5080, %fd6090, 0d4000000000000000;
	@%p5080 bra 	$L__BB1_3161;

	mov.f64 	%fd8264, 0dFFF8000000000000;

$L__BB1_3161:
	add.f64 	%fd6092, %fd2506, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4741}, %fd6092;
	}
	and.b32  	%r234, %r4741, 2146435072;
	setp.ne.s32 	%p5083, %r234, 2146435072;
	@%p5083 bra 	$L__BB1_3168;

	setp.gtu.f64 	%p5084, %fd2507, 0d7FF0000000000000;
	@%p5084 bra 	$L__BB1_3167;
	bra.uni 	$L__BB1_3163;

$L__BB1_3167:
	mov.f64 	%fd6094, 0d4000000000000000;
	add.rn.f64 	%fd8264, %fd2506, %fd6094;
	bra.uni 	$L__BB1_3168;

$L__BB1_3163:
	setp.eq.s32 	%p5085, %r5, 2146435072;
	mov.f64 	%fd6093, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4742, %temp}, %fd6093;
	}
	setp.eq.s32 	%p5086, %r4742, 0;
	and.pred  	%p5087, %p5085, %p5086;
	@%p5087 bra 	$L__BB1_3166;
	bra.uni 	$L__BB1_3164;

$L__BB1_3166:
	setp.lt.s32 	%p5093, %r3, 0;
	mov.u32 	%r4747, 0;
	setp.gt.f64 	%p5094, %fd2507, 0d3FF0000000000000;
	selp.b32 	%r4748, 2146435072, 0, %p5094;
	xor.b32  	%r4749, %r4748, 2146435072;
	selp.b32 	%r4750, %r4749, %r4748, %p5093;
	setp.eq.f32 	%p5095, %f221, 0fBF800000;
	selp.b32 	%r4751, 1072693248, %r4750, %p5095;
	mov.b64 	%fd8264, {%r4747, %r4751};
	bra.uni 	$L__BB1_3168;

$L__BB1_3164:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4743, %temp}, %fd2506;
	}
	and.b32  	%r4744, %r233, 2147483647;
	setp.ne.s32 	%p5088, %r4744, 2146435072;
	setp.ne.s32 	%p5089, %r4743, 0;
	or.pred  	%p5090, %p5088, %p5089;
	@%p5090 bra 	$L__BB1_3168;

	setp.ne.s32 	%p5091, %r5, 1071644672;
	and.pred  	%p5092, %p5091, %p166;
	selp.b32 	%r4745, %r7, %r6, %p5092;
	mov.u32 	%r4746, 0;
	mov.b64 	%fd8264, {%r4746, %r4745};

$L__BB1_3168:
	ld.global.f32 	%f222, [%rd67];
	cvt.f64.f32 	%fd2517, %f222;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd2517;
	}
	abs.f64 	%fd2518, %fd2517;
	{ // callseq 283, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2518;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8339, [retval0+0];
	} // callseq 283
	setp.lt.s32 	%p5096, %r235, 0;
	and.pred  	%p167, %p5096, %p246;
	not.pred 	%p5098, %p167;
	mov.f64 	%fd8267, %fd8339;
	@%p5098 bra 	$L__BB1_3170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4752}, %fd8339;
	}
	xor.b32  	%r4753, %r4752, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4754, %temp}, %fd8339;
	}
	mov.b64 	%fd8267, {%r4754, %r4753};

$L__BB1_3170:
	setp.eq.f32 	%p5099, %f222, 0f00000000;
	@%p5099 bra 	$L__BB1_3174;
	bra.uni 	$L__BB1_3171;

$L__BB1_3174:
	setp.lt.s32 	%p5102, %r3, 0;
	mov.u32 	%r4755, 0;
	selp.b32 	%r4756, %r235, 0, %p246;
	or.b32  	%r4757, %r4756, 2146435072;
	selp.b32 	%r4758, %r4757, %r4756, %p5102;
	mov.b64 	%fd8267, {%r4755, %r4758};
	bra.uni 	$L__BB1_3175;

$L__BB1_3171:
	setp.gt.s32 	%p5100, %r235, -1;
	@%p5100 bra 	$L__BB1_3175;

	mov.f64 	%fd6095, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6096, %fd6095;
	setp.eq.f64 	%p5101, %fd6096, 0d4000000000000000;
	@%p5101 bra 	$L__BB1_3175;

	mov.f64 	%fd8267, 0dFFF8000000000000;

$L__BB1_3175:
	add.f64 	%fd6098, %fd2517, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4759}, %fd6098;
	}
	and.b32  	%r236, %r4759, 2146435072;
	setp.ne.s32 	%p5104, %r236, 2146435072;
	@%p5104 bra 	$L__BB1_3182;

	setp.gtu.f64 	%p5105, %fd2518, 0d7FF0000000000000;
	@%p5105 bra 	$L__BB1_3181;
	bra.uni 	$L__BB1_3177;

$L__BB1_3181:
	mov.f64 	%fd6100, 0d4000000000000000;
	add.rn.f64 	%fd8267, %fd2517, %fd6100;
	bra.uni 	$L__BB1_3182;

$L__BB1_3177:
	setp.eq.s32 	%p5106, %r5, 2146435072;
	mov.f64 	%fd6099, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4760, %temp}, %fd6099;
	}
	setp.eq.s32 	%p5107, %r4760, 0;
	and.pred  	%p5108, %p5106, %p5107;
	@%p5108 bra 	$L__BB1_3180;
	bra.uni 	$L__BB1_3178;

$L__BB1_3180:
	setp.lt.s32 	%p5114, %r3, 0;
	mov.u32 	%r4765, 0;
	setp.gt.f64 	%p5115, %fd2518, 0d3FF0000000000000;
	selp.b32 	%r4766, 2146435072, 0, %p5115;
	xor.b32  	%r4767, %r4766, 2146435072;
	selp.b32 	%r4768, %r4767, %r4766, %p5114;
	setp.eq.f32 	%p5116, %f222, 0fBF800000;
	selp.b32 	%r4769, 1072693248, %r4768, %p5116;
	mov.b64 	%fd8267, {%r4765, %r4769};
	bra.uni 	$L__BB1_3182;

$L__BB1_3178:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4761, %temp}, %fd2517;
	}
	and.b32  	%r4762, %r235, 2147483647;
	setp.ne.s32 	%p5109, %r4762, 2146435072;
	setp.ne.s32 	%p5110, %r4761, 0;
	or.pred  	%p5111, %p5109, %p5110;
	@%p5111 bra 	$L__BB1_3182;

	setp.ne.s32 	%p5112, %r5, 1071644672;
	and.pred  	%p5113, %p5112, %p167;
	selp.b32 	%r4763, %r7, %r6, %p5113;
	mov.u32 	%r4764, 0;
	mov.b64 	%fd8267, {%r4764, %r4763};

$L__BB1_3182:
	setp.eq.f32 	%p5117, %f222, 0f3F800000;
	selp.f64 	%fd6101, 0d3FF0000000000000, %fd8267, %p5117;
	setp.eq.f32 	%p5118, %f221, 0f3F800000;
	selp.f64 	%fd6102, 0d3FF0000000000000, %fd8264, %p5118;
	add.f64 	%fd2528, %fd6102, %fd6101;
	ld.global.f32 	%f223, [%rd68];
	cvt.f64.f32 	%fd2529, %f223;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd2529;
	}
	abs.f64 	%fd2530, %fd2529;
	{ // callseq 284, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2530;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8342, [retval0+0];
	} // callseq 284
	setp.lt.s32 	%p5119, %r237, 0;
	and.pred  	%p168, %p5119, %p246;
	not.pred 	%p5121, %p168;
	mov.f64 	%fd8270, %fd8342;
	@%p5121 bra 	$L__BB1_3184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4770}, %fd8342;
	}
	xor.b32  	%r4771, %r4770, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4772, %temp}, %fd8342;
	}
	mov.b64 	%fd8270, {%r4772, %r4771};

$L__BB1_3184:
	setp.eq.f32 	%p5122, %f223, 0f00000000;
	@%p5122 bra 	$L__BB1_3188;
	bra.uni 	$L__BB1_3185;

$L__BB1_3188:
	setp.lt.s32 	%p5125, %r3, 0;
	mov.u32 	%r4773, 0;
	selp.b32 	%r4774, %r237, 0, %p246;
	or.b32  	%r4775, %r4774, 2146435072;
	selp.b32 	%r4776, %r4775, %r4774, %p5125;
	mov.b64 	%fd8270, {%r4773, %r4776};
	bra.uni 	$L__BB1_3189;

$L__BB1_3185:
	setp.gt.s32 	%p5123, %r237, -1;
	@%p5123 bra 	$L__BB1_3189;

	mov.f64 	%fd6103, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6104, %fd6103;
	setp.eq.f64 	%p5124, %fd6104, 0d4000000000000000;
	@%p5124 bra 	$L__BB1_3189;

	mov.f64 	%fd8270, 0dFFF8000000000000;

$L__BB1_3189:
	add.f64 	%fd6106, %fd2529, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4777}, %fd6106;
	}
	and.b32  	%r238, %r4777, 2146435072;
	setp.ne.s32 	%p5127, %r238, 2146435072;
	@%p5127 bra 	$L__BB1_3196;

	setp.gtu.f64 	%p5128, %fd2530, 0d7FF0000000000000;
	@%p5128 bra 	$L__BB1_3195;
	bra.uni 	$L__BB1_3191;

$L__BB1_3195:
	mov.f64 	%fd6108, 0d4000000000000000;
	add.rn.f64 	%fd8270, %fd2529, %fd6108;
	bra.uni 	$L__BB1_3196;

$L__BB1_3191:
	setp.eq.s32 	%p5129, %r5, 2146435072;
	mov.f64 	%fd6107, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4778, %temp}, %fd6107;
	}
	setp.eq.s32 	%p5130, %r4778, 0;
	and.pred  	%p5131, %p5129, %p5130;
	@%p5131 bra 	$L__BB1_3194;
	bra.uni 	$L__BB1_3192;

$L__BB1_3194:
	setp.lt.s32 	%p5137, %r3, 0;
	mov.u32 	%r4783, 0;
	setp.gt.f64 	%p5138, %fd2530, 0d3FF0000000000000;
	selp.b32 	%r4784, 2146435072, 0, %p5138;
	xor.b32  	%r4785, %r4784, 2146435072;
	selp.b32 	%r4786, %r4785, %r4784, %p5137;
	setp.eq.f32 	%p5139, %f223, 0fBF800000;
	selp.b32 	%r4787, 1072693248, %r4786, %p5139;
	mov.b64 	%fd8270, {%r4783, %r4787};
	bra.uni 	$L__BB1_3196;

$L__BB1_3192:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4779, %temp}, %fd2529;
	}
	and.b32  	%r4780, %r237, 2147483647;
	setp.ne.s32 	%p5132, %r4780, 2146435072;
	setp.ne.s32 	%p5133, %r4779, 0;
	or.pred  	%p5134, %p5132, %p5133;
	@%p5134 bra 	$L__BB1_3196;

	setp.ne.s32 	%p5135, %r5, 1071644672;
	and.pred  	%p5136, %p5135, %p168;
	selp.b32 	%r4781, %r7, %r6, %p5136;
	mov.u32 	%r4782, 0;
	mov.b64 	%fd8270, {%r4782, %r4781};

$L__BB1_3196:
	setp.eq.f32 	%p5140, %f223, 0f3F800000;
	selp.f64 	%fd6109, 0d3FF0000000000000, %fd8270, %p5140;
	add.f64 	%fd2540, %fd2528, %fd6109;
	ld.global.f32 	%f224, [%rd19];
	cvt.f64.f32 	%fd6110, %f224;
	rcp.rn.f64 	%fd2541, %fd6110;
	ld.global.f32 	%f225, [%rd62];
	cvt.f64.f32 	%fd2542, %f225;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd2542;
	}
	abs.f64 	%fd2543, %fd2542;
	{ // callseq 285, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2543;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8345, [retval0+0];
	} // callseq 285
	setp.lt.s32 	%p5141, %r239, 0;
	and.pred  	%p169, %p5141, %p246;
	not.pred 	%p5143, %p169;
	mov.f64 	%fd8273, %fd8345;
	@%p5143 bra 	$L__BB1_3198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4788}, %fd8345;
	}
	xor.b32  	%r4789, %r4788, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4790, %temp}, %fd8345;
	}
	mov.b64 	%fd8273, {%r4790, %r4789};

$L__BB1_3198:
	setp.eq.f32 	%p5144, %f225, 0f00000000;
	@%p5144 bra 	$L__BB1_3202;
	bra.uni 	$L__BB1_3199;

$L__BB1_3202:
	setp.lt.s32 	%p5147, %r3, 0;
	mov.u32 	%r4791, 0;
	selp.b32 	%r4792, %r239, 0, %p246;
	or.b32  	%r4793, %r4792, 2146435072;
	selp.b32 	%r4794, %r4793, %r4792, %p5147;
	mov.b64 	%fd8273, {%r4791, %r4794};
	bra.uni 	$L__BB1_3203;

$L__BB1_3199:
	setp.gt.s32 	%p5145, %r239, -1;
	@%p5145 bra 	$L__BB1_3203;

	mov.f64 	%fd6111, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6112, %fd6111;
	setp.eq.f64 	%p5146, %fd6112, 0d4000000000000000;
	@%p5146 bra 	$L__BB1_3203;

	mov.f64 	%fd8273, 0dFFF8000000000000;

$L__BB1_3203:
	add.f64 	%fd6114, %fd2542, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4795}, %fd6114;
	}
	and.b32  	%r240, %r4795, 2146435072;
	setp.ne.s32 	%p5149, %r240, 2146435072;
	@%p5149 bra 	$L__BB1_3210;

	setp.gtu.f64 	%p5150, %fd2543, 0d7FF0000000000000;
	@%p5150 bra 	$L__BB1_3209;
	bra.uni 	$L__BB1_3205;

$L__BB1_3209:
	mov.f64 	%fd6116, 0d4000000000000000;
	add.rn.f64 	%fd8273, %fd2542, %fd6116;
	bra.uni 	$L__BB1_3210;

$L__BB1_3205:
	setp.eq.s32 	%p5151, %r5, 2146435072;
	mov.f64 	%fd6115, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4796, %temp}, %fd6115;
	}
	setp.eq.s32 	%p5152, %r4796, 0;
	and.pred  	%p5153, %p5151, %p5152;
	@%p5153 bra 	$L__BB1_3208;
	bra.uni 	$L__BB1_3206;

$L__BB1_3208:
	setp.lt.s32 	%p5159, %r3, 0;
	mov.u32 	%r4801, 0;
	setp.gt.f64 	%p5160, %fd2543, 0d3FF0000000000000;
	selp.b32 	%r4802, 2146435072, 0, %p5160;
	xor.b32  	%r4803, %r4802, 2146435072;
	selp.b32 	%r4804, %r4803, %r4802, %p5159;
	setp.eq.f32 	%p5161, %f225, 0fBF800000;
	selp.b32 	%r4805, 1072693248, %r4804, %p5161;
	mov.b64 	%fd8273, {%r4801, %r4805};
	bra.uni 	$L__BB1_3210;

$L__BB1_3206:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4797, %temp}, %fd2542;
	}
	and.b32  	%r4798, %r239, 2147483647;
	setp.ne.s32 	%p5154, %r4798, 2146435072;
	setp.ne.s32 	%p5155, %r4797, 0;
	or.pred  	%p5156, %p5154, %p5155;
	@%p5156 bra 	$L__BB1_3210;

	setp.ne.s32 	%p5157, %r5, 1071644672;
	and.pred  	%p5158, %p5157, %p169;
	selp.b32 	%r4799, %r7, %r6, %p5158;
	mov.u32 	%r4800, 0;
	mov.b64 	%fd8273, {%r4800, %r4799};

$L__BB1_3210:
	ld.global.f32 	%f226, [%rd63];
	cvt.f64.f32 	%fd2553, %f226;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd2553;
	}
	abs.f64 	%fd2554, %fd2553;
	{ // callseq 286, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2554;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8348, [retval0+0];
	} // callseq 286
	setp.lt.s32 	%p5162, %r241, 0;
	and.pred  	%p170, %p5162, %p246;
	not.pred 	%p5164, %p170;
	mov.f64 	%fd8276, %fd8348;
	@%p5164 bra 	$L__BB1_3212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4806}, %fd8348;
	}
	xor.b32  	%r4807, %r4806, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4808, %temp}, %fd8348;
	}
	mov.b64 	%fd8276, {%r4808, %r4807};

$L__BB1_3212:
	setp.eq.f32 	%p5165, %f226, 0f00000000;
	@%p5165 bra 	$L__BB1_3216;
	bra.uni 	$L__BB1_3213;

$L__BB1_3216:
	setp.lt.s32 	%p5168, %r3, 0;
	mov.u32 	%r4809, 0;
	selp.b32 	%r4810, %r241, 0, %p246;
	or.b32  	%r4811, %r4810, 2146435072;
	selp.b32 	%r4812, %r4811, %r4810, %p5168;
	mov.b64 	%fd8276, {%r4809, %r4812};
	bra.uni 	$L__BB1_3217;

$L__BB1_3213:
	setp.gt.s32 	%p5166, %r241, -1;
	@%p5166 bra 	$L__BB1_3217;

	mov.f64 	%fd6117, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6118, %fd6117;
	setp.eq.f64 	%p5167, %fd6118, 0d4000000000000000;
	@%p5167 bra 	$L__BB1_3217;

	mov.f64 	%fd8276, 0dFFF8000000000000;

$L__BB1_3217:
	add.f64 	%fd6120, %fd2553, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4813}, %fd6120;
	}
	and.b32  	%r242, %r4813, 2146435072;
	setp.ne.s32 	%p5170, %r242, 2146435072;
	@%p5170 bra 	$L__BB1_3224;

	setp.gtu.f64 	%p5171, %fd2554, 0d7FF0000000000000;
	@%p5171 bra 	$L__BB1_3223;
	bra.uni 	$L__BB1_3219;

$L__BB1_3223:
	mov.f64 	%fd6122, 0d4000000000000000;
	add.rn.f64 	%fd8276, %fd2553, %fd6122;
	bra.uni 	$L__BB1_3224;

$L__BB1_3219:
	setp.eq.s32 	%p5172, %r5, 2146435072;
	mov.f64 	%fd6121, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4814, %temp}, %fd6121;
	}
	setp.eq.s32 	%p5173, %r4814, 0;
	and.pred  	%p5174, %p5172, %p5173;
	@%p5174 bra 	$L__BB1_3222;
	bra.uni 	$L__BB1_3220;

$L__BB1_3222:
	setp.lt.s32 	%p5180, %r3, 0;
	mov.u32 	%r4819, 0;
	setp.gt.f64 	%p5181, %fd2554, 0d3FF0000000000000;
	selp.b32 	%r4820, 2146435072, 0, %p5181;
	xor.b32  	%r4821, %r4820, 2146435072;
	selp.b32 	%r4822, %r4821, %r4820, %p5180;
	setp.eq.f32 	%p5182, %f226, 0fBF800000;
	selp.b32 	%r4823, 1072693248, %r4822, %p5182;
	mov.b64 	%fd8276, {%r4819, %r4823};
	bra.uni 	$L__BB1_3224;

$L__BB1_3220:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4815, %temp}, %fd2553;
	}
	and.b32  	%r4816, %r241, 2147483647;
	setp.ne.s32 	%p5175, %r4816, 2146435072;
	setp.ne.s32 	%p5176, %r4815, 0;
	or.pred  	%p5177, %p5175, %p5176;
	@%p5177 bra 	$L__BB1_3224;

	setp.ne.s32 	%p5178, %r5, 1071644672;
	and.pred  	%p5179, %p5178, %p170;
	selp.b32 	%r4817, %r7, %r6, %p5179;
	mov.u32 	%r4818, 0;
	mov.b64 	%fd8276, {%r4818, %r4817};

$L__BB1_3224:
	cvt.rn.f32.f64 	%f227, %fd2540;
	setp.eq.f32 	%p5183, %f226, 0f3F800000;
	selp.f64 	%fd6123, 0d3FF0000000000000, %fd8276, %p5183;
	setp.eq.f32 	%p5184, %f225, 0f3F800000;
	selp.f64 	%fd6124, 0d3FF0000000000000, %fd8273, %p5184;
	add.f64 	%fd2564, %fd6124, %fd6123;
	ld.global.f32 	%f228, [%rd65];
	cvt.f64.f32 	%fd2565, %f228;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r243}, %fd2565;
	}
	abs.f64 	%fd2566, %fd2565;
	{ // callseq 287, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2566;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8351, [retval0+0];
	} // callseq 287
	setp.lt.s32 	%p5185, %r243, 0;
	and.pred  	%p171, %p5185, %p246;
	not.pred 	%p5187, %p171;
	mov.f64 	%fd8279, %fd8351;
	@%p5187 bra 	$L__BB1_3226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4824}, %fd8351;
	}
	xor.b32  	%r4825, %r4824, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4826, %temp}, %fd8351;
	}
	mov.b64 	%fd8279, {%r4826, %r4825};

$L__BB1_3226:
	setp.eq.f32 	%p5188, %f228, 0f00000000;
	@%p5188 bra 	$L__BB1_3230;
	bra.uni 	$L__BB1_3227;

$L__BB1_3230:
	setp.lt.s32 	%p5191, %r3, 0;
	mov.u32 	%r4827, 0;
	selp.b32 	%r4828, %r243, 0, %p246;
	or.b32  	%r4829, %r4828, 2146435072;
	selp.b32 	%r4830, %r4829, %r4828, %p5191;
	mov.b64 	%fd8279, {%r4827, %r4830};
	bra.uni 	$L__BB1_3231;

$L__BB1_3227:
	setp.gt.s32 	%p5189, %r243, -1;
	@%p5189 bra 	$L__BB1_3231;

	mov.f64 	%fd6125, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6126, %fd6125;
	setp.eq.f64 	%p5190, %fd6126, 0d4000000000000000;
	@%p5190 bra 	$L__BB1_3231;

	mov.f64 	%fd8279, 0dFFF8000000000000;

$L__BB1_3231:
	add.f64 	%fd6128, %fd2565, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4831}, %fd6128;
	}
	and.b32  	%r244, %r4831, 2146435072;
	setp.ne.s32 	%p5193, %r244, 2146435072;
	@%p5193 bra 	$L__BB1_3238;

	setp.gtu.f64 	%p5194, %fd2566, 0d7FF0000000000000;
	@%p5194 bra 	$L__BB1_3237;
	bra.uni 	$L__BB1_3233;

$L__BB1_3237:
	mov.f64 	%fd6130, 0d4000000000000000;
	add.rn.f64 	%fd8279, %fd2565, %fd6130;
	bra.uni 	$L__BB1_3238;

$L__BB1_3233:
	setp.eq.s32 	%p5195, %r5, 2146435072;
	mov.f64 	%fd6129, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4832, %temp}, %fd6129;
	}
	setp.eq.s32 	%p5196, %r4832, 0;
	and.pred  	%p5197, %p5195, %p5196;
	@%p5197 bra 	$L__BB1_3236;
	bra.uni 	$L__BB1_3234;

$L__BB1_3236:
	setp.lt.s32 	%p5203, %r3, 0;
	mov.u32 	%r4837, 0;
	setp.gt.f64 	%p5204, %fd2566, 0d3FF0000000000000;
	selp.b32 	%r4838, 2146435072, 0, %p5204;
	xor.b32  	%r4839, %r4838, 2146435072;
	selp.b32 	%r4840, %r4839, %r4838, %p5203;
	setp.eq.f32 	%p5205, %f228, 0fBF800000;
	selp.b32 	%r4841, 1072693248, %r4840, %p5205;
	mov.b64 	%fd8279, {%r4837, %r4841};
	bra.uni 	$L__BB1_3238;

$L__BB1_3234:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4833, %temp}, %fd2565;
	}
	and.b32  	%r4834, %r243, 2147483647;
	setp.ne.s32 	%p5198, %r4834, 2146435072;
	setp.ne.s32 	%p5199, %r4833, 0;
	or.pred  	%p5200, %p5198, %p5199;
	@%p5200 bra 	$L__BB1_3238;

	setp.ne.s32 	%p5201, %r5, 1071644672;
	and.pred  	%p5202, %p5201, %p171;
	selp.b32 	%r4835, %r7, %r6, %p5202;
	mov.u32 	%r4836, 0;
	mov.b64 	%fd8279, {%r4836, %r4835};

$L__BB1_3238:
	add.f32 	%f1837, %f212, %f211;
	cvt.f64.f32 	%fd7516, %f1837;
	mul.f64 	%fd7515, %fd7516, 0d3FE0000000000000;
	setp.eq.f32 	%p5206, %f228, 0f3F800000;
	selp.f64 	%fd6131, 0d3FF0000000000000, %fd8279, %p5206;
	add.f64 	%fd6132, %fd2564, %fd6131;
	mul.f64 	%fd6133, %fd2541, %fd6132;
	cvt.rn.f32.f64 	%f1288, %fd6133;
	sub.f32 	%f1289, %f211, %f1288;
	cvt.f64.f32 	%fd6134, %f1289;
	cvt.f64.f32 	%fd6135, %f227;
	fma.rn.f64 	%fd6136, %fd6135, 0dBFE0000000000000, %fd6134;
	mul.f64 	%fd6137, %fd6136, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1290, %fd6137;
	mul.f32 	%f1291, %f226, %f222;
	fma.rn.f32 	%f1292, %f225, %f221, %f1291;
	fma.rn.f32 	%f1293, %f228, %f223, %f1292;
	cvt.f64.f32 	%fd6138, %f1293;
	mul.f64 	%fd6139, %fd2541, %fd6138;
	cvt.rn.f32.f64 	%f229, %fd6139;
	add.f32 	%f1294, %f211, %f1290;
	div.rn.f32 	%f1295, %f225, %f224;
	fma.rn.f32 	%f1296, %f1295, %f227, %f1294;
	mul.f32 	%f1297, %f221, %f229;
	sub.f32 	%f1298, %f1296, %f1297;
	sub.f32 	%f1299, %f220, %f1298;
	cvt.f64.f32 	%fd6140, %f1299;
	mul.f64 	%fd6141, %fd1, %fd6140;
	sub.f64 	%fd2576, %fd7515, %fd6141;
	ld.global.f32 	%f230, [%rd66+4];
	cvt.f64.f32 	%fd2577, %f230;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd2577;
	}
	abs.f64 	%fd2578, %fd2577;
	{ // callseq 288, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2578;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8282, [retval0+0];
	} // callseq 288
	setp.lt.s32 	%p5207, %r245, 0;
	and.pred  	%p172, %p5207, %p246;
	not.pred 	%p5209, %p172;
	@%p5209 bra 	$L__BB1_3240;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4842}, %fd8282;
	}
	xor.b32  	%r4843, %r4842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4844, %temp}, %fd8282;
	}
	mov.b64 	%fd8282, {%r4844, %r4843};

$L__BB1_3240:
	setp.eq.f32 	%p5210, %f230, 0f00000000;
	@%p5210 bra 	$L__BB1_3244;
	bra.uni 	$L__BB1_3241;

$L__BB1_3244:
	setp.lt.s32 	%p5213, %r3, 0;
	mov.u32 	%r4845, 0;
	selp.b32 	%r4846, %r245, 0, %p246;
	or.b32  	%r4847, %r4846, 2146435072;
	selp.b32 	%r4848, %r4847, %r4846, %p5213;
	mov.b64 	%fd8282, {%r4845, %r4848};
	bra.uni 	$L__BB1_3245;

$L__BB1_3241:
	setp.gt.s32 	%p5211, %r245, -1;
	@%p5211 bra 	$L__BB1_3245;

	mov.f64 	%fd6142, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6143, %fd6142;
	setp.eq.f64 	%p5212, %fd6143, 0d4000000000000000;
	@%p5212 bra 	$L__BB1_3245;

	mov.f64 	%fd8282, 0dFFF8000000000000;

$L__BB1_3245:
	add.f64 	%fd6145, %fd2577, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4849}, %fd6145;
	}
	and.b32  	%r4850, %r4849, 2146435072;
	setp.ne.s32 	%p5215, %r4850, 2146435072;
	@%p5215 bra 	$L__BB1_3252;

	cvt.f64.f32 	%fd7518, %f230;
	abs.f64 	%fd7517, %fd7518;
	setp.gtu.f64 	%p5216, %fd7517, 0d7FF0000000000000;
	@%p5216 bra 	$L__BB1_3251;
	bra.uni 	$L__BB1_3247;

$L__BB1_3251:
	mov.f64 	%fd6147, 0d4000000000000000;
	add.rn.f64 	%fd8282, %fd2577, %fd6147;
	bra.uni 	$L__BB1_3252;

$L__BB1_3247:
	setp.eq.s32 	%p5217, %r5, 2146435072;
	mov.f64 	%fd6146, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4851, %temp}, %fd6146;
	}
	setp.eq.s32 	%p5218, %r4851, 0;
	and.pred  	%p5219, %p5217, %p5218;
	@%p5219 bra 	$L__BB1_3250;
	bra.uni 	$L__BB1_3248;

$L__BB1_3250:
	cvt.f64.f32 	%fd7521, %f230;
	abs.f64 	%fd7520, %fd7521;
	setp.lt.s32 	%p5225, %r3, 0;
	mov.u32 	%r4856, 0;
	setp.gt.f64 	%p5226, %fd7520, 0d3FF0000000000000;
	selp.b32 	%r4857, 2146435072, 0, %p5226;
	xor.b32  	%r4858, %r4857, 2146435072;
	selp.b32 	%r4859, %r4858, %r4857, %p5225;
	setp.eq.f32 	%p5227, %f230, 0fBF800000;
	selp.b32 	%r4860, 1072693248, %r4859, %p5227;
	mov.b64 	%fd8282, {%r4856, %r4860};
	bra.uni 	$L__BB1_3252;

$L__BB1_3248:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4852, %temp}, %fd2577;
	}
	and.b32  	%r4853, %r245, 2147483647;
	setp.ne.s32 	%p5220, %r4853, 2146435072;
	setp.ne.s32 	%p5221, %r4852, 0;
	or.pred  	%p5222, %p5220, %p5221;
	@%p5222 bra 	$L__BB1_3252;

	cvt.f64.f32 	%fd7519, %f230;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7127}, %fd7519;
	}
	setp.lt.s32 	%p7570, %r7127, 0;
	and.pred  	%p7569, %p7570, %p246;
	setp.ne.s32 	%p5223, %r5, 1071644672;
	and.pred  	%p5224, %p5223, %p7569;
	selp.b32 	%r4854, %r7, %r6, %p5224;
	mov.u32 	%r4855, 0;
	mov.b64 	%fd8282, {%r4855, %r4854};

$L__BB1_3252:
	ld.global.f32 	%f231, [%rd67+4];
	cvt.f64.f32 	%fd2588, %f231;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r246}, %fd2588;
	}
	abs.f64 	%fd2589, %fd2588;
	{ // callseq 289, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2589;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8285, [retval0+0];
	} // callseq 289
	setp.lt.s32 	%p5228, %r246, 0;
	and.pred  	%p173, %p5228, %p246;
	not.pred 	%p5230, %p173;
	@%p5230 bra 	$L__BB1_3254;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4861}, %fd8285;
	}
	xor.b32  	%r4862, %r4861, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4863, %temp}, %fd8285;
	}
	mov.b64 	%fd8285, {%r4863, %r4862};

$L__BB1_3254:
	setp.eq.f32 	%p5231, %f231, 0f00000000;
	@%p5231 bra 	$L__BB1_3258;
	bra.uni 	$L__BB1_3255;

$L__BB1_3258:
	setp.lt.s32 	%p5234, %r3, 0;
	mov.u32 	%r4864, 0;
	selp.b32 	%r4865, %r246, 0, %p246;
	or.b32  	%r4866, %r4865, 2146435072;
	selp.b32 	%r4867, %r4866, %r4865, %p5234;
	mov.b64 	%fd8285, {%r4864, %r4867};
	bra.uni 	$L__BB1_3259;

$L__BB1_3255:
	setp.gt.s32 	%p5232, %r246, -1;
	@%p5232 bra 	$L__BB1_3259;

	mov.f64 	%fd6148, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6149, %fd6148;
	setp.eq.f64 	%p5233, %fd6149, 0d4000000000000000;
	@%p5233 bra 	$L__BB1_3259;

	mov.f64 	%fd8285, 0dFFF8000000000000;

$L__BB1_3259:
	add.f64 	%fd6151, %fd2588, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4868}, %fd6151;
	}
	and.b32  	%r4869, %r4868, 2146435072;
	setp.ne.s32 	%p5236, %r4869, 2146435072;
	@%p5236 bra 	$L__BB1_3266;

	cvt.f64.f32 	%fd7523, %f231;
	abs.f64 	%fd7522, %fd7523;
	setp.gtu.f64 	%p5237, %fd7522, 0d7FF0000000000000;
	@%p5237 bra 	$L__BB1_3265;
	bra.uni 	$L__BB1_3261;

$L__BB1_3265:
	mov.f64 	%fd6153, 0d4000000000000000;
	add.rn.f64 	%fd8285, %fd2588, %fd6153;
	bra.uni 	$L__BB1_3266;

$L__BB1_3261:
	setp.eq.s32 	%p5238, %r5, 2146435072;
	mov.f64 	%fd6152, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4870, %temp}, %fd6152;
	}
	setp.eq.s32 	%p5239, %r4870, 0;
	and.pred  	%p5240, %p5238, %p5239;
	@%p5240 bra 	$L__BB1_3264;
	bra.uni 	$L__BB1_3262;

$L__BB1_3264:
	cvt.f64.f32 	%fd7526, %f231;
	abs.f64 	%fd7525, %fd7526;
	setp.lt.s32 	%p5246, %r3, 0;
	mov.u32 	%r4875, 0;
	setp.gt.f64 	%p5247, %fd7525, 0d3FF0000000000000;
	selp.b32 	%r4876, 2146435072, 0, %p5247;
	xor.b32  	%r4877, %r4876, 2146435072;
	selp.b32 	%r4878, %r4877, %r4876, %p5246;
	setp.eq.f32 	%p5248, %f231, 0fBF800000;
	selp.b32 	%r4879, 1072693248, %r4878, %p5248;
	mov.b64 	%fd8285, {%r4875, %r4879};
	bra.uni 	$L__BB1_3266;

$L__BB1_3262:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4871, %temp}, %fd2588;
	}
	and.b32  	%r4872, %r246, 2147483647;
	setp.ne.s32 	%p5241, %r4872, 2146435072;
	setp.ne.s32 	%p5242, %r4871, 0;
	or.pred  	%p5243, %p5241, %p5242;
	@%p5243 bra 	$L__BB1_3266;

	cvt.f64.f32 	%fd7524, %f231;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7128}, %fd7524;
	}
	setp.lt.s32 	%p7572, %r7128, 0;
	and.pred  	%p7571, %p7572, %p246;
	setp.ne.s32 	%p5244, %r5, 1071644672;
	and.pred  	%p5245, %p5244, %p7571;
	selp.b32 	%r4873, %r7, %r6, %p5245;
	mov.u32 	%r4874, 0;
	mov.b64 	%fd8285, {%r4874, %r4873};

$L__BB1_3266:
	setp.eq.f32 	%p5249, %f231, 0f3F800000;
	selp.f64 	%fd6154, 0d3FF0000000000000, %fd8285, %p5249;
	setp.eq.f32 	%p5250, %f230, 0f3F800000;
	selp.f64 	%fd6155, 0d3FF0000000000000, %fd8282, %p5250;
	add.f64 	%fd2599, %fd6155, %fd6154;
	ld.global.f32 	%f232, [%rd68+4];
	cvt.f64.f32 	%fd2600, %f232;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd2600;
	}
	abs.f64 	%fd2601, %fd2600;
	{ // callseq 290, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2601;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8288, [retval0+0];
	} // callseq 290
	setp.lt.s32 	%p5251, %r247, 0;
	and.pred  	%p174, %p5251, %p246;
	not.pred 	%p5253, %p174;
	@%p5253 bra 	$L__BB1_3268;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4880}, %fd8288;
	}
	xor.b32  	%r4881, %r4880, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4882, %temp}, %fd8288;
	}
	mov.b64 	%fd8288, {%r4882, %r4881};

$L__BB1_3268:
	setp.eq.f32 	%p5254, %f232, 0f00000000;
	@%p5254 bra 	$L__BB1_3272;
	bra.uni 	$L__BB1_3269;

$L__BB1_3272:
	setp.lt.s32 	%p5257, %r3, 0;
	mov.u32 	%r4883, 0;
	selp.b32 	%r4884, %r247, 0, %p246;
	or.b32  	%r4885, %r4884, 2146435072;
	selp.b32 	%r4886, %r4885, %r4884, %p5257;
	mov.b64 	%fd8288, {%r4883, %r4886};
	bra.uni 	$L__BB1_3273;

$L__BB1_3269:
	setp.gt.s32 	%p5255, %r247, -1;
	@%p5255 bra 	$L__BB1_3273;

	mov.f64 	%fd6156, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6157, %fd6156;
	setp.eq.f64 	%p5256, %fd6157, 0d4000000000000000;
	@%p5256 bra 	$L__BB1_3273;

	mov.f64 	%fd8288, 0dFFF8000000000000;

$L__BB1_3273:
	add.f64 	%fd6159, %fd2600, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4887}, %fd6159;
	}
	and.b32  	%r4888, %r4887, 2146435072;
	setp.ne.s32 	%p5259, %r4888, 2146435072;
	@%p5259 bra 	$L__BB1_3280;

	cvt.f64.f32 	%fd7528, %f232;
	abs.f64 	%fd7527, %fd7528;
	setp.gtu.f64 	%p5260, %fd7527, 0d7FF0000000000000;
	@%p5260 bra 	$L__BB1_3279;
	bra.uni 	$L__BB1_3275;

$L__BB1_3279:
	mov.f64 	%fd6161, 0d4000000000000000;
	add.rn.f64 	%fd8288, %fd2600, %fd6161;
	bra.uni 	$L__BB1_3280;

$L__BB1_3275:
	setp.eq.s32 	%p5261, %r5, 2146435072;
	mov.f64 	%fd6160, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4889, %temp}, %fd6160;
	}
	setp.eq.s32 	%p5262, %r4889, 0;
	and.pred  	%p5263, %p5261, %p5262;
	@%p5263 bra 	$L__BB1_3278;
	bra.uni 	$L__BB1_3276;

$L__BB1_3278:
	cvt.f64.f32 	%fd7531, %f232;
	abs.f64 	%fd7530, %fd7531;
	setp.lt.s32 	%p5269, %r3, 0;
	mov.u32 	%r4894, 0;
	setp.gt.f64 	%p5270, %fd7530, 0d3FF0000000000000;
	selp.b32 	%r4895, 2146435072, 0, %p5270;
	xor.b32  	%r4896, %r4895, 2146435072;
	selp.b32 	%r4897, %r4896, %r4895, %p5269;
	setp.eq.f32 	%p5271, %f232, 0fBF800000;
	selp.b32 	%r4898, 1072693248, %r4897, %p5271;
	mov.b64 	%fd8288, {%r4894, %r4898};
	bra.uni 	$L__BB1_3280;

$L__BB1_3276:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4890, %temp}, %fd2600;
	}
	and.b32  	%r4891, %r247, 2147483647;
	setp.ne.s32 	%p5264, %r4891, 2146435072;
	setp.ne.s32 	%p5265, %r4890, 0;
	or.pred  	%p5266, %p5264, %p5265;
	@%p5266 bra 	$L__BB1_3280;

	cvt.f64.f32 	%fd7529, %f232;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7129}, %fd7529;
	}
	setp.lt.s32 	%p7574, %r7129, 0;
	and.pred  	%p7573, %p7574, %p246;
	setp.ne.s32 	%p5267, %r5, 1071644672;
	and.pred  	%p5268, %p5267, %p7573;
	selp.b32 	%r4892, %r7, %r6, %p5268;
	mov.u32 	%r4893, 0;
	mov.b64 	%fd8288, {%r4893, %r4892};

$L__BB1_3280:
	setp.eq.f32 	%p5272, %f232, 0f3F800000;
	selp.f64 	%fd6162, 0d3FF0000000000000, %fd8288, %p5272;
	add.f64 	%fd2611, %fd2599, %fd6162;
	ld.global.f32 	%f233, [%rd19+4];
	ld.global.f32 	%f234, [%rd62+4];
	cvt.f64.f32 	%fd2612, %f234;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd2612;
	}
	abs.f64 	%fd2613, %fd2612;
	{ // callseq 291, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2613;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8291, [retval0+0];
	} // callseq 291
	setp.lt.s32 	%p5273, %r248, 0;
	and.pred  	%p175, %p5273, %p246;
	not.pred 	%p5275, %p175;
	@%p5275 bra 	$L__BB1_3282;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4900}, %fd8291;
	}
	xor.b32  	%r4901, %r4900, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4902, %temp}, %fd8291;
	}
	mov.b64 	%fd8291, {%r4902, %r4901};

$L__BB1_3282:
	setp.eq.f32 	%p5276, %f234, 0f00000000;
	@%p5276 bra 	$L__BB1_3286;
	bra.uni 	$L__BB1_3283;

$L__BB1_3286:
	setp.lt.s32 	%p5279, %r3, 0;
	mov.u32 	%r4903, 0;
	selp.b32 	%r4904, %r248, 0, %p246;
	or.b32  	%r4905, %r4904, 2146435072;
	selp.b32 	%r4906, %r4905, %r4904, %p5279;
	mov.b64 	%fd8291, {%r4903, %r4906};
	bra.uni 	$L__BB1_3287;

$L__BB1_3283:
	setp.gt.s32 	%p5277, %r248, -1;
	@%p5277 bra 	$L__BB1_3287;

	mov.f64 	%fd6163, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6164, %fd6163;
	setp.eq.f64 	%p5278, %fd6164, 0d4000000000000000;
	@%p5278 bra 	$L__BB1_3287;

	mov.f64 	%fd8291, 0dFFF8000000000000;

$L__BB1_3287:
	add.f64 	%fd6166, %fd2612, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4907}, %fd6166;
	}
	and.b32  	%r4908, %r4907, 2146435072;
	setp.ne.s32 	%p5281, %r4908, 2146435072;
	@%p5281 bra 	$L__BB1_3294;

	cvt.f64.f32 	%fd7533, %f234;
	abs.f64 	%fd7532, %fd7533;
	setp.gtu.f64 	%p5282, %fd7532, 0d7FF0000000000000;
	@%p5282 bra 	$L__BB1_3293;
	bra.uni 	$L__BB1_3289;

$L__BB1_3293:
	mov.f64 	%fd6168, 0d4000000000000000;
	add.rn.f64 	%fd8291, %fd2612, %fd6168;
	bra.uni 	$L__BB1_3294;

$L__BB1_3289:
	setp.eq.s32 	%p5283, %r5, 2146435072;
	mov.f64 	%fd6167, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4909, %temp}, %fd6167;
	}
	setp.eq.s32 	%p5284, %r4909, 0;
	and.pred  	%p5285, %p5283, %p5284;
	@%p5285 bra 	$L__BB1_3292;
	bra.uni 	$L__BB1_3290;

$L__BB1_3292:
	cvt.f64.f32 	%fd7536, %f234;
	abs.f64 	%fd7535, %fd7536;
	setp.lt.s32 	%p5291, %r3, 0;
	mov.u32 	%r4914, 0;
	setp.gt.f64 	%p5292, %fd7535, 0d3FF0000000000000;
	selp.b32 	%r4915, 2146435072, 0, %p5292;
	xor.b32  	%r4916, %r4915, 2146435072;
	selp.b32 	%r4917, %r4916, %r4915, %p5291;
	setp.eq.f32 	%p5293, %f234, 0fBF800000;
	selp.b32 	%r4918, 1072693248, %r4917, %p5293;
	mov.b64 	%fd8291, {%r4914, %r4918};
	bra.uni 	$L__BB1_3294;

$L__BB1_3290:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4910, %temp}, %fd2612;
	}
	and.b32  	%r4911, %r248, 2147483647;
	setp.ne.s32 	%p5286, %r4911, 2146435072;
	setp.ne.s32 	%p5287, %r4910, 0;
	or.pred  	%p5288, %p5286, %p5287;
	@%p5288 bra 	$L__BB1_3294;

	cvt.f64.f32 	%fd7534, %f234;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7130}, %fd7534;
	}
	setp.lt.s32 	%p7576, %r7130, 0;
	and.pred  	%p7575, %p7576, %p246;
	setp.ne.s32 	%p5289, %r5, 1071644672;
	and.pred  	%p5290, %p5289, %p7575;
	selp.b32 	%r4912, %r7, %r6, %p5290;
	mov.u32 	%r4913, 0;
	mov.b64 	%fd8291, {%r4913, %r4912};

$L__BB1_3294:
	ld.global.f32 	%f235, [%rd63+4];
	cvt.f64.f32 	%fd2623, %f235;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd2623;
	}
	abs.f64 	%fd2624, %fd2623;
	{ // callseq 292, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2624;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8294, [retval0+0];
	} // callseq 292
	setp.lt.s32 	%p5294, %r250, 0;
	and.pred  	%p176, %p5294, %p246;
	not.pred 	%p5296, %p176;
	@%p5296 bra 	$L__BB1_3296;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4919}, %fd8294;
	}
	xor.b32  	%r4920, %r4919, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4921, %temp}, %fd8294;
	}
	mov.b64 	%fd8294, {%r4921, %r4920};

$L__BB1_3296:
	setp.eq.f32 	%p5297, %f235, 0f00000000;
	@%p5297 bra 	$L__BB1_3300;
	bra.uni 	$L__BB1_3297;

$L__BB1_3300:
	setp.lt.s32 	%p5300, %r3, 0;
	mov.u32 	%r4922, 0;
	selp.b32 	%r4923, %r250, 0, %p246;
	or.b32  	%r4924, %r4923, 2146435072;
	selp.b32 	%r4925, %r4924, %r4923, %p5300;
	mov.b64 	%fd8294, {%r4922, %r4925};
	bra.uni 	$L__BB1_3301;

$L__BB1_3297:
	setp.gt.s32 	%p5298, %r250, -1;
	@%p5298 bra 	$L__BB1_3301;

	mov.f64 	%fd6169, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6170, %fd6169;
	setp.eq.f64 	%p5299, %fd6170, 0d4000000000000000;
	@%p5299 bra 	$L__BB1_3301;

	mov.f64 	%fd8294, 0dFFF8000000000000;

$L__BB1_3301:
	add.f64 	%fd6172, %fd2623, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4926}, %fd6172;
	}
	and.b32  	%r4927, %r4926, 2146435072;
	setp.ne.s32 	%p5302, %r4927, 2146435072;
	@%p5302 bra 	$L__BB1_3308;

	cvt.f64.f32 	%fd7538, %f235;
	abs.f64 	%fd7537, %fd7538;
	setp.gtu.f64 	%p5303, %fd7537, 0d7FF0000000000000;
	@%p5303 bra 	$L__BB1_3307;
	bra.uni 	$L__BB1_3303;

$L__BB1_3307:
	mov.f64 	%fd6174, 0d4000000000000000;
	add.rn.f64 	%fd8294, %fd2623, %fd6174;
	bra.uni 	$L__BB1_3308;

$L__BB1_3303:
	setp.eq.s32 	%p5304, %r5, 2146435072;
	mov.f64 	%fd6173, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4928, %temp}, %fd6173;
	}
	setp.eq.s32 	%p5305, %r4928, 0;
	and.pred  	%p5306, %p5304, %p5305;
	@%p5306 bra 	$L__BB1_3306;
	bra.uni 	$L__BB1_3304;

$L__BB1_3306:
	cvt.f64.f32 	%fd7541, %f235;
	abs.f64 	%fd7540, %fd7541;
	setp.lt.s32 	%p5312, %r3, 0;
	mov.u32 	%r4933, 0;
	setp.gt.f64 	%p5313, %fd7540, 0d3FF0000000000000;
	selp.b32 	%r4934, 2146435072, 0, %p5313;
	xor.b32  	%r4935, %r4934, 2146435072;
	selp.b32 	%r4936, %r4935, %r4934, %p5312;
	setp.eq.f32 	%p5314, %f235, 0fBF800000;
	selp.b32 	%r4937, 1072693248, %r4936, %p5314;
	mov.b64 	%fd8294, {%r4933, %r4937};
	bra.uni 	$L__BB1_3308;

$L__BB1_3304:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4929, %temp}, %fd2623;
	}
	and.b32  	%r4930, %r250, 2147483647;
	setp.ne.s32 	%p5307, %r4930, 2146435072;
	setp.ne.s32 	%p5308, %r4929, 0;
	or.pred  	%p5309, %p5307, %p5308;
	@%p5309 bra 	$L__BB1_3308;

	cvt.f64.f32 	%fd7539, %f235;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7131}, %fd7539;
	}
	setp.lt.s32 	%p7578, %r7131, 0;
	and.pred  	%p7577, %p7578, %p246;
	setp.ne.s32 	%p5310, %r5, 1071644672;
	and.pred  	%p5311, %p5310, %p7577;
	selp.b32 	%r4931, %r7, %r6, %p5311;
	mov.u32 	%r4932, 0;
	mov.b64 	%fd8294, {%r4932, %r4931};

$L__BB1_3308:
	ld.global.f32 	%f236, [%rd65+4];
	cvt.f64.f32 	%fd2634, %f236;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd2634;
	}
	abs.f64 	%fd2635, %fd2634;
	{ // callseq 293, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2635;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8297, [retval0+0];
	} // callseq 293
	setp.lt.s32 	%p5315, %r251, 0;
	and.pred  	%p177, %p5315, %p246;
	not.pred 	%p5317, %p177;
	@%p5317 bra 	$L__BB1_3310;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4938}, %fd8297;
	}
	xor.b32  	%r4939, %r4938, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4940, %temp}, %fd8297;
	}
	mov.b64 	%fd8297, {%r4940, %r4939};

$L__BB1_3310:
	setp.eq.f32 	%p5318, %f236, 0f00000000;
	setp.eq.f32 	%p5319, %f234, 0f3F800000;
	selp.f64 	%fd6175, 0d3FF0000000000000, %fd8291, %p5319;
	setp.eq.f32 	%p5320, %f235, 0f3F800000;
	selp.f64 	%fd6176, 0d3FF0000000000000, %fd8294, %p5320;
	add.f64 	%fd2639, %fd6175, %fd6176;
	@%p5318 bra 	$L__BB1_3314;
	bra.uni 	$L__BB1_3311;

$L__BB1_3314:
	setp.lt.s32 	%p5323, %r3, 0;
	mov.u32 	%r4941, 0;
	selp.b32 	%r4942, %r251, 0, %p246;
	or.b32  	%r4943, %r4942, 2146435072;
	selp.b32 	%r4944, %r4943, %r4942, %p5323;
	mov.b64 	%fd8297, {%r4941, %r4944};
	bra.uni 	$L__BB1_3315;

$L__BB1_3311:
	setp.gt.s32 	%p5321, %r251, -1;
	@%p5321 bra 	$L__BB1_3315;

	mov.f64 	%fd6177, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6178, %fd6177;
	setp.eq.f64 	%p5322, %fd6178, 0d4000000000000000;
	@%p5322 bra 	$L__BB1_3315;

	mov.f64 	%fd8297, 0dFFF8000000000000;

$L__BB1_3315:
	add.f64 	%fd6180, %fd2634, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4945}, %fd6180;
	}
	and.b32  	%r4946, %r4945, 2146435072;
	setp.ne.s32 	%p5325, %r4946, 2146435072;
	@%p5325 bra 	$L__BB1_3322;

	cvt.f64.f32 	%fd7543, %f236;
	abs.f64 	%fd7542, %fd7543;
	setp.gtu.f64 	%p5326, %fd7542, 0d7FF0000000000000;
	@%p5326 bra 	$L__BB1_3321;
	bra.uni 	$L__BB1_3317;

$L__BB1_3321:
	mov.f64 	%fd6182, 0d4000000000000000;
	add.rn.f64 	%fd8297, %fd2634, %fd6182;
	bra.uni 	$L__BB1_3322;

$L__BB1_3317:
	setp.eq.s32 	%p5327, %r5, 2146435072;
	mov.f64 	%fd6181, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4947, %temp}, %fd6181;
	}
	setp.eq.s32 	%p5328, %r4947, 0;
	and.pred  	%p5329, %p5327, %p5328;
	@%p5329 bra 	$L__BB1_3320;
	bra.uni 	$L__BB1_3318;

$L__BB1_3320:
	cvt.f64.f32 	%fd7546, %f236;
	abs.f64 	%fd7545, %fd7546;
	setp.lt.s32 	%p5335, %r3, 0;
	mov.u32 	%r4952, 0;
	setp.gt.f64 	%p5336, %fd7545, 0d3FF0000000000000;
	selp.b32 	%r4953, 2146435072, 0, %p5336;
	xor.b32  	%r4954, %r4953, 2146435072;
	selp.b32 	%r4955, %r4954, %r4953, %p5335;
	setp.eq.f32 	%p5337, %f236, 0fBF800000;
	selp.b32 	%r4956, 1072693248, %r4955, %p5337;
	mov.b64 	%fd8297, {%r4952, %r4956};
	bra.uni 	$L__BB1_3322;

$L__BB1_3318:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4948, %temp}, %fd2634;
	}
	and.b32  	%r4949, %r251, 2147483647;
	setp.ne.s32 	%p5330, %r4949, 2146435072;
	setp.ne.s32 	%p5331, %r4948, 0;
	or.pred  	%p5332, %p5330, %p5331;
	@%p5332 bra 	$L__BB1_3322;

	cvt.f64.f32 	%fd7544, %f236;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7132}, %fd7544;
	}
	setp.lt.s32 	%p7580, %r7132, 0;
	and.pred  	%p7579, %p7580, %p246;
	setp.ne.s32 	%p5333, %r5, 1071644672;
	and.pred  	%p5334, %p5333, %p7579;
	selp.b32 	%r4950, %r7, %r6, %p5334;
	mov.u32 	%r4951, 0;
	mov.b64 	%fd8297, {%r4951, %r4950};

$L__BB1_3322:
	cvt.rn.f32.f64 	%f1300, %fd2611;
	cvt.f64.f32 	%fd6183, %f233;
	rcp.rn.f64 	%fd6184, %fd6183;
	setp.eq.f32 	%p5338, %f236, 0f3F800000;
	selp.f64 	%fd6185, 0d3FF0000000000000, %fd8297, %p5338;
	add.f64 	%fd6186, %fd2639, %fd6185;
	mul.f64 	%fd6187, %fd6184, %fd6186;
	cvt.rn.f32.f64 	%f1301, %fd6187;
	ld.global.f32 	%f1302, [%rd238+4];
	sub.f32 	%f1303, %f1302, %f1301;
	cvt.f64.f32 	%fd6188, %f1303;
	cvt.f64.f32 	%fd6189, %f1300;
	fma.rn.f64 	%fd6190, %fd6189, 0dBFE0000000000000, %fd6188;
	mul.f64 	%fd6191, %fd6190, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1304, %fd6191;
	mul.f32 	%f1305, %f235, %f231;
	fma.rn.f32 	%f1306, %f234, %f230, %f1305;
	fma.rn.f32 	%f1307, %f236, %f232, %f1306;
	cvt.f64.f32 	%fd6192, %f1307;
	mul.f64 	%fd6193, %fd6184, %fd6192;
	cvt.rn.f32.f64 	%f1308, %fd6193;
	add.f32 	%f1309, %f1302, %f1304;
	div.rn.f32 	%f1310, %f235, %f233;
	fma.rn.f32 	%f1311, %f1310, %f1300, %f1309;
	mul.f32 	%f1312, %f231, %f1308;
	sub.f32 	%f237, %f1311, %f1312;
	mov.f64 	%fd8300, %fd8336;
	@%p5077 bra 	$L__BB1_3324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4957}, %fd8336;
	}
	xor.b32  	%r4958, %r4957, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4959, %temp}, %fd8336;
	}
	mov.b64 	%fd8300, {%r4959, %r4958};

$L__BB1_3324:
	setp.eq.f32 	%p7555, %f221, 0f00000000;
	@%p7555 bra 	$L__BB1_3328;
	bra.uni 	$L__BB1_3325;

$L__BB1_3328:
	setp.lt.s32 	%p5343, %r3, 0;
	mov.u32 	%r4960, 0;
	selp.b32 	%r4961, %r233, 0, %p246;
	or.b32  	%r4962, %r4961, 2146435072;
	selp.b32 	%r4963, %r4962, %r4961, %p5343;
	mov.b64 	%fd8300, {%r4960, %r4963};
	bra.uni 	$L__BB1_3329;

$L__BB1_3325:
	setp.gt.s32 	%p5341, %r233, -1;
	@%p5341 bra 	$L__BB1_3329;

	mov.f64 	%fd6194, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6195, %fd6194;
	setp.eq.f64 	%p5342, %fd6195, 0d4000000000000000;
	@%p5342 bra 	$L__BB1_3329;

	mov.f64 	%fd8300, 0dFFF8000000000000;

$L__BB1_3329:
	@%p5083 bra 	$L__BB1_3336;

	setp.gtu.f64 	%p5346, %fd2507, 0d7FF0000000000000;
	@%p5346 bra 	$L__BB1_3335;
	bra.uni 	$L__BB1_3331;

$L__BB1_3335:
	mov.f64 	%fd6198, 0d4000000000000000;
	add.rn.f64 	%fd8300, %fd2506, %fd6198;
	bra.uni 	$L__BB1_3336;

$L__BB1_3331:
	setp.eq.s32 	%p5347, %r5, 2146435072;
	mov.f64 	%fd6197, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4964, %temp}, %fd6197;
	}
	setp.eq.s32 	%p5348, %r4964, 0;
	and.pred  	%p5349, %p5347, %p5348;
	@%p5349 bra 	$L__BB1_3334;
	bra.uni 	$L__BB1_3332;

$L__BB1_3334:
	setp.lt.s32 	%p5355, %r3, 0;
	mov.u32 	%r4969, 0;
	setp.gt.f64 	%p5356, %fd2507, 0d3FF0000000000000;
	selp.b32 	%r4970, 2146435072, 0, %p5356;
	xor.b32  	%r4971, %r4970, 2146435072;
	selp.b32 	%r4972, %r4971, %r4970, %p5355;
	setp.eq.f32 	%p5357, %f221, 0fBF800000;
	selp.b32 	%r4973, 1072693248, %r4972, %p5357;
	mov.b64 	%fd8300, {%r4969, %r4973};
	bra.uni 	$L__BB1_3336;

$L__BB1_3332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4965, %temp}, %fd2506;
	}
	and.b32  	%r4966, %r233, 2147483647;
	setp.ne.s32 	%p5350, %r4966, 2146435072;
	setp.ne.s32 	%p5351, %r4965, 0;
	or.pred  	%p5352, %p5350, %p5351;
	@%p5352 bra 	$L__BB1_3336;

	setp.ne.s32 	%p5353, %r5, 1071644672;
	and.pred  	%p5354, %p5353, %p166;
	selp.b32 	%r4967, %r7, %r6, %p5354;
	mov.u32 	%r4968, 0;
	mov.b64 	%fd8300, {%r4968, %r4967};

$L__BB1_3336:
	mov.f64 	%fd8303, %fd8339;
	@%p5098 bra 	$L__BB1_3338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4974}, %fd8339;
	}
	xor.b32  	%r4975, %r4974, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4976, %temp}, %fd8339;
	}
	mov.b64 	%fd8303, {%r4976, %r4975};

$L__BB1_3338:
	setp.eq.f32 	%p7556, %f222, 0f00000000;
	@%p7556 bra 	$L__BB1_3342;
	bra.uni 	$L__BB1_3339;

$L__BB1_3342:
	setp.lt.s32 	%p5362, %r3, 0;
	mov.u32 	%r4977, 0;
	selp.b32 	%r4978, %r235, 0, %p246;
	or.b32  	%r4979, %r4978, 2146435072;
	selp.b32 	%r4980, %r4979, %r4978, %p5362;
	mov.b64 	%fd8303, {%r4977, %r4980};
	bra.uni 	$L__BB1_3343;

$L__BB1_3339:
	setp.gt.s32 	%p5360, %r235, -1;
	@%p5360 bra 	$L__BB1_3343;

	mov.f64 	%fd6199, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6200, %fd6199;
	setp.eq.f64 	%p5361, %fd6200, 0d4000000000000000;
	@%p5361 bra 	$L__BB1_3343;

	mov.f64 	%fd8303, 0dFFF8000000000000;

$L__BB1_3343:
	@%p5104 bra 	$L__BB1_3350;

	setp.gtu.f64 	%p5365, %fd2518, 0d7FF0000000000000;
	@%p5365 bra 	$L__BB1_3349;
	bra.uni 	$L__BB1_3345;

$L__BB1_3349:
	mov.f64 	%fd6203, 0d4000000000000000;
	add.rn.f64 	%fd8303, %fd2517, %fd6203;
	bra.uni 	$L__BB1_3350;

$L__BB1_3345:
	setp.eq.s32 	%p5366, %r5, 2146435072;
	mov.f64 	%fd6202, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4981, %temp}, %fd6202;
	}
	setp.eq.s32 	%p5367, %r4981, 0;
	and.pred  	%p5368, %p5366, %p5367;
	@%p5368 bra 	$L__BB1_3348;
	bra.uni 	$L__BB1_3346;

$L__BB1_3348:
	setp.lt.s32 	%p5374, %r3, 0;
	mov.u32 	%r4986, 0;
	setp.gt.f64 	%p5375, %fd2518, 0d3FF0000000000000;
	selp.b32 	%r4987, 2146435072, 0, %p5375;
	xor.b32  	%r4988, %r4987, 2146435072;
	selp.b32 	%r4989, %r4988, %r4987, %p5374;
	setp.eq.f32 	%p5376, %f222, 0fBF800000;
	selp.b32 	%r4990, 1072693248, %r4989, %p5376;
	mov.b64 	%fd8303, {%r4986, %r4990};
	bra.uni 	$L__BB1_3350;

$L__BB1_3346:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4982, %temp}, %fd2517;
	}
	and.b32  	%r4983, %r235, 2147483647;
	setp.ne.s32 	%p5369, %r4983, 2146435072;
	setp.ne.s32 	%p5370, %r4982, 0;
	or.pred  	%p5371, %p5369, %p5370;
	@%p5371 bra 	$L__BB1_3350;

	setp.ne.s32 	%p5372, %r5, 1071644672;
	and.pred  	%p5373, %p5372, %p167;
	selp.b32 	%r4984, %r7, %r6, %p5373;
	mov.u32 	%r4985, 0;
	mov.b64 	%fd8303, {%r4985, %r4984};

$L__BB1_3350:
	setp.eq.f32 	%p7558, %f221, 0f3F800000;
	setp.eq.f32 	%p7557, %f222, 0f3F800000;
	selp.f64 	%fd6204, 0d3FF0000000000000, %fd8303, %p7557;
	selp.f64 	%fd6205, 0d3FF0000000000000, %fd8300, %p7558;
	add.f64 	%fd2662, %fd6205, %fd6204;
	mov.f64 	%fd8306, %fd8342;
	@%p5121 bra 	$L__BB1_3352;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4991}, %fd8342;
	}
	xor.b32  	%r4992, %r4991, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4993, %temp}, %fd8342;
	}
	mov.b64 	%fd8306, {%r4993, %r4992};

$L__BB1_3352:
	setp.eq.f32 	%p7559, %f223, 0f00000000;
	@%p7559 bra 	$L__BB1_3356;
	bra.uni 	$L__BB1_3353;

$L__BB1_3356:
	setp.lt.s32 	%p5383, %r3, 0;
	mov.u32 	%r4994, 0;
	selp.b32 	%r4995, %r237, 0, %p246;
	or.b32  	%r4996, %r4995, 2146435072;
	selp.b32 	%r4997, %r4996, %r4995, %p5383;
	mov.b64 	%fd8306, {%r4994, %r4997};
	bra.uni 	$L__BB1_3357;

$L__BB1_3353:
	setp.gt.s32 	%p5381, %r237, -1;
	@%p5381 bra 	$L__BB1_3357;

	mov.f64 	%fd6206, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6207, %fd6206;
	setp.eq.f64 	%p5382, %fd6207, 0d4000000000000000;
	@%p5382 bra 	$L__BB1_3357;

	mov.f64 	%fd8306, 0dFFF8000000000000;

$L__BB1_3357:
	@%p5127 bra 	$L__BB1_3364;

	setp.gtu.f64 	%p5386, %fd2530, 0d7FF0000000000000;
	@%p5386 bra 	$L__BB1_3363;
	bra.uni 	$L__BB1_3359;

$L__BB1_3363:
	mov.f64 	%fd6210, 0d4000000000000000;
	add.rn.f64 	%fd8306, %fd2529, %fd6210;
	bra.uni 	$L__BB1_3364;

$L__BB1_3359:
	setp.eq.s32 	%p5387, %r5, 2146435072;
	mov.f64 	%fd6209, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4998, %temp}, %fd6209;
	}
	setp.eq.s32 	%p5388, %r4998, 0;
	and.pred  	%p5389, %p5387, %p5388;
	@%p5389 bra 	$L__BB1_3362;
	bra.uni 	$L__BB1_3360;

$L__BB1_3362:
	setp.lt.s32 	%p5395, %r3, 0;
	mov.u32 	%r5003, 0;
	setp.gt.f64 	%p5396, %fd2530, 0d3FF0000000000000;
	selp.b32 	%r5004, 2146435072, 0, %p5396;
	xor.b32  	%r5005, %r5004, 2146435072;
	selp.b32 	%r5006, %r5005, %r5004, %p5395;
	setp.eq.f32 	%p5397, %f223, 0fBF800000;
	selp.b32 	%r5007, 1072693248, %r5006, %p5397;
	mov.b64 	%fd8306, {%r5003, %r5007};
	bra.uni 	$L__BB1_3364;

$L__BB1_3360:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4999, %temp}, %fd2529;
	}
	and.b32  	%r5000, %r237, 2147483647;
	setp.ne.s32 	%p5390, %r5000, 2146435072;
	setp.ne.s32 	%p5391, %r4999, 0;
	or.pred  	%p5392, %p5390, %p5391;
	@%p5392 bra 	$L__BB1_3364;

	setp.ne.s32 	%p5393, %r5, 1071644672;
	and.pred  	%p5394, %p5393, %p168;
	selp.b32 	%r5001, %r7, %r6, %p5394;
	mov.u32 	%r5002, 0;
	mov.b64 	%fd8306, {%r5002, %r5001};

$L__BB1_3364:
	setp.eq.f32 	%p7560, %f223, 0f3F800000;
	selp.f64 	%fd6211, 0d3FF0000000000000, %fd8306, %p7560;
	add.f64 	%fd2671, %fd2662, %fd6211;
	mov.f64 	%fd8309, %fd8345;
	@%p5143 bra 	$L__BB1_3366;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5008}, %fd8345;
	}
	xor.b32  	%r5009, %r5008, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5010, %temp}, %fd8345;
	}
	mov.b64 	%fd8309, {%r5010, %r5009};

$L__BB1_3366:
	setp.eq.f32 	%p7561, %f225, 0f00000000;
	@%p7561 bra 	$L__BB1_3370;
	bra.uni 	$L__BB1_3367;

$L__BB1_3370:
	setp.lt.s32 	%p5403, %r3, 0;
	mov.u32 	%r5011, 0;
	selp.b32 	%r5012, %r239, 0, %p246;
	or.b32  	%r5013, %r5012, 2146435072;
	selp.b32 	%r5014, %r5013, %r5012, %p5403;
	mov.b64 	%fd8309, {%r5011, %r5014};
	bra.uni 	$L__BB1_3371;

$L__BB1_3367:
	setp.gt.s32 	%p5401, %r239, -1;
	@%p5401 bra 	$L__BB1_3371;

	mov.f64 	%fd6212, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6213, %fd6212;
	setp.eq.f64 	%p5402, %fd6213, 0d4000000000000000;
	@%p5402 bra 	$L__BB1_3371;

	mov.f64 	%fd8309, 0dFFF8000000000000;

$L__BB1_3371:
	@%p5149 bra 	$L__BB1_3378;

	setp.gtu.f64 	%p5406, %fd2543, 0d7FF0000000000000;
	@%p5406 bra 	$L__BB1_3377;
	bra.uni 	$L__BB1_3373;

$L__BB1_3377:
	mov.f64 	%fd6216, 0d4000000000000000;
	add.rn.f64 	%fd8309, %fd2542, %fd6216;
	bra.uni 	$L__BB1_3378;

$L__BB1_3373:
	setp.eq.s32 	%p5407, %r5, 2146435072;
	mov.f64 	%fd6215, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5015, %temp}, %fd6215;
	}
	setp.eq.s32 	%p5408, %r5015, 0;
	and.pred  	%p5409, %p5407, %p5408;
	@%p5409 bra 	$L__BB1_3376;
	bra.uni 	$L__BB1_3374;

$L__BB1_3376:
	setp.lt.s32 	%p5415, %r3, 0;
	mov.u32 	%r5020, 0;
	setp.gt.f64 	%p5416, %fd2543, 0d3FF0000000000000;
	selp.b32 	%r5021, 2146435072, 0, %p5416;
	xor.b32  	%r5022, %r5021, 2146435072;
	selp.b32 	%r5023, %r5022, %r5021, %p5415;
	setp.eq.f32 	%p5417, %f225, 0fBF800000;
	selp.b32 	%r5024, 1072693248, %r5023, %p5417;
	mov.b64 	%fd8309, {%r5020, %r5024};
	bra.uni 	$L__BB1_3378;

$L__BB1_3374:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5016, %temp}, %fd2542;
	}
	and.b32  	%r5017, %r239, 2147483647;
	setp.ne.s32 	%p5410, %r5017, 2146435072;
	setp.ne.s32 	%p5411, %r5016, 0;
	or.pred  	%p5412, %p5410, %p5411;
	@%p5412 bra 	$L__BB1_3378;

	setp.ne.s32 	%p5413, %r5, 1071644672;
	and.pred  	%p5414, %p5413, %p169;
	selp.b32 	%r5018, %r7, %r6, %p5414;
	mov.u32 	%r5019, 0;
	mov.b64 	%fd8309, {%r5019, %r5018};

$L__BB1_3378:
	mov.f64 	%fd8312, %fd8348;
	@%p5164 bra 	$L__BB1_3380;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5025}, %fd8348;
	}
	xor.b32  	%r5026, %r5025, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5027, %temp}, %fd8348;
	}
	mov.b64 	%fd8312, {%r5027, %r5026};

$L__BB1_3380:
	setp.eq.f32 	%p7562, %f226, 0f00000000;
	@%p7562 bra 	$L__BB1_3384;
	bra.uni 	$L__BB1_3381;

$L__BB1_3384:
	setp.lt.s32 	%p5422, %r3, 0;
	mov.u32 	%r5028, 0;
	selp.b32 	%r5029, %r241, 0, %p246;
	or.b32  	%r5030, %r5029, 2146435072;
	selp.b32 	%r5031, %r5030, %r5029, %p5422;
	mov.b64 	%fd8312, {%r5028, %r5031};
	bra.uni 	$L__BB1_3385;

$L__BB1_3381:
	setp.gt.s32 	%p5420, %r241, -1;
	@%p5420 bra 	$L__BB1_3385;

	mov.f64 	%fd6217, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6218, %fd6217;
	setp.eq.f64 	%p5421, %fd6218, 0d4000000000000000;
	@%p5421 bra 	$L__BB1_3385;

	mov.f64 	%fd8312, 0dFFF8000000000000;

$L__BB1_3385:
	@%p5170 bra 	$L__BB1_3392;

	setp.gtu.f64 	%p5425, %fd2554, 0d7FF0000000000000;
	@%p5425 bra 	$L__BB1_3391;
	bra.uni 	$L__BB1_3387;

$L__BB1_3391:
	mov.f64 	%fd6221, 0d4000000000000000;
	add.rn.f64 	%fd8312, %fd2553, %fd6221;
	bra.uni 	$L__BB1_3392;

$L__BB1_3387:
	setp.eq.s32 	%p5426, %r5, 2146435072;
	mov.f64 	%fd6220, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5032, %temp}, %fd6220;
	}
	setp.eq.s32 	%p5427, %r5032, 0;
	and.pred  	%p5428, %p5426, %p5427;
	@%p5428 bra 	$L__BB1_3390;
	bra.uni 	$L__BB1_3388;

$L__BB1_3390:
	setp.lt.s32 	%p5434, %r3, 0;
	mov.u32 	%r5037, 0;
	setp.gt.f64 	%p5435, %fd2554, 0d3FF0000000000000;
	selp.b32 	%r5038, 2146435072, 0, %p5435;
	xor.b32  	%r5039, %r5038, 2146435072;
	selp.b32 	%r5040, %r5039, %r5038, %p5434;
	setp.eq.f32 	%p5436, %f226, 0fBF800000;
	selp.b32 	%r5041, 1072693248, %r5040, %p5436;
	mov.b64 	%fd8312, {%r5037, %r5041};
	bra.uni 	$L__BB1_3392;

$L__BB1_3388:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5033, %temp}, %fd2553;
	}
	and.b32  	%r5034, %r241, 2147483647;
	setp.ne.s32 	%p5429, %r5034, 2146435072;
	setp.ne.s32 	%p5430, %r5033, 0;
	or.pred  	%p5431, %p5429, %p5430;
	@%p5431 bra 	$L__BB1_3392;

	setp.ne.s32 	%p5432, %r5, 1071644672;
	and.pred  	%p5433, %p5432, %p170;
	selp.b32 	%r5035, %r7, %r6, %p5433;
	mov.u32 	%r5036, 0;
	mov.b64 	%fd8312, {%r5036, %r5035};

$L__BB1_3392:
	setp.eq.f32 	%p7564, %f225, 0f3F800000;
	setp.eq.f32 	%p7563, %f226, 0f3F800000;
	cvt.rn.f32.f64 	%f238, %fd2671;
	selp.f64 	%fd6222, 0d3FF0000000000000, %fd8312, %p7563;
	selp.f64 	%fd6223, 0d3FF0000000000000, %fd8309, %p7564;
	add.f64 	%fd2688, %fd6223, %fd6222;
	mov.f64 	%fd8315, %fd8351;
	@%p5187 bra 	$L__BB1_3394;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5042}, %fd8351;
	}
	xor.b32  	%r5043, %r5042, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5044, %temp}, %fd8351;
	}
	mov.b64 	%fd8315, {%r5044, %r5043};

$L__BB1_3394:
	setp.eq.f32 	%p7565, %f228, 0f00000000;
	@%p7565 bra 	$L__BB1_3398;
	bra.uni 	$L__BB1_3395;

$L__BB1_3398:
	setp.lt.s32 	%p5443, %r3, 0;
	mov.u32 	%r5045, 0;
	selp.b32 	%r5046, %r243, 0, %p246;
	or.b32  	%r5047, %r5046, 2146435072;
	selp.b32 	%r5048, %r5047, %r5046, %p5443;
	mov.b64 	%fd8315, {%r5045, %r5048};
	bra.uni 	$L__BB1_3399;

$L__BB1_3395:
	setp.gt.s32 	%p5441, %r243, -1;
	@%p5441 bra 	$L__BB1_3399;

	mov.f64 	%fd6224, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6225, %fd6224;
	setp.eq.f64 	%p5442, %fd6225, 0d4000000000000000;
	@%p5442 bra 	$L__BB1_3399;

	mov.f64 	%fd8315, 0dFFF8000000000000;

$L__BB1_3399:
	@%p5193 bra 	$L__BB1_3406;

	setp.gtu.f64 	%p5446, %fd2566, 0d7FF0000000000000;
	@%p5446 bra 	$L__BB1_3405;
	bra.uni 	$L__BB1_3401;

$L__BB1_3405:
	mov.f64 	%fd6228, 0d4000000000000000;
	add.rn.f64 	%fd8315, %fd2565, %fd6228;
	bra.uni 	$L__BB1_3406;

$L__BB1_3401:
	setp.eq.s32 	%p5447, %r5, 2146435072;
	mov.f64 	%fd6227, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5049, %temp}, %fd6227;
	}
	setp.eq.s32 	%p5448, %r5049, 0;
	and.pred  	%p5449, %p5447, %p5448;
	@%p5449 bra 	$L__BB1_3404;
	bra.uni 	$L__BB1_3402;

$L__BB1_3404:
	setp.lt.s32 	%p5455, %r3, 0;
	mov.u32 	%r5054, 0;
	setp.gt.f64 	%p5456, %fd2566, 0d3FF0000000000000;
	selp.b32 	%r5055, 2146435072, 0, %p5456;
	xor.b32  	%r5056, %r5055, 2146435072;
	selp.b32 	%r5057, %r5056, %r5055, %p5455;
	setp.eq.f32 	%p5457, %f228, 0fBF800000;
	selp.b32 	%r5058, 1072693248, %r5057, %p5457;
	mov.b64 	%fd8315, {%r5054, %r5058};
	bra.uni 	$L__BB1_3406;

$L__BB1_3402:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5050, %temp}, %fd2565;
	}
	and.b32  	%r5051, %r243, 2147483647;
	setp.ne.s32 	%p5450, %r5051, 2146435072;
	setp.ne.s32 	%p5451, %r5050, 0;
	or.pred  	%p5452, %p5450, %p5451;
	@%p5452 bra 	$L__BB1_3406;

	setp.ne.s32 	%p5453, %r5, 1071644672;
	and.pred  	%p5454, %p5453, %p171;
	selp.b32 	%r5052, %r7, %r6, %p5454;
	mov.u32 	%r5053, 0;
	mov.b64 	%fd8315, {%r5053, %r5052};

$L__BB1_3406:
	setp.eq.f32 	%p7566, %f228, 0f3F800000;
	selp.f64 	%fd6229, 0d3FF0000000000000, %fd8315, %p7566;
	add.f64 	%fd6230, %fd2688, %fd6229;
	mul.f64 	%fd6231, %fd2541, %fd6230;
	cvt.rn.f32.f64 	%f1313, %fd6231;
	sub.f32 	%f1314, %f211, %f1313;
	cvt.f64.f32 	%fd6232, %f1314;
	cvt.f64.f32 	%fd6233, %f238;
	fma.rn.f64 	%fd6234, %fd6233, 0dBFE0000000000000, %fd6232;
	mul.f64 	%fd6235, %fd6234, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1315, %fd6235;
	add.f32 	%f1316, %f211, %f1315;
	div.rn.f32 	%f1317, %f226, %f224;
	fma.rn.f32 	%f1318, %f1317, %f238, %f1316;
	mul.f32 	%f1319, %f222, %f229;
	sub.f32 	%f1320, %f1318, %f1319;
	sub.f32 	%f1321, %f237, %f1320;
	cvt.f64.f32 	%fd6236, %f1321;
	mul.f64 	%fd6237, %fd2, %fd6236;
	sub.f64 	%fd2697, %fd2576, %fd6237;
	ld.global.f32 	%f239, [%rd451];
	cvt.f64.f32 	%fd2698, %f239;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r252}, %fd2698;
	}
	abs.f64 	%fd2699, %fd2698;
	{ // callseq 294, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2699;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8318, [retval0+0];
	} // callseq 294
	setp.lt.s32 	%p5459, %r252, 0;
	and.pred  	%p178, %p5459, %p246;
	not.pred 	%p5461, %p178;
	@%p5461 bra 	$L__BB1_3408;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5061}, %fd8318;
	}
	xor.b32  	%r5062, %r5061, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5063, %temp}, %fd8318;
	}
	mov.b64 	%fd8318, {%r5063, %r5062};

$L__BB1_3408:
	setp.eq.f32 	%p5462, %f239, 0f00000000;
	@%p5462 bra 	$L__BB1_3412;
	bra.uni 	$L__BB1_3409;

$L__BB1_3412:
	setp.lt.s32 	%p5465, %r3, 0;
	mov.u32 	%r5064, 0;
	selp.b32 	%r5065, %r252, 0, %p246;
	or.b32  	%r5066, %r5065, 2146435072;
	selp.b32 	%r5067, %r5066, %r5065, %p5465;
	mov.b64 	%fd8318, {%r5064, %r5067};
	bra.uni 	$L__BB1_3413;

$L__BB1_3409:
	setp.gt.s32 	%p5463, %r252, -1;
	@%p5463 bra 	$L__BB1_3413;

	mov.f64 	%fd6238, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6239, %fd6238;
	setp.eq.f64 	%p5464, %fd6239, 0d4000000000000000;
	@%p5464 bra 	$L__BB1_3413;

	mov.f64 	%fd8318, 0dFFF8000000000000;

$L__BB1_3413:
	add.f64 	%fd6241, %fd2698, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5068}, %fd6241;
	}
	and.b32  	%r5069, %r5068, 2146435072;
	setp.ne.s32 	%p5467, %r5069, 2146435072;
	@%p5467 bra 	$L__BB1_3420;

	cvt.f64.f32 	%fd7573, %f239;
	abs.f64 	%fd7572, %fd7573;
	setp.gtu.f64 	%p5468, %fd7572, 0d7FF0000000000000;
	@%p5468 bra 	$L__BB1_3419;
	bra.uni 	$L__BB1_3415;

$L__BB1_3419:
	mov.f64 	%fd6243, 0d4000000000000000;
	add.rn.f64 	%fd8318, %fd2698, %fd6243;
	bra.uni 	$L__BB1_3420;

$L__BB1_3415:
	setp.eq.s32 	%p5469, %r5, 2146435072;
	mov.f64 	%fd6242, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5070, %temp}, %fd6242;
	}
	setp.eq.s32 	%p5470, %r5070, 0;
	and.pred  	%p5471, %p5469, %p5470;
	@%p5471 bra 	$L__BB1_3418;
	bra.uni 	$L__BB1_3416;

$L__BB1_3418:
	cvt.f64.f32 	%fd7576, %f239;
	abs.f64 	%fd7575, %fd7576;
	setp.lt.s32 	%p5477, %r3, 0;
	mov.u32 	%r5075, 0;
	setp.gt.f64 	%p5478, %fd7575, 0d3FF0000000000000;
	selp.b32 	%r5076, 2146435072, 0, %p5478;
	xor.b32  	%r5077, %r5076, 2146435072;
	selp.b32 	%r5078, %r5077, %r5076, %p5477;
	setp.eq.f32 	%p5479, %f239, 0fBF800000;
	selp.b32 	%r5079, 1072693248, %r5078, %p5479;
	mov.b64 	%fd8318, {%r5075, %r5079};
	bra.uni 	$L__BB1_3420;

$L__BB1_3416:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5071, %temp}, %fd2698;
	}
	and.b32  	%r5072, %r252, 2147483647;
	setp.ne.s32 	%p5472, %r5072, 2146435072;
	setp.ne.s32 	%p5473, %r5071, 0;
	or.pred  	%p5474, %p5472, %p5473;
	@%p5474 bra 	$L__BB1_3420;

	cvt.f64.f32 	%fd7574, %f239;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7139}, %fd7574;
	}
	setp.lt.s32 	%p7594, %r7139, 0;
	and.pred  	%p7593, %p7594, %p246;
	setp.ne.s32 	%p5475, %r5, 1071644672;
	and.pred  	%p5476, %p5475, %p7593;
	selp.b32 	%r5073, %r7, %r6, %p5476;
	mov.u32 	%r5074, 0;
	mov.b64 	%fd8318, {%r5074, %r5073};

$L__BB1_3420:
	add.s64 	%rd539, %rd194, %rd467;
	ld.global.f32 	%f240, [%rd539];
	cvt.f64.f32 	%fd2709, %f240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r253}, %fd2709;
	}
	abs.f64 	%fd2710, %fd2709;
	{ // callseq 295, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2710;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8321, [retval0+0];
	} // callseq 295
	setp.lt.s32 	%p5480, %r253, 0;
	and.pred  	%p179, %p5480, %p246;
	not.pred 	%p5482, %p179;
	@%p5482 bra 	$L__BB1_3422;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5082}, %fd8321;
	}
	xor.b32  	%r5083, %r5082, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5084, %temp}, %fd8321;
	}
	mov.b64 	%fd8321, {%r5084, %r5083};

$L__BB1_3422:
	setp.eq.f32 	%p5483, %f240, 0f00000000;
	@%p5483 bra 	$L__BB1_3426;
	bra.uni 	$L__BB1_3423;

$L__BB1_3426:
	setp.lt.s32 	%p5486, %r3, 0;
	mov.u32 	%r5085, 0;
	selp.b32 	%r5086, %r253, 0, %p246;
	or.b32  	%r5087, %r5086, 2146435072;
	selp.b32 	%r5088, %r5087, %r5086, %p5486;
	mov.b64 	%fd8321, {%r5085, %r5088};
	bra.uni 	$L__BB1_3427;

$L__BB1_3423:
	setp.gt.s32 	%p5484, %r253, -1;
	@%p5484 bra 	$L__BB1_3427;

	mov.f64 	%fd6244, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6245, %fd6244;
	setp.eq.f64 	%p5485, %fd6245, 0d4000000000000000;
	@%p5485 bra 	$L__BB1_3427;

	mov.f64 	%fd8321, 0dFFF8000000000000;

$L__BB1_3427:
	add.f64 	%fd6247, %fd2709, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5089}, %fd6247;
	}
	and.b32  	%r5090, %r5089, 2146435072;
	setp.ne.s32 	%p5488, %r5090, 2146435072;
	@%p5488 bra 	$L__BB1_3434;

	cvt.f64.f32 	%fd7548, %f240;
	abs.f64 	%fd7547, %fd7548;
	setp.gtu.f64 	%p5489, %fd7547, 0d7FF0000000000000;
	@%p5489 bra 	$L__BB1_3433;
	bra.uni 	$L__BB1_3429;

$L__BB1_3433:
	mov.f64 	%fd6249, 0d4000000000000000;
	add.rn.f64 	%fd8321, %fd2709, %fd6249;
	bra.uni 	$L__BB1_3434;

$L__BB1_3429:
	setp.eq.s32 	%p5490, %r5, 2146435072;
	mov.f64 	%fd6248, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5091, %temp}, %fd6248;
	}
	setp.eq.s32 	%p5491, %r5091, 0;
	and.pred  	%p5492, %p5490, %p5491;
	@%p5492 bra 	$L__BB1_3432;
	bra.uni 	$L__BB1_3430;

$L__BB1_3432:
	cvt.f64.f32 	%fd7551, %f240;
	abs.f64 	%fd7550, %fd7551;
	setp.lt.s32 	%p5498, %r3, 0;
	mov.u32 	%r5096, 0;
	setp.gt.f64 	%p5499, %fd7550, 0d3FF0000000000000;
	selp.b32 	%r5097, 2146435072, 0, %p5499;
	xor.b32  	%r5098, %r5097, 2146435072;
	selp.b32 	%r5099, %r5098, %r5097, %p5498;
	setp.eq.f32 	%p5500, %f240, 0fBF800000;
	selp.b32 	%r5100, 1072693248, %r5099, %p5500;
	mov.b64 	%fd8321, {%r5096, %r5100};
	bra.uni 	$L__BB1_3434;

$L__BB1_3430:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5092, %temp}, %fd2709;
	}
	and.b32  	%r5093, %r253, 2147483647;
	setp.ne.s32 	%p5493, %r5093, 2146435072;
	setp.ne.s32 	%p5494, %r5092, 0;
	or.pred  	%p5495, %p5493, %p5494;
	@%p5495 bra 	$L__BB1_3434;

	cvt.f64.f32 	%fd7549, %f240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7133}, %fd7549;
	}
	setp.lt.s32 	%p7582, %r7133, 0;
	and.pred  	%p7581, %p7582, %p246;
	setp.ne.s32 	%p5496, %r5, 1071644672;
	and.pred  	%p5497, %p5496, %p7581;
	selp.b32 	%r5094, %r7, %r6, %p5497;
	mov.u32 	%r5095, 0;
	mov.b64 	%fd8321, {%r5095, %r5094};

$L__BB1_3434:
	setp.eq.f32 	%p5501, %f240, 0f3F800000;
	selp.f64 	%fd6250, 0d3FF0000000000000, %fd8321, %p5501;
	setp.eq.f32 	%p5502, %f239, 0f3F800000;
	selp.f64 	%fd6251, 0d3FF0000000000000, %fd8318, %p5502;
	add.f64 	%fd2720, %fd6251, %fd6250;
	ld.global.f32 	%f241, [%rd440];
	cvt.f64.f32 	%fd2721, %f241;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r254}, %fd2721;
	}
	abs.f64 	%fd2722, %fd2721;
	{ // callseq 296, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2722;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8324, [retval0+0];
	} // callseq 296
	setp.lt.s32 	%p5503, %r254, 0;
	and.pred  	%p180, %p5503, %p246;
	not.pred 	%p5505, %p180;
	@%p5505 bra 	$L__BB1_3436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5103}, %fd8324;
	}
	xor.b32  	%r5104, %r5103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5105, %temp}, %fd8324;
	}
	mov.b64 	%fd8324, {%r5105, %r5104};

$L__BB1_3436:
	setp.eq.f32 	%p5506, %f241, 0f00000000;
	@%p5506 bra 	$L__BB1_3440;
	bra.uni 	$L__BB1_3437;

$L__BB1_3440:
	setp.lt.s32 	%p5509, %r3, 0;
	mov.u32 	%r5106, 0;
	selp.b32 	%r5107, %r254, 0, %p246;
	or.b32  	%r5108, %r5107, 2146435072;
	selp.b32 	%r5109, %r5108, %r5107, %p5509;
	mov.b64 	%fd8324, {%r5106, %r5109};
	bra.uni 	$L__BB1_3441;

$L__BB1_3437:
	setp.gt.s32 	%p5507, %r254, -1;
	@%p5507 bra 	$L__BB1_3441;

	mov.f64 	%fd6252, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6253, %fd6252;
	setp.eq.f64 	%p5508, %fd6253, 0d4000000000000000;
	@%p5508 bra 	$L__BB1_3441;

	mov.f64 	%fd8324, 0dFFF8000000000000;

$L__BB1_3441:
	add.f64 	%fd6255, %fd2721, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5110}, %fd6255;
	}
	and.b32  	%r5111, %r5110, 2146435072;
	setp.ne.s32 	%p5511, %r5111, 2146435072;
	@%p5511 bra 	$L__BB1_3448;

	cvt.f64.f32 	%fd7553, %f241;
	abs.f64 	%fd7552, %fd7553;
	setp.gtu.f64 	%p5512, %fd7552, 0d7FF0000000000000;
	@%p5512 bra 	$L__BB1_3447;
	bra.uni 	$L__BB1_3443;

$L__BB1_3447:
	mov.f64 	%fd6257, 0d4000000000000000;
	add.rn.f64 	%fd8324, %fd2721, %fd6257;
	bra.uni 	$L__BB1_3448;

$L__BB1_3443:
	setp.eq.s32 	%p5513, %r5, 2146435072;
	mov.f64 	%fd6256, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5112, %temp}, %fd6256;
	}
	setp.eq.s32 	%p5514, %r5112, 0;
	and.pred  	%p5515, %p5513, %p5514;
	@%p5515 bra 	$L__BB1_3446;
	bra.uni 	$L__BB1_3444;

$L__BB1_3446:
	cvt.f64.f32 	%fd7556, %f241;
	abs.f64 	%fd7555, %fd7556;
	setp.lt.s32 	%p5521, %r3, 0;
	mov.u32 	%r5117, 0;
	setp.gt.f64 	%p5522, %fd7555, 0d3FF0000000000000;
	selp.b32 	%r5118, 2146435072, 0, %p5522;
	xor.b32  	%r5119, %r5118, 2146435072;
	selp.b32 	%r5120, %r5119, %r5118, %p5521;
	setp.eq.f32 	%p5523, %f241, 0fBF800000;
	selp.b32 	%r5121, 1072693248, %r5120, %p5523;
	mov.b64 	%fd8324, {%r5117, %r5121};
	bra.uni 	$L__BB1_3448;

$L__BB1_3444:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5113, %temp}, %fd2721;
	}
	and.b32  	%r5114, %r254, 2147483647;
	setp.ne.s32 	%p5516, %r5114, 2146435072;
	setp.ne.s32 	%p5517, %r5113, 0;
	or.pred  	%p5518, %p5516, %p5517;
	@%p5518 bra 	$L__BB1_3448;

	cvt.f64.f32 	%fd7554, %f241;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7134}, %fd7554;
	}
	setp.lt.s32 	%p7584, %r7134, 0;
	and.pred  	%p7583, %p7584, %p246;
	setp.ne.s32 	%p5519, %r5, 1071644672;
	and.pred  	%p5520, %p5519, %p7583;
	selp.b32 	%r5115, %r7, %r6, %p5520;
	mov.u32 	%r5116, 0;
	mov.b64 	%fd8324, {%r5116, %r5115};

$L__BB1_3448:
	setp.eq.f32 	%p5524, %f241, 0f3F800000;
	selp.f64 	%fd6258, 0d3FF0000000000000, %fd8324, %p5524;
	add.f64 	%fd2732, %fd2720, %fd6258;
	ld.global.f32 	%f242, [%rd433];
	ld.global.f32 	%f243, [%rd462];
	cvt.f64.f32 	%fd2733, %f243;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd2733;
	}
	abs.f64 	%fd2734, %fd2733;
	{ // callseq 297, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2734;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8327, [retval0+0];
	} // callseq 297
	setp.lt.s32 	%p5525, %r255, 0;
	and.pred  	%p181, %p5525, %p246;
	not.pred 	%p5527, %p181;
	@%p5527 bra 	$L__BB1_3450;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5124}, %fd8327;
	}
	xor.b32  	%r5125, %r5124, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5126, %temp}, %fd8327;
	}
	mov.b64 	%fd8327, {%r5126, %r5125};

$L__BB1_3450:
	setp.eq.f32 	%p5528, %f243, 0f00000000;
	@%p5528 bra 	$L__BB1_3454;
	bra.uni 	$L__BB1_3451;

$L__BB1_3454:
	setp.lt.s32 	%p5531, %r3, 0;
	mov.u32 	%r5127, 0;
	selp.b32 	%r5128, %r255, 0, %p246;
	or.b32  	%r5129, %r5128, 2146435072;
	selp.b32 	%r5130, %r5129, %r5128, %p5531;
	mov.b64 	%fd8327, {%r5127, %r5130};
	bra.uni 	$L__BB1_3455;

$L__BB1_3451:
	setp.gt.s32 	%p5529, %r255, -1;
	@%p5529 bra 	$L__BB1_3455;

	mov.f64 	%fd6259, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6260, %fd6259;
	setp.eq.f64 	%p5530, %fd6260, 0d4000000000000000;
	@%p5530 bra 	$L__BB1_3455;

	mov.f64 	%fd8327, 0dFFF8000000000000;

$L__BB1_3455:
	add.f64 	%fd6262, %fd2733, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5131}, %fd6262;
	}
	and.b32  	%r5132, %r5131, 2146435072;
	setp.ne.s32 	%p5533, %r5132, 2146435072;
	@%p5533 bra 	$L__BB1_3462;

	cvt.f64.f32 	%fd7558, %f243;
	abs.f64 	%fd7557, %fd7558;
	setp.gtu.f64 	%p5534, %fd7557, 0d7FF0000000000000;
	@%p5534 bra 	$L__BB1_3461;
	bra.uni 	$L__BB1_3457;

$L__BB1_3461:
	mov.f64 	%fd6264, 0d4000000000000000;
	add.rn.f64 	%fd8327, %fd2733, %fd6264;
	bra.uni 	$L__BB1_3462;

$L__BB1_3457:
	setp.eq.s32 	%p5535, %r5, 2146435072;
	mov.f64 	%fd6263, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5133, %temp}, %fd6263;
	}
	setp.eq.s32 	%p5536, %r5133, 0;
	and.pred  	%p5537, %p5535, %p5536;
	@%p5537 bra 	$L__BB1_3460;
	bra.uni 	$L__BB1_3458;

$L__BB1_3460:
	cvt.f64.f32 	%fd7561, %f243;
	abs.f64 	%fd7560, %fd7561;
	setp.lt.s32 	%p5543, %r3, 0;
	mov.u32 	%r5138, 0;
	setp.gt.f64 	%p5544, %fd7560, 0d3FF0000000000000;
	selp.b32 	%r5139, 2146435072, 0, %p5544;
	xor.b32  	%r5140, %r5139, 2146435072;
	selp.b32 	%r5141, %r5140, %r5139, %p5543;
	setp.eq.f32 	%p5545, %f243, 0fBF800000;
	selp.b32 	%r5142, 1072693248, %r5141, %p5545;
	mov.b64 	%fd8327, {%r5138, %r5142};
	bra.uni 	$L__BB1_3462;

$L__BB1_3458:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5134, %temp}, %fd2733;
	}
	and.b32  	%r5135, %r255, 2147483647;
	setp.ne.s32 	%p5538, %r5135, 2146435072;
	setp.ne.s32 	%p5539, %r5134, 0;
	or.pred  	%p5540, %p5538, %p5539;
	@%p5540 bra 	$L__BB1_3462;

	cvt.f64.f32 	%fd7559, %f243;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7135}, %fd7559;
	}
	setp.lt.s32 	%p7586, %r7135, 0;
	and.pred  	%p7585, %p7586, %p246;
	setp.ne.s32 	%p5541, %r5, 1071644672;
	and.pred  	%p5542, %p5541, %p7585;
	selp.b32 	%r5136, %r7, %r6, %p5542;
	mov.u32 	%r5137, 0;
	mov.b64 	%fd8327, {%r5137, %r5136};

$L__BB1_3462:
	add.s64 	%rd550, %rd183, %rd467;
	ld.global.f32 	%f244, [%rd550];
	cvt.f64.f32 	%fd2744, %f244;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd2744;
	}
	abs.f64 	%fd2745, %fd2744;
	{ // callseq 298, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2745;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8330, [retval0+0];
	} // callseq 298
	setp.lt.s32 	%p5546, %r256, 0;
	and.pred  	%p182, %p5546, %p246;
	not.pred 	%p5548, %p182;
	@%p5548 bra 	$L__BB1_3464;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5145}, %fd8330;
	}
	xor.b32  	%r5146, %r5145, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5147, %temp}, %fd8330;
	}
	mov.b64 	%fd8330, {%r5147, %r5146};

$L__BB1_3464:
	setp.eq.f32 	%p5549, %f244, 0f00000000;
	@%p5549 bra 	$L__BB1_3468;
	bra.uni 	$L__BB1_3465;

$L__BB1_3468:
	setp.lt.s32 	%p5552, %r3, 0;
	mov.u32 	%r5148, 0;
	selp.b32 	%r5149, %r256, 0, %p246;
	or.b32  	%r5150, %r5149, 2146435072;
	selp.b32 	%r5151, %r5150, %r5149, %p5552;
	mov.b64 	%fd8330, {%r5148, %r5151};
	bra.uni 	$L__BB1_3469;

$L__BB1_3465:
	setp.gt.s32 	%p5550, %r256, -1;
	@%p5550 bra 	$L__BB1_3469;

	mov.f64 	%fd6265, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6266, %fd6265;
	setp.eq.f64 	%p5551, %fd6266, 0d4000000000000000;
	@%p5551 bra 	$L__BB1_3469;

	mov.f64 	%fd8330, 0dFFF8000000000000;

$L__BB1_3469:
	add.f64 	%fd6268, %fd2744, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5152}, %fd6268;
	}
	and.b32  	%r5153, %r5152, 2146435072;
	setp.ne.s32 	%p5554, %r5153, 2146435072;
	@%p5554 bra 	$L__BB1_3476;

	cvt.f64.f32 	%fd7511, %f244;
	abs.f64 	%fd7510, %fd7511;
	setp.gtu.f64 	%p5555, %fd7510, 0d7FF0000000000000;
	@%p5555 bra 	$L__BB1_3475;
	bra.uni 	$L__BB1_3471;

$L__BB1_3475:
	mov.f64 	%fd6270, 0d4000000000000000;
	add.rn.f64 	%fd8330, %fd2744, %fd6270;
	bra.uni 	$L__BB1_3476;

$L__BB1_3471:
	setp.eq.s32 	%p5556, %r5, 2146435072;
	mov.f64 	%fd6269, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5154, %temp}, %fd6269;
	}
	setp.eq.s32 	%p5557, %r5154, 0;
	and.pred  	%p5558, %p5556, %p5557;
	@%p5558 bra 	$L__BB1_3474;
	bra.uni 	$L__BB1_3472;

$L__BB1_3474:
	cvt.f64.f32 	%fd7514, %f244;
	abs.f64 	%fd7513, %fd7514;
	setp.lt.s32 	%p5564, %r3, 0;
	mov.u32 	%r5159, 0;
	setp.gt.f64 	%p5565, %fd7513, 0d3FF0000000000000;
	selp.b32 	%r5160, 2146435072, 0, %p5565;
	xor.b32  	%r5161, %r5160, 2146435072;
	selp.b32 	%r5162, %r5161, %r5160, %p5564;
	setp.eq.f32 	%p5566, %f244, 0fBF800000;
	selp.b32 	%r5163, 1072693248, %r5162, %p5566;
	mov.b64 	%fd8330, {%r5159, %r5163};
	bra.uni 	$L__BB1_3476;

$L__BB1_3472:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5155, %temp}, %fd2744;
	}
	and.b32  	%r5156, %r256, 2147483647;
	setp.ne.s32 	%p5559, %r5156, 2146435072;
	setp.ne.s32 	%p5560, %r5155, 0;
	or.pred  	%p5561, %p5559, %p5560;
	@%p5561 bra 	$L__BB1_3476;

	cvt.f64.f32 	%fd7512, %f244;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7126}, %fd7512;
	}
	setp.lt.s32 	%p7568, %r7126, 0;
	and.pred  	%p7567, %p7568, %p246;
	setp.ne.s32 	%p5562, %r5, 1071644672;
	and.pred  	%p5563, %p5562, %p7567;
	selp.b32 	%r5157, %r7, %r6, %p5563;
	mov.u32 	%r5158, 0;
	mov.b64 	%fd8330, {%r5158, %r5157};

$L__BB1_3476:
	ld.global.f32 	%f245, [%rd64];
	cvt.f64.f32 	%fd2755, %f245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r257}, %fd2755;
	}
	abs.f64 	%fd2756, %fd2755;
	{ // callseq 299, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2756;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8333, [retval0+0];
	} // callseq 299
	setp.lt.s32 	%p5567, %r257, 0;
	and.pred  	%p183, %p5567, %p246;
	not.pred 	%p5569, %p183;
	@%p5569 bra 	$L__BB1_3478;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5164}, %fd8333;
	}
	xor.b32  	%r5165, %r5164, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5166, %temp}, %fd8333;
	}
	mov.b64 	%fd8333, {%r5166, %r5165};

$L__BB1_3478:
	setp.eq.f32 	%p5570, %f245, 0f00000000;
	setp.eq.f32 	%p5571, %f243, 0f3F800000;
	selp.f64 	%fd6271, 0d3FF0000000000000, %fd8327, %p5571;
	setp.eq.f32 	%p5572, %f244, 0f3F800000;
	selp.f64 	%fd6272, 0d3FF0000000000000, %fd8330, %p5572;
	add.f64 	%fd2760, %fd6271, %fd6272;
	@%p5570 bra 	$L__BB1_3482;
	bra.uni 	$L__BB1_3479;

$L__BB1_3482:
	setp.lt.s32 	%p5575, %r3, 0;
	mov.u32 	%r5167, 0;
	selp.b32 	%r5168, %r257, 0, %p246;
	or.b32  	%r5169, %r5168, 2146435072;
	selp.b32 	%r5170, %r5169, %r5168, %p5575;
	mov.b64 	%fd8333, {%r5167, %r5170};
	bra.uni 	$L__BB1_3483;

$L__BB1_3479:
	setp.gt.s32 	%p5573, %r257, -1;
	@%p5573 bra 	$L__BB1_3483;

	mov.f64 	%fd6273, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6274, %fd6273;
	setp.eq.f64 	%p5574, %fd6274, 0d4000000000000000;
	@%p5574 bra 	$L__BB1_3483;

	mov.f64 	%fd8333, 0dFFF8000000000000;

$L__BB1_3483:
	add.f64 	%fd6276, %fd2755, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5171}, %fd6276;
	}
	and.b32  	%r5172, %r5171, 2146435072;
	setp.ne.s32 	%p5577, %r5172, 2146435072;
	@%p5577 bra 	$L__BB1_3490;

	cvt.f64.f32 	%fd7563, %f245;
	abs.f64 	%fd7562, %fd7563;
	setp.gtu.f64 	%p5578, %fd7562, 0d7FF0000000000000;
	@%p5578 bra 	$L__BB1_3489;
	bra.uni 	$L__BB1_3485;

$L__BB1_3489:
	mov.f64 	%fd6278, 0d4000000000000000;
	add.rn.f64 	%fd8333, %fd2755, %fd6278;
	bra.uni 	$L__BB1_3490;

$L__BB1_3485:
	setp.eq.s32 	%p5579, %r5, 2146435072;
	mov.f64 	%fd6277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5173, %temp}, %fd6277;
	}
	setp.eq.s32 	%p5580, %r5173, 0;
	and.pred  	%p5581, %p5579, %p5580;
	@%p5581 bra 	$L__BB1_3488;
	bra.uni 	$L__BB1_3486;

$L__BB1_3488:
	cvt.f64.f32 	%fd7566, %f245;
	abs.f64 	%fd7565, %fd7566;
	setp.lt.s32 	%p5587, %r3, 0;
	mov.u32 	%r5178, 0;
	setp.gt.f64 	%p5588, %fd7565, 0d3FF0000000000000;
	selp.b32 	%r5179, 2146435072, 0, %p5588;
	xor.b32  	%r5180, %r5179, 2146435072;
	selp.b32 	%r5181, %r5180, %r5179, %p5587;
	setp.eq.f32 	%p5589, %f245, 0fBF800000;
	selp.b32 	%r5182, 1072693248, %r5181, %p5589;
	mov.b64 	%fd8333, {%r5178, %r5182};
	bra.uni 	$L__BB1_3490;

$L__BB1_3486:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5174, %temp}, %fd2755;
	}
	and.b32  	%r5175, %r257, 2147483647;
	setp.ne.s32 	%p5582, %r5175, 2146435072;
	setp.ne.s32 	%p5583, %r5174, 0;
	or.pred  	%p5584, %p5582, %p5583;
	@%p5584 bra 	$L__BB1_3490;

	cvt.f64.f32 	%fd7564, %f245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7136}, %fd7564;
	}
	setp.lt.s32 	%p7588, %r7136, 0;
	and.pred  	%p7587, %p7588, %p246;
	setp.ne.s32 	%p5585, %r5, 1071644672;
	and.pred  	%p5586, %p5585, %p7587;
	selp.b32 	%r5176, %r7, %r6, %p5586;
	mov.u32 	%r5177, 0;
	mov.b64 	%fd8333, {%r5177, %r5176};

$L__BB1_3490:
	cvt.rn.f32.f64 	%f1322, %fd2732;
	cvt.f64.f32 	%fd6279, %f242;
	rcp.rn.f64 	%fd6280, %fd6279;
	setp.eq.f32 	%p5590, %f245, 0f3F800000;
	selp.f64 	%fd6281, 0d3FF0000000000000, %fd8333, %p5590;
	add.f64 	%fd6282, %fd2760, %fd6281;
	mul.f64 	%fd6283, %fd6280, %fd6282;
	cvt.rn.f32.f64 	%f1323, %fd6283;
	add.s64 	%rd553, %rd236, %rd370;
	ld.global.f32 	%f1324, [%rd553];
	sub.f32 	%f1325, %f1324, %f1323;
	cvt.f64.f32 	%fd6284, %f1325;
	cvt.f64.f32 	%fd6285, %f1322;
	fma.rn.f64 	%fd6286, %fd6285, 0dBFE0000000000000, %fd6284;
	mul.f64 	%fd6287, %fd6286, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1326, %fd6287;
	mul.f32 	%f1327, %f244, %f240;
	fma.rn.f32 	%f1328, %f243, %f239, %f1327;
	fma.rn.f32 	%f1329, %f245, %f241, %f1328;
	cvt.f64.f32 	%fd6288, %f1329;
	mul.f64 	%fd6289, %fd6280, %fd6288;
	cvt.rn.f32.f64 	%f1330, %fd6289;
	add.f32 	%f1331, %f1324, %f1326;
	div.rn.f32 	%f1332, %f245, %f242;
	fma.rn.f32 	%f1333, %f1332, %f1322, %f1331;
	mul.f32 	%f1334, %f241, %f1330;
	sub.f32 	%f246, %f1333, %f1334;
	@%p5077 bra 	$L__BB1_3492;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5185}, %fd8336;
	}
	xor.b32  	%r5186, %r5185, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5187, %temp}, %fd8336;
	}
	mov.b64 	%fd8336, {%r5187, %r5186};

$L__BB1_3492:
	setp.eq.f32 	%p7543, %f221, 0f00000000;
	@%p7543 bra 	$L__BB1_3496;
	bra.uni 	$L__BB1_3493;

$L__BB1_3496:
	setp.lt.s32 	%p5595, %r3, 0;
	mov.u32 	%r5188, 0;
	selp.b32 	%r5189, %r233, 0, %p246;
	or.b32  	%r5190, %r5189, 2146435072;
	selp.b32 	%r5191, %r5190, %r5189, %p5595;
	mov.b64 	%fd8336, {%r5188, %r5191};
	bra.uni 	$L__BB1_3497;

$L__BB1_3493:
	setp.gt.s32 	%p5593, %r233, -1;
	@%p5593 bra 	$L__BB1_3497;

	mov.f64 	%fd6290, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6291, %fd6290;
	setp.eq.f64 	%p5594, %fd6291, 0d4000000000000000;
	@%p5594 bra 	$L__BB1_3497;

	mov.f64 	%fd8336, 0dFFF8000000000000;

$L__BB1_3497:
	@%p5083 bra 	$L__BB1_3504;

	setp.gtu.f64 	%p5598, %fd2507, 0d7FF0000000000000;
	@%p5598 bra 	$L__BB1_3503;
	bra.uni 	$L__BB1_3499;

$L__BB1_3503:
	mov.f64 	%fd6294, 0d4000000000000000;
	add.rn.f64 	%fd8336, %fd2506, %fd6294;
	bra.uni 	$L__BB1_3504;

$L__BB1_3499:
	setp.eq.s32 	%p5599, %r5, 2146435072;
	mov.f64 	%fd6293, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5192, %temp}, %fd6293;
	}
	setp.eq.s32 	%p5600, %r5192, 0;
	and.pred  	%p5601, %p5599, %p5600;
	@%p5601 bra 	$L__BB1_3502;
	bra.uni 	$L__BB1_3500;

$L__BB1_3502:
	setp.lt.s32 	%p5607, %r3, 0;
	mov.u32 	%r5197, 0;
	setp.gt.f64 	%p5608, %fd2507, 0d3FF0000000000000;
	selp.b32 	%r5198, 2146435072, 0, %p5608;
	xor.b32  	%r5199, %r5198, 2146435072;
	selp.b32 	%r5200, %r5199, %r5198, %p5607;
	setp.eq.f32 	%p5609, %f221, 0fBF800000;
	selp.b32 	%r5201, 1072693248, %r5200, %p5609;
	mov.b64 	%fd8336, {%r5197, %r5201};
	bra.uni 	$L__BB1_3504;

$L__BB1_3500:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5193, %temp}, %fd2506;
	}
	and.b32  	%r5194, %r233, 2147483647;
	setp.ne.s32 	%p5602, %r5194, 2146435072;
	setp.ne.s32 	%p5603, %r5193, 0;
	or.pred  	%p5604, %p5602, %p5603;
	@%p5604 bra 	$L__BB1_3504;

	setp.ne.s32 	%p5605, %r5, 1071644672;
	and.pred  	%p5606, %p5605, %p166;
	selp.b32 	%r5195, %r7, %r6, %p5606;
	mov.u32 	%r5196, 0;
	mov.b64 	%fd8336, {%r5196, %r5195};

$L__BB1_3504:
	setp.eq.f32 	%p7544, %f221, 0f3F800000;
	selp.f64 	%fd2775, 0d3FF0000000000000, %fd8336, %p7544;
	@%p5098 bra 	$L__BB1_3506;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5202}, %fd8339;
	}
	xor.b32  	%r5203, %r5202, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5204, %temp}, %fd8339;
	}
	mov.b64 	%fd8339, {%r5204, %r5203};

$L__BB1_3506:
	setp.eq.f32 	%p7545, %f222, 0f00000000;
	@%p7545 bra 	$L__BB1_3510;
	bra.uni 	$L__BB1_3507;

$L__BB1_3510:
	setp.lt.s32 	%p5615, %r3, 0;
	mov.u32 	%r5205, 0;
	selp.b32 	%r5206, %r235, 0, %p246;
	or.b32  	%r5207, %r5206, 2146435072;
	selp.b32 	%r5208, %r5207, %r5206, %p5615;
	mov.b64 	%fd8339, {%r5205, %r5208};
	bra.uni 	$L__BB1_3511;

$L__BB1_3507:
	setp.gt.s32 	%p5613, %r235, -1;
	@%p5613 bra 	$L__BB1_3511;

	mov.f64 	%fd6295, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6296, %fd6295;
	setp.eq.f64 	%p5614, %fd6296, 0d4000000000000000;
	@%p5614 bra 	$L__BB1_3511;

	mov.f64 	%fd8339, 0dFFF8000000000000;

$L__BB1_3511:
	@%p5104 bra 	$L__BB1_3518;

	setp.gtu.f64 	%p5618, %fd2518, 0d7FF0000000000000;
	@%p5618 bra 	$L__BB1_3517;
	bra.uni 	$L__BB1_3513;

$L__BB1_3517:
	mov.f64 	%fd6299, 0d4000000000000000;
	add.rn.f64 	%fd8339, %fd2517, %fd6299;
	bra.uni 	$L__BB1_3518;

$L__BB1_3513:
	setp.eq.s32 	%p5619, %r5, 2146435072;
	mov.f64 	%fd6298, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5209, %temp}, %fd6298;
	}
	setp.eq.s32 	%p5620, %r5209, 0;
	and.pred  	%p5621, %p5619, %p5620;
	@%p5621 bra 	$L__BB1_3516;
	bra.uni 	$L__BB1_3514;

$L__BB1_3516:
	setp.lt.s32 	%p5627, %r3, 0;
	mov.u32 	%r5214, 0;
	setp.gt.f64 	%p5628, %fd2518, 0d3FF0000000000000;
	selp.b32 	%r5215, 2146435072, 0, %p5628;
	xor.b32  	%r5216, %r5215, 2146435072;
	selp.b32 	%r5217, %r5216, %r5215, %p5627;
	setp.eq.f32 	%p5629, %f222, 0fBF800000;
	selp.b32 	%r5218, 1072693248, %r5217, %p5629;
	mov.b64 	%fd8339, {%r5214, %r5218};
	bra.uni 	$L__BB1_3518;

$L__BB1_3514:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5210, %temp}, %fd2517;
	}
	and.b32  	%r5211, %r235, 2147483647;
	setp.ne.s32 	%p5622, %r5211, 2146435072;
	setp.ne.s32 	%p5623, %r5210, 0;
	or.pred  	%p5624, %p5622, %p5623;
	@%p5624 bra 	$L__BB1_3518;

	setp.ne.s32 	%p5625, %r5, 1071644672;
	and.pred  	%p5626, %p5625, %p167;
	selp.b32 	%r5212, %r7, %r6, %p5626;
	mov.u32 	%r5213, 0;
	mov.b64 	%fd8339, {%r5213, %r5212};

$L__BB1_3518:
	setp.eq.f32 	%p7546, %f222, 0f3F800000;
	selp.f64 	%fd6300, 0d3FF0000000000000, %fd8339, %p7546;
	add.f64 	%fd2784, %fd2775, %fd6300;
	@%p5121 bra 	$L__BB1_3520;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5219}, %fd8342;
	}
	xor.b32  	%r5220, %r5219, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5221, %temp}, %fd8342;
	}
	mov.b64 	%fd8342, {%r5221, %r5220};

$L__BB1_3520:
	setp.eq.f32 	%p7547, %f223, 0f00000000;
	@%p7547 bra 	$L__BB1_3524;
	bra.uni 	$L__BB1_3521;

$L__BB1_3524:
	setp.lt.s32 	%p5635, %r3, 0;
	mov.u32 	%r5222, 0;
	selp.b32 	%r5223, %r237, 0, %p246;
	or.b32  	%r5224, %r5223, 2146435072;
	selp.b32 	%r5225, %r5224, %r5223, %p5635;
	mov.b64 	%fd8342, {%r5222, %r5225};
	bra.uni 	$L__BB1_3525;

$L__BB1_3521:
	setp.gt.s32 	%p5633, %r237, -1;
	@%p5633 bra 	$L__BB1_3525;

	mov.f64 	%fd6301, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6302, %fd6301;
	setp.eq.f64 	%p5634, %fd6302, 0d4000000000000000;
	@%p5634 bra 	$L__BB1_3525;

	mov.f64 	%fd8342, 0dFFF8000000000000;

$L__BB1_3525:
	@%p5127 bra 	$L__BB1_3532;

	setp.gtu.f64 	%p5638, %fd2530, 0d7FF0000000000000;
	@%p5638 bra 	$L__BB1_3531;
	bra.uni 	$L__BB1_3527;

$L__BB1_3531:
	mov.f64 	%fd6305, 0d4000000000000000;
	add.rn.f64 	%fd8342, %fd2529, %fd6305;
	bra.uni 	$L__BB1_3532;

$L__BB1_3527:
	setp.eq.s32 	%p5639, %r5, 2146435072;
	mov.f64 	%fd6304, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5226, %temp}, %fd6304;
	}
	setp.eq.s32 	%p5640, %r5226, 0;
	and.pred  	%p5641, %p5639, %p5640;
	@%p5641 bra 	$L__BB1_3530;
	bra.uni 	$L__BB1_3528;

$L__BB1_3530:
	setp.lt.s32 	%p5647, %r3, 0;
	mov.u32 	%r5231, 0;
	setp.gt.f64 	%p5648, %fd2530, 0d3FF0000000000000;
	selp.b32 	%r5232, 2146435072, 0, %p5648;
	xor.b32  	%r5233, %r5232, 2146435072;
	selp.b32 	%r5234, %r5233, %r5232, %p5647;
	setp.eq.f32 	%p5649, %f223, 0fBF800000;
	selp.b32 	%r5235, 1072693248, %r5234, %p5649;
	mov.b64 	%fd8342, {%r5231, %r5235};
	bra.uni 	$L__BB1_3532;

$L__BB1_3528:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5227, %temp}, %fd2529;
	}
	and.b32  	%r5228, %r237, 2147483647;
	setp.ne.s32 	%p5642, %r5228, 2146435072;
	setp.ne.s32 	%p5643, %r5227, 0;
	or.pred  	%p5644, %p5642, %p5643;
	@%p5644 bra 	$L__BB1_3532;

	setp.ne.s32 	%p5645, %r5, 1071644672;
	and.pred  	%p5646, %p5645, %p168;
	selp.b32 	%r5229, %r7, %r6, %p5646;
	mov.u32 	%r5230, 0;
	mov.b64 	%fd8342, {%r5230, %r5229};

$L__BB1_3532:
	setp.eq.f32 	%p7548, %f223, 0f3F800000;
	selp.f64 	%fd6306, 0d3FF0000000000000, %fd8342, %p7548;
	add.f64 	%fd2793, %fd2784, %fd6306;
	@%p5143 bra 	$L__BB1_3534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5236}, %fd8345;
	}
	xor.b32  	%r5237, %r5236, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5238, %temp}, %fd8345;
	}
	mov.b64 	%fd8345, {%r5238, %r5237};

$L__BB1_3534:
	setp.eq.f32 	%p7549, %f225, 0f00000000;
	@%p7549 bra 	$L__BB1_3538;
	bra.uni 	$L__BB1_3535;

$L__BB1_3538:
	setp.lt.s32 	%p5655, %r3, 0;
	mov.u32 	%r5239, 0;
	selp.b32 	%r5240, %r239, 0, %p246;
	or.b32  	%r5241, %r5240, 2146435072;
	selp.b32 	%r5242, %r5241, %r5240, %p5655;
	mov.b64 	%fd8345, {%r5239, %r5242};
	bra.uni 	$L__BB1_3539;

$L__BB1_3535:
	setp.gt.s32 	%p5653, %r239, -1;
	@%p5653 bra 	$L__BB1_3539;

	mov.f64 	%fd6307, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6308, %fd6307;
	setp.eq.f64 	%p5654, %fd6308, 0d4000000000000000;
	@%p5654 bra 	$L__BB1_3539;

	mov.f64 	%fd8345, 0dFFF8000000000000;

$L__BB1_3539:
	@%p5149 bra 	$L__BB1_3546;

	setp.gtu.f64 	%p5658, %fd2543, 0d7FF0000000000000;
	@%p5658 bra 	$L__BB1_3545;
	bra.uni 	$L__BB1_3541;

$L__BB1_3545:
	mov.f64 	%fd6311, 0d4000000000000000;
	add.rn.f64 	%fd8345, %fd2542, %fd6311;
	bra.uni 	$L__BB1_3546;

$L__BB1_3541:
	setp.eq.s32 	%p5659, %r5, 2146435072;
	mov.f64 	%fd6310, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5243, %temp}, %fd6310;
	}
	setp.eq.s32 	%p5660, %r5243, 0;
	and.pred  	%p5661, %p5659, %p5660;
	@%p5661 bra 	$L__BB1_3544;
	bra.uni 	$L__BB1_3542;

$L__BB1_3544:
	setp.lt.s32 	%p5667, %r3, 0;
	mov.u32 	%r5248, 0;
	setp.gt.f64 	%p5668, %fd2543, 0d3FF0000000000000;
	selp.b32 	%r5249, 2146435072, 0, %p5668;
	xor.b32  	%r5250, %r5249, 2146435072;
	selp.b32 	%r5251, %r5250, %r5249, %p5667;
	setp.eq.f32 	%p5669, %f225, 0fBF800000;
	selp.b32 	%r5252, 1072693248, %r5251, %p5669;
	mov.b64 	%fd8345, {%r5248, %r5252};
	bra.uni 	$L__BB1_3546;

$L__BB1_3542:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5244, %temp}, %fd2542;
	}
	and.b32  	%r5245, %r239, 2147483647;
	setp.ne.s32 	%p5662, %r5245, 2146435072;
	setp.ne.s32 	%p5663, %r5244, 0;
	or.pred  	%p5664, %p5662, %p5663;
	@%p5664 bra 	$L__BB1_3546;

	setp.ne.s32 	%p5665, %r5, 1071644672;
	and.pred  	%p5666, %p5665, %p169;
	selp.b32 	%r5246, %r7, %r6, %p5666;
	mov.u32 	%r5247, 0;
	mov.b64 	%fd8345, {%r5247, %r5246};

$L__BB1_3546:
	setp.eq.f32 	%p7550, %f225, 0f3F800000;
	cvt.rn.f32.f64 	%f247, %fd2793;
	selp.f64 	%fd2802, 0d3FF0000000000000, %fd8345, %p7550;
	@%p5164 bra 	$L__BB1_3548;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5253}, %fd8348;
	}
	xor.b32  	%r5254, %r5253, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5255, %temp}, %fd8348;
	}
	mov.b64 	%fd8348, {%r5255, %r5254};

$L__BB1_3548:
	setp.eq.f32 	%p7551, %f226, 0f00000000;
	@%p7551 bra 	$L__BB1_3552;
	bra.uni 	$L__BB1_3549;

$L__BB1_3552:
	setp.lt.s32 	%p5675, %r3, 0;
	mov.u32 	%r5256, 0;
	selp.b32 	%r5257, %r241, 0, %p246;
	or.b32  	%r5258, %r5257, 2146435072;
	selp.b32 	%r5259, %r5258, %r5257, %p5675;
	mov.b64 	%fd8348, {%r5256, %r5259};
	bra.uni 	$L__BB1_3553;

$L__BB1_3549:
	setp.gt.s32 	%p5673, %r241, -1;
	@%p5673 bra 	$L__BB1_3553;

	mov.f64 	%fd6312, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6313, %fd6312;
	setp.eq.f64 	%p5674, %fd6313, 0d4000000000000000;
	@%p5674 bra 	$L__BB1_3553;

	mov.f64 	%fd8348, 0dFFF8000000000000;

$L__BB1_3553:
	@%p5170 bra 	$L__BB1_3560;

	setp.gtu.f64 	%p5678, %fd2554, 0d7FF0000000000000;
	@%p5678 bra 	$L__BB1_3559;
	bra.uni 	$L__BB1_3555;

$L__BB1_3559:
	mov.f64 	%fd6316, 0d4000000000000000;
	add.rn.f64 	%fd8348, %fd2553, %fd6316;
	bra.uni 	$L__BB1_3560;

$L__BB1_3555:
	setp.eq.s32 	%p5679, %r5, 2146435072;
	mov.f64 	%fd6315, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5260, %temp}, %fd6315;
	}
	setp.eq.s32 	%p5680, %r5260, 0;
	and.pred  	%p5681, %p5679, %p5680;
	@%p5681 bra 	$L__BB1_3558;
	bra.uni 	$L__BB1_3556;

$L__BB1_3558:
	setp.lt.s32 	%p5687, %r3, 0;
	mov.u32 	%r5265, 0;
	setp.gt.f64 	%p5688, %fd2554, 0d3FF0000000000000;
	selp.b32 	%r5266, 2146435072, 0, %p5688;
	xor.b32  	%r5267, %r5266, 2146435072;
	selp.b32 	%r5268, %r5267, %r5266, %p5687;
	setp.eq.f32 	%p5689, %f226, 0fBF800000;
	selp.b32 	%r5269, 1072693248, %r5268, %p5689;
	mov.b64 	%fd8348, {%r5265, %r5269};
	bra.uni 	$L__BB1_3560;

$L__BB1_3556:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5261, %temp}, %fd2553;
	}
	and.b32  	%r5262, %r241, 2147483647;
	setp.ne.s32 	%p5682, %r5262, 2146435072;
	setp.ne.s32 	%p5683, %r5261, 0;
	or.pred  	%p5684, %p5682, %p5683;
	@%p5684 bra 	$L__BB1_3560;

	setp.ne.s32 	%p5685, %r5, 1071644672;
	and.pred  	%p5686, %p5685, %p170;
	selp.b32 	%r5263, %r7, %r6, %p5686;
	mov.u32 	%r5264, 0;
	mov.b64 	%fd8348, {%r5264, %r5263};

$L__BB1_3560:
	setp.eq.f32 	%p7552, %f226, 0f3F800000;
	selp.f64 	%fd6317, 0d3FF0000000000000, %fd8348, %p7552;
	add.f64 	%fd2811, %fd2802, %fd6317;
	@%p5187 bra 	$L__BB1_3562;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5270}, %fd8351;
	}
	xor.b32  	%r5271, %r5270, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5272, %temp}, %fd8351;
	}
	mov.b64 	%fd8351, {%r5272, %r5271};

$L__BB1_3562:
	setp.eq.f32 	%p7553, %f228, 0f00000000;
	@%p7553 bra 	$L__BB1_3566;
	bra.uni 	$L__BB1_3563;

$L__BB1_3566:
	setp.lt.s32 	%p5695, %r3, 0;
	mov.u32 	%r5273, 0;
	selp.b32 	%r5274, %r243, 0, %p246;
	or.b32  	%r5275, %r5274, 2146435072;
	selp.b32 	%r5276, %r5275, %r5274, %p5695;
	mov.b64 	%fd8351, {%r5273, %r5276};
	bra.uni 	$L__BB1_3567;

$L__BB1_3563:
	setp.gt.s32 	%p5693, %r243, -1;
	@%p5693 bra 	$L__BB1_3567;

	mov.f64 	%fd6318, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6319, %fd6318;
	setp.eq.f64 	%p5694, %fd6319, 0d4000000000000000;
	@%p5694 bra 	$L__BB1_3567;

	mov.f64 	%fd8351, 0dFFF8000000000000;

$L__BB1_3567:
	@%p5193 bra 	$L__BB1_3574;

	setp.gtu.f64 	%p5698, %fd2566, 0d7FF0000000000000;
	@%p5698 bra 	$L__BB1_3573;
	bra.uni 	$L__BB1_3569;

$L__BB1_3573:
	mov.f64 	%fd6322, 0d4000000000000000;
	add.rn.f64 	%fd8351, %fd2565, %fd6322;
	bra.uni 	$L__BB1_3574;

$L__BB1_3569:
	setp.eq.s32 	%p5699, %r5, 2146435072;
	mov.f64 	%fd6321, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5277, %temp}, %fd6321;
	}
	setp.eq.s32 	%p5700, %r5277, 0;
	and.pred  	%p5701, %p5699, %p5700;
	@%p5701 bra 	$L__BB1_3572;
	bra.uni 	$L__BB1_3570;

$L__BB1_3572:
	setp.lt.s32 	%p5707, %r3, 0;
	mov.u32 	%r5282, 0;
	setp.gt.f64 	%p5708, %fd2566, 0d3FF0000000000000;
	selp.b32 	%r5283, 2146435072, 0, %p5708;
	xor.b32  	%r5284, %r5283, 2146435072;
	selp.b32 	%r5285, %r5284, %r5283, %p5707;
	setp.eq.f32 	%p5709, %f228, 0fBF800000;
	selp.b32 	%r5286, 1072693248, %r5285, %p5709;
	mov.b64 	%fd8351, {%r5282, %r5286};
	bra.uni 	$L__BB1_3574;

$L__BB1_3570:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5278, %temp}, %fd2565;
	}
	and.b32  	%r5279, %r243, 2147483647;
	setp.ne.s32 	%p5702, %r5279, 2146435072;
	setp.ne.s32 	%p5703, %r5278, 0;
	or.pred  	%p5704, %p5702, %p5703;
	@%p5704 bra 	$L__BB1_3574;

	setp.ne.s32 	%p5705, %r5, 1071644672;
	and.pred  	%p5706, %p5705, %p171;
	selp.b32 	%r5280, %r7, %r6, %p5706;
	mov.u32 	%r5281, 0;
	mov.b64 	%fd8351, {%r5281, %r5280};

$L__BB1_3574:
	setp.eq.f32 	%p7554, %f228, 0f3F800000;
	mul.lo.s32 	%r7108, %r404, %r403;
	sub.s32 	%r7107, %r405, %r7108;
	selp.f64 	%fd6323, 0d3FF0000000000000, %fd8351, %p7554;
	add.f64 	%fd6324, %fd2811, %fd6323;
	mul.f64 	%fd6325, %fd2541, %fd6324;
	cvt.rn.f32.f64 	%f1335, %fd6325;
	sub.f32 	%f1336, %f211, %f1335;
	cvt.f64.f32 	%fd6326, %f1336;
	cvt.f64.f32 	%fd6327, %f247;
	mul.f64 	%fd6328, %fd6327, 0d3FE0000000000000;
	sub.f64 	%fd6329, %fd6326, %fd6328;
	mul.f64 	%fd6330, %fd6329, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1337, %fd6330;
	add.f32 	%f1338, %f211, %f1337;
	div.rn.f32 	%f1339, %f228, %f224;
	fma.rn.f32 	%f1340, %f1339, %f247, %f1338;
	mul.f32 	%f1341, %f223, %f229;
	sub.f32 	%f1342, %f1340, %f1341;
	sub.f32 	%f1343, %f246, %f1342;
	cvt.f64.f32 	%fd6331, %f1343;
	mul.f64 	%fd6332, %fd3, %fd6331;
	sub.f64 	%fd6333, %fd2697, %fd6332;
	add.s64 	%rd555, %rd2, %rd373;
	ld.global.f32 	%f1344, [%rd555];
	cvt.f64.f32 	%fd6334, %f1344;
	cvt.f64.f32 	%fd6335, %f212;
	add.f64 	%fd6336, %fd6335, %fd6335;
	sub.f64 	%fd6337, %fd6334, %fd6336;
	add.s64 	%rd557, %rd2, %rd375;
	ld.global.f32 	%f1345, [%rd557];
	cvt.f64.f32 	%fd6338, %f1345;
	add.f64 	%fd6339, %fd6337, %fd6338;
	add.s64 	%rd559, %rd2, %rd140;
	ld.global.f32 	%f1346, [%rd559+4];
	cvt.f64.f32 	%fd6340, %f1346;
	sub.f64 	%fd6341, %fd6340, %fd6336;
	ld.global.f32 	%f1347, [%rd559+-4];
	cvt.f64.f32 	%fd6342, %f1347;
	add.f64 	%fd6343, %fd6341, %fd6342;
	mul.f64 	%fd6344, %fd1880, %fd6343;
	fma.rn.f64 	%fd6345, %fd1869, %fd6339, %fd6344;
	add.s64 	%rd561, %rd2, %rd378;
	ld.global.f32 	%f1348, [%rd561];
	cvt.f64.f32 	%fd6346, %f1348;
	sub.f64 	%fd6347, %fd6346, %fd6336;
	add.s64 	%rd563, %rd2, %rd380;
	ld.global.f32 	%f1349, [%rd563];
	cvt.f64.f32 	%fd6348, %f1349;
	add.f64 	%fd6349, %fd6347, %fd6348;
	fma.rn.f64 	%fd6350, %fd1890, %fd6349, %fd6345;
	mul.f64 	%fd6352, %fd6350, %fd5363;
	cvt.rn.f32.f64 	%f1350, %fd6352;
	cvt.f64.f32 	%fd6353, %f1350;
	sub.f64 	%fd6354, %fd6333, %fd6353;
	cvt.rn.f32.f64 	%f1351, %fd6354;
	add.s64 	%rd564, %rd1, %rd140;
	st.global.f32 	[%rd564], %f1351;
	add.s32 	%r5298, %r16, %r7107;
	mul.wide.s32 	%rd565, %r5298, 4;
	add.s64 	%rd567, %rd139, %rd565;
	add.s64 	%rd569, %rd146, %rd565;
	ld.global.f32 	%f1352, [%rd569];
	ld.global.f32 	%f1353, [%rd567];
	add.f32 	%f1354, %f1353, %f1352;
	cvt.f64.f32 	%fd6355, %f1354;
	mul.f64 	%fd6356, %fd6355, 0d3FE0000000000000;
	cvt.u32.u64 	%r5300, %rd60;
	add.s32 	%r5301, %r5300, %r2991;
	cvt.s64.s32 	%rd80, %r5301;
	mul.wide.s32 	%rd570, %r5301, 4;
	add.s64 	%rd82, %rd173, %rd570;
	cvt.s64.s32 	%rd83, %r2994;
	add.s64 	%rd84, %rd173, %rd298;
	ld.global.f32 	%f1355, [%rd84];
	ld.global.f32 	%f1356, [%rd82];
	sub.f32 	%f1357, %f1356, %f1355;
	cvt.f64.f32 	%fd6357, %f1357;
	mul.f64 	%fd6358, %fd1, %fd6357;
	sub.f64 	%fd6359, %fd6356, %fd6358;
	add.s32 	%r261, %r7144, 1;
	add.s32 	%r5304, %r261, %r2993;
	mul.wide.s32 	%rd572, %r5304, 4;
	add.s64 	%rd86, %rd183, %rd572;
	ld.global.f32 	%f1358, [%rd86+-4];
	ld.global.f32 	%f1359, [%rd86];
	sub.f32 	%f1360, %f1359, %f1358;
	cvt.f64.f32 	%fd6360, %f1360;
	mul.f64 	%fd6361, %fd2, %fd6360;
	sub.f64 	%fd6362, %fd6359, %fd6361;
	add.s64 	%rd88, %rd189, %rd298;
	ld.global.f32 	%f1361, [%rd88];
	ld.global.f32 	%f1362, [%rd64];
	sub.f32 	%f1363, %f1362, %f1361;
	cvt.f64.f32 	%fd6363, %f1363;
	mul.f64 	%fd6364, %fd3, %fd6363;
	sub.f64 	%fd6365, %fd6362, %fd6364;
	add.s32 	%r5305, %r7143, %r7107;
	add.s32 	%r5306, %r5305, %r404;
	add.s32 	%r5307, %r5306, %r7144;
	mul.wide.s32 	%rd573, %r5307, 4;
	add.s64 	%rd574, %rd139, %rd573;
	ld.global.f32 	%f1364, [%rd574];
	cvt.f64.f32 	%fd6366, %f1364;
	cvt.f64.f32 	%fd6367, %f1353;
	add.f64 	%fd6368, %fd6367, %fd6367;
	sub.f64 	%fd6369, %fd6366, %fd6368;
	sub.s32 	%r5308, %r5305, %r404;
	add.s32 	%r5309, %r5308, %r7144;
	mul.wide.s32 	%rd575, %r5309, 4;
	add.s64 	%rd576, %rd139, %rd575;
	ld.global.f32 	%f1365, [%rd576];
	cvt.f64.f32 	%fd6370, %f1365;
	add.f64 	%fd6371, %fd6369, %fd6370;
	ld.global.f32 	%f1366, [%rd567+4];
	cvt.f64.f32 	%fd6372, %f1366;
	sub.f64 	%fd6373, %fd6372, %fd6368;
	ld.global.f32 	%f1367, [%rd567+-4];
	cvt.f64.f32 	%fd6374, %f1367;
	add.f64 	%fd6375, %fd6373, %fd6374;
	mul.f64 	%fd6376, %fd1880, %fd6375;
	fma.rn.f64 	%fd6377, %fd1869, %fd6371, %fd6376;
	ld.global.f32 	%f1368, [%rd379];
	cvt.f64.f32 	%fd6378, %f1368;
	sub.f64 	%fd6379, %fd6378, %fd6368;
	ld.global.f32 	%f1369, [%rd381];
	cvt.f64.f32 	%fd6380, %f1369;
	add.f64 	%fd6381, %fd6379, %fd6380;
	fma.rn.f64 	%fd6382, %fd1890, %fd6381, %fd6377;
	mul.f64 	%fd6383, %fd6382, %fd5363;
	cvt.rn.f32.f64 	%f1370, %fd6383;
	cvt.f64.f32 	%fd6384, %f1370;
	sub.f64 	%fd6385, %fd6365, %fd6384;
	cvt.rn.f32.f64 	%f1371, %fd6385;
	add.s64 	%rd579, %rd9, %rd565;
	st.global.f32 	[%rd579], %f1371;
	add.s64 	%rd89, %rd141, %rd565;
	add.s64 	%rd581, %rd173, %rd565;
	ld.global.f32 	%f1372, [%rd581];
	ld.global.f32 	%f248, [%rd89];
	add.f32 	%f1373, %f248, %f1372;
	cvt.f64.f32 	%fd6386, %f1373;
	mul.f64 	%fd2820, %fd6386, 0d3FE0000000000000;
	add.s64 	%rd91, %rd192, %rd298;
	ld.global.f32 	%f249, [%rd91];
	cvt.f64.f32 	%fd2821, %f249;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd2821;
	}
	abs.f64 	%fd2822, %fd2821;
	{ // callseq 300, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2822;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8375, [retval0+0];
	} // callseq 300
	setp.lt.s32 	%p5711, %r262, 0;
	and.pred  	%p184, %p5711, %p246;
	not.pred 	%p5713, %p184;
	mov.f64 	%fd8354, %fd8375;
	@%p5713 bra 	$L__BB1_3576;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5310}, %fd8375;
	}
	xor.b32  	%r5311, %r5310, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5312, %temp}, %fd8375;
	}
	mov.b64 	%fd8354, {%r5312, %r5311};

$L__BB1_3576:
	setp.eq.f32 	%p5714, %f249, 0f00000000;
	@%p5714 bra 	$L__BB1_3580;
	bra.uni 	$L__BB1_3577;

$L__BB1_3580:
	setp.lt.s32 	%p5717, %r3, 0;
	mov.u32 	%r5313, 0;
	selp.b32 	%r5314, %r262, 0, %p246;
	or.b32  	%r5315, %r5314, 2146435072;
	selp.b32 	%r5316, %r5315, %r5314, %p5717;
	mov.b64 	%fd8354, {%r5313, %r5316};
	bra.uni 	$L__BB1_3581;

$L__BB1_3577:
	setp.gt.s32 	%p5715, %r262, -1;
	@%p5715 bra 	$L__BB1_3581;

	mov.f64 	%fd6387, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6388, %fd6387;
	setp.eq.f64 	%p5716, %fd6388, 0d4000000000000000;
	@%p5716 bra 	$L__BB1_3581;

	mov.f64 	%fd8354, 0dFFF8000000000000;

$L__BB1_3581:
	add.f64 	%fd6390, %fd2821, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5317}, %fd6390;
	}
	and.b32  	%r263, %r5317, 2146435072;
	setp.ne.s32 	%p5719, %r263, 2146435072;
	@%p5719 bra 	$L__BB1_3588;

	setp.gtu.f64 	%p5720, %fd2822, 0d7FF0000000000000;
	@%p5720 bra 	$L__BB1_3587;
	bra.uni 	$L__BB1_3583;

$L__BB1_3587:
	mov.f64 	%fd6392, 0d4000000000000000;
	add.rn.f64 	%fd8354, %fd2821, %fd6392;
	bra.uni 	$L__BB1_3588;

$L__BB1_3583:
	setp.eq.s32 	%p5721, %r5, 2146435072;
	mov.f64 	%fd6391, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5318, %temp}, %fd6391;
	}
	setp.eq.s32 	%p5722, %r5318, 0;
	and.pred  	%p5723, %p5721, %p5722;
	@%p5723 bra 	$L__BB1_3586;
	bra.uni 	$L__BB1_3584;

$L__BB1_3586:
	setp.lt.s32 	%p5729, %r3, 0;
	mov.u32 	%r5323, 0;
	setp.gt.f64 	%p5730, %fd2822, 0d3FF0000000000000;
	selp.b32 	%r5324, 2146435072, 0, %p5730;
	xor.b32  	%r5325, %r5324, 2146435072;
	selp.b32 	%r5326, %r5325, %r5324, %p5729;
	setp.eq.f32 	%p5731, %f249, 0fBF800000;
	selp.b32 	%r5327, 1072693248, %r5326, %p5731;
	mov.b64 	%fd8354, {%r5323, %r5327};
	bra.uni 	$L__BB1_3588;

$L__BB1_3584:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5319, %temp}, %fd2821;
	}
	and.b32  	%r5320, %r262, 2147483647;
	setp.ne.s32 	%p5724, %r5320, 2146435072;
	setp.ne.s32 	%p5725, %r5319, 0;
	or.pred  	%p5726, %p5724, %p5725;
	@%p5726 bra 	$L__BB1_3588;

	setp.ne.s32 	%p5727, %r5, 1071644672;
	and.pred  	%p5728, %p5727, %p184;
	selp.b32 	%r5321, %r7, %r6, %p5728;
	mov.u32 	%r5322, 0;
	mov.b64 	%fd8354, {%r5322, %r5321};

$L__BB1_3588:
	shl.b64 	%rd582, %rd83, 2;
	add.s64 	%rd93, %rd194, %rd582;
	ld.global.f32 	%f250, [%rd93];
	cvt.f64.f32 	%fd2832, %f250;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r264}, %fd2832;
	}
	abs.f64 	%fd2833, %fd2832;
	{ // callseq 301, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2833;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8357, [retval0+0];
	} // callseq 301
	setp.lt.s32 	%p5732, %r264, 0;
	and.pred  	%p185, %p5732, %p246;
	not.pred 	%p5734, %p185;
	@%p5734 bra 	$L__BB1_3590;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5328}, %fd8357;
	}
	xor.b32  	%r5329, %r5328, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5330, %temp}, %fd8357;
	}
	mov.b64 	%fd8357, {%r5330, %r5329};

$L__BB1_3590:
	setp.eq.f32 	%p5735, %f250, 0f00000000;
	@%p5735 bra 	$L__BB1_3594;
	bra.uni 	$L__BB1_3591;

$L__BB1_3594:
	setp.lt.s32 	%p5738, %r3, 0;
	mov.u32 	%r5331, 0;
	selp.b32 	%r5332, %r264, 0, %p246;
	or.b32  	%r5333, %r5332, 2146435072;
	selp.b32 	%r5334, %r5333, %r5332, %p5738;
	mov.b64 	%fd8357, {%r5331, %r5334};
	bra.uni 	$L__BB1_3595;

$L__BB1_3591:
	setp.gt.s32 	%p5736, %r264, -1;
	@%p5736 bra 	$L__BB1_3595;

	mov.f64 	%fd6393, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6394, %fd6393;
	setp.eq.f64 	%p5737, %fd6394, 0d4000000000000000;
	@%p5737 bra 	$L__BB1_3595;

	mov.f64 	%fd8357, 0dFFF8000000000000;

$L__BB1_3595:
	add.f64 	%fd6396, %fd2832, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5335}, %fd6396;
	}
	and.b32  	%r5336, %r5335, 2146435072;
	setp.ne.s32 	%p5740, %r5336, 2146435072;
	@%p5740 bra 	$L__BB1_3602;

	setp.gtu.f64 	%p5741, %fd2833, 0d7FF0000000000000;
	@%p5741 bra 	$L__BB1_3601;
	bra.uni 	$L__BB1_3597;

$L__BB1_3601:
	mov.f64 	%fd6398, 0d4000000000000000;
	add.rn.f64 	%fd8357, %fd2832, %fd6398;
	bra.uni 	$L__BB1_3602;

$L__BB1_3597:
	setp.eq.s32 	%p5742, %r5, 2146435072;
	mov.f64 	%fd6397, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5337, %temp}, %fd6397;
	}
	setp.eq.s32 	%p5743, %r5337, 0;
	and.pred  	%p5744, %p5742, %p5743;
	@%p5744 bra 	$L__BB1_3600;
	bra.uni 	$L__BB1_3598;

$L__BB1_3600:
	setp.lt.s32 	%p5750, %r3, 0;
	mov.u32 	%r5342, 0;
	setp.gt.f64 	%p5751, %fd2833, 0d3FF0000000000000;
	selp.b32 	%r5343, 2146435072, 0, %p5751;
	xor.b32  	%r5344, %r5343, 2146435072;
	selp.b32 	%r5345, %r5344, %r5343, %p5750;
	setp.eq.f32 	%p5752, %f250, 0fBF800000;
	selp.b32 	%r5346, 1072693248, %r5345, %p5752;
	mov.b64 	%fd8357, {%r5342, %r5346};
	bra.uni 	$L__BB1_3602;

$L__BB1_3598:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5338, %temp}, %fd2832;
	}
	and.b32  	%r5339, %r264, 2147483647;
	setp.ne.s32 	%p5745, %r5339, 2146435072;
	setp.ne.s32 	%p5746, %r5338, 0;
	or.pred  	%p5747, %p5745, %p5746;
	@%p5747 bra 	$L__BB1_3602;

	setp.ne.s32 	%p5748, %r5, 1071644672;
	and.pred  	%p5749, %p5748, %p185;
	selp.b32 	%r5340, %r7, %r6, %p5749;
	mov.u32 	%r5341, 0;
	mov.b64 	%fd8357, {%r5341, %r5340};

$L__BB1_3602:
	setp.eq.f32 	%p5753, %f250, 0f3F800000;
	selp.f64 	%fd6399, 0d3FF0000000000000, %fd8357, %p5753;
	setp.eq.f32 	%p5754, %f249, 0f3F800000;
	selp.f64 	%fd6400, 0d3FF0000000000000, %fd8354, %p5754;
	add.f64 	%fd2843, %fd6400, %fd6399;
	add.s64 	%rd95, %rd196, %rd582;
	ld.global.f32 	%f251, [%rd95];
	cvt.f64.f32 	%fd2844, %f251;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r265}, %fd2844;
	}
	abs.f64 	%fd2845, %fd2844;
	{ // callseq 302, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2845;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8360, [retval0+0];
	} // callseq 302
	setp.lt.s32 	%p5755, %r265, 0;
	and.pred  	%p186, %p5755, %p246;
	not.pred 	%p5757, %p186;
	@%p5757 bra 	$L__BB1_3604;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5347}, %fd8360;
	}
	xor.b32  	%r5348, %r5347, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5349, %temp}, %fd8360;
	}
	mov.b64 	%fd8360, {%r5349, %r5348};

$L__BB1_3604:
	setp.eq.f32 	%p5758, %f251, 0f00000000;
	@%p5758 bra 	$L__BB1_3608;
	bra.uni 	$L__BB1_3605;

$L__BB1_3608:
	setp.lt.s32 	%p5761, %r3, 0;
	mov.u32 	%r5350, 0;
	selp.b32 	%r5351, %r265, 0, %p246;
	or.b32  	%r5352, %r5351, 2146435072;
	selp.b32 	%r5353, %r5352, %r5351, %p5761;
	mov.b64 	%fd8360, {%r5350, %r5353};
	bra.uni 	$L__BB1_3609;

$L__BB1_3605:
	setp.gt.s32 	%p5759, %r265, -1;
	@%p5759 bra 	$L__BB1_3609;

	mov.f64 	%fd6401, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6402, %fd6401;
	setp.eq.f64 	%p5760, %fd6402, 0d4000000000000000;
	@%p5760 bra 	$L__BB1_3609;

	mov.f64 	%fd8360, 0dFFF8000000000000;

$L__BB1_3609:
	add.f64 	%fd6404, %fd2844, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5354}, %fd6404;
	}
	and.b32  	%r5355, %r5354, 2146435072;
	setp.ne.s32 	%p5763, %r5355, 2146435072;
	@%p5763 bra 	$L__BB1_3616;

	setp.gtu.f64 	%p5764, %fd2845, 0d7FF0000000000000;
	@%p5764 bra 	$L__BB1_3615;
	bra.uni 	$L__BB1_3611;

$L__BB1_3615:
	mov.f64 	%fd6406, 0d4000000000000000;
	add.rn.f64 	%fd8360, %fd2844, %fd6406;
	bra.uni 	$L__BB1_3616;

$L__BB1_3611:
	setp.eq.s32 	%p5765, %r5, 2146435072;
	mov.f64 	%fd6405, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5356, %temp}, %fd6405;
	}
	setp.eq.s32 	%p5766, %r5356, 0;
	and.pred  	%p5767, %p5765, %p5766;
	@%p5767 bra 	$L__BB1_3614;
	bra.uni 	$L__BB1_3612;

$L__BB1_3614:
	setp.lt.s32 	%p5773, %r3, 0;
	mov.u32 	%r5361, 0;
	setp.gt.f64 	%p5774, %fd2845, 0d3FF0000000000000;
	selp.b32 	%r5362, 2146435072, 0, %p5774;
	xor.b32  	%r5363, %r5362, 2146435072;
	selp.b32 	%r5364, %r5363, %r5362, %p5773;
	setp.eq.f32 	%p5775, %f251, 0fBF800000;
	selp.b32 	%r5365, 1072693248, %r5364, %p5775;
	mov.b64 	%fd8360, {%r5361, %r5365};
	bra.uni 	$L__BB1_3616;

$L__BB1_3612:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5357, %temp}, %fd2844;
	}
	and.b32  	%r5358, %r265, 2147483647;
	setp.ne.s32 	%p5768, %r5358, 2146435072;
	setp.ne.s32 	%p5769, %r5357, 0;
	or.pred  	%p5770, %p5768, %p5769;
	@%p5770 bra 	$L__BB1_3616;

	setp.ne.s32 	%p5771, %r5, 1071644672;
	and.pred  	%p5772, %p5771, %p186;
	selp.b32 	%r5359, %r7, %r6, %p5772;
	mov.u32 	%r5360, 0;
	mov.b64 	%fd8360, {%r5360, %r5359};

$L__BB1_3616:
	setp.eq.f32 	%p5776, %f251, 0f3F800000;
	selp.f64 	%fd6407, 0d3FF0000000000000, %fd8360, %p5776;
	add.f64 	%fd2855, %fd2843, %fd6407;
	add.s64 	%rd97, %rd146, %rd582;
	ld.global.f32 	%f1374, [%rd97];
	cvt.f64.f32 	%fd6408, %f1374;
	rcp.rn.f64 	%fd2856, %fd6408;
	ld.global.f32 	%f252, [%rd84];
	cvt.f64.f32 	%fd2857, %f252;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r266}, %fd2857;
	}
	abs.f64 	%fd2858, %fd2857;
	{ // callseq 303, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2858;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8372, [retval0+0];
	} // callseq 303
	setp.lt.s32 	%p5777, %r266, 0;
	and.pred  	%p187, %p5777, %p246;
	not.pred 	%p5779, %p187;
	mov.f64 	%fd8363, %fd8372;
	@%p5779 bra 	$L__BB1_3618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5366}, %fd8372;
	}
	xor.b32  	%r5367, %r5366, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5368, %temp}, %fd8372;
	}
	mov.b64 	%fd8363, {%r5368, %r5367};

$L__BB1_3618:
	setp.eq.f32 	%p5780, %f252, 0f00000000;
	@%p5780 bra 	$L__BB1_3622;
	bra.uni 	$L__BB1_3619;

$L__BB1_3622:
	setp.lt.s32 	%p5783, %r3, 0;
	mov.u32 	%r5369, 0;
	selp.b32 	%r5370, %r266, 0, %p246;
	or.b32  	%r5371, %r5370, 2146435072;
	selp.b32 	%r5372, %r5371, %r5370, %p5783;
	mov.b64 	%fd8363, {%r5369, %r5372};
	bra.uni 	$L__BB1_3623;

$L__BB1_3619:
	setp.gt.s32 	%p5781, %r266, -1;
	@%p5781 bra 	$L__BB1_3623;

	mov.f64 	%fd6409, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6410, %fd6409;
	setp.eq.f64 	%p5782, %fd6410, 0d4000000000000000;
	@%p5782 bra 	$L__BB1_3623;

	mov.f64 	%fd8363, 0dFFF8000000000000;

$L__BB1_3623:
	add.f64 	%fd6412, %fd2857, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5373}, %fd6412;
	}
	and.b32  	%r267, %r5373, 2146435072;
	setp.ne.s32 	%p5785, %r267, 2146435072;
	@%p5785 bra 	$L__BB1_3630;

	setp.gtu.f64 	%p5786, %fd2858, 0d7FF0000000000000;
	@%p5786 bra 	$L__BB1_3629;
	bra.uni 	$L__BB1_3625;

$L__BB1_3629:
	mov.f64 	%fd6414, 0d4000000000000000;
	add.rn.f64 	%fd8363, %fd2857, %fd6414;
	bra.uni 	$L__BB1_3630;

$L__BB1_3625:
	setp.eq.s32 	%p5787, %r5, 2146435072;
	mov.f64 	%fd6413, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5374, %temp}, %fd6413;
	}
	setp.eq.s32 	%p5788, %r5374, 0;
	and.pred  	%p5789, %p5787, %p5788;
	@%p5789 bra 	$L__BB1_3628;
	bra.uni 	$L__BB1_3626;

$L__BB1_3628:
	setp.lt.s32 	%p5795, %r3, 0;
	mov.u32 	%r5379, 0;
	setp.gt.f64 	%p5796, %fd2858, 0d3FF0000000000000;
	selp.b32 	%r5380, 2146435072, 0, %p5796;
	xor.b32  	%r5381, %r5380, 2146435072;
	selp.b32 	%r5382, %r5381, %r5380, %p5795;
	setp.eq.f32 	%p5797, %f252, 0fBF800000;
	selp.b32 	%r5383, 1072693248, %r5382, %p5797;
	mov.b64 	%fd8363, {%r5379, %r5383};
	bra.uni 	$L__BB1_3630;

$L__BB1_3626:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5375, %temp}, %fd2857;
	}
	and.b32  	%r5376, %r266, 2147483647;
	setp.ne.s32 	%p5790, %r5376, 2146435072;
	setp.ne.s32 	%p5791, %r5375, 0;
	or.pred  	%p5792, %p5790, %p5791;
	@%p5792 bra 	$L__BB1_3630;

	setp.ne.s32 	%p5793, %r5, 1071644672;
	and.pred  	%p5794, %p5793, %p187;
	selp.b32 	%r5377, %r7, %r6, %p5794;
	mov.u32 	%r5378, 0;
	mov.b64 	%fd8363, {%r5378, %r5377};

$L__BB1_3630:
	ld.global.f32 	%f253, [%rd86+-4];
	cvt.f64.f32 	%fd2868, %f253;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd2868;
	}
	abs.f64 	%fd2869, %fd2868;
	{ // callseq 304, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2869;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8366, [retval0+0];
	} // callseq 304
	setp.lt.s32 	%p5798, %r268, 0;
	and.pred  	%p188, %p5798, %p246;
	not.pred 	%p5800, %p188;
	@%p5800 bra 	$L__BB1_3632;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5384}, %fd8366;
	}
	xor.b32  	%r5385, %r5384, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5386, %temp}, %fd8366;
	}
	mov.b64 	%fd8366, {%r5386, %r5385};

$L__BB1_3632:
	setp.eq.f32 	%p5801, %f253, 0f00000000;
	@%p5801 bra 	$L__BB1_3636;
	bra.uni 	$L__BB1_3633;

$L__BB1_3636:
	setp.lt.s32 	%p5804, %r3, 0;
	mov.u32 	%r5387, 0;
	selp.b32 	%r5388, %r268, 0, %p246;
	or.b32  	%r5389, %r5388, 2146435072;
	selp.b32 	%r5390, %r5389, %r5388, %p5804;
	mov.b64 	%fd8366, {%r5387, %r5390};
	bra.uni 	$L__BB1_3637;

$L__BB1_3633:
	setp.gt.s32 	%p5802, %r268, -1;
	@%p5802 bra 	$L__BB1_3637;

	mov.f64 	%fd6415, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6416, %fd6415;
	setp.eq.f64 	%p5803, %fd6416, 0d4000000000000000;
	@%p5803 bra 	$L__BB1_3637;

	mov.f64 	%fd8366, 0dFFF8000000000000;

$L__BB1_3637:
	add.f64 	%fd6418, %fd2868, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5391}, %fd6418;
	}
	and.b32  	%r5392, %r5391, 2146435072;
	setp.ne.s32 	%p5806, %r5392, 2146435072;
	@%p5806 bra 	$L__BB1_3644;

	setp.gtu.f64 	%p5807, %fd2869, 0d7FF0000000000000;
	@%p5807 bra 	$L__BB1_3643;
	bra.uni 	$L__BB1_3639;

$L__BB1_3643:
	mov.f64 	%fd6420, 0d4000000000000000;
	add.rn.f64 	%fd8366, %fd2868, %fd6420;
	bra.uni 	$L__BB1_3644;

$L__BB1_3639:
	setp.eq.s32 	%p5808, %r5, 2146435072;
	mov.f64 	%fd6419, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5393, %temp}, %fd6419;
	}
	setp.eq.s32 	%p5809, %r5393, 0;
	and.pred  	%p5810, %p5808, %p5809;
	@%p5810 bra 	$L__BB1_3642;
	bra.uni 	$L__BB1_3640;

$L__BB1_3642:
	setp.lt.s32 	%p5816, %r3, 0;
	mov.u32 	%r5398, 0;
	setp.gt.f64 	%p5817, %fd2869, 0d3FF0000000000000;
	selp.b32 	%r5399, 2146435072, 0, %p5817;
	xor.b32  	%r5400, %r5399, 2146435072;
	selp.b32 	%r5401, %r5400, %r5399, %p5816;
	setp.eq.f32 	%p5818, %f253, 0fBF800000;
	selp.b32 	%r5402, 1072693248, %r5401, %p5818;
	mov.b64 	%fd8366, {%r5398, %r5402};
	bra.uni 	$L__BB1_3644;

$L__BB1_3640:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5394, %temp}, %fd2868;
	}
	and.b32  	%r5395, %r268, 2147483647;
	setp.ne.s32 	%p5811, %r5395, 2146435072;
	setp.ne.s32 	%p5812, %r5394, 0;
	or.pred  	%p5813, %p5811, %p5812;
	@%p5813 bra 	$L__BB1_3644;

	setp.ne.s32 	%p5814, %r5, 1071644672;
	and.pred  	%p5815, %p5814, %p188;
	selp.b32 	%r5396, %r7, %r6, %p5815;
	mov.u32 	%r5397, 0;
	mov.b64 	%fd8366, {%r5397, %r5396};

$L__BB1_3644:
	setp.eq.f32 	%p5819, %f253, 0f3F800000;
	selp.f64 	%fd6421, 0d3FF0000000000000, %fd8366, %p5819;
	setp.eq.f32 	%p5820, %f252, 0f3F800000;
	selp.f64 	%fd6422, 0d3FF0000000000000, %fd8363, %p5820;
	add.f64 	%fd2879, %fd6422, %fd6421;
	ld.global.f32 	%f254, [%rd88];
	cvt.f64.f32 	%fd2880, %f254;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd2880;
	}
	abs.f64 	%fd2881, %fd2880;
	{ // callseq 305, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2881;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8369, [retval0+0];
	} // callseq 305
	setp.lt.s32 	%p5821, %r269, 0;
	and.pred  	%p189, %p5821, %p246;
	not.pred 	%p5823, %p189;
	@%p5823 bra 	$L__BB1_3646;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5403}, %fd8369;
	}
	xor.b32  	%r5404, %r5403, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5405, %temp}, %fd8369;
	}
	mov.b64 	%fd8369, {%r5405, %r5404};

$L__BB1_3646:
	setp.eq.f32 	%p5824, %f254, 0f00000000;
	@%p5824 bra 	$L__BB1_3650;
	bra.uni 	$L__BB1_3647;

$L__BB1_3650:
	setp.lt.s32 	%p5827, %r3, 0;
	mov.u32 	%r5406, 0;
	selp.b32 	%r5407, %r269, 0, %p246;
	or.b32  	%r5408, %r5407, 2146435072;
	selp.b32 	%r5409, %r5408, %r5407, %p5827;
	mov.b64 	%fd8369, {%r5406, %r5409};
	bra.uni 	$L__BB1_3651;

$L__BB1_3647:
	setp.gt.s32 	%p5825, %r269, -1;
	@%p5825 bra 	$L__BB1_3651;

	mov.f64 	%fd6423, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6424, %fd6423;
	setp.eq.f64 	%p5826, %fd6424, 0d4000000000000000;
	@%p5826 bra 	$L__BB1_3651;

	mov.f64 	%fd8369, 0dFFF8000000000000;

$L__BB1_3651:
	add.f64 	%fd6426, %fd2880, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5410}, %fd6426;
	}
	and.b32  	%r5411, %r5410, 2146435072;
	setp.ne.s32 	%p5829, %r5411, 2146435072;
	@%p5829 bra 	$L__BB1_3658;

	setp.gtu.f64 	%p5830, %fd2881, 0d7FF0000000000000;
	@%p5830 bra 	$L__BB1_3657;
	bra.uni 	$L__BB1_3653;

$L__BB1_3657:
	mov.f64 	%fd6428, 0d4000000000000000;
	add.rn.f64 	%fd8369, %fd2880, %fd6428;
	bra.uni 	$L__BB1_3658;

$L__BB1_3653:
	setp.eq.s32 	%p5831, %r5, 2146435072;
	mov.f64 	%fd6427, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5412, %temp}, %fd6427;
	}
	setp.eq.s32 	%p5832, %r5412, 0;
	and.pred  	%p5833, %p5831, %p5832;
	@%p5833 bra 	$L__BB1_3656;
	bra.uni 	$L__BB1_3654;

$L__BB1_3656:
	setp.lt.s32 	%p5839, %r3, 0;
	mov.u32 	%r5417, 0;
	setp.gt.f64 	%p5840, %fd2881, 0d3FF0000000000000;
	selp.b32 	%r5418, 2146435072, 0, %p5840;
	xor.b32  	%r5419, %r5418, 2146435072;
	selp.b32 	%r5420, %r5419, %r5418, %p5839;
	setp.eq.f32 	%p5841, %f254, 0fBF800000;
	selp.b32 	%r5421, 1072693248, %r5420, %p5841;
	mov.b64 	%fd8369, {%r5417, %r5421};
	bra.uni 	$L__BB1_3658;

$L__BB1_3654:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5413, %temp}, %fd2880;
	}
	and.b32  	%r5414, %r269, 2147483647;
	setp.ne.s32 	%p5834, %r5414, 2146435072;
	setp.ne.s32 	%p5835, %r5413, 0;
	or.pred  	%p5836, %p5834, %p5835;
	@%p5836 bra 	$L__BB1_3658;

	setp.ne.s32 	%p5837, %r5, 1071644672;
	and.pred  	%p5838, %p5837, %p189;
	selp.b32 	%r5415, %r7, %r6, %p5838;
	mov.u32 	%r5416, 0;
	mov.b64 	%fd8369, {%r5416, %r5415};

$L__BB1_3658:
	setp.eq.f32 	%p5842, %f254, 0f3F800000;
	selp.f64 	%fd6429, 0d3FF0000000000000, %fd8369, %p5842;
	add.f64 	%fd2891, %fd2879, %fd6429;
	@%p5779 bra 	$L__BB1_3660;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5422}, %fd8372;
	}
	xor.b32  	%r5423, %r5422, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5424, %temp}, %fd8372;
	}
	mov.b64 	%fd8372, {%r5424, %r5423};

$L__BB1_3660:
	@%p5780 bra 	$L__BB1_3664;
	bra.uni 	$L__BB1_3661;

$L__BB1_3664:
	setp.lt.s32 	%p5847, %r3, 0;
	mov.u32 	%r5425, 0;
	selp.b32 	%r5426, %r266, 0, %p246;
	or.b32  	%r5427, %r5426, 2146435072;
	selp.b32 	%r5428, %r5427, %r5426, %p5847;
	mov.b64 	%fd8372, {%r5425, %r5428};
	bra.uni 	$L__BB1_3665;

$L__BB1_3661:
	setp.gt.s32 	%p5845, %r266, -1;
	@%p5845 bra 	$L__BB1_3665;

	mov.f64 	%fd6430, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6431, %fd6430;
	setp.eq.f64 	%p5846, %fd6431, 0d4000000000000000;
	@%p5846 bra 	$L__BB1_3665;

	mov.f64 	%fd8372, 0dFFF8000000000000;

$L__BB1_3665:
	@%p5785 bra 	$L__BB1_3672;

	setp.gtu.f64 	%p5850, %fd2858, 0d7FF0000000000000;
	@%p5850 bra 	$L__BB1_3671;
	bra.uni 	$L__BB1_3667;

$L__BB1_3671:
	mov.f64 	%fd6434, 0d4000000000000000;
	add.rn.f64 	%fd8372, %fd2857, %fd6434;
	bra.uni 	$L__BB1_3672;

$L__BB1_3667:
	setp.eq.s32 	%p5851, %r5, 2146435072;
	mov.f64 	%fd6433, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5429, %temp}, %fd6433;
	}
	setp.eq.s32 	%p5852, %r5429, 0;
	and.pred  	%p5853, %p5851, %p5852;
	@%p5853 bra 	$L__BB1_3670;
	bra.uni 	$L__BB1_3668;

$L__BB1_3670:
	setp.lt.s32 	%p5859, %r3, 0;
	mov.u32 	%r5434, 0;
	setp.gt.f64 	%p5860, %fd2858, 0d3FF0000000000000;
	selp.b32 	%r5435, 2146435072, 0, %p5860;
	xor.b32  	%r5436, %r5435, 2146435072;
	selp.b32 	%r5437, %r5436, %r5435, %p5859;
	setp.eq.f32 	%p5861, %f252, 0fBF800000;
	selp.b32 	%r5438, 1072693248, %r5437, %p5861;
	mov.b64 	%fd8372, {%r5434, %r5438};
	bra.uni 	$L__BB1_3672;

$L__BB1_3668:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5430, %temp}, %fd2857;
	}
	and.b32  	%r5431, %r266, 2147483647;
	setp.ne.s32 	%p5854, %r5431, 2146435072;
	setp.ne.s32 	%p5855, %r5430, 0;
	or.pred  	%p5856, %p5854, %p5855;
	@%p5856 bra 	$L__BB1_3672;

	setp.ne.s32 	%p5857, %r5, 1071644672;
	and.pred  	%p5858, %p5857, %p187;
	selp.b32 	%r5432, %r7, %r6, %p5858;
	mov.u32 	%r5433, 0;
	mov.b64 	%fd8372, {%r5433, %r5432};

$L__BB1_3672:
	selp.f64 	%fd2900, 0d3FF0000000000000, %fd8372, %p5820;
	@%p5713 bra 	$L__BB1_3674;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5439}, %fd8375;
	}
	xor.b32  	%r5440, %r5439, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5441, %temp}, %fd8375;
	}
	mov.b64 	%fd8375, {%r5441, %r5440};

$L__BB1_3674:
	@%p5714 bra 	$L__BB1_3678;
	bra.uni 	$L__BB1_3675;

$L__BB1_3678:
	setp.lt.s32 	%p5867, %r3, 0;
	mov.u32 	%r5442, 0;
	selp.b32 	%r5443, %r262, 0, %p246;
	or.b32  	%r5444, %r5443, 2146435072;
	selp.b32 	%r5445, %r5444, %r5443, %p5867;
	mov.b64 	%fd8375, {%r5442, %r5445};
	bra.uni 	$L__BB1_3679;

$L__BB1_3675:
	setp.gt.s32 	%p5865, %r262, -1;
	@%p5865 bra 	$L__BB1_3679;

	mov.f64 	%fd6435, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6436, %fd6435;
	setp.eq.f64 	%p5866, %fd6436, 0d4000000000000000;
	@%p5866 bra 	$L__BB1_3679;

	mov.f64 	%fd8375, 0dFFF8000000000000;

$L__BB1_3679:
	@%p5719 bra 	$L__BB1_3686;

	setp.gtu.f64 	%p5870, %fd2822, 0d7FF0000000000000;
	@%p5870 bra 	$L__BB1_3685;
	bra.uni 	$L__BB1_3681;

$L__BB1_3685:
	mov.f64 	%fd6439, 0d4000000000000000;
	add.rn.f64 	%fd8375, %fd2821, %fd6439;
	bra.uni 	$L__BB1_3686;

$L__BB1_3681:
	setp.eq.s32 	%p5871, %r5, 2146435072;
	mov.f64 	%fd6438, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5446, %temp}, %fd6438;
	}
	setp.eq.s32 	%p5872, %r5446, 0;
	and.pred  	%p5873, %p5871, %p5872;
	@%p5873 bra 	$L__BB1_3684;
	bra.uni 	$L__BB1_3682;

$L__BB1_3684:
	setp.lt.s32 	%p5879, %r3, 0;
	mov.u32 	%r5451, 0;
	setp.gt.f64 	%p5880, %fd2822, 0d3FF0000000000000;
	selp.b32 	%r5452, 2146435072, 0, %p5880;
	xor.b32  	%r5453, %r5452, 2146435072;
	selp.b32 	%r5454, %r5453, %r5452, %p5879;
	setp.eq.f32 	%p5881, %f249, 0fBF800000;
	selp.b32 	%r5455, 1072693248, %r5454, %p5881;
	mov.b64 	%fd8375, {%r5451, %r5455};
	bra.uni 	$L__BB1_3686;

$L__BB1_3682:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5447, %temp}, %fd2821;
	}
	and.b32  	%r5448, %r262, 2147483647;
	setp.ne.s32 	%p5874, %r5448, 2146435072;
	setp.ne.s32 	%p5875, %r5447, 0;
	or.pred  	%p5876, %p5874, %p5875;
	@%p5876 bra 	$L__BB1_3686;

	setp.ne.s32 	%p5877, %r5, 1071644672;
	and.pred  	%p5878, %p5877, %p184;
	selp.b32 	%r5449, %r7, %r6, %p5878;
	mov.u32 	%r5450, 0;
	mov.b64 	%fd8375, {%r5450, %r5449};

$L__BB1_3686:
	selp.f64 	%fd6440, 0d3FF0000000000000, %fd8375, %p5754;
	mul.f64 	%fd6441, %fd2856, %fd2900;
	sub.f64 	%fd6442, %fd6441, %fd6440;
	add.s64 	%rd587, %rd236, %rd323;
	ld.global.f32 	%f1375, [%rd587];
	mul.f64 	%fd6443, %fd2856, %fd2891;
	cvt.rn.f32.f64 	%f1376, %fd6443;
	sub.f32 	%f1377, %f1375, %f1376;
	cvt.f64.f32 	%fd6444, %f1377;
	cvt.rn.f32.f64 	%f1378, %fd2855;
	cvt.f64.f32 	%fd6445, %f1378;
	mul.f64 	%fd6446, %fd6445, 0d3FE0000000000000;
	sub.f64 	%fd6447, %fd6444, %fd6446;
	mul.f64 	%fd6448, %fd6447, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1379, %fd6448;
	cvt.f64.f32 	%fd6449, %f1379;
	add.f64 	%fd6450, %fd6442, %fd6449;
	add.f64 	%fd2909, %fd6446, %fd6450;
	shl.b64 	%rd588, %rd80, 2;
	add.s64 	%rd98, %rd192, %rd588;
	ld.global.f32 	%f255, [%rd98];
	cvt.f64.f32 	%fd2910, %f255;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r270}, %fd2910;
	}
	abs.f64 	%fd2911, %fd2910;
	{ // callseq 306, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2911;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8399, [retval0+0];
	} // callseq 306
	setp.lt.s32 	%p5883, %r270, 0;
	and.pred  	%p190, %p5883, %p246;
	not.pred 	%p5885, %p190;
	mov.f64 	%fd8378, %fd8399;
	@%p5885 bra 	$L__BB1_3688;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5461}, %fd8399;
	}
	xor.b32  	%r5462, %r5461, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5463, %temp}, %fd8399;
	}
	mov.b64 	%fd8378, {%r5463, %r5462};

$L__BB1_3688:
	setp.eq.f32 	%p5886, %f255, 0f00000000;
	@%p5886 bra 	$L__BB1_3692;
	bra.uni 	$L__BB1_3689;

$L__BB1_3692:
	setp.lt.s32 	%p5889, %r3, 0;
	mov.u32 	%r5464, 0;
	selp.b32 	%r5465, %r270, 0, %p246;
	or.b32  	%r5466, %r5465, 2146435072;
	selp.b32 	%r5467, %r5466, %r5465, %p5889;
	mov.b64 	%fd8378, {%r5464, %r5467};
	bra.uni 	$L__BB1_3693;

$L__BB1_3689:
	setp.gt.s32 	%p5887, %r270, -1;
	@%p5887 bra 	$L__BB1_3693;

	mov.f64 	%fd6451, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6452, %fd6451;
	setp.eq.f64 	%p5888, %fd6452, 0d4000000000000000;
	@%p5888 bra 	$L__BB1_3693;

	mov.f64 	%fd8378, 0dFFF8000000000000;

$L__BB1_3693:
	add.f64 	%fd6454, %fd2910, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5468}, %fd6454;
	}
	and.b32  	%r271, %r5468, 2146435072;
	setp.ne.s32 	%p5891, %r271, 2146435072;
	@%p5891 bra 	$L__BB1_3700;

	setp.gtu.f64 	%p5892, %fd2911, 0d7FF0000000000000;
	@%p5892 bra 	$L__BB1_3699;
	bra.uni 	$L__BB1_3695;

$L__BB1_3699:
	mov.f64 	%fd6456, 0d4000000000000000;
	add.rn.f64 	%fd8378, %fd2910, %fd6456;
	bra.uni 	$L__BB1_3700;

$L__BB1_3695:
	setp.eq.s32 	%p5893, %r5, 2146435072;
	mov.f64 	%fd6455, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5469, %temp}, %fd6455;
	}
	setp.eq.s32 	%p5894, %r5469, 0;
	and.pred  	%p5895, %p5893, %p5894;
	@%p5895 bra 	$L__BB1_3698;
	bra.uni 	$L__BB1_3696;

$L__BB1_3698:
	setp.lt.s32 	%p5901, %r3, 0;
	mov.u32 	%r5474, 0;
	setp.gt.f64 	%p5902, %fd2911, 0d3FF0000000000000;
	selp.b32 	%r5475, 2146435072, 0, %p5902;
	xor.b32  	%r5476, %r5475, 2146435072;
	selp.b32 	%r5477, %r5476, %r5475, %p5901;
	setp.eq.f32 	%p5903, %f255, 0fBF800000;
	selp.b32 	%r5478, 1072693248, %r5477, %p5903;
	mov.b64 	%fd8378, {%r5474, %r5478};
	bra.uni 	$L__BB1_3700;

$L__BB1_3696:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5470, %temp}, %fd2910;
	}
	and.b32  	%r5471, %r270, 2147483647;
	setp.ne.s32 	%p5896, %r5471, 2146435072;
	setp.ne.s32 	%p5897, %r5470, 0;
	or.pred  	%p5898, %p5896, %p5897;
	@%p5898 bra 	$L__BB1_3700;

	setp.ne.s32 	%p5899, %r5, 1071644672;
	and.pred  	%p5900, %p5899, %p190;
	selp.b32 	%r5472, %r7, %r6, %p5900;
	mov.u32 	%r5473, 0;
	mov.b64 	%fd8378, {%r5473, %r5472};

$L__BB1_3700:
	add.s64 	%rd99, %rd194, %rd588;
	ld.global.f32 	%f256, [%rd99];
	cvt.f64.f32 	%fd2921, %f256;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r272}, %fd2921;
	}
	abs.f64 	%fd2922, %fd2921;
	{ // callseq 307, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2922;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8381, [retval0+0];
	} // callseq 307
	setp.lt.s32 	%p5904, %r272, 0;
	and.pred  	%p191, %p5904, %p246;
	not.pred 	%p5906, %p191;
	@%p5906 bra 	$L__BB1_3702;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5479}, %fd8381;
	}
	xor.b32  	%r5480, %r5479, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5481, %temp}, %fd8381;
	}
	mov.b64 	%fd8381, {%r5481, %r5480};

$L__BB1_3702:
	setp.eq.f32 	%p5907, %f256, 0f00000000;
	@%p5907 bra 	$L__BB1_3706;
	bra.uni 	$L__BB1_3703;

$L__BB1_3706:
	setp.lt.s32 	%p5910, %r3, 0;
	mov.u32 	%r5482, 0;
	selp.b32 	%r5483, %r272, 0, %p246;
	or.b32  	%r5484, %r5483, 2146435072;
	selp.b32 	%r5485, %r5484, %r5483, %p5910;
	mov.b64 	%fd8381, {%r5482, %r5485};
	bra.uni 	$L__BB1_3707;

$L__BB1_3703:
	setp.gt.s32 	%p5908, %r272, -1;
	@%p5908 bra 	$L__BB1_3707;

	mov.f64 	%fd6457, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6458, %fd6457;
	setp.eq.f64 	%p5909, %fd6458, 0d4000000000000000;
	@%p5909 bra 	$L__BB1_3707;

	mov.f64 	%fd8381, 0dFFF8000000000000;

$L__BB1_3707:
	add.f64 	%fd6460, %fd2921, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5486}, %fd6460;
	}
	and.b32  	%r5487, %r5486, 2146435072;
	setp.ne.s32 	%p5912, %r5487, 2146435072;
	@%p5912 bra 	$L__BB1_3714;

	setp.gtu.f64 	%p5913, %fd2922, 0d7FF0000000000000;
	@%p5913 bra 	$L__BB1_3713;
	bra.uni 	$L__BB1_3709;

$L__BB1_3713:
	mov.f64 	%fd6462, 0d4000000000000000;
	add.rn.f64 	%fd8381, %fd2921, %fd6462;
	bra.uni 	$L__BB1_3714;

$L__BB1_3709:
	setp.eq.s32 	%p5914, %r5, 2146435072;
	mov.f64 	%fd6461, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5488, %temp}, %fd6461;
	}
	setp.eq.s32 	%p5915, %r5488, 0;
	and.pred  	%p5916, %p5914, %p5915;
	@%p5916 bra 	$L__BB1_3712;
	bra.uni 	$L__BB1_3710;

$L__BB1_3712:
	setp.lt.s32 	%p5922, %r3, 0;
	mov.u32 	%r5493, 0;
	setp.gt.f64 	%p5923, %fd2922, 0d3FF0000000000000;
	selp.b32 	%r5494, 2146435072, 0, %p5923;
	xor.b32  	%r5495, %r5494, 2146435072;
	selp.b32 	%r5496, %r5495, %r5494, %p5922;
	setp.eq.f32 	%p5924, %f256, 0fBF800000;
	selp.b32 	%r5497, 1072693248, %r5496, %p5924;
	mov.b64 	%fd8381, {%r5493, %r5497};
	bra.uni 	$L__BB1_3714;

$L__BB1_3710:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5489, %temp}, %fd2921;
	}
	and.b32  	%r5490, %r272, 2147483647;
	setp.ne.s32 	%p5917, %r5490, 2146435072;
	setp.ne.s32 	%p5918, %r5489, 0;
	or.pred  	%p5919, %p5917, %p5918;
	@%p5919 bra 	$L__BB1_3714;

	setp.ne.s32 	%p5920, %r5, 1071644672;
	and.pred  	%p5921, %p5920, %p191;
	selp.b32 	%r5491, %r7, %r6, %p5921;
	mov.u32 	%r5492, 0;
	mov.b64 	%fd8381, {%r5492, %r5491};

$L__BB1_3714:
	setp.eq.f32 	%p5925, %f256, 0f3F800000;
	selp.f64 	%fd6463, 0d3FF0000000000000, %fd8381, %p5925;
	setp.eq.f32 	%p5926, %f255, 0f3F800000;
	selp.f64 	%fd6464, 0d3FF0000000000000, %fd8378, %p5926;
	add.f64 	%fd2932, %fd6464, %fd6463;
	add.s64 	%rd100, %rd196, %rd588;
	ld.global.f32 	%f257, [%rd100];
	cvt.f64.f32 	%fd2933, %f257;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r273}, %fd2933;
	}
	abs.f64 	%fd2934, %fd2933;
	{ // callseq 308, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2934;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8384, [retval0+0];
	} // callseq 308
	setp.lt.s32 	%p5927, %r273, 0;
	and.pred  	%p192, %p5927, %p246;
	not.pred 	%p5929, %p192;
	@%p5929 bra 	$L__BB1_3716;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5498}, %fd8384;
	}
	xor.b32  	%r5499, %r5498, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5500, %temp}, %fd8384;
	}
	mov.b64 	%fd8384, {%r5500, %r5499};

$L__BB1_3716:
	setp.eq.f32 	%p5930, %f257, 0f00000000;
	@%p5930 bra 	$L__BB1_3720;
	bra.uni 	$L__BB1_3717;

$L__BB1_3720:
	setp.lt.s32 	%p5933, %r3, 0;
	mov.u32 	%r5501, 0;
	selp.b32 	%r5502, %r273, 0, %p246;
	or.b32  	%r5503, %r5502, 2146435072;
	selp.b32 	%r5504, %r5503, %r5502, %p5933;
	mov.b64 	%fd8384, {%r5501, %r5504};
	bra.uni 	$L__BB1_3721;

$L__BB1_3717:
	setp.gt.s32 	%p5931, %r273, -1;
	@%p5931 bra 	$L__BB1_3721;

	mov.f64 	%fd6465, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6466, %fd6465;
	setp.eq.f64 	%p5932, %fd6466, 0d4000000000000000;
	@%p5932 bra 	$L__BB1_3721;

	mov.f64 	%fd8384, 0dFFF8000000000000;

$L__BB1_3721:
	add.f64 	%fd6468, %fd2933, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5505}, %fd6468;
	}
	and.b32  	%r5506, %r5505, 2146435072;
	setp.ne.s32 	%p5935, %r5506, 2146435072;
	@%p5935 bra 	$L__BB1_3728;

	setp.gtu.f64 	%p5936, %fd2934, 0d7FF0000000000000;
	@%p5936 bra 	$L__BB1_3727;
	bra.uni 	$L__BB1_3723;

$L__BB1_3727:
	mov.f64 	%fd6470, 0d4000000000000000;
	add.rn.f64 	%fd8384, %fd2933, %fd6470;
	bra.uni 	$L__BB1_3728;

$L__BB1_3723:
	setp.eq.s32 	%p5937, %r5, 2146435072;
	mov.f64 	%fd6469, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5507, %temp}, %fd6469;
	}
	setp.eq.s32 	%p5938, %r5507, 0;
	and.pred  	%p5939, %p5937, %p5938;
	@%p5939 bra 	$L__BB1_3726;
	bra.uni 	$L__BB1_3724;

$L__BB1_3726:
	setp.lt.s32 	%p5945, %r3, 0;
	mov.u32 	%r5512, 0;
	setp.gt.f64 	%p5946, %fd2934, 0d3FF0000000000000;
	selp.b32 	%r5513, 2146435072, 0, %p5946;
	xor.b32  	%r5514, %r5513, 2146435072;
	selp.b32 	%r5515, %r5514, %r5513, %p5945;
	setp.eq.f32 	%p5947, %f257, 0fBF800000;
	selp.b32 	%r5516, 1072693248, %r5515, %p5947;
	mov.b64 	%fd8384, {%r5512, %r5516};
	bra.uni 	$L__BB1_3728;

$L__BB1_3724:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5508, %temp}, %fd2933;
	}
	and.b32  	%r5509, %r273, 2147483647;
	setp.ne.s32 	%p5940, %r5509, 2146435072;
	setp.ne.s32 	%p5941, %r5508, 0;
	or.pred  	%p5942, %p5940, %p5941;
	@%p5942 bra 	$L__BB1_3728;

	setp.ne.s32 	%p5943, %r5, 1071644672;
	and.pred  	%p5944, %p5943, %p192;
	selp.b32 	%r5510, %r7, %r6, %p5944;
	mov.u32 	%r5511, 0;
	mov.b64 	%fd8384, {%r5511, %r5510};

$L__BB1_3728:
	setp.eq.f32 	%p5948, %f257, 0f3F800000;
	selp.f64 	%fd6471, 0d3FF0000000000000, %fd8384, %p5948;
	add.f64 	%fd2944, %fd2932, %fd6471;
	add.s64 	%rd101, %rd146, %rd588;
	ld.global.f32 	%f258, [%rd101];
	ld.global.f32 	%f259, [%rd82];
	cvt.f64.f32 	%fd2945, %f259;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r274}, %fd2945;
	}
	abs.f64 	%fd2946, %fd2945;
	{ // callseq 309, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2946;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8396, [retval0+0];
	} // callseq 309
	setp.lt.s32 	%p5949, %r274, 0;
	and.pred  	%p193, %p5949, %p246;
	not.pred 	%p5951, %p193;
	mov.f64 	%fd8387, %fd8396;
	@%p5951 bra 	$L__BB1_3730;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5517}, %fd8396;
	}
	xor.b32  	%r5518, %r5517, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5519, %temp}, %fd8396;
	}
	mov.b64 	%fd8387, {%r5519, %r5518};

$L__BB1_3730:
	setp.eq.f32 	%p5952, %f259, 0f00000000;
	@%p5952 bra 	$L__BB1_3734;
	bra.uni 	$L__BB1_3731;

$L__BB1_3734:
	setp.lt.s32 	%p5955, %r3, 0;
	mov.u32 	%r5520, 0;
	selp.b32 	%r5521, %r274, 0, %p246;
	or.b32  	%r5522, %r5521, 2146435072;
	selp.b32 	%r5523, %r5522, %r5521, %p5955;
	mov.b64 	%fd8387, {%r5520, %r5523};
	bra.uni 	$L__BB1_3735;

$L__BB1_3731:
	setp.gt.s32 	%p5953, %r274, -1;
	@%p5953 bra 	$L__BB1_3735;

	mov.f64 	%fd6472, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6473, %fd6472;
	setp.eq.f64 	%p5954, %fd6473, 0d4000000000000000;
	@%p5954 bra 	$L__BB1_3735;

	mov.f64 	%fd8387, 0dFFF8000000000000;

$L__BB1_3735:
	add.f64 	%fd6475, %fd2945, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5524}, %fd6475;
	}
	and.b32  	%r275, %r5524, 2146435072;
	setp.ne.s32 	%p5957, %r275, 2146435072;
	@%p5957 bra 	$L__BB1_3742;

	setp.gtu.f64 	%p5958, %fd2946, 0d7FF0000000000000;
	@%p5958 bra 	$L__BB1_3741;
	bra.uni 	$L__BB1_3737;

$L__BB1_3741:
	mov.f64 	%fd6477, 0d4000000000000000;
	add.rn.f64 	%fd8387, %fd2945, %fd6477;
	bra.uni 	$L__BB1_3742;

$L__BB1_3737:
	setp.eq.s32 	%p5959, %r5, 2146435072;
	mov.f64 	%fd6476, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5525, %temp}, %fd6476;
	}
	setp.eq.s32 	%p5960, %r5525, 0;
	and.pred  	%p5961, %p5959, %p5960;
	@%p5961 bra 	$L__BB1_3740;
	bra.uni 	$L__BB1_3738;

$L__BB1_3740:
	setp.lt.s32 	%p5967, %r3, 0;
	mov.u32 	%r5530, 0;
	setp.gt.f64 	%p5968, %fd2946, 0d3FF0000000000000;
	selp.b32 	%r5531, 2146435072, 0, %p5968;
	xor.b32  	%r5532, %r5531, 2146435072;
	selp.b32 	%r5533, %r5532, %r5531, %p5967;
	setp.eq.f32 	%p5969, %f259, 0fBF800000;
	selp.b32 	%r5534, 1072693248, %r5533, %p5969;
	mov.b64 	%fd8387, {%r5530, %r5534};
	bra.uni 	$L__BB1_3742;

$L__BB1_3738:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5526, %temp}, %fd2945;
	}
	and.b32  	%r5527, %r274, 2147483647;
	setp.ne.s32 	%p5962, %r5527, 2146435072;
	setp.ne.s32 	%p5963, %r5526, 0;
	or.pred  	%p5964, %p5962, %p5963;
	@%p5964 bra 	$L__BB1_3742;

	setp.ne.s32 	%p5965, %r5, 1071644672;
	and.pred  	%p5966, %p5965, %p193;
	selp.b32 	%r5528, %r7, %r6, %p5966;
	mov.u32 	%r5529, 0;
	mov.b64 	%fd8387, {%r5529, %r5528};

$L__BB1_3742:
	add.s64 	%rd102, %rd183, %rd588;
	ld.global.f32 	%f260, [%rd102];
	cvt.f64.f32 	%fd2956, %f260;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd2956;
	}
	abs.f64 	%fd2957, %fd2956;
	{ // callseq 310, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2957;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8390, [retval0+0];
	} // callseq 310
	setp.lt.s32 	%p5970, %r276, 0;
	and.pred  	%p194, %p5970, %p246;
	not.pred 	%p5972, %p194;
	@%p5972 bra 	$L__BB1_3744;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5535}, %fd8390;
	}
	xor.b32  	%r5536, %r5535, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5537, %temp}, %fd8390;
	}
	mov.b64 	%fd8390, {%r5537, %r5536};

$L__BB1_3744:
	setp.eq.f32 	%p5973, %f260, 0f00000000;
	@%p5973 bra 	$L__BB1_3748;
	bra.uni 	$L__BB1_3745;

$L__BB1_3748:
	setp.lt.s32 	%p5976, %r3, 0;
	mov.u32 	%r5538, 0;
	selp.b32 	%r5539, %r276, 0, %p246;
	or.b32  	%r5540, %r5539, 2146435072;
	selp.b32 	%r5541, %r5540, %r5539, %p5976;
	mov.b64 	%fd8390, {%r5538, %r5541};
	bra.uni 	$L__BB1_3749;

$L__BB1_3745:
	setp.gt.s32 	%p5974, %r276, -1;
	@%p5974 bra 	$L__BB1_3749;

	mov.f64 	%fd6478, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6479, %fd6478;
	setp.eq.f64 	%p5975, %fd6479, 0d4000000000000000;
	@%p5975 bra 	$L__BB1_3749;

	mov.f64 	%fd8390, 0dFFF8000000000000;

$L__BB1_3749:
	add.f64 	%fd6481, %fd2956, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5542}, %fd6481;
	}
	and.b32  	%r5543, %r5542, 2146435072;
	setp.ne.s32 	%p5978, %r5543, 2146435072;
	@%p5978 bra 	$L__BB1_3756;

	cvt.f64.f32 	%fd7578, %f260;
	abs.f64 	%fd7577, %fd7578;
	setp.gtu.f64 	%p5979, %fd7577, 0d7FF0000000000000;
	@%p5979 bra 	$L__BB1_3755;
	bra.uni 	$L__BB1_3751;

$L__BB1_3755:
	mov.f64 	%fd6483, 0d4000000000000000;
	add.rn.f64 	%fd8390, %fd2956, %fd6483;
	bra.uni 	$L__BB1_3756;

$L__BB1_3751:
	setp.eq.s32 	%p5980, %r5, 2146435072;
	mov.f64 	%fd6482, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5544, %temp}, %fd6482;
	}
	setp.eq.s32 	%p5981, %r5544, 0;
	and.pred  	%p5982, %p5980, %p5981;
	@%p5982 bra 	$L__BB1_3754;
	bra.uni 	$L__BB1_3752;

$L__BB1_3754:
	cvt.f64.f32 	%fd7581, %f260;
	abs.f64 	%fd7580, %fd7581;
	setp.lt.s32 	%p5988, %r3, 0;
	mov.u32 	%r5549, 0;
	setp.gt.f64 	%p5989, %fd7580, 0d3FF0000000000000;
	selp.b32 	%r5550, 2146435072, 0, %p5989;
	xor.b32  	%r5551, %r5550, 2146435072;
	selp.b32 	%r5552, %r5551, %r5550, %p5988;
	setp.eq.f32 	%p5990, %f260, 0fBF800000;
	selp.b32 	%r5553, 1072693248, %r5552, %p5990;
	mov.b64 	%fd8390, {%r5549, %r5553};
	bra.uni 	$L__BB1_3756;

$L__BB1_3752:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5545, %temp}, %fd2956;
	}
	and.b32  	%r5546, %r276, 2147483647;
	setp.ne.s32 	%p5983, %r5546, 2146435072;
	setp.ne.s32 	%p5984, %r5545, 0;
	or.pred  	%p5985, %p5983, %p5984;
	@%p5985 bra 	$L__BB1_3756;

	cvt.f64.f32 	%fd7579, %f260;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7141}, %fd7579;
	}
	setp.lt.s32 	%p7599, %r7141, 0;
	and.pred  	%p7598, %p7599, %p246;
	setp.ne.s32 	%p5986, %r5, 1071644672;
	and.pred  	%p5987, %p5986, %p7598;
	selp.b32 	%r5547, %r7, %r6, %p5987;
	mov.u32 	%r5548, 0;
	mov.b64 	%fd8390, {%r5548, %r5547};

$L__BB1_3756:
	cvt.f64.f32 	%fd6484, %f258;
	rcp.rn.f64 	%fd2967, %fd6484;
	setp.eq.f32 	%p5991, %f260, 0f3F800000;
	selp.f64 	%fd6485, 0d3FF0000000000000, %fd8390, %p5991;
	setp.eq.f32 	%p5992, %f259, 0f3F800000;
	selp.f64 	%fd6486, 0d3FF0000000000000, %fd8387, %p5992;
	add.f64 	%fd2968, %fd6486, %fd6485;
	add.s64 	%rd103, %rd189, %rd588;
	ld.global.f32 	%f261, [%rd103];
	cvt.f64.f32 	%fd2969, %f261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r277}, %fd2969;
	}
	abs.f64 	%fd2970, %fd2969;
	{ // callseq 311, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2970;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8393, [retval0+0];
	} // callseq 311
	setp.lt.s32 	%p5993, %r277, 0;
	and.pred  	%p195, %p5993, %p246;
	not.pred 	%p5995, %p195;
	@%p5995 bra 	$L__BB1_3758;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5554}, %fd8393;
	}
	xor.b32  	%r5555, %r5554, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5556, %temp}, %fd8393;
	}
	mov.b64 	%fd8393, {%r5556, %r5555};

$L__BB1_3758:
	setp.eq.f32 	%p5996, %f261, 0f00000000;
	@%p5996 bra 	$L__BB1_3762;
	bra.uni 	$L__BB1_3759;

$L__BB1_3762:
	setp.lt.s32 	%p5999, %r3, 0;
	mov.u32 	%r5557, 0;
	selp.b32 	%r5558, %r277, 0, %p246;
	or.b32  	%r5559, %r5558, 2146435072;
	selp.b32 	%r5560, %r5559, %r5558, %p5999;
	mov.b64 	%fd8393, {%r5557, %r5560};
	bra.uni 	$L__BB1_3763;

$L__BB1_3759:
	setp.gt.s32 	%p5997, %r277, -1;
	@%p5997 bra 	$L__BB1_3763;

	mov.f64 	%fd6487, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6488, %fd6487;
	setp.eq.f64 	%p5998, %fd6488, 0d4000000000000000;
	@%p5998 bra 	$L__BB1_3763;

	mov.f64 	%fd8393, 0dFFF8000000000000;

$L__BB1_3763:
	add.f64 	%fd6490, %fd2969, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5561}, %fd6490;
	}
	and.b32  	%r5562, %r5561, 2146435072;
	setp.ne.s32 	%p6001, %r5562, 2146435072;
	@%p6001 bra 	$L__BB1_3770;

	cvt.f64.f32 	%fd7583, %f261;
	abs.f64 	%fd7582, %fd7583;
	setp.gtu.f64 	%p6002, %fd7582, 0d7FF0000000000000;
	@%p6002 bra 	$L__BB1_3769;
	bra.uni 	$L__BB1_3765;

$L__BB1_3769:
	mov.f64 	%fd6492, 0d4000000000000000;
	add.rn.f64 	%fd8393, %fd2969, %fd6492;
	bra.uni 	$L__BB1_3770;

$L__BB1_3765:
	setp.eq.s32 	%p6003, %r5, 2146435072;
	mov.f64 	%fd6491, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5563, %temp}, %fd6491;
	}
	setp.eq.s32 	%p6004, %r5563, 0;
	and.pred  	%p6005, %p6003, %p6004;
	@%p6005 bra 	$L__BB1_3768;
	bra.uni 	$L__BB1_3766;

$L__BB1_3768:
	cvt.f64.f32 	%fd7586, %f261;
	abs.f64 	%fd7585, %fd7586;
	setp.lt.s32 	%p6011, %r3, 0;
	mov.u32 	%r5568, 0;
	setp.gt.f64 	%p6012, %fd7585, 0d3FF0000000000000;
	selp.b32 	%r5569, 2146435072, 0, %p6012;
	xor.b32  	%r5570, %r5569, 2146435072;
	selp.b32 	%r5571, %r5570, %r5569, %p6011;
	setp.eq.f32 	%p6013, %f261, 0fBF800000;
	selp.b32 	%r5572, 1072693248, %r5571, %p6013;
	mov.b64 	%fd8393, {%r5568, %r5572};
	bra.uni 	$L__BB1_3770;

$L__BB1_3766:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5564, %temp}, %fd2969;
	}
	and.b32  	%r5565, %r277, 2147483647;
	setp.ne.s32 	%p6006, %r5565, 2146435072;
	setp.ne.s32 	%p6007, %r5564, 0;
	or.pred  	%p6008, %p6006, %p6007;
	@%p6008 bra 	$L__BB1_3770;

	cvt.f64.f32 	%fd7584, %f261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7142}, %fd7584;
	}
	setp.lt.s32 	%p7602, %r7142, 0;
	and.pred  	%p7601, %p7602, %p246;
	setp.ne.s32 	%p6009, %r5, 1071644672;
	and.pred  	%p6010, %p6009, %p7601;
	selp.b32 	%r5566, %r7, %r6, %p6010;
	mov.u32 	%r5567, 0;
	mov.b64 	%fd8393, {%r5567, %r5566};

$L__BB1_3770:
	setp.eq.f32 	%p6014, %f261, 0f3F800000;
	selp.f64 	%fd6493, 0d3FF0000000000000, %fd8393, %p6014;
	add.f64 	%fd2980, %fd2968, %fd6493;
	@%p5951 bra 	$L__BB1_3772;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5573}, %fd8396;
	}
	xor.b32  	%r5574, %r5573, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5575, %temp}, %fd8396;
	}
	mov.b64 	%fd8396, {%r5575, %r5574};

$L__BB1_3772:
	setp.eq.f32 	%p7595, %f259, 0f00000000;
	@%p7595 bra 	$L__BB1_3776;
	bra.uni 	$L__BB1_3773;

$L__BB1_3776:
	setp.lt.s32 	%p6019, %r3, 0;
	mov.u32 	%r5576, 0;
	selp.b32 	%r5577, %r274, 0, %p246;
	or.b32  	%r5578, %r5577, 2146435072;
	selp.b32 	%r5579, %r5578, %r5577, %p6019;
	mov.b64 	%fd8396, {%r5576, %r5579};
	bra.uni 	$L__BB1_3777;

$L__BB1_3773:
	setp.gt.s32 	%p6017, %r274, -1;
	@%p6017 bra 	$L__BB1_3777;

	mov.f64 	%fd6494, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6495, %fd6494;
	setp.eq.f64 	%p6018, %fd6495, 0d4000000000000000;
	@%p6018 bra 	$L__BB1_3777;

	mov.f64 	%fd8396, 0dFFF8000000000000;

$L__BB1_3777:
	@%p5957 bra 	$L__BB1_3784;

	setp.gtu.f64 	%p6022, %fd2946, 0d7FF0000000000000;
	@%p6022 bra 	$L__BB1_3783;
	bra.uni 	$L__BB1_3779;

$L__BB1_3783:
	mov.f64 	%fd6498, 0d4000000000000000;
	add.rn.f64 	%fd8396, %fd2945, %fd6498;
	bra.uni 	$L__BB1_3784;

$L__BB1_3779:
	setp.eq.s32 	%p6023, %r5, 2146435072;
	mov.f64 	%fd6497, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5580, %temp}, %fd6497;
	}
	setp.eq.s32 	%p6024, %r5580, 0;
	and.pred  	%p6025, %p6023, %p6024;
	@%p6025 bra 	$L__BB1_3782;
	bra.uni 	$L__BB1_3780;

$L__BB1_3782:
	setp.lt.s32 	%p6031, %r3, 0;
	mov.u32 	%r5585, 0;
	setp.gt.f64 	%p6032, %fd2946, 0d3FF0000000000000;
	selp.b32 	%r5586, 2146435072, 0, %p6032;
	xor.b32  	%r5587, %r5586, 2146435072;
	selp.b32 	%r5588, %r5587, %r5586, %p6031;
	setp.eq.f32 	%p6033, %f259, 0fBF800000;
	selp.b32 	%r5589, 1072693248, %r5588, %p6033;
	mov.b64 	%fd8396, {%r5585, %r5589};
	bra.uni 	$L__BB1_3784;

$L__BB1_3780:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5581, %temp}, %fd2945;
	}
	and.b32  	%r5582, %r274, 2147483647;
	setp.ne.s32 	%p6026, %r5582, 2146435072;
	setp.ne.s32 	%p6027, %r5581, 0;
	or.pred  	%p6028, %p6026, %p6027;
	@%p6028 bra 	$L__BB1_3784;

	setp.ne.s32 	%p6029, %r5, 1071644672;
	and.pred  	%p6030, %p6029, %p193;
	selp.b32 	%r5583, %r7, %r6, %p6030;
	mov.u32 	%r5584, 0;
	mov.b64 	%fd8396, {%r5584, %r5583};

$L__BB1_3784:
	setp.eq.f32 	%p7600, %f259, 0f3F800000;
	selp.f64 	%fd6499, 0d3FF0000000000000, %fd8396, %p7600;
	mul.f64 	%fd2989, %fd2967, %fd6499;
	mul.f64 	%fd2990, %fd2967, %fd2980;
	@%p5885 bra 	$L__BB1_3786;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5590}, %fd8399;
	}
	xor.b32  	%r5591, %r5590, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5592, %temp}, %fd8399;
	}
	mov.b64 	%fd8399, {%r5592, %r5591};

$L__BB1_3786:
	setp.eq.f32 	%p7596, %f255, 0f00000000;
	@%p7596 bra 	$L__BB1_3790;
	bra.uni 	$L__BB1_3787;

$L__BB1_3790:
	setp.lt.s32 	%p6039, %r3, 0;
	mov.u32 	%r5593, 0;
	selp.b32 	%r5594, %r270, 0, %p246;
	or.b32  	%r5595, %r5594, 2146435072;
	selp.b32 	%r5596, %r5595, %r5594, %p6039;
	mov.b64 	%fd8399, {%r5593, %r5596};
	bra.uni 	$L__BB1_3791;

$L__BB1_3787:
	setp.gt.s32 	%p6037, %r270, -1;
	@%p6037 bra 	$L__BB1_3791;

	mov.f64 	%fd6500, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6501, %fd6500;
	setp.eq.f64 	%p6038, %fd6501, 0d4000000000000000;
	@%p6038 bra 	$L__BB1_3791;

	mov.f64 	%fd8399, 0dFFF8000000000000;

$L__BB1_3791:
	@%p5891 bra 	$L__BB1_3798;

	setp.gtu.f64 	%p6042, %fd2911, 0d7FF0000000000000;
	@%p6042 bra 	$L__BB1_3797;
	bra.uni 	$L__BB1_3793;

$L__BB1_3797:
	mov.f64 	%fd6504, 0d4000000000000000;
	add.rn.f64 	%fd8399, %fd2910, %fd6504;
	bra.uni 	$L__BB1_3798;

$L__BB1_3793:
	setp.eq.s32 	%p6043, %r5, 2146435072;
	mov.f64 	%fd6503, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5597, %temp}, %fd6503;
	}
	setp.eq.s32 	%p6044, %r5597, 0;
	and.pred  	%p6045, %p6043, %p6044;
	@%p6045 bra 	$L__BB1_3796;
	bra.uni 	$L__BB1_3794;

$L__BB1_3796:
	setp.lt.s32 	%p6051, %r3, 0;
	mov.u32 	%r5602, 0;
	setp.gt.f64 	%p6052, %fd2911, 0d3FF0000000000000;
	selp.b32 	%r5603, 2146435072, 0, %p6052;
	xor.b32  	%r5604, %r5603, 2146435072;
	selp.b32 	%r5605, %r5604, %r5603, %p6051;
	setp.eq.f32 	%p6053, %f255, 0fBF800000;
	selp.b32 	%r5606, 1072693248, %r5605, %p6053;
	mov.b64 	%fd8399, {%r5602, %r5606};
	bra.uni 	$L__BB1_3798;

$L__BB1_3794:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5598, %temp}, %fd2910;
	}
	and.b32  	%r5599, %r270, 2147483647;
	setp.ne.s32 	%p6046, %r5599, 2146435072;
	setp.ne.s32 	%p6047, %r5598, 0;
	or.pred  	%p6048, %p6046, %p6047;
	@%p6048 bra 	$L__BB1_3798;

	setp.ne.s32 	%p6049, %r5, 1071644672;
	and.pred  	%p6050, %p6049, %p190;
	selp.b32 	%r5600, %r7, %r6, %p6050;
	mov.u32 	%r5601, 0;
	mov.b64 	%fd8399, {%r5601, %r5600};

$L__BB1_3798:
	add.s64 	%rd1083, %rd194, %rd588;
	add.s64 	%rd1082, %rd183, %rd588;
	setp.eq.f32 	%p7597, %f255, 0f3F800000;
	selp.f64 	%fd6505, 0d3FF0000000000000, %fd8399, %p7597;
	sub.f64 	%fd6506, %fd2989, %fd6505;
	add.s64 	%rd104, %rd236, %rd588;
	ld.global.f32 	%f1380, [%rd104];
	cvt.rn.f32.f64 	%f1381, %fd2990;
	sub.f32 	%f1382, %f1380, %f1381;
	cvt.f64.f32 	%fd6507, %f1382;
	cvt.rn.f32.f64 	%f1383, %fd2944;
	cvt.f64.f32 	%fd6508, %f1383;
	mul.f64 	%fd6509, %fd6508, 0d3FE0000000000000;
	sub.f64 	%fd6510, %fd6507, %fd6509;
	mul.f64 	%fd6511, %fd6510, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1384, %fd6511;
	cvt.f64.f32 	%fd6512, %f1384;
	add.f64 	%fd6513, %fd6506, %fd6512;
	add.f64 	%fd6514, %fd6509, %fd6513;
	cvt.rn.f32.f64 	%f1385, %fd6514;
	cvt.rn.f32.f64 	%f1386, %fd2909;
	sub.f32 	%f1387, %f1386, %f1385;
	cvt.f64.f32 	%fd6515, %f1387;
	mul.f64 	%fd6516, %fd1, %fd6515;
	sub.f64 	%fd6517, %fd2820, %fd6516;
	ld.global.f32 	%f1388, [%rd97+4];
	cvt.f64.f32 	%fd6518, %f1388;
	rcp.rn.f64 	%fd6519, %fd6518;
	ld.global.f32 	%f1389, [%rd84+4];
	cvt.f64.f32 	%fd6520, %f1389;
	mul.f64 	%fd6521, %fd6519, %fd6520;
	ld.global.f32 	%f1390, [%rd86];
	cvt.f64.f32 	%fd6522, %f1390;
	mul.f64 	%fd6523, %fd6521, %fd6522;
	ld.global.f32 	%f1391, [%rd93+4];
	ld.global.f32 	%f1392, [%rd91+4];
	mul.f32 	%f1393, %f1392, %f1391;
	cvt.f64.f32 	%fd6524, %f1393;
	sub.f64 	%fd6525, %fd6523, %fd6524;
	cvt.rn.f32.f64 	%f1394, %fd6525;
	mul.f64 	%fd6526, %fd2856, %fd2857;
	mul.f64 	%fd6527, %fd6526, %fd2868;
	mul.f32 	%f1395, %f249, %f250;
	cvt.f64.f32 	%fd6528, %f1395;
	sub.f64 	%fd6529, %fd6527, %fd6528;
	cvt.rn.f32.f64 	%f1396, %fd6529;
	sub.f32 	%f1397, %f1394, %f1396;
	cvt.f64.f32 	%fd6530, %f1397;
	mul.f64 	%fd6531, %fd2, %fd6530;
	sub.f64 	%fd6532, %fd6517, %fd6531;
	ld.global.f32 	%f1398, [%rd408];
	cvt.f64.f32 	%fd6533, %f1398;
	rcp.rn.f64 	%fd6534, %fd6533;
	ld.global.f32 	%f1399, [%rd410];
	cvt.f64.f32 	%fd6535, %f1399;
	mul.f64 	%fd6536, %fd6534, %fd6535;
	ld.global.f32 	%f1400, [%rd64];
	cvt.f64.f32 	%fd6537, %f1400;
	mul.f64 	%fd6538, %fd6536, %fd6537;
	ld.global.f32 	%f1401, [%rd414];
	ld.global.f32 	%f1402, [%rd412];
	mul.f32 	%f1403, %f1402, %f1401;
	cvt.f64.f32 	%fd6539, %f1403;
	sub.f64 	%fd6540, %fd6538, %fd6539;
	cvt.rn.f32.f64 	%f1404, %fd6540;
	mul.f64 	%fd6541, %fd6526, %fd2880;
	mul.f32 	%f1405, %f249, %f251;
	cvt.f64.f32 	%fd6542, %f1405;
	sub.f64 	%fd6543, %fd6541, %fd6542;
	cvt.rn.f32.f64 	%f1406, %fd6543;
	sub.f32 	%f1407, %f1404, %f1406;
	cvt.f64.f32 	%fd6544, %f1407;
	mul.f64 	%fd6545, %fd3, %fd6544;
	sub.f64 	%fd6546, %fd6532, %fd6545;
	add.s64 	%rd606, %rd141, %rd573;
	ld.global.f32 	%f1408, [%rd606];
	cvt.f64.f32 	%fd6547, %f1408;
	cvt.f64.f32 	%fd6548, %f248;
	add.f64 	%fd6549, %fd6548, %fd6548;
	sub.f64 	%fd6550, %fd6547, %fd6549;
	add.s64 	%rd608, %rd141, %rd575;
	ld.global.f32 	%f1409, [%rd608];
	cvt.f64.f32 	%fd6551, %f1409;
	add.f64 	%fd6552, %fd6550, %fd6551;
	ld.global.f32 	%f1410, [%rd89+4];
	cvt.f64.f32 	%fd6553, %f1410;
	sub.f64 	%fd6554, %fd6553, %fd6549;
	ld.global.f32 	%f1411, [%rd89+-4];
	cvt.f64.f32 	%fd6555, %f1411;
	add.f64 	%fd6556, %fd6554, %fd6555;
	mul.f64 	%fd6557, %fd1880, %fd6556;
	fma.rn.f64 	%fd6558, %fd1869, %fd6552, %fd6557;
	ld.global.f32 	%f1412, [%rd420];
	cvt.f64.f32 	%fd6559, %f1412;
	sub.f64 	%fd6560, %fd6559, %fd6549;
	ld.global.f32 	%f1413, [%rd422];
	cvt.f64.f32 	%fd6561, %f1413;
	add.f64 	%fd6562, %fd6560, %fd6561;
	fma.rn.f64 	%fd6563, %fd1890, %fd6562, %fd6558;
	mul.f64 	%fd6565, %fd6563, %fd5363;
	cvt.rn.f32.f64 	%f1414, %fd6565;
	cvt.f64.f32 	%fd6566, %f1414;
	sub.f64 	%fd6567, %fd6546, %fd6566;
	cvt.rn.f32.f64 	%f1415, %fd6567;
	add.s64 	%rd613, %rd8, %rd565;
	st.global.f32 	[%rd613], %f1415;
	add.s64 	%rd107, %rd143, %rd565;
	add.s64 	%rd614, %rd183, %rd565;
	ld.global.f32 	%f1416, [%rd614];
	ld.global.f32 	%f262, [%rd107];
	add.f32 	%f1417, %f262, %f1416;
	cvt.f64.f32 	%fd6568, %f1417;
	mul.f64 	%fd6569, %fd6568, 0d3FE0000000000000;
	ld.global.f32 	%f1418, [%rd101];
	cvt.f64.f32 	%fd6570, %f1418;
	rcp.rn.f64 	%fd6571, %fd6570;
	ld.global.f32 	%f1419, [%rd82];
	cvt.f64.f32 	%fd6572, %f1419;
	mul.f64 	%fd6573, %fd6571, %fd6572;
	ld.global.f32 	%f1420, [%rd1082];
	cvt.f64.f32 	%fd6574, %f1420;
	mul.f64 	%fd6575, %fd6573, %fd6574;
	ld.global.f32 	%f1421, [%rd1083];
	ld.global.f32 	%f1422, [%rd98];
	mul.f32 	%f1423, %f1422, %f1421;
	cvt.f64.f32 	%fd6576, %f1423;
	sub.f64 	%fd6577, %fd6575, %fd6576;
	cvt.rn.f32.f64 	%f1424, %fd6577;
	ld.global.f32 	%f1425, [%rd97];
	cvt.f64.f32 	%fd6578, %f1425;
	rcp.rn.f64 	%fd2999, %fd6578;
	ld.global.f32 	%f263, [%rd84];
	cvt.f64.f32 	%fd3000, %f263;
	mul.f64 	%fd6579, %fd2999, %fd3000;
	ld.global.f32 	%f264, [%rd86+-4];
	cvt.f64.f32 	%fd3001, %f264;
	mul.f64 	%fd6580, %fd6579, %fd3001;
	ld.global.f32 	%f265, [%rd93];
	ld.global.f32 	%f266, [%rd91];
	mul.f32 	%f1426, %f266, %f265;
	cvt.f64.f32 	%fd6581, %f1426;
	sub.f64 	%fd6582, %fd6580, %fd6581;
	cvt.rn.f32.f64 	%f1427, %fd6582;
	sub.f32 	%f1428, %f1424, %f1427;
	cvt.f64.f32 	%fd6583, %f1428;
	mul.f64 	%fd6584, %fd1, %fd6583;
	sub.f64 	%fd3002, %fd6569, %fd6584;
	ld.global.f32 	%f267, [%rd91+4];
	cvt.f64.f32 	%fd3003, %f267;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r278}, %fd3003;
	}
	abs.f64 	%fd3004, %fd3003;
	{ // callseq 312, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3004;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8402, [retval0+0];
	} // callseq 312
	setp.lt.s32 	%p6055, %r278, 0;
	and.pred  	%p196, %p6055, %p246;
	not.pred 	%p6057, %p196;
	@%p6057 bra 	$L__BB1_3800;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5620}, %fd8402;
	}
	xor.b32  	%r5621, %r5620, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5622, %temp}, %fd8402;
	}
	mov.b64 	%fd8402, {%r5622, %r5621};

$L__BB1_3800:
	setp.eq.f32 	%p6058, %f267, 0f00000000;
	@%p6058 bra 	$L__BB1_3804;
	bra.uni 	$L__BB1_3801;

$L__BB1_3804:
	setp.lt.s32 	%p6061, %r3, 0;
	mov.u32 	%r5623, 0;
	selp.b32 	%r5624, %r278, 0, %p246;
	or.b32  	%r5625, %r5624, 2146435072;
	selp.b32 	%r5626, %r5625, %r5624, %p6061;
	mov.b64 	%fd8402, {%r5623, %r5626};
	bra.uni 	$L__BB1_3805;

$L__BB1_3801:
	setp.gt.s32 	%p6059, %r278, -1;
	@%p6059 bra 	$L__BB1_3805;

	mov.f64 	%fd6585, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6586, %fd6585;
	setp.eq.f64 	%p6060, %fd6586, 0d4000000000000000;
	@%p6060 bra 	$L__BB1_3805;

	mov.f64 	%fd8402, 0dFFF8000000000000;

$L__BB1_3805:
	add.f64 	%fd6588, %fd3003, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5627}, %fd6588;
	}
	and.b32  	%r5628, %r5627, 2146435072;
	setp.ne.s32 	%p6063, %r5628, 2146435072;
	@%p6063 bra 	$L__BB1_3812;

	setp.gtu.f64 	%p6064, %fd3004, 0d7FF0000000000000;
	@%p6064 bra 	$L__BB1_3811;
	bra.uni 	$L__BB1_3807;

$L__BB1_3811:
	mov.f64 	%fd6590, 0d4000000000000000;
	add.rn.f64 	%fd8402, %fd3003, %fd6590;
	bra.uni 	$L__BB1_3812;

$L__BB1_3807:
	setp.eq.s32 	%p6065, %r5, 2146435072;
	mov.f64 	%fd6589, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5629, %temp}, %fd6589;
	}
	setp.eq.s32 	%p6066, %r5629, 0;
	and.pred  	%p6067, %p6065, %p6066;
	@%p6067 bra 	$L__BB1_3810;
	bra.uni 	$L__BB1_3808;

$L__BB1_3810:
	setp.lt.s32 	%p6073, %r3, 0;
	mov.u32 	%r5634, 0;
	setp.gt.f64 	%p6074, %fd3004, 0d3FF0000000000000;
	selp.b32 	%r5635, 2146435072, 0, %p6074;
	xor.b32  	%r5636, %r5635, 2146435072;
	selp.b32 	%r5637, %r5636, %r5635, %p6073;
	setp.eq.f32 	%p6075, %f267, 0fBF800000;
	selp.b32 	%r5638, 1072693248, %r5637, %p6075;
	mov.b64 	%fd8402, {%r5634, %r5638};
	bra.uni 	$L__BB1_3812;

$L__BB1_3808:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5630, %temp}, %fd3003;
	}
	and.b32  	%r5631, %r278, 2147483647;
	setp.ne.s32 	%p6068, %r5631, 2146435072;
	setp.ne.s32 	%p6069, %r5630, 0;
	or.pred  	%p6070, %p6068, %p6069;
	@%p6070 bra 	$L__BB1_3812;

	setp.ne.s32 	%p6071, %r5, 1071644672;
	and.pred  	%p6072, %p6071, %p196;
	selp.b32 	%r5632, %r7, %r6, %p6072;
	mov.u32 	%r5633, 0;
	mov.b64 	%fd8402, {%r5633, %r5632};

$L__BB1_3812:
	setp.eq.f32 	%p6076, %f267, 0f3F800000;
	selp.f64 	%fd3014, 0d3FF0000000000000, %fd8402, %p6076;
	ld.global.f32 	%f268, [%rd93+4];
	cvt.f64.f32 	%fd3015, %f268;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd3015;
	}
	abs.f64 	%fd3016, %fd3015;
	{ // callseq 313, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3016;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8423, [retval0+0];
	} // callseq 313
	setp.lt.s32 	%p6077, %r279, 0;
	and.pred  	%p197, %p6077, %p246;
	not.pred 	%p6079, %p197;
	mov.f64 	%fd8405, %fd8423;
	@%p6079 bra 	$L__BB1_3814;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5639}, %fd8423;
	}
	xor.b32  	%r5640, %r5639, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5641, %temp}, %fd8423;
	}
	mov.b64 	%fd8405, {%r5641, %r5640};

$L__BB1_3814:
	setp.eq.f32 	%p6080, %f268, 0f00000000;
	@%p6080 bra 	$L__BB1_3818;
	bra.uni 	$L__BB1_3815;

$L__BB1_3818:
	setp.lt.s32 	%p6083, %r3, 0;
	mov.u32 	%r5642, 0;
	selp.b32 	%r5643, %r279, 0, %p246;
	or.b32  	%r5644, %r5643, 2146435072;
	selp.b32 	%r5645, %r5644, %r5643, %p6083;
	mov.b64 	%fd8405, {%r5642, %r5645};
	bra.uni 	$L__BB1_3819;

$L__BB1_3815:
	setp.gt.s32 	%p6081, %r279, -1;
	@%p6081 bra 	$L__BB1_3819;

	mov.f64 	%fd6591, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6592, %fd6591;
	setp.eq.f64 	%p6082, %fd6592, 0d4000000000000000;
	@%p6082 bra 	$L__BB1_3819;

	mov.f64 	%fd8405, 0dFFF8000000000000;

$L__BB1_3819:
	add.f64 	%fd6594, %fd3015, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5646}, %fd6594;
	}
	and.b32  	%r280, %r5646, 2146435072;
	setp.ne.s32 	%p6085, %r280, 2146435072;
	@%p6085 bra 	$L__BB1_3826;

	setp.gtu.f64 	%p6086, %fd3016, 0d7FF0000000000000;
	@%p6086 bra 	$L__BB1_3825;
	bra.uni 	$L__BB1_3821;

$L__BB1_3825:
	mov.f64 	%fd6596, 0d4000000000000000;
	add.rn.f64 	%fd8405, %fd3015, %fd6596;
	bra.uni 	$L__BB1_3826;

$L__BB1_3821:
	setp.eq.s32 	%p6087, %r5, 2146435072;
	mov.f64 	%fd6595, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5647, %temp}, %fd6595;
	}
	setp.eq.s32 	%p6088, %r5647, 0;
	and.pred  	%p6089, %p6087, %p6088;
	@%p6089 bra 	$L__BB1_3824;
	bra.uni 	$L__BB1_3822;

$L__BB1_3824:
	setp.lt.s32 	%p6095, %r3, 0;
	mov.u32 	%r5652, 0;
	setp.gt.f64 	%p6096, %fd3016, 0d3FF0000000000000;
	selp.b32 	%r5653, 2146435072, 0, %p6096;
	xor.b32  	%r5654, %r5653, 2146435072;
	selp.b32 	%r5655, %r5654, %r5653, %p6095;
	setp.eq.f32 	%p6097, %f268, 0fBF800000;
	selp.b32 	%r5656, 1072693248, %r5655, %p6097;
	mov.b64 	%fd8405, {%r5652, %r5656};
	bra.uni 	$L__BB1_3826;

$L__BB1_3822:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5648, %temp}, %fd3015;
	}
	and.b32  	%r5649, %r279, 2147483647;
	setp.ne.s32 	%p6090, %r5649, 2146435072;
	setp.ne.s32 	%p6091, %r5648, 0;
	or.pred  	%p6092, %p6090, %p6091;
	@%p6092 bra 	$L__BB1_3826;

	setp.ne.s32 	%p6093, %r5, 1071644672;
	and.pred  	%p6094, %p6093, %p197;
	selp.b32 	%r5650, %r7, %r6, %p6094;
	mov.u32 	%r5651, 0;
	mov.b64 	%fd8405, {%r5651, %r5650};

$L__BB1_3826:
	setp.eq.f32 	%p6098, %f268, 0f3F800000;
	selp.f64 	%fd6597, 0d3FF0000000000000, %fd8405, %p6098;
	add.f64 	%fd3026, %fd3014, %fd6597;
	ld.global.f32 	%f269, [%rd95+4];
	cvt.f64.f32 	%fd3027, %f269;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd3027;
	}
	abs.f64 	%fd3028, %fd3027;
	{ // callseq 314, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3028;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8408, [retval0+0];
	} // callseq 314
	setp.lt.s32 	%p6099, %r281, 0;
	and.pred  	%p198, %p6099, %p246;
	not.pred 	%p6101, %p198;
	@%p6101 bra 	$L__BB1_3828;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5657}, %fd8408;
	}
	xor.b32  	%r5658, %r5657, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5659, %temp}, %fd8408;
	}
	mov.b64 	%fd8408, {%r5659, %r5658};

$L__BB1_3828:
	setp.eq.f32 	%p6102, %f269, 0f00000000;
	@%p6102 bra 	$L__BB1_3832;
	bra.uni 	$L__BB1_3829;

$L__BB1_3832:
	setp.lt.s32 	%p6105, %r3, 0;
	mov.u32 	%r5660, 0;
	selp.b32 	%r5661, %r281, 0, %p246;
	or.b32  	%r5662, %r5661, 2146435072;
	selp.b32 	%r5663, %r5662, %r5661, %p6105;
	mov.b64 	%fd8408, {%r5660, %r5663};
	bra.uni 	$L__BB1_3833;

$L__BB1_3829:
	setp.gt.s32 	%p6103, %r281, -1;
	@%p6103 bra 	$L__BB1_3833;

	mov.f64 	%fd6598, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6599, %fd6598;
	setp.eq.f64 	%p6104, %fd6599, 0d4000000000000000;
	@%p6104 bra 	$L__BB1_3833;

	mov.f64 	%fd8408, 0dFFF8000000000000;

$L__BB1_3833:
	add.f64 	%fd6601, %fd3027, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5664}, %fd6601;
	}
	and.b32  	%r5665, %r5664, 2146435072;
	setp.ne.s32 	%p6107, %r5665, 2146435072;
	@%p6107 bra 	$L__BB1_3840;

	setp.gtu.f64 	%p6108, %fd3028, 0d7FF0000000000000;
	@%p6108 bra 	$L__BB1_3839;
	bra.uni 	$L__BB1_3835;

$L__BB1_3839:
	mov.f64 	%fd6603, 0d4000000000000000;
	add.rn.f64 	%fd8408, %fd3027, %fd6603;
	bra.uni 	$L__BB1_3840;

$L__BB1_3835:
	setp.eq.s32 	%p6109, %r5, 2146435072;
	mov.f64 	%fd6602, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5666, %temp}, %fd6602;
	}
	setp.eq.s32 	%p6110, %r5666, 0;
	and.pred  	%p6111, %p6109, %p6110;
	@%p6111 bra 	$L__BB1_3838;
	bra.uni 	$L__BB1_3836;

$L__BB1_3838:
	setp.lt.s32 	%p6117, %r3, 0;
	mov.u32 	%r5671, 0;
	setp.gt.f64 	%p6118, %fd3028, 0d3FF0000000000000;
	selp.b32 	%r5672, 2146435072, 0, %p6118;
	xor.b32  	%r5673, %r5672, 2146435072;
	selp.b32 	%r5674, %r5673, %r5672, %p6117;
	setp.eq.f32 	%p6119, %f269, 0fBF800000;
	selp.b32 	%r5675, 1072693248, %r5674, %p6119;
	mov.b64 	%fd8408, {%r5671, %r5675};
	bra.uni 	$L__BB1_3840;

$L__BB1_3836:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5667, %temp}, %fd3027;
	}
	and.b32  	%r5668, %r281, 2147483647;
	setp.ne.s32 	%p6112, %r5668, 2146435072;
	setp.ne.s32 	%p6113, %r5667, 0;
	or.pred  	%p6114, %p6112, %p6113;
	@%p6114 bra 	$L__BB1_3840;

	setp.ne.s32 	%p6115, %r5, 1071644672;
	and.pred  	%p6116, %p6115, %p198;
	selp.b32 	%r5669, %r7, %r6, %p6116;
	mov.u32 	%r5670, 0;
	mov.b64 	%fd8408, {%r5670, %r5669};

$L__BB1_3840:
	setp.eq.f32 	%p6120, %f269, 0f3F800000;
	selp.f64 	%fd6604, 0d3FF0000000000000, %fd8408, %p6120;
	add.f64 	%fd3038, %fd3026, %fd6604;
	ld.global.f32 	%f270, [%rd97+4];
	ld.global.f32 	%f271, [%rd84+4];
	cvt.f64.f32 	%fd3039, %f271;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd3039;
	}
	abs.f64 	%fd3040, %fd3039;
	{ // callseq 315, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3040;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8411, [retval0+0];
	} // callseq 315
	setp.lt.s32 	%p6121, %r282, 0;
	and.pred  	%p199, %p6121, %p246;
	not.pred 	%p6123, %p199;
	@%p6123 bra 	$L__BB1_3842;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5676}, %fd8411;
	}
	xor.b32  	%r5677, %r5676, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5678, %temp}, %fd8411;
	}
	mov.b64 	%fd8411, {%r5678, %r5677};

$L__BB1_3842:
	setp.eq.f32 	%p6124, %f271, 0f00000000;
	@%p6124 bra 	$L__BB1_3846;
	bra.uni 	$L__BB1_3843;

$L__BB1_3846:
	setp.lt.s32 	%p6127, %r3, 0;
	mov.u32 	%r5679, 0;
	selp.b32 	%r5680, %r282, 0, %p246;
	or.b32  	%r5681, %r5680, 2146435072;
	selp.b32 	%r5682, %r5681, %r5680, %p6127;
	mov.b64 	%fd8411, {%r5679, %r5682};
	bra.uni 	$L__BB1_3847;

$L__BB1_3843:
	setp.gt.s32 	%p6125, %r282, -1;
	@%p6125 bra 	$L__BB1_3847;

	mov.f64 	%fd6605, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6606, %fd6605;
	setp.eq.f64 	%p6126, %fd6606, 0d4000000000000000;
	@%p6126 bra 	$L__BB1_3847;

	mov.f64 	%fd8411, 0dFFF8000000000000;

$L__BB1_3847:
	add.f64 	%fd6608, %fd3039, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5683}, %fd6608;
	}
	and.b32  	%r5684, %r5683, 2146435072;
	setp.ne.s32 	%p6129, %r5684, 2146435072;
	@%p6129 bra 	$L__BB1_3854;

	setp.gtu.f64 	%p6130, %fd3040, 0d7FF0000000000000;
	@%p6130 bra 	$L__BB1_3853;
	bra.uni 	$L__BB1_3849;

$L__BB1_3853:
	mov.f64 	%fd6610, 0d4000000000000000;
	add.rn.f64 	%fd8411, %fd3039, %fd6610;
	bra.uni 	$L__BB1_3854;

$L__BB1_3849:
	setp.eq.s32 	%p6131, %r5, 2146435072;
	mov.f64 	%fd6609, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5685, %temp}, %fd6609;
	}
	setp.eq.s32 	%p6132, %r5685, 0;
	and.pred  	%p6133, %p6131, %p6132;
	@%p6133 bra 	$L__BB1_3852;
	bra.uni 	$L__BB1_3850;

$L__BB1_3852:
	setp.lt.s32 	%p6139, %r3, 0;
	mov.u32 	%r5690, 0;
	setp.gt.f64 	%p6140, %fd3040, 0d3FF0000000000000;
	selp.b32 	%r5691, 2146435072, 0, %p6140;
	xor.b32  	%r5692, %r5691, 2146435072;
	selp.b32 	%r5693, %r5692, %r5691, %p6139;
	setp.eq.f32 	%p6141, %f271, 0fBF800000;
	selp.b32 	%r5694, 1072693248, %r5693, %p6141;
	mov.b64 	%fd8411, {%r5690, %r5694};
	bra.uni 	$L__BB1_3854;

$L__BB1_3850:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5686, %temp}, %fd3039;
	}
	and.b32  	%r5687, %r282, 2147483647;
	setp.ne.s32 	%p6134, %r5687, 2146435072;
	setp.ne.s32 	%p6135, %r5686, 0;
	or.pred  	%p6136, %p6134, %p6135;
	@%p6136 bra 	$L__BB1_3854;

	setp.ne.s32 	%p6137, %r5, 1071644672;
	and.pred  	%p6138, %p6137, %p199;
	selp.b32 	%r5688, %r7, %r6, %p6138;
	mov.u32 	%r5689, 0;
	mov.b64 	%fd8411, {%r5689, %r5688};

$L__BB1_3854:
	cvt.f64.f32 	%fd6611, %f270;
	rcp.rn.f64 	%fd3050, %fd6611;
	setp.eq.f32 	%p6142, %f271, 0f3F800000;
	selp.f64 	%fd3051, 0d3FF0000000000000, %fd8411, %p6142;
	ld.global.f32 	%f272, [%rd86];
	cvt.f64.f32 	%fd3052, %f272;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r283}, %fd3052;
	}
	abs.f64 	%fd3053, %fd3052;
	{ // callseq 316, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3053;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8420, [retval0+0];
	} // callseq 316
	setp.lt.s32 	%p6143, %r283, 0;
	and.pred  	%p200, %p6143, %p246;
	not.pred 	%p6145, %p200;
	mov.f64 	%fd8414, %fd8420;
	@%p6145 bra 	$L__BB1_3856;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5695}, %fd8420;
	}
	xor.b32  	%r5696, %r5695, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5697, %temp}, %fd8420;
	}
	mov.b64 	%fd8414, {%r5697, %r5696};

$L__BB1_3856:
	setp.eq.f32 	%p6146, %f272, 0f00000000;
	@%p6146 bra 	$L__BB1_3860;
	bra.uni 	$L__BB1_3857;

$L__BB1_3860:
	setp.lt.s32 	%p6149, %r3, 0;
	mov.u32 	%r5698, 0;
	selp.b32 	%r5699, %r283, 0, %p246;
	or.b32  	%r5700, %r5699, 2146435072;
	selp.b32 	%r5701, %r5700, %r5699, %p6149;
	mov.b64 	%fd8414, {%r5698, %r5701};
	bra.uni 	$L__BB1_3861;

$L__BB1_3857:
	setp.gt.s32 	%p6147, %r283, -1;
	@%p6147 bra 	$L__BB1_3861;

	mov.f64 	%fd6612, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6613, %fd6612;
	setp.eq.f64 	%p6148, %fd6613, 0d4000000000000000;
	@%p6148 bra 	$L__BB1_3861;

	mov.f64 	%fd8414, 0dFFF8000000000000;

$L__BB1_3861:
	add.f64 	%fd6615, %fd3052, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5702}, %fd6615;
	}
	and.b32  	%r284, %r5702, 2146435072;
	setp.ne.s32 	%p6151, %r284, 2146435072;
	@%p6151 bra 	$L__BB1_3868;

	setp.gtu.f64 	%p6152, %fd3053, 0d7FF0000000000000;
	@%p6152 bra 	$L__BB1_3867;
	bra.uni 	$L__BB1_3863;

$L__BB1_3867:
	mov.f64 	%fd6617, 0d4000000000000000;
	add.rn.f64 	%fd8414, %fd3052, %fd6617;
	bra.uni 	$L__BB1_3868;

$L__BB1_3863:
	setp.eq.s32 	%p6153, %r5, 2146435072;
	mov.f64 	%fd6616, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5703, %temp}, %fd6616;
	}
	setp.eq.s32 	%p6154, %r5703, 0;
	and.pred  	%p6155, %p6153, %p6154;
	@%p6155 bra 	$L__BB1_3866;
	bra.uni 	$L__BB1_3864;

$L__BB1_3866:
	setp.lt.s32 	%p6161, %r3, 0;
	mov.u32 	%r5708, 0;
	setp.gt.f64 	%p6162, %fd3053, 0d3FF0000000000000;
	selp.b32 	%r5709, 2146435072, 0, %p6162;
	xor.b32  	%r5710, %r5709, 2146435072;
	selp.b32 	%r5711, %r5710, %r5709, %p6161;
	setp.eq.f32 	%p6163, %f272, 0fBF800000;
	selp.b32 	%r5712, 1072693248, %r5711, %p6163;
	mov.b64 	%fd8414, {%r5708, %r5712};
	bra.uni 	$L__BB1_3868;

$L__BB1_3864:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5704, %temp}, %fd3052;
	}
	and.b32  	%r5705, %r283, 2147483647;
	setp.ne.s32 	%p6156, %r5705, 2146435072;
	setp.ne.s32 	%p6157, %r5704, 0;
	or.pred  	%p6158, %p6156, %p6157;
	@%p6158 bra 	$L__BB1_3868;

	setp.ne.s32 	%p6159, %r5, 1071644672;
	and.pred  	%p6160, %p6159, %p200;
	selp.b32 	%r5706, %r7, %r6, %p6160;
	mov.u32 	%r5707, 0;
	mov.b64 	%fd8414, {%r5707, %r5706};

$L__BB1_3868:
	setp.eq.f32 	%p6164, %f272, 0f3F800000;
	selp.f64 	%fd6618, 0d3FF0000000000000, %fd8414, %p6164;
	add.f64 	%fd3063, %fd3051, %fd6618;
	ld.global.f32 	%f273, [%rd88+4];
	cvt.f64.f32 	%fd3064, %f273;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd3064;
	}
	abs.f64 	%fd3065, %fd3064;
	{ // callseq 317, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3065;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8417, [retval0+0];
	} // callseq 317
	setp.lt.s32 	%p6165, %r285, 0;
	and.pred  	%p201, %p6165, %p246;
	not.pred 	%p6167, %p201;
	@%p6167 bra 	$L__BB1_3870;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5713}, %fd8417;
	}
	xor.b32  	%r5714, %r5713, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5715, %temp}, %fd8417;
	}
	mov.b64 	%fd8417, {%r5715, %r5714};

$L__BB1_3870:
	setp.eq.f32 	%p6168, %f273, 0f00000000;
	@%p6168 bra 	$L__BB1_3874;
	bra.uni 	$L__BB1_3871;

$L__BB1_3874:
	setp.lt.s32 	%p6171, %r3, 0;
	mov.u32 	%r5716, 0;
	selp.b32 	%r5717, %r285, 0, %p246;
	or.b32  	%r5718, %r5717, 2146435072;
	selp.b32 	%r5719, %r5718, %r5717, %p6171;
	mov.b64 	%fd8417, {%r5716, %r5719};
	bra.uni 	$L__BB1_3875;

$L__BB1_3871:
	setp.gt.s32 	%p6169, %r285, -1;
	@%p6169 bra 	$L__BB1_3875;

	mov.f64 	%fd6619, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6620, %fd6619;
	setp.eq.f64 	%p6170, %fd6620, 0d4000000000000000;
	@%p6170 bra 	$L__BB1_3875;

	mov.f64 	%fd8417, 0dFFF8000000000000;

$L__BB1_3875:
	add.f64 	%fd6622, %fd3064, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5720}, %fd6622;
	}
	and.b32  	%r5721, %r5720, 2146435072;
	setp.ne.s32 	%p6173, %r5721, 2146435072;
	@%p6173 bra 	$L__BB1_3882;

	setp.gtu.f64 	%p6174, %fd3065, 0d7FF0000000000000;
	@%p6174 bra 	$L__BB1_3881;
	bra.uni 	$L__BB1_3877;

$L__BB1_3881:
	mov.f64 	%fd6624, 0d4000000000000000;
	add.rn.f64 	%fd8417, %fd3064, %fd6624;
	bra.uni 	$L__BB1_3882;

$L__BB1_3877:
	setp.eq.s32 	%p6175, %r5, 2146435072;
	mov.f64 	%fd6623, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5722, %temp}, %fd6623;
	}
	setp.eq.s32 	%p6176, %r5722, 0;
	and.pred  	%p6177, %p6175, %p6176;
	@%p6177 bra 	$L__BB1_3880;
	bra.uni 	$L__BB1_3878;

$L__BB1_3880:
	setp.lt.s32 	%p6183, %r3, 0;
	mov.u32 	%r5727, 0;
	setp.gt.f64 	%p6184, %fd3065, 0d3FF0000000000000;
	selp.b32 	%r5728, 2146435072, 0, %p6184;
	xor.b32  	%r5729, %r5728, 2146435072;
	selp.b32 	%r5730, %r5729, %r5728, %p6183;
	setp.eq.f32 	%p6185, %f273, 0fBF800000;
	selp.b32 	%r5731, 1072693248, %r5730, %p6185;
	mov.b64 	%fd8417, {%r5727, %r5731};
	bra.uni 	$L__BB1_3882;

$L__BB1_3878:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5723, %temp}, %fd3064;
	}
	and.b32  	%r5724, %r285, 2147483647;
	setp.ne.s32 	%p6178, %r5724, 2146435072;
	setp.ne.s32 	%p6179, %r5723, 0;
	or.pred  	%p6180, %p6178, %p6179;
	@%p6180 bra 	$L__BB1_3882;

	setp.ne.s32 	%p6181, %r5, 1071644672;
	and.pred  	%p6182, %p6181, %p201;
	selp.b32 	%r5725, %r7, %r6, %p6182;
	mov.u32 	%r5726, 0;
	mov.b64 	%fd8417, {%r5726, %r5725};

$L__BB1_3882:
	setp.eq.f32 	%p6186, %f273, 0f3F800000;
	selp.f64 	%fd6625, 0d3FF0000000000000, %fd8417, %p6186;
	add.f64 	%fd3075, %fd3063, %fd6625;
	@%p6145 bra 	$L__BB1_3884;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5732}, %fd8420;
	}
	xor.b32  	%r5733, %r5732, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5734, %temp}, %fd8420;
	}
	mov.b64 	%fd8420, {%r5734, %r5733};

$L__BB1_3884:
	@%p6146 bra 	$L__BB1_3888;
	bra.uni 	$L__BB1_3885;

$L__BB1_3888:
	setp.lt.s32 	%p6191, %r3, 0;
	mov.u32 	%r5735, 0;
	selp.b32 	%r5736, %r283, 0, %p246;
	or.b32  	%r5737, %r5736, 2146435072;
	selp.b32 	%r5738, %r5737, %r5736, %p6191;
	mov.b64 	%fd8420, {%r5735, %r5738};
	bra.uni 	$L__BB1_3889;

$L__BB1_3885:
	setp.gt.s32 	%p6189, %r283, -1;
	@%p6189 bra 	$L__BB1_3889;

	mov.f64 	%fd6626, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6627, %fd6626;
	setp.eq.f64 	%p6190, %fd6627, 0d4000000000000000;
	@%p6190 bra 	$L__BB1_3889;

	mov.f64 	%fd8420, 0dFFF8000000000000;

$L__BB1_3889:
	@%p6151 bra 	$L__BB1_3896;

	setp.gtu.f64 	%p6194, %fd3053, 0d7FF0000000000000;
	@%p6194 bra 	$L__BB1_3895;
	bra.uni 	$L__BB1_3891;

$L__BB1_3895:
	mov.f64 	%fd6630, 0d4000000000000000;
	add.rn.f64 	%fd8420, %fd3052, %fd6630;
	bra.uni 	$L__BB1_3896;

$L__BB1_3891:
	setp.eq.s32 	%p6195, %r5, 2146435072;
	mov.f64 	%fd6629, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5739, %temp}, %fd6629;
	}
	setp.eq.s32 	%p6196, %r5739, 0;
	and.pred  	%p6197, %p6195, %p6196;
	@%p6197 bra 	$L__BB1_3894;
	bra.uni 	$L__BB1_3892;

$L__BB1_3894:
	setp.lt.s32 	%p6203, %r3, 0;
	mov.u32 	%r5744, 0;
	setp.gt.f64 	%p6204, %fd3053, 0d3FF0000000000000;
	selp.b32 	%r5745, 2146435072, 0, %p6204;
	xor.b32  	%r5746, %r5745, 2146435072;
	selp.b32 	%r5747, %r5746, %r5745, %p6203;
	setp.eq.f32 	%p6205, %f272, 0fBF800000;
	selp.b32 	%r5748, 1072693248, %r5747, %p6205;
	mov.b64 	%fd8420, {%r5744, %r5748};
	bra.uni 	$L__BB1_3896;

$L__BB1_3892:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5740, %temp}, %fd3052;
	}
	and.b32  	%r5741, %r283, 2147483647;
	setp.ne.s32 	%p6198, %r5741, 2146435072;
	setp.ne.s32 	%p6199, %r5740, 0;
	or.pred  	%p6200, %p6198, %p6199;
	@%p6200 bra 	$L__BB1_3896;

	setp.ne.s32 	%p6201, %r5, 1071644672;
	and.pred  	%p6202, %p6201, %p200;
	selp.b32 	%r5742, %r7, %r6, %p6202;
	mov.u32 	%r5743, 0;
	mov.b64 	%fd8420, {%r5743, %r5742};

$L__BB1_3896:
	selp.f64 	%fd6631, 0d3FF0000000000000, %fd8420, %p6164;
	mul.f64 	%fd3084, %fd3050, %fd6631;
	mul.f64 	%fd3085, %fd3050, %fd3075;
	@%p6079 bra 	$L__BB1_3898;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5749}, %fd8423;
	}
	xor.b32  	%r5750, %r5749, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5751, %temp}, %fd8423;
	}
	mov.b64 	%fd8423, {%r5751, %r5750};

$L__BB1_3898:
	@%p6080 bra 	$L__BB1_3902;
	bra.uni 	$L__BB1_3899;

$L__BB1_3902:
	setp.lt.s32 	%p6211, %r3, 0;
	mov.u32 	%r5752, 0;
	selp.b32 	%r5753, %r279, 0, %p246;
	or.b32  	%r5754, %r5753, 2146435072;
	selp.b32 	%r5755, %r5754, %r5753, %p6211;
	mov.b64 	%fd8423, {%r5752, %r5755};
	bra.uni 	$L__BB1_3903;

$L__BB1_3899:
	setp.gt.s32 	%p6209, %r279, -1;
	@%p6209 bra 	$L__BB1_3903;

	mov.f64 	%fd6632, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6633, %fd6632;
	setp.eq.f64 	%p6210, %fd6633, 0d4000000000000000;
	@%p6210 bra 	$L__BB1_3903;

	mov.f64 	%fd8423, 0dFFF8000000000000;

$L__BB1_3903:
	@%p6085 bra 	$L__BB1_3910;

	setp.gtu.f64 	%p6214, %fd3016, 0d7FF0000000000000;
	@%p6214 bra 	$L__BB1_3909;
	bra.uni 	$L__BB1_3905;

$L__BB1_3909:
	mov.f64 	%fd6636, 0d4000000000000000;
	add.rn.f64 	%fd8423, %fd3015, %fd6636;
	bra.uni 	$L__BB1_3910;

$L__BB1_3905:
	setp.eq.s32 	%p6215, %r5, 2146435072;
	mov.f64 	%fd6635, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5756, %temp}, %fd6635;
	}
	setp.eq.s32 	%p6216, %r5756, 0;
	and.pred  	%p6217, %p6215, %p6216;
	@%p6217 bra 	$L__BB1_3908;
	bra.uni 	$L__BB1_3906;

$L__BB1_3908:
	setp.lt.s32 	%p6223, %r3, 0;
	mov.u32 	%r5761, 0;
	setp.gt.f64 	%p6224, %fd3016, 0d3FF0000000000000;
	selp.b32 	%r5762, 2146435072, 0, %p6224;
	xor.b32  	%r5763, %r5762, 2146435072;
	selp.b32 	%r5764, %r5763, %r5762, %p6223;
	setp.eq.f32 	%p6225, %f268, 0fBF800000;
	selp.b32 	%r5765, 1072693248, %r5764, %p6225;
	mov.b64 	%fd8423, {%r5761, %r5765};
	bra.uni 	$L__BB1_3910;

$L__BB1_3906:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5757, %temp}, %fd3015;
	}
	and.b32  	%r5758, %r279, 2147483647;
	setp.ne.s32 	%p6218, %r5758, 2146435072;
	setp.ne.s32 	%p6219, %r5757, 0;
	or.pred  	%p6220, %p6218, %p6219;
	@%p6220 bra 	$L__BB1_3910;

	setp.ne.s32 	%p6221, %r5, 1071644672;
	and.pred  	%p6222, %p6221, %p197;
	selp.b32 	%r5759, %r7, %r6, %p6222;
	mov.u32 	%r5760, 0;
	mov.b64 	%fd8423, {%r5760, %r5759};

$L__BB1_3910:
	selp.f64 	%fd6637, 0d3FF0000000000000, %fd8423, %p6098;
	sub.f64 	%fd6638, %fd3084, %fd6637;
	ld.global.f32 	%f1429, [%rd587+4];
	cvt.rn.f32.f64 	%f1430, %fd3085;
	sub.f32 	%f1431, %f1429, %f1430;
	cvt.f64.f32 	%fd6639, %f1431;
	cvt.rn.f32.f64 	%f1432, %fd3038;
	cvt.f64.f32 	%fd6640, %f1432;
	mul.f64 	%fd6641, %fd6640, 0d3FE0000000000000;
	sub.f64 	%fd6642, %fd6639, %fd6641;
	mul.f64 	%fd6643, %fd6642, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1433, %fd6643;
	cvt.f64.f32 	%fd6644, %f1433;
	add.f64 	%fd6645, %fd6638, %fd6644;
	add.f64 	%fd3094, %fd6641, %fd6645;
	cvt.f64.f32 	%fd3095, %f266;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd3095;
	}
	abs.f64 	%fd3096, %fd3095;
	{ // callseq 318, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3096;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8426, [retval0+0];
	} // callseq 318
	setp.lt.s32 	%p6227, %r286, 0;
	and.pred  	%p202, %p6227, %p246;
	not.pred 	%p6229, %p202;
	@%p6229 bra 	$L__BB1_3912;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5771}, %fd8426;
	}
	xor.b32  	%r5772, %r5771, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5773, %temp}, %fd8426;
	}
	mov.b64 	%fd8426, {%r5773, %r5772};

$L__BB1_3912:
	setp.eq.f32 	%p6230, %f266, 0f00000000;
	@%p6230 bra 	$L__BB1_3916;
	bra.uni 	$L__BB1_3913;

$L__BB1_3916:
	setp.lt.s32 	%p6233, %r3, 0;
	mov.u32 	%r5774, 0;
	selp.b32 	%r5775, %r286, 0, %p246;
	or.b32  	%r5776, %r5775, 2146435072;
	selp.b32 	%r5777, %r5776, %r5775, %p6233;
	mov.b64 	%fd8426, {%r5774, %r5777};
	bra.uni 	$L__BB1_3917;

$L__BB1_3913:
	setp.gt.s32 	%p6231, %r286, -1;
	@%p6231 bra 	$L__BB1_3917;

	mov.f64 	%fd6646, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6647, %fd6646;
	setp.eq.f64 	%p6232, %fd6647, 0d4000000000000000;
	@%p6232 bra 	$L__BB1_3917;

	mov.f64 	%fd8426, 0dFFF8000000000000;

$L__BB1_3917:
	add.f64 	%fd6649, %fd3095, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5778}, %fd6649;
	}
	and.b32  	%r5779, %r5778, 2146435072;
	setp.ne.s32 	%p6235, %r5779, 2146435072;
	@%p6235 bra 	$L__BB1_3924;

	setp.gtu.f64 	%p6236, %fd3096, 0d7FF0000000000000;
	@%p6236 bra 	$L__BB1_3923;
	bra.uni 	$L__BB1_3919;

$L__BB1_3923:
	mov.f64 	%fd6651, 0d4000000000000000;
	add.rn.f64 	%fd8426, %fd3095, %fd6651;
	bra.uni 	$L__BB1_3924;

$L__BB1_3919:
	setp.eq.s32 	%p6237, %r5, 2146435072;
	mov.f64 	%fd6650, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5780, %temp}, %fd6650;
	}
	setp.eq.s32 	%p6238, %r5780, 0;
	and.pred  	%p6239, %p6237, %p6238;
	@%p6239 bra 	$L__BB1_3922;
	bra.uni 	$L__BB1_3920;

$L__BB1_3922:
	setp.lt.s32 	%p6245, %r3, 0;
	mov.u32 	%r5785, 0;
	setp.gt.f64 	%p6246, %fd3096, 0d3FF0000000000000;
	selp.b32 	%r5786, 2146435072, 0, %p6246;
	xor.b32  	%r5787, %r5786, 2146435072;
	selp.b32 	%r5788, %r5787, %r5786, %p6245;
	setp.eq.f32 	%p6247, %f266, 0fBF800000;
	selp.b32 	%r5789, 1072693248, %r5788, %p6247;
	mov.b64 	%fd8426, {%r5785, %r5789};
	bra.uni 	$L__BB1_3924;

$L__BB1_3920:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5781, %temp}, %fd3095;
	}
	and.b32  	%r5782, %r286, 2147483647;
	setp.ne.s32 	%p6240, %r5782, 2146435072;
	setp.ne.s32 	%p6241, %r5781, 0;
	or.pred  	%p6242, %p6240, %p6241;
	@%p6242 bra 	$L__BB1_3924;

	setp.ne.s32 	%p6243, %r5, 1071644672;
	and.pred  	%p6244, %p6243, %p202;
	selp.b32 	%r5783, %r7, %r6, %p6244;
	mov.u32 	%r5784, 0;
	mov.b64 	%fd8426, {%r5784, %r5783};

$L__BB1_3924:
	setp.eq.f32 	%p6248, %f266, 0f3F800000;
	selp.f64 	%fd3106, 0d3FF0000000000000, %fd8426, %p6248;
	cvt.f64.f32 	%fd3107, %f265;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r287}, %fd3107;
	}
	abs.f64 	%fd3108, %fd3107;
	{ // callseq 319, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3108;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8447, [retval0+0];
	} // callseq 319
	setp.lt.s32 	%p6249, %r287, 0;
	and.pred  	%p203, %p6249, %p246;
	not.pred 	%p6251, %p203;
	mov.f64 	%fd8429, %fd8447;
	@%p6251 bra 	$L__BB1_3926;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5790}, %fd8447;
	}
	xor.b32  	%r5791, %r5790, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5792, %temp}, %fd8447;
	}
	mov.b64 	%fd8429, {%r5792, %r5791};

$L__BB1_3926:
	setp.eq.f32 	%p6252, %f265, 0f00000000;
	@%p6252 bra 	$L__BB1_3930;
	bra.uni 	$L__BB1_3927;

$L__BB1_3930:
	setp.lt.s32 	%p6255, %r3, 0;
	mov.u32 	%r5793, 0;
	selp.b32 	%r5794, %r287, 0, %p246;
	or.b32  	%r5795, %r5794, 2146435072;
	selp.b32 	%r5796, %r5795, %r5794, %p6255;
	mov.b64 	%fd8429, {%r5793, %r5796};
	bra.uni 	$L__BB1_3931;

$L__BB1_3927:
	setp.gt.s32 	%p6253, %r287, -1;
	@%p6253 bra 	$L__BB1_3931;

	mov.f64 	%fd6652, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6653, %fd6652;
	setp.eq.f64 	%p6254, %fd6653, 0d4000000000000000;
	@%p6254 bra 	$L__BB1_3931;

	mov.f64 	%fd8429, 0dFFF8000000000000;

$L__BB1_3931:
	add.f64 	%fd6655, %fd3107, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5797}, %fd6655;
	}
	and.b32  	%r288, %r5797, 2146435072;
	setp.ne.s32 	%p6257, %r288, 2146435072;
	@%p6257 bra 	$L__BB1_3938;

	setp.gtu.f64 	%p6258, %fd3108, 0d7FF0000000000000;
	@%p6258 bra 	$L__BB1_3937;
	bra.uni 	$L__BB1_3933;

$L__BB1_3937:
	mov.f64 	%fd6657, 0d4000000000000000;
	add.rn.f64 	%fd8429, %fd3107, %fd6657;
	bra.uni 	$L__BB1_3938;

$L__BB1_3933:
	setp.eq.s32 	%p6259, %r5, 2146435072;
	mov.f64 	%fd6656, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5798, %temp}, %fd6656;
	}
	setp.eq.s32 	%p6260, %r5798, 0;
	and.pred  	%p6261, %p6259, %p6260;
	@%p6261 bra 	$L__BB1_3936;
	bra.uni 	$L__BB1_3934;

$L__BB1_3936:
	setp.lt.s32 	%p6267, %r3, 0;
	mov.u32 	%r5803, 0;
	setp.gt.f64 	%p6268, %fd3108, 0d3FF0000000000000;
	selp.b32 	%r5804, 2146435072, 0, %p6268;
	xor.b32  	%r5805, %r5804, 2146435072;
	selp.b32 	%r5806, %r5805, %r5804, %p6267;
	setp.eq.f32 	%p6269, %f265, 0fBF800000;
	selp.b32 	%r5807, 1072693248, %r5806, %p6269;
	mov.b64 	%fd8429, {%r5803, %r5807};
	bra.uni 	$L__BB1_3938;

$L__BB1_3934:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5799, %temp}, %fd3107;
	}
	and.b32  	%r5800, %r287, 2147483647;
	setp.ne.s32 	%p6262, %r5800, 2146435072;
	setp.ne.s32 	%p6263, %r5799, 0;
	or.pred  	%p6264, %p6262, %p6263;
	@%p6264 bra 	$L__BB1_3938;

	setp.ne.s32 	%p6265, %r5, 1071644672;
	and.pred  	%p6266, %p6265, %p203;
	selp.b32 	%r5801, %r7, %r6, %p6266;
	mov.u32 	%r5802, 0;
	mov.b64 	%fd8429, {%r5802, %r5801};

$L__BB1_3938:
	setp.eq.f32 	%p6270, %f265, 0f3F800000;
	selp.f64 	%fd6658, 0d3FF0000000000000, %fd8429, %p6270;
	add.f64 	%fd3118, %fd3106, %fd6658;
	ld.global.f32 	%f274, [%rd95];
	cvt.f64.f32 	%fd3119, %f274;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r289}, %fd3119;
	}
	abs.f64 	%fd3120, %fd3119;
	{ // callseq 320, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8432, [retval0+0];
	} // callseq 320
	setp.lt.s32 	%p6271, %r289, 0;
	and.pred  	%p204, %p6271, %p246;
	not.pred 	%p6273, %p204;
	@%p6273 bra 	$L__BB1_3940;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5808}, %fd8432;
	}
	xor.b32  	%r5809, %r5808, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5810, %temp}, %fd8432;
	}
	mov.b64 	%fd8432, {%r5810, %r5809};

$L__BB1_3940:
	setp.eq.f32 	%p6274, %f274, 0f00000000;
	@%p6274 bra 	$L__BB1_3944;
	bra.uni 	$L__BB1_3941;

$L__BB1_3944:
	setp.lt.s32 	%p6277, %r3, 0;
	mov.u32 	%r5811, 0;
	selp.b32 	%r5812, %r289, 0, %p246;
	or.b32  	%r5813, %r5812, 2146435072;
	selp.b32 	%r5814, %r5813, %r5812, %p6277;
	mov.b64 	%fd8432, {%r5811, %r5814};
	bra.uni 	$L__BB1_3945;

$L__BB1_3941:
	setp.gt.s32 	%p6275, %r289, -1;
	@%p6275 bra 	$L__BB1_3945;

	mov.f64 	%fd6659, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6660, %fd6659;
	setp.eq.f64 	%p6276, %fd6660, 0d4000000000000000;
	@%p6276 bra 	$L__BB1_3945;

	mov.f64 	%fd8432, 0dFFF8000000000000;

$L__BB1_3945:
	add.f64 	%fd6662, %fd3119, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5815}, %fd6662;
	}
	and.b32  	%r5816, %r5815, 2146435072;
	setp.ne.s32 	%p6279, %r5816, 2146435072;
	@%p6279 bra 	$L__BB1_3952;

	setp.gtu.f64 	%p6280, %fd3120, 0d7FF0000000000000;
	@%p6280 bra 	$L__BB1_3951;
	bra.uni 	$L__BB1_3947;

$L__BB1_3951:
	mov.f64 	%fd6664, 0d4000000000000000;
	add.rn.f64 	%fd8432, %fd3119, %fd6664;
	bra.uni 	$L__BB1_3952;

$L__BB1_3947:
	setp.eq.s32 	%p6281, %r5, 2146435072;
	mov.f64 	%fd6663, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5817, %temp}, %fd6663;
	}
	setp.eq.s32 	%p6282, %r5817, 0;
	and.pred  	%p6283, %p6281, %p6282;
	@%p6283 bra 	$L__BB1_3950;
	bra.uni 	$L__BB1_3948;

$L__BB1_3950:
	setp.lt.s32 	%p6289, %r3, 0;
	mov.u32 	%r5822, 0;
	setp.gt.f64 	%p6290, %fd3120, 0d3FF0000000000000;
	selp.b32 	%r5823, 2146435072, 0, %p6290;
	xor.b32  	%r5824, %r5823, 2146435072;
	selp.b32 	%r5825, %r5824, %r5823, %p6289;
	setp.eq.f32 	%p6291, %f274, 0fBF800000;
	selp.b32 	%r5826, 1072693248, %r5825, %p6291;
	mov.b64 	%fd8432, {%r5822, %r5826};
	bra.uni 	$L__BB1_3952;

$L__BB1_3948:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5818, %temp}, %fd3119;
	}
	and.b32  	%r5819, %r289, 2147483647;
	setp.ne.s32 	%p6284, %r5819, 2146435072;
	setp.ne.s32 	%p6285, %r5818, 0;
	or.pred  	%p6286, %p6284, %p6285;
	@%p6286 bra 	$L__BB1_3952;

	setp.ne.s32 	%p6287, %r5, 1071644672;
	and.pred  	%p6288, %p6287, %p204;
	selp.b32 	%r5820, %r7, %r6, %p6288;
	mov.u32 	%r5821, 0;
	mov.b64 	%fd8432, {%r5821, %r5820};

$L__BB1_3952:
	setp.eq.f32 	%p6292, %f274, 0f3F800000;
	selp.f64 	%fd6665, 0d3FF0000000000000, %fd8432, %p6292;
	add.f64 	%fd3130, %fd3118, %fd6665;
	abs.f64 	%fd3131, %fd3000;
	{ // callseq 321, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3131;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8435, [retval0+0];
	} // callseq 321
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r290}, %fd3000;
	}
	setp.lt.s32 	%p6293, %r290, 0;
	and.pred  	%p205, %p6293, %p246;
	not.pred 	%p6295, %p205;
	@%p6295 bra 	$L__BB1_3954;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5827}, %fd8435;
	}
	xor.b32  	%r5828, %r5827, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5829, %temp}, %fd8435;
	}
	mov.b64 	%fd8435, {%r5829, %r5828};

$L__BB1_3954:
	setp.eq.f32 	%p6296, %f263, 0f00000000;
	@%p6296 bra 	$L__BB1_3958;
	bra.uni 	$L__BB1_3955;

$L__BB1_3958:
	setp.lt.s32 	%p6299, %r3, 0;
	mov.u32 	%r5830, 0;
	selp.b32 	%r5831, %r290, 0, %p246;
	or.b32  	%r5832, %r5831, 2146435072;
	selp.b32 	%r5833, %r5832, %r5831, %p6299;
	mov.b64 	%fd8435, {%r5830, %r5833};
	bra.uni 	$L__BB1_3959;

$L__BB1_3955:
	setp.gt.s32 	%p6297, %r290, -1;
	@%p6297 bra 	$L__BB1_3959;

	mov.f64 	%fd6666, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6667, %fd6666;
	setp.eq.f64 	%p6298, %fd6667, 0d4000000000000000;
	@%p6298 bra 	$L__BB1_3959;

	mov.f64 	%fd8435, 0dFFF8000000000000;

$L__BB1_3959:
	add.f64 	%fd6669, %fd3000, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5834}, %fd6669;
	}
	and.b32  	%r5835, %r5834, 2146435072;
	setp.ne.s32 	%p6301, %r5835, 2146435072;
	@%p6301 bra 	$L__BB1_3966;

	setp.gtu.f64 	%p6302, %fd3131, 0d7FF0000000000000;
	@%p6302 bra 	$L__BB1_3965;
	bra.uni 	$L__BB1_3961;

$L__BB1_3965:
	mov.f64 	%fd6671, 0d4000000000000000;
	add.rn.f64 	%fd8435, %fd3000, %fd6671;
	bra.uni 	$L__BB1_3966;

$L__BB1_3961:
	setp.eq.s32 	%p6303, %r5, 2146435072;
	mov.f64 	%fd6670, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5836, %temp}, %fd6670;
	}
	setp.eq.s32 	%p6304, %r5836, 0;
	and.pred  	%p6305, %p6303, %p6304;
	@%p6305 bra 	$L__BB1_3964;
	bra.uni 	$L__BB1_3962;

$L__BB1_3964:
	setp.lt.s32 	%p6311, %r3, 0;
	mov.u32 	%r5841, 0;
	setp.gt.f64 	%p6312, %fd3131, 0d3FF0000000000000;
	selp.b32 	%r5842, 2146435072, 0, %p6312;
	xor.b32  	%r5843, %r5842, 2146435072;
	selp.b32 	%r5844, %r5843, %r5842, %p6311;
	setp.eq.f32 	%p6313, %f263, 0fBF800000;
	selp.b32 	%r5845, 1072693248, %r5844, %p6313;
	mov.b64 	%fd8435, {%r5841, %r5845};
	bra.uni 	$L__BB1_3966;

$L__BB1_3962:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5837, %temp}, %fd3000;
	}
	and.b32  	%r5838, %r290, 2147483647;
	setp.ne.s32 	%p6306, %r5838, 2146435072;
	setp.ne.s32 	%p6307, %r5837, 0;
	or.pred  	%p6308, %p6306, %p6307;
	@%p6308 bra 	$L__BB1_3966;

	setp.ne.s32 	%p6309, %r5, 1071644672;
	and.pred  	%p6310, %p6309, %p205;
	selp.b32 	%r5839, %r7, %r6, %p6310;
	mov.u32 	%r5840, 0;
	mov.b64 	%fd8435, {%r5840, %r5839};

$L__BB1_3966:
	setp.eq.f32 	%p6314, %f263, 0f3F800000;
	selp.f64 	%fd3141, 0d3FF0000000000000, %fd8435, %p6314;
	abs.f64 	%fd3142, %fd3001;
	{ // callseq 322, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8444, [retval0+0];
	} // callseq 322
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r291}, %fd3001;
	}
	setp.lt.s32 	%p6315, %r291, 0;
	and.pred  	%p206, %p6315, %p246;
	not.pred 	%p6317, %p206;
	mov.f64 	%fd8438, %fd8444;
	@%p6317 bra 	$L__BB1_3968;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5846}, %fd8444;
	}
	xor.b32  	%r5847, %r5846, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5848, %temp}, %fd8444;
	}
	mov.b64 	%fd8438, {%r5848, %r5847};

$L__BB1_3968:
	setp.eq.f32 	%p6318, %f264, 0f00000000;
	@%p6318 bra 	$L__BB1_3972;
	bra.uni 	$L__BB1_3969;

$L__BB1_3972:
	setp.lt.s32 	%p6321, %r3, 0;
	mov.u32 	%r5849, 0;
	selp.b32 	%r5850, %r291, 0, %p246;
	or.b32  	%r5851, %r5850, 2146435072;
	selp.b32 	%r5852, %r5851, %r5850, %p6321;
	mov.b64 	%fd8438, {%r5849, %r5852};
	bra.uni 	$L__BB1_3973;

$L__BB1_3969:
	setp.gt.s32 	%p6319, %r291, -1;
	@%p6319 bra 	$L__BB1_3973;

	mov.f64 	%fd6672, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6673, %fd6672;
	setp.eq.f64 	%p6320, %fd6673, 0d4000000000000000;
	@%p6320 bra 	$L__BB1_3973;

	mov.f64 	%fd8438, 0dFFF8000000000000;

$L__BB1_3973:
	add.f64 	%fd6675, %fd3001, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5853}, %fd6675;
	}
	and.b32  	%r292, %r5853, 2146435072;
	setp.ne.s32 	%p6323, %r292, 2146435072;
	@%p6323 bra 	$L__BB1_3980;

	setp.gtu.f64 	%p6324, %fd3142, 0d7FF0000000000000;
	@%p6324 bra 	$L__BB1_3979;
	bra.uni 	$L__BB1_3975;

$L__BB1_3979:
	mov.f64 	%fd6677, 0d4000000000000000;
	add.rn.f64 	%fd8438, %fd3001, %fd6677;
	bra.uni 	$L__BB1_3980;

$L__BB1_3975:
	setp.eq.s32 	%p6325, %r5, 2146435072;
	mov.f64 	%fd6676, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5854, %temp}, %fd6676;
	}
	setp.eq.s32 	%p6326, %r5854, 0;
	and.pred  	%p6327, %p6325, %p6326;
	@%p6327 bra 	$L__BB1_3978;
	bra.uni 	$L__BB1_3976;

$L__BB1_3978:
	setp.lt.s32 	%p6333, %r3, 0;
	mov.u32 	%r5859, 0;
	setp.gt.f64 	%p6334, %fd3142, 0d3FF0000000000000;
	selp.b32 	%r5860, 2146435072, 0, %p6334;
	xor.b32  	%r5861, %r5860, 2146435072;
	selp.b32 	%r5862, %r5861, %r5860, %p6333;
	setp.eq.f32 	%p6335, %f264, 0fBF800000;
	selp.b32 	%r5863, 1072693248, %r5862, %p6335;
	mov.b64 	%fd8438, {%r5859, %r5863};
	bra.uni 	$L__BB1_3980;

$L__BB1_3976:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5855, %temp}, %fd3001;
	}
	and.b32  	%r5856, %r291, 2147483647;
	setp.ne.s32 	%p6328, %r5856, 2146435072;
	setp.ne.s32 	%p6329, %r5855, 0;
	or.pred  	%p6330, %p6328, %p6329;
	@%p6330 bra 	$L__BB1_3980;

	setp.ne.s32 	%p6331, %r5, 1071644672;
	and.pred  	%p6332, %p6331, %p206;
	selp.b32 	%r5857, %r7, %r6, %p6332;
	mov.u32 	%r5858, 0;
	mov.b64 	%fd8438, {%r5858, %r5857};

$L__BB1_3980:
	setp.eq.f32 	%p6336, %f264, 0f3F800000;
	selp.f64 	%fd6678, 0d3FF0000000000000, %fd8438, %p6336;
	add.f64 	%fd3152, %fd3141, %fd6678;
	ld.global.f32 	%f275, [%rd88];
	cvt.f64.f32 	%fd3153, %f275;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r293}, %fd3153;
	}
	abs.f64 	%fd3154, %fd3153;
	{ // callseq 323, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3154;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8441, [retval0+0];
	} // callseq 323
	setp.lt.s32 	%p6337, %r293, 0;
	and.pred  	%p207, %p6337, %p246;
	not.pred 	%p6339, %p207;
	@%p6339 bra 	$L__BB1_3982;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5864}, %fd8441;
	}
	xor.b32  	%r5865, %r5864, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5866, %temp}, %fd8441;
	}
	mov.b64 	%fd8441, {%r5866, %r5865};

$L__BB1_3982:
	setp.eq.f32 	%p6340, %f275, 0f00000000;
	@%p6340 bra 	$L__BB1_3986;
	bra.uni 	$L__BB1_3983;

$L__BB1_3986:
	setp.lt.s32 	%p6343, %r3, 0;
	mov.u32 	%r5867, 0;
	selp.b32 	%r5868, %r293, 0, %p246;
	or.b32  	%r5869, %r5868, 2146435072;
	selp.b32 	%r5870, %r5869, %r5868, %p6343;
	mov.b64 	%fd8441, {%r5867, %r5870};
	bra.uni 	$L__BB1_3987;

$L__BB1_3983:
	setp.gt.s32 	%p6341, %r293, -1;
	@%p6341 bra 	$L__BB1_3987;

	mov.f64 	%fd6679, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6680, %fd6679;
	setp.eq.f64 	%p6342, %fd6680, 0d4000000000000000;
	@%p6342 bra 	$L__BB1_3987;

	mov.f64 	%fd8441, 0dFFF8000000000000;

$L__BB1_3987:
	add.f64 	%fd6682, %fd3153, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5871}, %fd6682;
	}
	and.b32  	%r5872, %r5871, 2146435072;
	setp.ne.s32 	%p6345, %r5872, 2146435072;
	@%p6345 bra 	$L__BB1_3994;

	setp.gtu.f64 	%p6346, %fd3154, 0d7FF0000000000000;
	@%p6346 bra 	$L__BB1_3993;
	bra.uni 	$L__BB1_3989;

$L__BB1_3993:
	mov.f64 	%fd6684, 0d4000000000000000;
	add.rn.f64 	%fd8441, %fd3153, %fd6684;
	bra.uni 	$L__BB1_3994;

$L__BB1_3989:
	setp.eq.s32 	%p6347, %r5, 2146435072;
	mov.f64 	%fd6683, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5873, %temp}, %fd6683;
	}
	setp.eq.s32 	%p6348, %r5873, 0;
	and.pred  	%p6349, %p6347, %p6348;
	@%p6349 bra 	$L__BB1_3992;
	bra.uni 	$L__BB1_3990;

$L__BB1_3992:
	setp.lt.s32 	%p6355, %r3, 0;
	mov.u32 	%r5878, 0;
	setp.gt.f64 	%p6356, %fd3154, 0d3FF0000000000000;
	selp.b32 	%r5879, 2146435072, 0, %p6356;
	xor.b32  	%r5880, %r5879, 2146435072;
	selp.b32 	%r5881, %r5880, %r5879, %p6355;
	setp.eq.f32 	%p6357, %f275, 0fBF800000;
	selp.b32 	%r5882, 1072693248, %r5881, %p6357;
	mov.b64 	%fd8441, {%r5878, %r5882};
	bra.uni 	$L__BB1_3994;

$L__BB1_3990:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5874, %temp}, %fd3153;
	}
	and.b32  	%r5875, %r293, 2147483647;
	setp.ne.s32 	%p6350, %r5875, 2146435072;
	setp.ne.s32 	%p6351, %r5874, 0;
	or.pred  	%p6352, %p6350, %p6351;
	@%p6352 bra 	$L__BB1_3994;

	setp.ne.s32 	%p6353, %r5, 1071644672;
	and.pred  	%p6354, %p6353, %p207;
	selp.b32 	%r5876, %r7, %r6, %p6354;
	mov.u32 	%r5877, 0;
	mov.b64 	%fd8441, {%r5877, %r5876};

$L__BB1_3994:
	setp.eq.f32 	%p6358, %f275, 0f3F800000;
	selp.f64 	%fd6685, 0d3FF0000000000000, %fd8441, %p6358;
	add.f64 	%fd3164, %fd3152, %fd6685;
	@%p6317 bra 	$L__BB1_3996;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5883}, %fd8444;
	}
	xor.b32  	%r5884, %r5883, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5885, %temp}, %fd8444;
	}
	mov.b64 	%fd8444, {%r5885, %r5884};

$L__BB1_3996:
	@%p6318 bra 	$L__BB1_4000;
	bra.uni 	$L__BB1_3997;

$L__BB1_4000:
	setp.lt.s32 	%p6363, %r3, 0;
	mov.u32 	%r5886, 0;
	selp.b32 	%r5887, %r291, 0, %p246;
	or.b32  	%r5888, %r5887, 2146435072;
	selp.b32 	%r5889, %r5888, %r5887, %p6363;
	mov.b64 	%fd8444, {%r5886, %r5889};
	bra.uni 	$L__BB1_4001;

$L__BB1_3997:
	setp.gt.s32 	%p6361, %r291, -1;
	@%p6361 bra 	$L__BB1_4001;

	mov.f64 	%fd6686, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6687, %fd6686;
	setp.eq.f64 	%p6362, %fd6687, 0d4000000000000000;
	@%p6362 bra 	$L__BB1_4001;

	mov.f64 	%fd8444, 0dFFF8000000000000;

$L__BB1_4001:
	@%p6323 bra 	$L__BB1_4008;

	setp.gtu.f64 	%p6366, %fd3142, 0d7FF0000000000000;
	@%p6366 bra 	$L__BB1_4007;
	bra.uni 	$L__BB1_4003;

$L__BB1_4007:
	mov.f64 	%fd6690, 0d4000000000000000;
	add.rn.f64 	%fd8444, %fd3001, %fd6690;
	bra.uni 	$L__BB1_4008;

$L__BB1_4003:
	setp.eq.s32 	%p6367, %r5, 2146435072;
	mov.f64 	%fd6689, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5890, %temp}, %fd6689;
	}
	setp.eq.s32 	%p6368, %r5890, 0;
	and.pred  	%p6369, %p6367, %p6368;
	@%p6369 bra 	$L__BB1_4006;
	bra.uni 	$L__BB1_4004;

$L__BB1_4006:
	setp.lt.s32 	%p6375, %r3, 0;
	mov.u32 	%r5895, 0;
	setp.gt.f64 	%p6376, %fd3142, 0d3FF0000000000000;
	selp.b32 	%r5896, 2146435072, 0, %p6376;
	xor.b32  	%r5897, %r5896, 2146435072;
	selp.b32 	%r5898, %r5897, %r5896, %p6375;
	setp.eq.f32 	%p6377, %f264, 0fBF800000;
	selp.b32 	%r5899, 1072693248, %r5898, %p6377;
	mov.b64 	%fd8444, {%r5895, %r5899};
	bra.uni 	$L__BB1_4008;

$L__BB1_4004:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5891, %temp}, %fd3001;
	}
	and.b32  	%r5892, %r291, 2147483647;
	setp.ne.s32 	%p6370, %r5892, 2146435072;
	setp.ne.s32 	%p6371, %r5891, 0;
	or.pred  	%p6372, %p6370, %p6371;
	@%p6372 bra 	$L__BB1_4008;

	setp.ne.s32 	%p6373, %r5, 1071644672;
	and.pred  	%p6374, %p6373, %p206;
	selp.b32 	%r5893, %r7, %r6, %p6374;
	mov.u32 	%r5894, 0;
	mov.b64 	%fd8444, {%r5894, %r5893};

$L__BB1_4008:
	selp.f64 	%fd3173, 0d3FF0000000000000, %fd8444, %p6336;
	@%p6251 bra 	$L__BB1_4010;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5900}, %fd8447;
	}
	xor.b32  	%r5901, %r5900, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5902, %temp}, %fd8447;
	}
	mov.b64 	%fd8447, {%r5902, %r5901};

$L__BB1_4010:
	@%p6252 bra 	$L__BB1_4014;
	bra.uni 	$L__BB1_4011;

$L__BB1_4014:
	setp.lt.s32 	%p6383, %r3, 0;
	mov.u32 	%r5903, 0;
	selp.b32 	%r5904, %r287, 0, %p246;
	or.b32  	%r5905, %r5904, 2146435072;
	selp.b32 	%r5906, %r5905, %r5904, %p6383;
	mov.b64 	%fd8447, {%r5903, %r5906};
	bra.uni 	$L__BB1_4015;

$L__BB1_4011:
	setp.gt.s32 	%p6381, %r287, -1;
	@%p6381 bra 	$L__BB1_4015;

	mov.f64 	%fd6691, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6692, %fd6691;
	setp.eq.f64 	%p6382, %fd6692, 0d4000000000000000;
	@%p6382 bra 	$L__BB1_4015;

	mov.f64 	%fd8447, 0dFFF8000000000000;

$L__BB1_4015:
	@%p6257 bra 	$L__BB1_4022;

	setp.gtu.f64 	%p6386, %fd3108, 0d7FF0000000000000;
	@%p6386 bra 	$L__BB1_4021;
	bra.uni 	$L__BB1_4017;

$L__BB1_4021:
	mov.f64 	%fd6695, 0d4000000000000000;
	add.rn.f64 	%fd8447, %fd3107, %fd6695;
	bra.uni 	$L__BB1_4022;

$L__BB1_4017:
	setp.eq.s32 	%p6387, %r5, 2146435072;
	mov.f64 	%fd6694, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5907, %temp}, %fd6694;
	}
	setp.eq.s32 	%p6388, %r5907, 0;
	and.pred  	%p6389, %p6387, %p6388;
	@%p6389 bra 	$L__BB1_4020;
	bra.uni 	$L__BB1_4018;

$L__BB1_4020:
	setp.lt.s32 	%p6395, %r3, 0;
	mov.u32 	%r5912, 0;
	setp.gt.f64 	%p6396, %fd3108, 0d3FF0000000000000;
	selp.b32 	%r5913, 2146435072, 0, %p6396;
	xor.b32  	%r5914, %r5913, 2146435072;
	selp.b32 	%r5915, %r5914, %r5913, %p6395;
	setp.eq.f32 	%p6397, %f265, 0fBF800000;
	selp.b32 	%r5916, 1072693248, %r5915, %p6397;
	mov.b64 	%fd8447, {%r5912, %r5916};
	bra.uni 	$L__BB1_4022;

$L__BB1_4018:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5908, %temp}, %fd3107;
	}
	and.b32  	%r5909, %r287, 2147483647;
	setp.ne.s32 	%p6390, %r5909, 2146435072;
	setp.ne.s32 	%p6391, %r5908, 0;
	or.pred  	%p6392, %p6390, %p6391;
	@%p6392 bra 	$L__BB1_4022;

	setp.ne.s32 	%p6393, %r5, 1071644672;
	and.pred  	%p6394, %p6393, %p203;
	selp.b32 	%r5910, %r7, %r6, %p6394;
	mov.u32 	%r5911, 0;
	mov.b64 	%fd8447, {%r5911, %r5910};

$L__BB1_4022:
	selp.f64 	%fd6696, 0d3FF0000000000000, %fd8447, %p6270;
	mul.f64 	%fd6697, %fd2999, %fd3173;
	sub.f64 	%fd6698, %fd6697, %fd6696;
	add.s64 	%rd620, %rd236, %rd298;
	ld.global.f32 	%f1434, [%rd620];
	mul.f64 	%fd6699, %fd2999, %fd3164;
	cvt.rn.f32.f64 	%f1435, %fd6699;
	sub.f32 	%f1436, %f1434, %f1435;
	cvt.f64.f32 	%fd6700, %f1436;
	cvt.rn.f32.f64 	%f1437, %fd3130;
	cvt.f64.f32 	%fd6701, %f1437;
	mul.f64 	%fd6702, %fd6701, 0d3FE0000000000000;
	sub.f64 	%fd6703, %fd6700, %fd6702;
	mul.f64 	%fd6704, %fd6703, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1438, %fd6704;
	cvt.f64.f32 	%fd6705, %f1438;
	add.f64 	%fd6706, %fd6698, %fd6705;
	add.f64 	%fd6707, %fd6702, %fd6706;
	cvt.rn.f32.f64 	%f1439, %fd6707;
	cvt.rn.f32.f64 	%f1440, %fd3094;
	sub.f32 	%f1441, %f1440, %f1439;
	cvt.f64.f32 	%fd6708, %f1441;
	mul.f64 	%fd6709, %fd2, %fd6708;
	sub.f64 	%fd6710, %fd3002, %fd6709;
	ld.global.f32 	%f1442, [%rd433];
	cvt.f64.f32 	%fd6711, %f1442;
	rcp.rn.f64 	%fd6712, %fd6711;
	add.s64 	%rd626, %rd183, %rd378;
	ld.global.f32 	%f1443, [%rd626];
	cvt.f64.f32 	%fd6713, %f1443;
	mul.f64 	%fd6714, %fd6712, %fd6713;
	ld.global.f32 	%f1444, [%rd64];
	cvt.f64.f32 	%fd6715, %f1444;
	mul.f64 	%fd6716, %fd6714, %fd6715;
	add.s64 	%rd628, %rd194, %rd378;
	ld.global.f32 	%f1445, [%rd440];
	ld.global.f32 	%f1446, [%rd628];
	mul.f32 	%f1447, %f1446, %f1445;
	cvt.f64.f32 	%fd6717, %f1447;
	sub.f64 	%fd6718, %fd6716, %fd6717;
	cvt.rn.f32.f64 	%f1448, %fd6718;
	mul.f64 	%fd6719, %fd2999, %fd3001;
	mul.f64 	%fd6720, %fd6719, %fd3153;
	mul.f32 	%f1449, %f265, %f274;
	cvt.f64.f32 	%fd6721, %f1449;
	sub.f64 	%fd6722, %fd6720, %fd6721;
	cvt.rn.f32.f64 	%f1450, %fd6722;
	sub.f32 	%f1451, %f1448, %f1450;
	cvt.f64.f32 	%fd6723, %f1451;
	mul.f64 	%fd6724, %fd3, %fd6723;
	sub.f64 	%fd6725, %fd6710, %fd6724;
	add.s64 	%rd632, %rd143, %rd573;
	ld.global.f32 	%f1452, [%rd632];
	cvt.f64.f32 	%fd6726, %f1452;
	cvt.f64.f32 	%fd6727, %f262;
	add.f64 	%fd6728, %fd6727, %fd6727;
	sub.f64 	%fd6729, %fd6726, %fd6728;
	add.s64 	%rd634, %rd143, %rd575;
	ld.global.f32 	%f1453, [%rd634];
	cvt.f64.f32 	%fd6730, %f1453;
	add.f64 	%fd6731, %fd6729, %fd6730;
	ld.global.f32 	%f1454, [%rd107+4];
	cvt.f64.f32 	%fd6732, %f1454;
	sub.f64 	%fd6733, %fd6732, %fd6728;
	ld.global.f32 	%f1455, [%rd107+-4];
	cvt.f64.f32 	%fd6734, %f1455;
	add.f64 	%fd6735, %fd6733, %fd6734;
	mul.f64 	%fd6736, %fd1880, %fd6735;
	fma.rn.f64 	%fd6737, %fd1869, %fd6731, %fd6736;
	add.s64 	%rd636, %rd143, %rd378;
	ld.global.f32 	%f1456, [%rd636];
	cvt.f64.f32 	%fd6738, %f1456;
	sub.f64 	%fd6739, %fd6738, %fd6728;
	add.s64 	%rd638, %rd143, %rd380;
	ld.global.f32 	%f1457, [%rd638];
	cvt.f64.f32 	%fd6740, %f1457;
	add.f64 	%fd6741, %fd6739, %fd6740;
	fma.rn.f64 	%fd6742, %fd1890, %fd6741, %fd6737;
	mul.f64 	%fd6744, %fd6742, %fd5363;
	cvt.rn.f32.f64 	%f1458, %fd6744;
	cvt.f64.f32 	%fd6745, %f1458;
	sub.f64 	%fd6746, %fd6725, %fd6745;
	cvt.rn.f32.f64 	%f1459, %fd6746;
	add.s64 	%rd640, %rd7, %rd565;
	st.global.f32 	[%rd640], %f1459;
	add.s64 	%rd109, %rd144, %rd565;
	add.s64 	%rd641, %rd189, %rd565;
	ld.global.f32 	%f1460, [%rd641];
	ld.global.f32 	%f276, [%rd109];
	add.f32 	%f1461, %f276, %f1460;
	cvt.f64.f32 	%fd6747, %f1461;
	mul.f64 	%fd6748, %fd6747, 0d3FE0000000000000;
	ld.global.f32 	%f1462, [%rd101];
	cvt.f64.f32 	%fd6749, %f1462;
	rcp.rn.f64 	%fd6750, %fd6749;
	ld.global.f32 	%f1463, [%rd82];
	cvt.f64.f32 	%fd6751, %f1463;
	mul.f64 	%fd6752, %fd6750, %fd6751;
	ld.global.f32 	%f1464, [%rd103];
	cvt.f64.f32 	%fd6753, %f1464;
	mul.f64 	%fd6754, %fd6752, %fd6753;
	ld.global.f32 	%f1465, [%rd100];
	ld.global.f32 	%f1466, [%rd98];
	mul.f32 	%f1467, %f1466, %f1465;
	cvt.f64.f32 	%fd6755, %f1467;
	sub.f64 	%fd6756, %fd6754, %fd6755;
	cvt.rn.f32.f64 	%f1468, %fd6756;
	ld.global.f32 	%f1469, [%rd97];
	cvt.f64.f32 	%fd6757, %f1469;
	rcp.rn.f64 	%fd3182, %fd6757;
	ld.global.f32 	%f277, [%rd84];
	cvt.f64.f32 	%fd3183, %f277;
	mul.f64 	%fd6758, %fd3182, %fd3183;
	ld.global.f32 	%f278, [%rd88];
	cvt.f64.f32 	%fd3184, %f278;
	mul.f64 	%fd6759, %fd6758, %fd3184;
	ld.global.f32 	%f279, [%rd95];
	ld.global.f32 	%f280, [%rd91];
	mul.f32 	%f1470, %f280, %f279;
	cvt.f64.f32 	%fd6760, %f1470;
	sub.f64 	%fd6761, %fd6759, %fd6760;
	cvt.rn.f32.f64 	%f1471, %fd6761;
	sub.f32 	%f1472, %f1468, %f1471;
	cvt.f64.f32 	%fd6762, %f1472;
	mul.f64 	%fd6763, %fd1, %fd6762;
	sub.f64 	%fd6764, %fd6748, %fd6763;
	ld.global.f32 	%f1473, [%rd97+4];
	cvt.f64.f32 	%fd6765, %f1473;
	rcp.rn.f64 	%fd6766, %fd6765;
	ld.global.f32 	%f1474, [%rd86];
	cvt.f64.f32 	%fd6767, %f1474;
	mul.f64 	%fd6768, %fd6766, %fd6767;
	ld.global.f32 	%f1475, [%rd88+4];
	cvt.f64.f32 	%fd6769, %f1475;
	mul.f64 	%fd6770, %fd6768, %fd6769;
	ld.global.f32 	%f1476, [%rd95+4];
	ld.global.f32 	%f1477, [%rd93+4];
	mul.f32 	%f1478, %f1477, %f1476;
	cvt.f64.f32 	%fd6771, %f1478;
	sub.f64 	%fd6772, %fd6770, %fd6771;
	cvt.rn.f32.f64 	%f1479, %fd6772;
	ld.global.f32 	%f281, [%rd86+-4];
	cvt.f64.f32 	%fd3185, %f281;
	mul.f64 	%fd6773, %fd3182, %fd3185;
	mul.f64 	%fd6774, %fd6773, %fd3184;
	ld.global.f32 	%f282, [%rd93];
	mul.f32 	%f1480, %f282, %f279;
	cvt.f64.f32 	%fd6775, %f1480;
	sub.f64 	%fd6776, %fd6774, %fd6775;
	cvt.rn.f32.f64 	%f1481, %fd6776;
	sub.f32 	%f1482, %f1479, %f1481;
	cvt.f64.f32 	%fd6777, %f1482;
	mul.f64 	%fd6778, %fd2, %fd6777;
	sub.f64 	%fd3186, %fd6764, %fd6778;
	ld.global.f32 	%f283, [%rd451];
	cvt.f64.f32 	%fd3187, %f283;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r294}, %fd3187;
	}
	abs.f64 	%fd3188, %fd3187;
	{ // callseq 324, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8450, [retval0+0];
	} // callseq 324
	setp.lt.s32 	%p6399, %r294, 0;
	and.pred  	%p208, %p6399, %p246;
	not.pred 	%p6401, %p208;
	@%p6401 bra 	$L__BB1_4024;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5937}, %fd8450;
	}
	xor.b32  	%r5938, %r5937, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5939, %temp}, %fd8450;
	}
	mov.b64 	%fd8450, {%r5939, %r5938};

$L__BB1_4024:
	setp.eq.f32 	%p6402, %f283, 0f00000000;
	@%p6402 bra 	$L__BB1_4028;
	bra.uni 	$L__BB1_4025;

$L__BB1_4028:
	setp.lt.s32 	%p6405, %r3, 0;
	mov.u32 	%r5940, 0;
	selp.b32 	%r5941, %r294, 0, %p246;
	or.b32  	%r5942, %r5941, 2146435072;
	selp.b32 	%r5943, %r5942, %r5941, %p6405;
	mov.b64 	%fd8450, {%r5940, %r5943};
	bra.uni 	$L__BB1_4029;

$L__BB1_4025:
	setp.gt.s32 	%p6403, %r294, -1;
	@%p6403 bra 	$L__BB1_4029;

	mov.f64 	%fd6779, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6780, %fd6779;
	setp.eq.f64 	%p6404, %fd6780, 0d4000000000000000;
	@%p6404 bra 	$L__BB1_4029;

	mov.f64 	%fd8450, 0dFFF8000000000000;

$L__BB1_4029:
	add.f64 	%fd6782, %fd3187, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5944}, %fd6782;
	}
	and.b32  	%r5945, %r5944, 2146435072;
	setp.ne.s32 	%p6407, %r5945, 2146435072;
	@%p6407 bra 	$L__BB1_4036;

	setp.gtu.f64 	%p6408, %fd3188, 0d7FF0000000000000;
	@%p6408 bra 	$L__BB1_4035;
	bra.uni 	$L__BB1_4031;

$L__BB1_4035:
	mov.f64 	%fd6784, 0d4000000000000000;
	add.rn.f64 	%fd8450, %fd3187, %fd6784;
	bra.uni 	$L__BB1_4036;

$L__BB1_4031:
	setp.eq.s32 	%p6409, %r5, 2146435072;
	mov.f64 	%fd6783, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5946, %temp}, %fd6783;
	}
	setp.eq.s32 	%p6410, %r5946, 0;
	and.pred  	%p6411, %p6409, %p6410;
	@%p6411 bra 	$L__BB1_4034;
	bra.uni 	$L__BB1_4032;

$L__BB1_4034:
	setp.lt.s32 	%p6417, %r3, 0;
	mov.u32 	%r5951, 0;
	setp.gt.f64 	%p6418, %fd3188, 0d3FF0000000000000;
	selp.b32 	%r5952, 2146435072, 0, %p6418;
	xor.b32  	%r5953, %r5952, 2146435072;
	selp.b32 	%r5954, %r5953, %r5952, %p6417;
	setp.eq.f32 	%p6419, %f283, 0fBF800000;
	selp.b32 	%r5955, 1072693248, %r5954, %p6419;
	mov.b64 	%fd8450, {%r5951, %r5955};
	bra.uni 	$L__BB1_4036;

$L__BB1_4032:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5947, %temp}, %fd3187;
	}
	and.b32  	%r5948, %r294, 2147483647;
	setp.ne.s32 	%p6412, %r5948, 2146435072;
	setp.ne.s32 	%p6413, %r5947, 0;
	or.pred  	%p6414, %p6412, %p6413;
	@%p6414 bra 	$L__BB1_4036;

	setp.ne.s32 	%p6415, %r5, 1071644672;
	and.pred  	%p6416, %p6415, %p208;
	selp.b32 	%r5949, %r7, %r6, %p6416;
	mov.u32 	%r5950, 0;
	mov.b64 	%fd8450, {%r5950, %r5949};

$L__BB1_4036:
	setp.eq.f32 	%p6420, %f283, 0f3F800000;
	selp.f64 	%fd3198, 0d3FF0000000000000, %fd8450, %p6420;
	ld.global.f32 	%f284, [%rd438];
	cvt.f64.f32 	%fd3199, %f284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r296}, %fd3199;
	}
	abs.f64 	%fd3200, %fd3199;
	{ // callseq 325, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3200;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8453, [retval0+0];
	} // callseq 325
	setp.lt.s32 	%p6421, %r296, 0;
	and.pred  	%p209, %p6421, %p246;
	not.pred 	%p6423, %p209;
	@%p6423 bra 	$L__BB1_4038;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5958}, %fd8453;
	}
	xor.b32  	%r5959, %r5958, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5960, %temp}, %fd8453;
	}
	mov.b64 	%fd8453, {%r5960, %r5959};

$L__BB1_4038:
	setp.eq.f32 	%p6424, %f284, 0f00000000;
	@%p6424 bra 	$L__BB1_4042;
	bra.uni 	$L__BB1_4039;

$L__BB1_4042:
	setp.lt.s32 	%p6427, %r3, 0;
	mov.u32 	%r5961, 0;
	selp.b32 	%r5962, %r296, 0, %p246;
	or.b32  	%r5963, %r5962, 2146435072;
	selp.b32 	%r5964, %r5963, %r5962, %p6427;
	mov.b64 	%fd8453, {%r5961, %r5964};
	bra.uni 	$L__BB1_4043;

$L__BB1_4039:
	setp.gt.s32 	%p6425, %r296, -1;
	@%p6425 bra 	$L__BB1_4043;

	mov.f64 	%fd6785, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6786, %fd6785;
	setp.eq.f64 	%p6426, %fd6786, 0d4000000000000000;
	@%p6426 bra 	$L__BB1_4043;

	mov.f64 	%fd8453, 0dFFF8000000000000;

$L__BB1_4043:
	add.f64 	%fd6788, %fd3199, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5965}, %fd6788;
	}
	and.b32  	%r5966, %r5965, 2146435072;
	setp.ne.s32 	%p6429, %r5966, 2146435072;
	@%p6429 bra 	$L__BB1_4050;

	setp.gtu.f64 	%p6430, %fd3200, 0d7FF0000000000000;
	@%p6430 bra 	$L__BB1_4049;
	bra.uni 	$L__BB1_4045;

$L__BB1_4049:
	mov.f64 	%fd6790, 0d4000000000000000;
	add.rn.f64 	%fd8453, %fd3199, %fd6790;
	bra.uni 	$L__BB1_4050;

$L__BB1_4045:
	setp.eq.s32 	%p6431, %r5, 2146435072;
	mov.f64 	%fd6789, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5967, %temp}, %fd6789;
	}
	setp.eq.s32 	%p6432, %r5967, 0;
	and.pred  	%p6433, %p6431, %p6432;
	@%p6433 bra 	$L__BB1_4048;
	bra.uni 	$L__BB1_4046;

$L__BB1_4048:
	setp.lt.s32 	%p6439, %r3, 0;
	mov.u32 	%r5972, 0;
	setp.gt.f64 	%p6440, %fd3200, 0d3FF0000000000000;
	selp.b32 	%r5973, 2146435072, 0, %p6440;
	xor.b32  	%r5974, %r5973, 2146435072;
	selp.b32 	%r5975, %r5974, %r5973, %p6439;
	setp.eq.f32 	%p6441, %f284, 0fBF800000;
	selp.b32 	%r5976, 1072693248, %r5975, %p6441;
	mov.b64 	%fd8453, {%r5972, %r5976};
	bra.uni 	$L__BB1_4050;

$L__BB1_4046:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5968, %temp}, %fd3199;
	}
	and.b32  	%r5969, %r296, 2147483647;
	setp.ne.s32 	%p6434, %r5969, 2146435072;
	setp.ne.s32 	%p6435, %r5968, 0;
	or.pred  	%p6436, %p6434, %p6435;
	@%p6436 bra 	$L__BB1_4050;

	setp.ne.s32 	%p6437, %r5, 1071644672;
	and.pred  	%p6438, %p6437, %p209;
	selp.b32 	%r5970, %r7, %r6, %p6438;
	mov.u32 	%r5971, 0;
	mov.b64 	%fd8453, {%r5971, %r5970};

$L__BB1_4050:
	setp.eq.f32 	%p6442, %f284, 0f3F800000;
	selp.f64 	%fd6791, 0d3FF0000000000000, %fd8453, %p6442;
	add.f64 	%fd3210, %fd3198, %fd6791;
	ld.global.f32 	%f285, [%rd440];
	cvt.f64.f32 	%fd3211, %f285;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r297}, %fd3211;
	}
	abs.f64 	%fd3212, %fd3211;
	{ // callseq 326, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3212;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8471, [retval0+0];
	} // callseq 326
	setp.lt.s32 	%p6443, %r297, 0;
	and.pred  	%p210, %p6443, %p246;
	not.pred 	%p6445, %p210;
	mov.f64 	%fd8456, %fd8471;
	@%p6445 bra 	$L__BB1_4052;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5979}, %fd8471;
	}
	xor.b32  	%r5980, %r5979, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5981, %temp}, %fd8471;
	}
	mov.b64 	%fd8456, {%r5981, %r5980};

$L__BB1_4052:
	setp.eq.f32 	%p6446, %f285, 0f00000000;
	@%p6446 bra 	$L__BB1_4056;
	bra.uni 	$L__BB1_4053;

$L__BB1_4056:
	setp.lt.s32 	%p6449, %r3, 0;
	mov.u32 	%r5982, 0;
	selp.b32 	%r5983, %r297, 0, %p246;
	or.b32  	%r5984, %r5983, 2146435072;
	selp.b32 	%r5985, %r5984, %r5983, %p6449;
	mov.b64 	%fd8456, {%r5982, %r5985};
	bra.uni 	$L__BB1_4057;

$L__BB1_4053:
	setp.gt.s32 	%p6447, %r297, -1;
	@%p6447 bra 	$L__BB1_4057;

	mov.f64 	%fd6792, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6793, %fd6792;
	setp.eq.f64 	%p6448, %fd6793, 0d4000000000000000;
	@%p6448 bra 	$L__BB1_4057;

	mov.f64 	%fd8456, 0dFFF8000000000000;

$L__BB1_4057:
	add.f64 	%fd6795, %fd3211, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5986}, %fd6795;
	}
	and.b32  	%r298, %r5986, 2146435072;
	setp.ne.s32 	%p6451, %r298, 2146435072;
	@%p6451 bra 	$L__BB1_4064;

	setp.gtu.f64 	%p6452, %fd3212, 0d7FF0000000000000;
	@%p6452 bra 	$L__BB1_4063;
	bra.uni 	$L__BB1_4059;

$L__BB1_4063:
	mov.f64 	%fd6797, 0d4000000000000000;
	add.rn.f64 	%fd8456, %fd3211, %fd6797;
	bra.uni 	$L__BB1_4064;

$L__BB1_4059:
	setp.eq.s32 	%p6453, %r5, 2146435072;
	mov.f64 	%fd6796, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5987, %temp}, %fd6796;
	}
	setp.eq.s32 	%p6454, %r5987, 0;
	and.pred  	%p6455, %p6453, %p6454;
	@%p6455 bra 	$L__BB1_4062;
	bra.uni 	$L__BB1_4060;

$L__BB1_4062:
	setp.lt.s32 	%p6461, %r3, 0;
	mov.u32 	%r5992, 0;
	setp.gt.f64 	%p6462, %fd3212, 0d3FF0000000000000;
	selp.b32 	%r5993, 2146435072, 0, %p6462;
	xor.b32  	%r5994, %r5993, 2146435072;
	selp.b32 	%r5995, %r5994, %r5993, %p6461;
	setp.eq.f32 	%p6463, %f285, 0fBF800000;
	selp.b32 	%r5996, 1072693248, %r5995, %p6463;
	mov.b64 	%fd8456, {%r5992, %r5996};
	bra.uni 	$L__BB1_4064;

$L__BB1_4060:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5988, %temp}, %fd3211;
	}
	and.b32  	%r5989, %r297, 2147483647;
	setp.ne.s32 	%p6456, %r5989, 2146435072;
	setp.ne.s32 	%p6457, %r5988, 0;
	or.pred  	%p6458, %p6456, %p6457;
	@%p6458 bra 	$L__BB1_4064;

	setp.ne.s32 	%p6459, %r5, 1071644672;
	and.pred  	%p6460, %p6459, %p210;
	selp.b32 	%r5990, %r7, %r6, %p6460;
	mov.u32 	%r5991, 0;
	mov.b64 	%fd8456, {%r5991, %r5990};

$L__BB1_4064:
	setp.eq.f32 	%p6464, %f285, 0f3F800000;
	selp.f64 	%fd6798, 0d3FF0000000000000, %fd8456, %p6464;
	add.f64 	%fd3222, %fd3210, %fd6798;
	ld.global.f32 	%f286, [%rd433];
	ld.global.f32 	%f287, [%rd462];
	cvt.f64.f32 	%fd3223, %f287;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r299}, %fd3223;
	}
	abs.f64 	%fd3224, %fd3223;
	{ // callseq 327, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3224;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8459, [retval0+0];
	} // callseq 327
	setp.lt.s32 	%p6465, %r299, 0;
	and.pred  	%p211, %p6465, %p246;
	not.pred 	%p6467, %p211;
	@%p6467 bra 	$L__BB1_4066;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5999}, %fd8459;
	}
	xor.b32  	%r6000, %r5999, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6001, %temp}, %fd8459;
	}
	mov.b64 	%fd8459, {%r6001, %r6000};

$L__BB1_4066:
	setp.eq.f32 	%p6468, %f287, 0f00000000;
	@%p6468 bra 	$L__BB1_4070;
	bra.uni 	$L__BB1_4067;

$L__BB1_4070:
	setp.lt.s32 	%p6471, %r3, 0;
	mov.u32 	%r6002, 0;
	selp.b32 	%r6003, %r299, 0, %p246;
	or.b32  	%r6004, %r6003, 2146435072;
	selp.b32 	%r6005, %r6004, %r6003, %p6471;
	mov.b64 	%fd8459, {%r6002, %r6005};
	bra.uni 	$L__BB1_4071;

$L__BB1_4067:
	setp.gt.s32 	%p6469, %r299, -1;
	@%p6469 bra 	$L__BB1_4071;

	mov.f64 	%fd6799, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6800, %fd6799;
	setp.eq.f64 	%p6470, %fd6800, 0d4000000000000000;
	@%p6470 bra 	$L__BB1_4071;

	mov.f64 	%fd8459, 0dFFF8000000000000;

$L__BB1_4071:
	add.f64 	%fd6802, %fd3223, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6006}, %fd6802;
	}
	and.b32  	%r6007, %r6006, 2146435072;
	setp.ne.s32 	%p6473, %r6007, 2146435072;
	@%p6473 bra 	$L__BB1_4078;

	setp.gtu.f64 	%p6474, %fd3224, 0d7FF0000000000000;
	@%p6474 bra 	$L__BB1_4077;
	bra.uni 	$L__BB1_4073;

$L__BB1_4077:
	mov.f64 	%fd6804, 0d4000000000000000;
	add.rn.f64 	%fd8459, %fd3223, %fd6804;
	bra.uni 	$L__BB1_4078;

$L__BB1_4073:
	setp.eq.s32 	%p6475, %r5, 2146435072;
	mov.f64 	%fd6803, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6008, %temp}, %fd6803;
	}
	setp.eq.s32 	%p6476, %r6008, 0;
	and.pred  	%p6477, %p6475, %p6476;
	@%p6477 bra 	$L__BB1_4076;
	bra.uni 	$L__BB1_4074;

$L__BB1_4076:
	setp.lt.s32 	%p6483, %r3, 0;
	mov.u32 	%r6013, 0;
	setp.gt.f64 	%p6484, %fd3224, 0d3FF0000000000000;
	selp.b32 	%r6014, 2146435072, 0, %p6484;
	xor.b32  	%r6015, %r6014, 2146435072;
	selp.b32 	%r6016, %r6015, %r6014, %p6483;
	setp.eq.f32 	%p6485, %f287, 0fBF800000;
	selp.b32 	%r6017, 1072693248, %r6016, %p6485;
	mov.b64 	%fd8459, {%r6013, %r6017};
	bra.uni 	$L__BB1_4078;

$L__BB1_4074:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6009, %temp}, %fd3223;
	}
	and.b32  	%r6010, %r299, 2147483647;
	setp.ne.s32 	%p6478, %r6010, 2146435072;
	setp.ne.s32 	%p6479, %r6009, 0;
	or.pred  	%p6480, %p6478, %p6479;
	@%p6480 bra 	$L__BB1_4078;

	setp.ne.s32 	%p6481, %r5, 1071644672;
	and.pred  	%p6482, %p6481, %p211;
	selp.b32 	%r6011, %r7, %r6, %p6482;
	mov.u32 	%r6012, 0;
	mov.b64 	%fd8459, {%r6012, %r6011};

$L__BB1_4078:
	cvt.f64.f32 	%fd6805, %f286;
	rcp.rn.f64 	%fd3234, %fd6805;
	setp.eq.f32 	%p6486, %f287, 0f3F800000;
	selp.f64 	%fd3235, 0d3FF0000000000000, %fd8459, %p6486;
	ld.global.f32 	%f288, [%rd465];
	cvt.f64.f32 	%fd3236, %f288;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd3236;
	}
	abs.f64 	%fd3237, %fd3236;
	{ // callseq 328, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3237;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8462, [retval0+0];
	} // callseq 328
	setp.lt.s32 	%p6487, %r300, 0;
	and.pred  	%p212, %p6487, %p246;
	not.pred 	%p6489, %p212;
	@%p6489 bra 	$L__BB1_4080;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6020}, %fd8462;
	}
	xor.b32  	%r6021, %r6020, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6022, %temp}, %fd8462;
	}
	mov.b64 	%fd8462, {%r6022, %r6021};

$L__BB1_4080:
	setp.eq.f32 	%p6490, %f288, 0f00000000;
	@%p6490 bra 	$L__BB1_4084;
	bra.uni 	$L__BB1_4081;

$L__BB1_4084:
	setp.lt.s32 	%p6493, %r3, 0;
	mov.u32 	%r6023, 0;
	selp.b32 	%r6024, %r300, 0, %p246;
	or.b32  	%r6025, %r6024, 2146435072;
	selp.b32 	%r6026, %r6025, %r6024, %p6493;
	mov.b64 	%fd8462, {%r6023, %r6026};
	bra.uni 	$L__BB1_4085;

$L__BB1_4081:
	setp.gt.s32 	%p6491, %r300, -1;
	@%p6491 bra 	$L__BB1_4085;

	mov.f64 	%fd6806, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6807, %fd6806;
	setp.eq.f64 	%p6492, %fd6807, 0d4000000000000000;
	@%p6492 bra 	$L__BB1_4085;

	mov.f64 	%fd8462, 0dFFF8000000000000;

$L__BB1_4085:
	add.f64 	%fd6809, %fd3236, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6027}, %fd6809;
	}
	and.b32  	%r6028, %r6027, 2146435072;
	setp.ne.s32 	%p6495, %r6028, 2146435072;
	@%p6495 bra 	$L__BB1_4092;

	setp.gtu.f64 	%p6496, %fd3237, 0d7FF0000000000000;
	@%p6496 bra 	$L__BB1_4091;
	bra.uni 	$L__BB1_4087;

$L__BB1_4091:
	mov.f64 	%fd6811, 0d4000000000000000;
	add.rn.f64 	%fd8462, %fd3236, %fd6811;
	bra.uni 	$L__BB1_4092;

$L__BB1_4087:
	setp.eq.s32 	%p6497, %r5, 2146435072;
	mov.f64 	%fd6810, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6029, %temp}, %fd6810;
	}
	setp.eq.s32 	%p6498, %r6029, 0;
	and.pred  	%p6499, %p6497, %p6498;
	@%p6499 bra 	$L__BB1_4090;
	bra.uni 	$L__BB1_4088;

$L__BB1_4090:
	setp.lt.s32 	%p6505, %r3, 0;
	mov.u32 	%r6034, 0;
	setp.gt.f64 	%p6506, %fd3237, 0d3FF0000000000000;
	selp.b32 	%r6035, 2146435072, 0, %p6506;
	xor.b32  	%r6036, %r6035, 2146435072;
	selp.b32 	%r6037, %r6036, %r6035, %p6505;
	setp.eq.f32 	%p6507, %f288, 0fBF800000;
	selp.b32 	%r6038, 1072693248, %r6037, %p6507;
	mov.b64 	%fd8462, {%r6034, %r6038};
	bra.uni 	$L__BB1_4092;

$L__BB1_4088:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6030, %temp}, %fd3236;
	}
	and.b32  	%r6031, %r300, 2147483647;
	setp.ne.s32 	%p6500, %r6031, 2146435072;
	setp.ne.s32 	%p6501, %r6030, 0;
	or.pred  	%p6502, %p6500, %p6501;
	@%p6502 bra 	$L__BB1_4092;

	setp.ne.s32 	%p6503, %r5, 1071644672;
	and.pred  	%p6504, %p6503, %p212;
	selp.b32 	%r6032, %r7, %r6, %p6504;
	mov.u32 	%r6033, 0;
	mov.b64 	%fd8462, {%r6033, %r6032};

$L__BB1_4092:
	setp.eq.f32 	%p6508, %f288, 0f3F800000;
	selp.f64 	%fd6812, 0d3FF0000000000000, %fd8462, %p6508;
	add.f64 	%fd3247, %fd3235, %fd6812;
	ld.global.f32 	%f289, [%rd64];
	cvt.f64.f32 	%fd3248, %f289;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r301}, %fd3248;
	}
	abs.f64 	%fd3249, %fd3248;
	{ // callseq 329, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3249;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8468, [retval0+0];
	} // callseq 329
	setp.lt.s32 	%p6509, %r301, 0;
	and.pred  	%p213, %p6509, %p246;
	not.pred 	%p6511, %p213;
	mov.f64 	%fd8465, %fd8468;
	@%p6511 bra 	$L__BB1_4094;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6039}, %fd8468;
	}
	xor.b32  	%r6040, %r6039, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6041, %temp}, %fd8468;
	}
	mov.b64 	%fd8465, {%r6041, %r6040};

$L__BB1_4094:
	setp.eq.f32 	%p6512, %f289, 0f00000000;
	@%p6512 bra 	$L__BB1_4098;
	bra.uni 	$L__BB1_4095;

$L__BB1_4098:
	setp.lt.s32 	%p6515, %r3, 0;
	mov.u32 	%r6042, 0;
	selp.b32 	%r6043, %r301, 0, %p246;
	or.b32  	%r6044, %r6043, 2146435072;
	selp.b32 	%r6045, %r6044, %r6043, %p6515;
	mov.b64 	%fd8465, {%r6042, %r6045};
	bra.uni 	$L__BB1_4099;

$L__BB1_4095:
	setp.gt.s32 	%p6513, %r301, -1;
	@%p6513 bra 	$L__BB1_4099;

	mov.f64 	%fd6813, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6814, %fd6813;
	setp.eq.f64 	%p6514, %fd6814, 0d4000000000000000;
	@%p6514 bra 	$L__BB1_4099;

	mov.f64 	%fd8465, 0dFFF8000000000000;

$L__BB1_4099:
	add.f64 	%fd6816, %fd3248, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6046}, %fd6816;
	}
	and.b32  	%r302, %r6046, 2146435072;
	setp.ne.s32 	%p6517, %r302, 2146435072;
	@%p6517 bra 	$L__BB1_4106;

	setp.gtu.f64 	%p6518, %fd3249, 0d7FF0000000000000;
	@%p6518 bra 	$L__BB1_4105;
	bra.uni 	$L__BB1_4101;

$L__BB1_4105:
	mov.f64 	%fd6818, 0d4000000000000000;
	add.rn.f64 	%fd8465, %fd3248, %fd6818;
	bra.uni 	$L__BB1_4106;

$L__BB1_4101:
	setp.eq.s32 	%p6519, %r5, 2146435072;
	mov.f64 	%fd6817, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6047, %temp}, %fd6817;
	}
	setp.eq.s32 	%p6520, %r6047, 0;
	and.pred  	%p6521, %p6519, %p6520;
	@%p6521 bra 	$L__BB1_4104;
	bra.uni 	$L__BB1_4102;

$L__BB1_4104:
	setp.lt.s32 	%p6527, %r3, 0;
	mov.u32 	%r6052, 0;
	setp.gt.f64 	%p6528, %fd3249, 0d3FF0000000000000;
	selp.b32 	%r6053, 2146435072, 0, %p6528;
	xor.b32  	%r6054, %r6053, 2146435072;
	selp.b32 	%r6055, %r6054, %r6053, %p6527;
	setp.eq.f32 	%p6529, %f289, 0fBF800000;
	selp.b32 	%r6056, 1072693248, %r6055, %p6529;
	mov.b64 	%fd8465, {%r6052, %r6056};
	bra.uni 	$L__BB1_4106;

$L__BB1_4102:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6048, %temp}, %fd3248;
	}
	and.b32  	%r6049, %r301, 2147483647;
	setp.ne.s32 	%p6522, %r6049, 2146435072;
	setp.ne.s32 	%p6523, %r6048, 0;
	or.pred  	%p6524, %p6522, %p6523;
	@%p6524 bra 	$L__BB1_4106;

	setp.ne.s32 	%p6525, %r5, 1071644672;
	and.pred  	%p6526, %p6525, %p213;
	selp.b32 	%r6050, %r7, %r6, %p6526;
	mov.u32 	%r6051, 0;
	mov.b64 	%fd8465, {%r6051, %r6050};

$L__BB1_4106:
	setp.eq.f32 	%p6530, %f289, 0f3F800000;
	selp.f64 	%fd6819, 0d3FF0000000000000, %fd8465, %p6530;
	add.f64 	%fd3259, %fd3247, %fd6819;
	@%p6511 bra 	$L__BB1_4108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6057}, %fd8468;
	}
	xor.b32  	%r6058, %r6057, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6059, %temp}, %fd8468;
	}
	mov.b64 	%fd8468, {%r6059, %r6058};

$L__BB1_4108:
	@%p6512 bra 	$L__BB1_4112;
	bra.uni 	$L__BB1_4109;

$L__BB1_4112:
	setp.lt.s32 	%p6535, %r3, 0;
	mov.u32 	%r6060, 0;
	selp.b32 	%r6061, %r301, 0, %p246;
	or.b32  	%r6062, %r6061, 2146435072;
	selp.b32 	%r6063, %r6062, %r6061, %p6535;
	mov.b64 	%fd8468, {%r6060, %r6063};
	bra.uni 	$L__BB1_4113;

$L__BB1_4109:
	setp.gt.s32 	%p6533, %r301, -1;
	@%p6533 bra 	$L__BB1_4113;

	mov.f64 	%fd6820, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6821, %fd6820;
	setp.eq.f64 	%p6534, %fd6821, 0d4000000000000000;
	@%p6534 bra 	$L__BB1_4113;

	mov.f64 	%fd8468, 0dFFF8000000000000;

$L__BB1_4113:
	@%p6517 bra 	$L__BB1_4120;

	setp.gtu.f64 	%p6538, %fd3249, 0d7FF0000000000000;
	@%p6538 bra 	$L__BB1_4119;
	bra.uni 	$L__BB1_4115;

$L__BB1_4119:
	mov.f64 	%fd6824, 0d4000000000000000;
	add.rn.f64 	%fd8468, %fd3248, %fd6824;
	bra.uni 	$L__BB1_4120;

$L__BB1_4115:
	setp.eq.s32 	%p6539, %r5, 2146435072;
	mov.f64 	%fd6823, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6064, %temp}, %fd6823;
	}
	setp.eq.s32 	%p6540, %r6064, 0;
	and.pred  	%p6541, %p6539, %p6540;
	@%p6541 bra 	$L__BB1_4118;
	bra.uni 	$L__BB1_4116;

$L__BB1_4118:
	setp.lt.s32 	%p6547, %r3, 0;
	mov.u32 	%r6069, 0;
	setp.gt.f64 	%p6548, %fd3249, 0d3FF0000000000000;
	selp.b32 	%r6070, 2146435072, 0, %p6548;
	xor.b32  	%r6071, %r6070, 2146435072;
	selp.b32 	%r6072, %r6071, %r6070, %p6547;
	setp.eq.f32 	%p6549, %f289, 0fBF800000;
	selp.b32 	%r6073, 1072693248, %r6072, %p6549;
	mov.b64 	%fd8468, {%r6069, %r6073};
	bra.uni 	$L__BB1_4120;

$L__BB1_4116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6065, %temp}, %fd3248;
	}
	and.b32  	%r6066, %r301, 2147483647;
	setp.ne.s32 	%p6542, %r6066, 2146435072;
	setp.ne.s32 	%p6543, %r6065, 0;
	or.pred  	%p6544, %p6542, %p6543;
	@%p6544 bra 	$L__BB1_4120;

	setp.ne.s32 	%p6545, %r5, 1071644672;
	and.pred  	%p6546, %p6545, %p213;
	selp.b32 	%r6067, %r7, %r6, %p6546;
	mov.u32 	%r6068, 0;
	mov.b64 	%fd8468, {%r6068, %r6067};

$L__BB1_4120:
	selp.f64 	%fd6825, 0d3FF0000000000000, %fd8468, %p6530;
	mul.f64 	%fd3268, %fd3234, %fd6825;
	mul.f64 	%fd3269, %fd3234, %fd3259;
	@%p6445 bra 	$L__BB1_4122;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6074}, %fd8471;
	}
	xor.b32  	%r6075, %r6074, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6076, %temp}, %fd8471;
	}
	mov.b64 	%fd8471, {%r6076, %r6075};

$L__BB1_4122:
	@%p6446 bra 	$L__BB1_4126;
	bra.uni 	$L__BB1_4123;

$L__BB1_4126:
	setp.lt.s32 	%p6555, %r3, 0;
	mov.u32 	%r6077, 0;
	selp.b32 	%r6078, %r297, 0, %p246;
	or.b32  	%r6079, %r6078, 2146435072;
	selp.b32 	%r6080, %r6079, %r6078, %p6555;
	mov.b64 	%fd8471, {%r6077, %r6080};
	bra.uni 	$L__BB1_4127;

$L__BB1_4123:
	setp.gt.s32 	%p6553, %r297, -1;
	@%p6553 bra 	$L__BB1_4127;

	mov.f64 	%fd6826, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6827, %fd6826;
	setp.eq.f64 	%p6554, %fd6827, 0d4000000000000000;
	@%p6554 bra 	$L__BB1_4127;

	mov.f64 	%fd8471, 0dFFF8000000000000;

$L__BB1_4127:
	@%p6451 bra 	$L__BB1_4134;

	setp.gtu.f64 	%p6558, %fd3212, 0d7FF0000000000000;
	@%p6558 bra 	$L__BB1_4133;
	bra.uni 	$L__BB1_4129;

$L__BB1_4133:
	mov.f64 	%fd6830, 0d4000000000000000;
	add.rn.f64 	%fd8471, %fd3211, %fd6830;
	bra.uni 	$L__BB1_4134;

$L__BB1_4129:
	setp.eq.s32 	%p6559, %r5, 2146435072;
	mov.f64 	%fd6829, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6081, %temp}, %fd6829;
	}
	setp.eq.s32 	%p6560, %r6081, 0;
	and.pred  	%p6561, %p6559, %p6560;
	@%p6561 bra 	$L__BB1_4132;
	bra.uni 	$L__BB1_4130;

$L__BB1_4132:
	setp.lt.s32 	%p6567, %r3, 0;
	mov.u32 	%r6086, 0;
	setp.gt.f64 	%p6568, %fd3212, 0d3FF0000000000000;
	selp.b32 	%r6087, 2146435072, 0, %p6568;
	xor.b32  	%r6088, %r6087, 2146435072;
	selp.b32 	%r6089, %r6088, %r6087, %p6567;
	setp.eq.f32 	%p6569, %f285, 0fBF800000;
	selp.b32 	%r6090, 1072693248, %r6089, %p6569;
	mov.b64 	%fd8471, {%r6086, %r6090};
	bra.uni 	$L__BB1_4134;

$L__BB1_4130:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6082, %temp}, %fd3211;
	}
	and.b32  	%r6083, %r297, 2147483647;
	setp.ne.s32 	%p6562, %r6083, 2146435072;
	setp.ne.s32 	%p6563, %r6082, 0;
	or.pred  	%p6564, %p6562, %p6563;
	@%p6564 bra 	$L__BB1_4134;

	setp.ne.s32 	%p6565, %r5, 1071644672;
	and.pred  	%p6566, %p6565, %p210;
	selp.b32 	%r6084, %r7, %r6, %p6566;
	mov.u32 	%r6085, 0;
	mov.b64 	%fd8471, {%r6085, %r6084};

$L__BB1_4134:
	selp.f64 	%fd6831, 0d3FF0000000000000, %fd8471, %p6464;
	sub.f64 	%fd6832, %fd3268, %fd6831;
	add.s64 	%rd660, %rd236, %rd432;
	ld.global.f32 	%f1483, [%rd660];
	cvt.rn.f32.f64 	%f1484, %fd3269;
	sub.f32 	%f1485, %f1483, %f1484;
	cvt.f64.f32 	%fd6833, %f1485;
	cvt.rn.f32.f64 	%f1486, %fd3222;
	cvt.f64.f32 	%fd6834, %f1486;
	mul.f64 	%fd6835, %fd6834, 0d3FE0000000000000;
	sub.f64 	%fd6836, %fd6833, %fd6835;
	mul.f64 	%fd6837, %fd6836, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1487, %fd6837;
	cvt.f64.f32 	%fd6838, %f1487;
	add.f64 	%fd6839, %fd6832, %fd6838;
	add.f64 	%fd3278, %fd6835, %fd6839;
	cvt.f64.f32 	%fd3279, %f280;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd3279;
	}
	abs.f64 	%fd3280, %fd3279;
	{ // callseq 330, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3280;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8474, [retval0+0];
	} // callseq 330
	setp.lt.s32 	%p6571, %r303, 0;
	and.pred  	%p214, %p6571, %p246;
	not.pred 	%p6573, %p214;
	@%p6573 bra 	$L__BB1_4136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6093}, %fd8474;
	}
	xor.b32  	%r6094, %r6093, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6095, %temp}, %fd8474;
	}
	mov.b64 	%fd8474, {%r6095, %r6094};

$L__BB1_4136:
	setp.eq.f32 	%p6574, %f280, 0f00000000;
	@%p6574 bra 	$L__BB1_4140;
	bra.uni 	$L__BB1_4137;

$L__BB1_4140:
	setp.lt.s32 	%p6577, %r3, 0;
	mov.u32 	%r6096, 0;
	selp.b32 	%r6097, %r303, 0, %p246;
	or.b32  	%r6098, %r6097, 2146435072;
	selp.b32 	%r6099, %r6098, %r6097, %p6577;
	mov.b64 	%fd8474, {%r6096, %r6099};
	bra.uni 	$L__BB1_4141;

$L__BB1_4137:
	setp.gt.s32 	%p6575, %r303, -1;
	@%p6575 bra 	$L__BB1_4141;

	mov.f64 	%fd6840, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6841, %fd6840;
	setp.eq.f64 	%p6576, %fd6841, 0d4000000000000000;
	@%p6576 bra 	$L__BB1_4141;

	mov.f64 	%fd8474, 0dFFF8000000000000;

$L__BB1_4141:
	add.f64 	%fd6843, %fd3279, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6100}, %fd6843;
	}
	and.b32  	%r6101, %r6100, 2146435072;
	setp.ne.s32 	%p6579, %r6101, 2146435072;
	@%p6579 bra 	$L__BB1_4148;

	setp.gtu.f64 	%p6580, %fd3280, 0d7FF0000000000000;
	@%p6580 bra 	$L__BB1_4147;
	bra.uni 	$L__BB1_4143;

$L__BB1_4147:
	mov.f64 	%fd6845, 0d4000000000000000;
	add.rn.f64 	%fd8474, %fd3279, %fd6845;
	bra.uni 	$L__BB1_4148;

$L__BB1_4143:
	setp.eq.s32 	%p6581, %r5, 2146435072;
	mov.f64 	%fd6844, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6102, %temp}, %fd6844;
	}
	setp.eq.s32 	%p6582, %r6102, 0;
	and.pred  	%p6583, %p6581, %p6582;
	@%p6583 bra 	$L__BB1_4146;
	bra.uni 	$L__BB1_4144;

$L__BB1_4146:
	setp.lt.s32 	%p6589, %r3, 0;
	mov.u32 	%r6107, 0;
	setp.gt.f64 	%p6590, %fd3280, 0d3FF0000000000000;
	selp.b32 	%r6108, 2146435072, 0, %p6590;
	xor.b32  	%r6109, %r6108, 2146435072;
	selp.b32 	%r6110, %r6109, %r6108, %p6589;
	setp.eq.f32 	%p6591, %f280, 0fBF800000;
	selp.b32 	%r6111, 1072693248, %r6110, %p6591;
	mov.b64 	%fd8474, {%r6107, %r6111};
	bra.uni 	$L__BB1_4148;

$L__BB1_4144:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6103, %temp}, %fd3279;
	}
	and.b32  	%r6104, %r303, 2147483647;
	setp.ne.s32 	%p6584, %r6104, 2146435072;
	setp.ne.s32 	%p6585, %r6103, 0;
	or.pred  	%p6586, %p6584, %p6585;
	@%p6586 bra 	$L__BB1_4148;

	setp.ne.s32 	%p6587, %r5, 1071644672;
	and.pred  	%p6588, %p6587, %p214;
	selp.b32 	%r6105, %r7, %r6, %p6588;
	mov.u32 	%r6106, 0;
	mov.b64 	%fd8474, {%r6106, %r6105};

$L__BB1_4148:
	setp.eq.f32 	%p6592, %f280, 0f3F800000;
	selp.f64 	%fd3290, 0d3FF0000000000000, %fd8474, %p6592;
	cvt.f64.f32 	%fd3291, %f282;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd3291;
	}
	abs.f64 	%fd3292, %fd3291;
	{ // callseq 331, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8477, [retval0+0];
	} // callseq 331
	setp.lt.s32 	%p6593, %r304, 0;
	and.pred  	%p215, %p6593, %p246;
	not.pred 	%p6595, %p215;
	@%p6595 bra 	$L__BB1_4150;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6112}, %fd8477;
	}
	xor.b32  	%r6113, %r6112, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6114, %temp}, %fd8477;
	}
	mov.b64 	%fd8477, {%r6114, %r6113};

$L__BB1_4150:
	setp.eq.f32 	%p6596, %f282, 0f00000000;
	@%p6596 bra 	$L__BB1_4154;
	bra.uni 	$L__BB1_4151;

$L__BB1_4154:
	setp.lt.s32 	%p6599, %r3, 0;
	mov.u32 	%r6115, 0;
	selp.b32 	%r6116, %r304, 0, %p246;
	or.b32  	%r6117, %r6116, 2146435072;
	selp.b32 	%r6118, %r6117, %r6116, %p6599;
	mov.b64 	%fd8477, {%r6115, %r6118};
	bra.uni 	$L__BB1_4155;

$L__BB1_4151:
	setp.gt.s32 	%p6597, %r304, -1;
	@%p6597 bra 	$L__BB1_4155;

	mov.f64 	%fd6846, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6847, %fd6846;
	setp.eq.f64 	%p6598, %fd6847, 0d4000000000000000;
	@%p6598 bra 	$L__BB1_4155;

	mov.f64 	%fd8477, 0dFFF8000000000000;

$L__BB1_4155:
	add.f64 	%fd6849, %fd3291, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6119}, %fd6849;
	}
	and.b32  	%r6120, %r6119, 2146435072;
	setp.ne.s32 	%p6601, %r6120, 2146435072;
	@%p6601 bra 	$L__BB1_4162;

	setp.gtu.f64 	%p6602, %fd3292, 0d7FF0000000000000;
	@%p6602 bra 	$L__BB1_4161;
	bra.uni 	$L__BB1_4157;

$L__BB1_4161:
	mov.f64 	%fd6851, 0d4000000000000000;
	add.rn.f64 	%fd8477, %fd3291, %fd6851;
	bra.uni 	$L__BB1_4162;

$L__BB1_4157:
	setp.eq.s32 	%p6603, %r5, 2146435072;
	mov.f64 	%fd6850, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6121, %temp}, %fd6850;
	}
	setp.eq.s32 	%p6604, %r6121, 0;
	and.pred  	%p6605, %p6603, %p6604;
	@%p6605 bra 	$L__BB1_4160;
	bra.uni 	$L__BB1_4158;

$L__BB1_4160:
	setp.lt.s32 	%p6611, %r3, 0;
	mov.u32 	%r6126, 0;
	setp.gt.f64 	%p6612, %fd3292, 0d3FF0000000000000;
	selp.b32 	%r6127, 2146435072, 0, %p6612;
	xor.b32  	%r6128, %r6127, 2146435072;
	selp.b32 	%r6129, %r6128, %r6127, %p6611;
	setp.eq.f32 	%p6613, %f282, 0fBF800000;
	selp.b32 	%r6130, 1072693248, %r6129, %p6613;
	mov.b64 	%fd8477, {%r6126, %r6130};
	bra.uni 	$L__BB1_4162;

$L__BB1_4158:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6122, %temp}, %fd3291;
	}
	and.b32  	%r6123, %r304, 2147483647;
	setp.ne.s32 	%p6606, %r6123, 2146435072;
	setp.ne.s32 	%p6607, %r6122, 0;
	or.pred  	%p6608, %p6606, %p6607;
	@%p6608 bra 	$L__BB1_4162;

	setp.ne.s32 	%p6609, %r5, 1071644672;
	and.pred  	%p6610, %p6609, %p215;
	selp.b32 	%r6124, %r7, %r6, %p6610;
	mov.u32 	%r6125, 0;
	mov.b64 	%fd8477, {%r6125, %r6124};

$L__BB1_4162:
	setp.eq.f32 	%p6614, %f282, 0f3F800000;
	selp.f64 	%fd6852, 0d3FF0000000000000, %fd8477, %p6614;
	add.f64 	%fd3302, %fd3290, %fd6852;
	cvt.f64.f32 	%fd3303, %f279;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd3303;
	}
	abs.f64 	%fd3304, %fd3303;
	{ // callseq 332, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3304;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8495, [retval0+0];
	} // callseq 332
	setp.lt.s32 	%p6615, %r305, 0;
	and.pred  	%p216, %p6615, %p246;
	not.pred 	%p6617, %p216;
	mov.f64 	%fd8480, %fd8495;
	@%p6617 bra 	$L__BB1_4164;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6131}, %fd8495;
	}
	xor.b32  	%r6132, %r6131, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6133, %temp}, %fd8495;
	}
	mov.b64 	%fd8480, {%r6133, %r6132};

$L__BB1_4164:
	setp.eq.f32 	%p6618, %f279, 0f00000000;
	@%p6618 bra 	$L__BB1_4168;
	bra.uni 	$L__BB1_4165;

$L__BB1_4168:
	setp.lt.s32 	%p6621, %r3, 0;
	mov.u32 	%r6134, 0;
	selp.b32 	%r6135, %r305, 0, %p246;
	or.b32  	%r6136, %r6135, 2146435072;
	selp.b32 	%r6137, %r6136, %r6135, %p6621;
	mov.b64 	%fd8480, {%r6134, %r6137};
	bra.uni 	$L__BB1_4169;

$L__BB1_4165:
	setp.gt.s32 	%p6619, %r305, -1;
	@%p6619 bra 	$L__BB1_4169;

	mov.f64 	%fd6853, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6854, %fd6853;
	setp.eq.f64 	%p6620, %fd6854, 0d4000000000000000;
	@%p6620 bra 	$L__BB1_4169;

	mov.f64 	%fd8480, 0dFFF8000000000000;

$L__BB1_4169:
	add.f64 	%fd6856, %fd3303, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6138}, %fd6856;
	}
	and.b32  	%r306, %r6138, 2146435072;
	setp.ne.s32 	%p6623, %r306, 2146435072;
	@%p6623 bra 	$L__BB1_4176;

	setp.gtu.f64 	%p6624, %fd3304, 0d7FF0000000000000;
	@%p6624 bra 	$L__BB1_4175;
	bra.uni 	$L__BB1_4171;

$L__BB1_4175:
	mov.f64 	%fd6858, 0d4000000000000000;
	add.rn.f64 	%fd8480, %fd3303, %fd6858;
	bra.uni 	$L__BB1_4176;

$L__BB1_4171:
	setp.eq.s32 	%p6625, %r5, 2146435072;
	mov.f64 	%fd6857, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6139, %temp}, %fd6857;
	}
	setp.eq.s32 	%p6626, %r6139, 0;
	and.pred  	%p6627, %p6625, %p6626;
	@%p6627 bra 	$L__BB1_4174;
	bra.uni 	$L__BB1_4172;

$L__BB1_4174:
	setp.lt.s32 	%p6633, %r3, 0;
	mov.u32 	%r6144, 0;
	setp.gt.f64 	%p6634, %fd3304, 0d3FF0000000000000;
	selp.b32 	%r6145, 2146435072, 0, %p6634;
	xor.b32  	%r6146, %r6145, 2146435072;
	selp.b32 	%r6147, %r6146, %r6145, %p6633;
	setp.eq.f32 	%p6635, %f279, 0fBF800000;
	selp.b32 	%r6148, 1072693248, %r6147, %p6635;
	mov.b64 	%fd8480, {%r6144, %r6148};
	bra.uni 	$L__BB1_4176;

$L__BB1_4172:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6140, %temp}, %fd3303;
	}
	and.b32  	%r6141, %r305, 2147483647;
	setp.ne.s32 	%p6628, %r6141, 2146435072;
	setp.ne.s32 	%p6629, %r6140, 0;
	or.pred  	%p6630, %p6628, %p6629;
	@%p6630 bra 	$L__BB1_4176;

	setp.ne.s32 	%p6631, %r5, 1071644672;
	and.pred  	%p6632, %p6631, %p216;
	selp.b32 	%r6142, %r7, %r6, %p6632;
	mov.u32 	%r6143, 0;
	mov.b64 	%fd8480, {%r6143, %r6142};

$L__BB1_4176:
	setp.eq.f32 	%p6636, %f279, 0f3F800000;
	selp.f64 	%fd6859, 0d3FF0000000000000, %fd8480, %p6636;
	add.f64 	%fd3314, %fd3302, %fd6859;
	abs.f64 	%fd3315, %fd3183;
	{ // callseq 333, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3315;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8483, [retval0+0];
	} // callseq 333
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd3183;
	}
	setp.lt.s32 	%p6637, %r307, 0;
	and.pred  	%p217, %p6637, %p246;
	not.pred 	%p6639, %p217;
	@%p6639 bra 	$L__BB1_4178;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6149}, %fd8483;
	}
	xor.b32  	%r6150, %r6149, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6151, %temp}, %fd8483;
	}
	mov.b64 	%fd8483, {%r6151, %r6150};

$L__BB1_4178:
	setp.eq.f32 	%p6640, %f277, 0f00000000;
	@%p6640 bra 	$L__BB1_4182;
	bra.uni 	$L__BB1_4179;

$L__BB1_4182:
	setp.lt.s32 	%p6643, %r3, 0;
	mov.u32 	%r6152, 0;
	selp.b32 	%r6153, %r307, 0, %p246;
	or.b32  	%r6154, %r6153, 2146435072;
	selp.b32 	%r6155, %r6154, %r6153, %p6643;
	mov.b64 	%fd8483, {%r6152, %r6155};
	bra.uni 	$L__BB1_4183;

$L__BB1_4179:
	setp.gt.s32 	%p6641, %r307, -1;
	@%p6641 bra 	$L__BB1_4183;

	mov.f64 	%fd6860, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6861, %fd6860;
	setp.eq.f64 	%p6642, %fd6861, 0d4000000000000000;
	@%p6642 bra 	$L__BB1_4183;

	mov.f64 	%fd8483, 0dFFF8000000000000;

$L__BB1_4183:
	add.f64 	%fd6863, %fd3183, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6156}, %fd6863;
	}
	and.b32  	%r6157, %r6156, 2146435072;
	setp.ne.s32 	%p6645, %r6157, 2146435072;
	@%p6645 bra 	$L__BB1_4190;

	setp.gtu.f64 	%p6646, %fd3315, 0d7FF0000000000000;
	@%p6646 bra 	$L__BB1_4189;
	bra.uni 	$L__BB1_4185;

$L__BB1_4189:
	mov.f64 	%fd6865, 0d4000000000000000;
	add.rn.f64 	%fd8483, %fd3183, %fd6865;
	bra.uni 	$L__BB1_4190;

$L__BB1_4185:
	setp.eq.s32 	%p6647, %r5, 2146435072;
	mov.f64 	%fd6864, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6158, %temp}, %fd6864;
	}
	setp.eq.s32 	%p6648, %r6158, 0;
	and.pred  	%p6649, %p6647, %p6648;
	@%p6649 bra 	$L__BB1_4188;
	bra.uni 	$L__BB1_4186;

$L__BB1_4188:
	setp.lt.s32 	%p6655, %r3, 0;
	mov.u32 	%r6163, 0;
	setp.gt.f64 	%p6656, %fd3315, 0d3FF0000000000000;
	selp.b32 	%r6164, 2146435072, 0, %p6656;
	xor.b32  	%r6165, %r6164, 2146435072;
	selp.b32 	%r6166, %r6165, %r6164, %p6655;
	setp.eq.f32 	%p6657, %f277, 0fBF800000;
	selp.b32 	%r6167, 1072693248, %r6166, %p6657;
	mov.b64 	%fd8483, {%r6163, %r6167};
	bra.uni 	$L__BB1_4190;

$L__BB1_4186:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6159, %temp}, %fd3183;
	}
	and.b32  	%r6160, %r307, 2147483647;
	setp.ne.s32 	%p6650, %r6160, 2146435072;
	setp.ne.s32 	%p6651, %r6159, 0;
	or.pred  	%p6652, %p6650, %p6651;
	@%p6652 bra 	$L__BB1_4190;

	setp.ne.s32 	%p6653, %r5, 1071644672;
	and.pred  	%p6654, %p6653, %p217;
	selp.b32 	%r6161, %r7, %r6, %p6654;
	mov.u32 	%r6162, 0;
	mov.b64 	%fd8483, {%r6162, %r6161};

$L__BB1_4190:
	setp.eq.f32 	%p6658, %f277, 0f3F800000;
	selp.f64 	%fd3325, 0d3FF0000000000000, %fd8483, %p6658;
	abs.f64 	%fd3326, %fd3185;
	{ // callseq 334, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3326;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8486, [retval0+0];
	} // callseq 334
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd3185;
	}
	setp.lt.s32 	%p6659, %r308, 0;
	and.pred  	%p218, %p6659, %p246;
	not.pred 	%p6661, %p218;
	@%p6661 bra 	$L__BB1_4192;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6168}, %fd8486;
	}
	xor.b32  	%r6169, %r6168, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6170, %temp}, %fd8486;
	}
	mov.b64 	%fd8486, {%r6170, %r6169};

$L__BB1_4192:
	setp.eq.f32 	%p6662, %f281, 0f00000000;
	@%p6662 bra 	$L__BB1_4196;
	bra.uni 	$L__BB1_4193;

$L__BB1_4196:
	setp.lt.s32 	%p6665, %r3, 0;
	mov.u32 	%r6171, 0;
	selp.b32 	%r6172, %r308, 0, %p246;
	or.b32  	%r6173, %r6172, 2146435072;
	selp.b32 	%r6174, %r6173, %r6172, %p6665;
	mov.b64 	%fd8486, {%r6171, %r6174};
	bra.uni 	$L__BB1_4197;

$L__BB1_4193:
	setp.gt.s32 	%p6663, %r308, -1;
	@%p6663 bra 	$L__BB1_4197;

	mov.f64 	%fd6866, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6867, %fd6866;
	setp.eq.f64 	%p6664, %fd6867, 0d4000000000000000;
	@%p6664 bra 	$L__BB1_4197;

	mov.f64 	%fd8486, 0dFFF8000000000000;

$L__BB1_4197:
	add.f64 	%fd6869, %fd3185, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6175}, %fd6869;
	}
	and.b32  	%r6176, %r6175, 2146435072;
	setp.ne.s32 	%p6667, %r6176, 2146435072;
	@%p6667 bra 	$L__BB1_4204;

	setp.gtu.f64 	%p6668, %fd3326, 0d7FF0000000000000;
	@%p6668 bra 	$L__BB1_4203;
	bra.uni 	$L__BB1_4199;

$L__BB1_4203:
	mov.f64 	%fd6871, 0d4000000000000000;
	add.rn.f64 	%fd8486, %fd3185, %fd6871;
	bra.uni 	$L__BB1_4204;

$L__BB1_4199:
	setp.eq.s32 	%p6669, %r5, 2146435072;
	mov.f64 	%fd6870, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6177, %temp}, %fd6870;
	}
	setp.eq.s32 	%p6670, %r6177, 0;
	and.pred  	%p6671, %p6669, %p6670;
	@%p6671 bra 	$L__BB1_4202;
	bra.uni 	$L__BB1_4200;

$L__BB1_4202:
	setp.lt.s32 	%p6677, %r3, 0;
	mov.u32 	%r6182, 0;
	setp.gt.f64 	%p6678, %fd3326, 0d3FF0000000000000;
	selp.b32 	%r6183, 2146435072, 0, %p6678;
	xor.b32  	%r6184, %r6183, 2146435072;
	selp.b32 	%r6185, %r6184, %r6183, %p6677;
	setp.eq.f32 	%p6679, %f281, 0fBF800000;
	selp.b32 	%r6186, 1072693248, %r6185, %p6679;
	mov.b64 	%fd8486, {%r6182, %r6186};
	bra.uni 	$L__BB1_4204;

$L__BB1_4200:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6178, %temp}, %fd3185;
	}
	and.b32  	%r6179, %r308, 2147483647;
	setp.ne.s32 	%p6672, %r6179, 2146435072;
	setp.ne.s32 	%p6673, %r6178, 0;
	or.pred  	%p6674, %p6672, %p6673;
	@%p6674 bra 	$L__BB1_4204;

	setp.ne.s32 	%p6675, %r5, 1071644672;
	and.pred  	%p6676, %p6675, %p218;
	selp.b32 	%r6180, %r7, %r6, %p6676;
	mov.u32 	%r6181, 0;
	mov.b64 	%fd8486, {%r6181, %r6180};

$L__BB1_4204:
	setp.eq.f32 	%p6680, %f281, 0f3F800000;
	selp.f64 	%fd6872, 0d3FF0000000000000, %fd8486, %p6680;
	add.f64 	%fd3336, %fd3325, %fd6872;
	abs.f64 	%fd3337, %fd3184;
	{ // callseq 335, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3337;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8492, [retval0+0];
	} // callseq 335
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r309}, %fd3184;
	}
	setp.lt.s32 	%p6681, %r309, 0;
	and.pred  	%p219, %p6681, %p246;
	not.pred 	%p6683, %p219;
	mov.f64 	%fd8489, %fd8492;
	@%p6683 bra 	$L__BB1_4206;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6187}, %fd8492;
	}
	xor.b32  	%r6188, %r6187, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6189, %temp}, %fd8492;
	}
	mov.b64 	%fd8489, {%r6189, %r6188};

$L__BB1_4206:
	setp.eq.f32 	%p6684, %f278, 0f00000000;
	@%p6684 bra 	$L__BB1_4210;
	bra.uni 	$L__BB1_4207;

$L__BB1_4210:
	setp.lt.s32 	%p6687, %r3, 0;
	mov.u32 	%r6190, 0;
	selp.b32 	%r6191, %r309, 0, %p246;
	or.b32  	%r6192, %r6191, 2146435072;
	selp.b32 	%r6193, %r6192, %r6191, %p6687;
	mov.b64 	%fd8489, {%r6190, %r6193};
	bra.uni 	$L__BB1_4211;

$L__BB1_4207:
	setp.gt.s32 	%p6685, %r309, -1;
	@%p6685 bra 	$L__BB1_4211;

	mov.f64 	%fd6873, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6874, %fd6873;
	setp.eq.f64 	%p6686, %fd6874, 0d4000000000000000;
	@%p6686 bra 	$L__BB1_4211;

	mov.f64 	%fd8489, 0dFFF8000000000000;

$L__BB1_4211:
	add.f64 	%fd6876, %fd3184, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6194}, %fd6876;
	}
	and.b32  	%r310, %r6194, 2146435072;
	setp.ne.s32 	%p6689, %r310, 2146435072;
	@%p6689 bra 	$L__BB1_4218;

	setp.gtu.f64 	%p6690, %fd3337, 0d7FF0000000000000;
	@%p6690 bra 	$L__BB1_4217;
	bra.uni 	$L__BB1_4213;

$L__BB1_4217:
	mov.f64 	%fd6878, 0d4000000000000000;
	add.rn.f64 	%fd8489, %fd3184, %fd6878;
	bra.uni 	$L__BB1_4218;

$L__BB1_4213:
	setp.eq.s32 	%p6691, %r5, 2146435072;
	mov.f64 	%fd6877, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6195, %temp}, %fd6877;
	}
	setp.eq.s32 	%p6692, %r6195, 0;
	and.pred  	%p6693, %p6691, %p6692;
	@%p6693 bra 	$L__BB1_4216;
	bra.uni 	$L__BB1_4214;

$L__BB1_4216:
	setp.lt.s32 	%p6699, %r3, 0;
	mov.u32 	%r6200, 0;
	setp.gt.f64 	%p6700, %fd3337, 0d3FF0000000000000;
	selp.b32 	%r6201, 2146435072, 0, %p6700;
	xor.b32  	%r6202, %r6201, 2146435072;
	selp.b32 	%r6203, %r6202, %r6201, %p6699;
	setp.eq.f32 	%p6701, %f278, 0fBF800000;
	selp.b32 	%r6204, 1072693248, %r6203, %p6701;
	mov.b64 	%fd8489, {%r6200, %r6204};
	bra.uni 	$L__BB1_4218;

$L__BB1_4214:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6196, %temp}, %fd3184;
	}
	and.b32  	%r6197, %r309, 2147483647;
	setp.ne.s32 	%p6694, %r6197, 2146435072;
	setp.ne.s32 	%p6695, %r6196, 0;
	or.pred  	%p6696, %p6694, %p6695;
	@%p6696 bra 	$L__BB1_4218;

	setp.ne.s32 	%p6697, %r5, 1071644672;
	and.pred  	%p6698, %p6697, %p219;
	selp.b32 	%r6198, %r7, %r6, %p6698;
	mov.u32 	%r6199, 0;
	mov.b64 	%fd8489, {%r6199, %r6198};

$L__BB1_4218:
	setp.eq.f32 	%p6702, %f278, 0f3F800000;
	selp.f64 	%fd6879, 0d3FF0000000000000, %fd8489, %p6702;
	add.f64 	%fd3347, %fd3336, %fd6879;
	@%p6683 bra 	$L__BB1_4220;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6205}, %fd8492;
	}
	xor.b32  	%r6206, %r6205, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6207, %temp}, %fd8492;
	}
	mov.b64 	%fd8492, {%r6207, %r6206};

$L__BB1_4220:
	@%p6684 bra 	$L__BB1_4224;
	bra.uni 	$L__BB1_4221;

$L__BB1_4224:
	setp.lt.s32 	%p6707, %r3, 0;
	mov.u32 	%r6208, 0;
	selp.b32 	%r6209, %r309, 0, %p246;
	or.b32  	%r6210, %r6209, 2146435072;
	selp.b32 	%r6211, %r6210, %r6209, %p6707;
	mov.b64 	%fd8492, {%r6208, %r6211};
	bra.uni 	$L__BB1_4225;

$L__BB1_4221:
	setp.gt.s32 	%p6705, %r309, -1;
	@%p6705 bra 	$L__BB1_4225;

	mov.f64 	%fd6880, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6881, %fd6880;
	setp.eq.f64 	%p6706, %fd6881, 0d4000000000000000;
	@%p6706 bra 	$L__BB1_4225;

	mov.f64 	%fd8492, 0dFFF8000000000000;

$L__BB1_4225:
	@%p6689 bra 	$L__BB1_4232;

	setp.gtu.f64 	%p6710, %fd3337, 0d7FF0000000000000;
	@%p6710 bra 	$L__BB1_4231;
	bra.uni 	$L__BB1_4227;

$L__BB1_4231:
	mov.f64 	%fd6884, 0d4000000000000000;
	add.rn.f64 	%fd8492, %fd3184, %fd6884;
	bra.uni 	$L__BB1_4232;

$L__BB1_4227:
	setp.eq.s32 	%p6711, %r5, 2146435072;
	mov.f64 	%fd6883, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6212, %temp}, %fd6883;
	}
	setp.eq.s32 	%p6712, %r6212, 0;
	and.pred  	%p6713, %p6711, %p6712;
	@%p6713 bra 	$L__BB1_4230;
	bra.uni 	$L__BB1_4228;

$L__BB1_4230:
	setp.lt.s32 	%p6719, %r3, 0;
	mov.u32 	%r6217, 0;
	setp.gt.f64 	%p6720, %fd3337, 0d3FF0000000000000;
	selp.b32 	%r6218, 2146435072, 0, %p6720;
	xor.b32  	%r6219, %r6218, 2146435072;
	selp.b32 	%r6220, %r6219, %r6218, %p6719;
	setp.eq.f32 	%p6721, %f278, 0fBF800000;
	selp.b32 	%r6221, 1072693248, %r6220, %p6721;
	mov.b64 	%fd8492, {%r6217, %r6221};
	bra.uni 	$L__BB1_4232;

$L__BB1_4228:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6213, %temp}, %fd3184;
	}
	and.b32  	%r6214, %r309, 2147483647;
	setp.ne.s32 	%p6714, %r6214, 2146435072;
	setp.ne.s32 	%p6715, %r6213, 0;
	or.pred  	%p6716, %p6714, %p6715;
	@%p6716 bra 	$L__BB1_4232;

	setp.ne.s32 	%p6717, %r5, 1071644672;
	and.pred  	%p6718, %p6717, %p219;
	selp.b32 	%r6215, %r7, %r6, %p6718;
	mov.u32 	%r6216, 0;
	mov.b64 	%fd8492, {%r6216, %r6215};

$L__BB1_4232:
	selp.f64 	%fd6885, 0d3FF0000000000000, %fd8492, %p6702;
	mul.f64 	%fd3356, %fd3182, %fd6885;
	mul.f64 	%fd3357, %fd3182, %fd3347;
	@%p6617 bra 	$L__BB1_4234;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6222}, %fd8495;
	}
	xor.b32  	%r6223, %r6222, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6224, %temp}, %fd8495;
	}
	mov.b64 	%fd8495, {%r6224, %r6223};

$L__BB1_4234:
	@%p6618 bra 	$L__BB1_4238;
	bra.uni 	$L__BB1_4235;

$L__BB1_4238:
	setp.lt.s32 	%p6727, %r3, 0;
	mov.u32 	%r6225, 0;
	selp.b32 	%r6226, %r305, 0, %p246;
	or.b32  	%r6227, %r6226, 2146435072;
	selp.b32 	%r6228, %r6227, %r6226, %p6727;
	mov.b64 	%fd8495, {%r6225, %r6228};
	bra.uni 	$L__BB1_4239;

$L__BB1_4235:
	setp.gt.s32 	%p6725, %r305, -1;
	@%p6725 bra 	$L__BB1_4239;

	mov.f64 	%fd6886, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd6887, %fd6886;
	setp.eq.f64 	%p6726, %fd6887, 0d4000000000000000;
	@%p6726 bra 	$L__BB1_4239;

	mov.f64 	%fd8495, 0dFFF8000000000000;

$L__BB1_4239:
	@%p6623 bra 	$L__BB1_4246;

	setp.gtu.f64 	%p6730, %fd3304, 0d7FF0000000000000;
	@%p6730 bra 	$L__BB1_4245;
	bra.uni 	$L__BB1_4241;

$L__BB1_4245:
	mov.f64 	%fd6890, 0d4000000000000000;
	add.rn.f64 	%fd8495, %fd3303, %fd6890;
	bra.uni 	$L__BB1_4246;

$L__BB1_4241:
	setp.eq.s32 	%p6731, %r5, 2146435072;
	mov.f64 	%fd6889, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6229, %temp}, %fd6889;
	}
	setp.eq.s32 	%p6732, %r6229, 0;
	and.pred  	%p6733, %p6731, %p6732;
	@%p6733 bra 	$L__BB1_4244;
	bra.uni 	$L__BB1_4242;

$L__BB1_4244:
	setp.lt.s32 	%p6739, %r3, 0;
	mov.u32 	%r6234, 0;
	setp.gt.f64 	%p6740, %fd3304, 0d3FF0000000000000;
	selp.b32 	%r6235, 2146435072, 0, %p6740;
	xor.b32  	%r6236, %r6235, 2146435072;
	selp.b32 	%r6237, %r6236, %r6235, %p6739;
	setp.eq.f32 	%p6741, %f279, 0fBF800000;
	selp.b32 	%r6238, 1072693248, %r6237, %p6741;
	mov.b64 	%fd8495, {%r6234, %r6238};
	bra.uni 	$L__BB1_4246;

$L__BB1_4242:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6230, %temp}, %fd3303;
	}
	and.b32  	%r6231, %r305, 2147483647;
	setp.ne.s32 	%p6734, %r6231, 2146435072;
	setp.ne.s32 	%p6735, %r6230, 0;
	or.pred  	%p6736, %p6734, %p6735;
	@%p6736 bra 	$L__BB1_4246;

	setp.ne.s32 	%p6737, %r5, 1071644672;
	and.pred  	%p6738, %p6737, %p216;
	selp.b32 	%r6232, %r7, %r6, %p6738;
	mov.u32 	%r6233, 0;
	mov.b64 	%fd8495, {%r6233, %r6232};

$L__BB1_4246:
	add.s32 	%r7140, %r7144, 1;
	add.s64 	%rd1085, %rd194, %rd588;
	add.s64 	%rd1084, %rd183, %rd588;
	selp.f64 	%fd6891, 0d3FF0000000000000, %fd8495, %p6636;
	sub.f64 	%fd6892, %fd3356, %fd6891;
	ld.global.f32 	%f1488, [%rd620];
	cvt.rn.f32.f64 	%f1489, %fd3357;
	sub.f32 	%f1490, %f1488, %f1489;
	cvt.f64.f32 	%fd6893, %f1490;
	cvt.rn.f32.f64 	%f1491, %fd3314;
	cvt.f64.f32 	%fd6894, %f1491;
	mul.f64 	%fd6895, %fd6894, 0d3FE0000000000000;
	sub.f64 	%fd6896, %fd6893, %fd6895;
	mul.f64 	%fd6897, %fd6896, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1492, %fd6897;
	cvt.f64.f32 	%fd6898, %f1492;
	add.f64 	%fd6899, %fd6892, %fd6898;
	add.f64 	%fd6900, %fd6895, %fd6899;
	cvt.rn.f32.f64 	%f1493, %fd6900;
	cvt.rn.f32.f64 	%f1494, %fd3278;
	sub.f32 	%f1495, %f1494, %f1493;
	cvt.f64.f32 	%fd6901, %f1495;
	mul.f64 	%fd6902, %fd3, %fd6901;
	sub.f64 	%fd6903, %fd3186, %fd6902;
	add.s64 	%rd665, %rd144, %rd573;
	ld.global.f32 	%f1496, [%rd665];
	cvt.f64.f32 	%fd6904, %f1496;
	cvt.f64.f32 	%fd6905, %f276;
	add.f64 	%fd6906, %fd6905, %fd6905;
	sub.f64 	%fd6907, %fd6904, %fd6906;
	add.s64 	%rd667, %rd144, %rd575;
	ld.global.f32 	%f1497, [%rd667];
	cvt.f64.f32 	%fd6908, %f1497;
	add.f64 	%fd6909, %fd6907, %fd6908;
	ld.global.f32 	%f1498, [%rd109+4];
	cvt.f64.f32 	%fd6910, %f1498;
	sub.f64 	%fd6911, %fd6910, %fd6906;
	ld.global.f32 	%f1499, [%rd109+-4];
	cvt.f64.f32 	%fd6912, %f1499;
	add.f64 	%fd6913, %fd6911, %fd6912;
	mul.f64 	%fd6914, %fd1880, %fd6913;
	fma.rn.f64 	%fd6915, %fd1869, %fd6909, %fd6914;
	add.s64 	%rd670, %rd144, %rd378;
	ld.global.f32 	%f1500, [%rd670];
	cvt.f64.f32 	%fd6916, %f1500;
	sub.f64 	%fd6917, %fd6916, %fd6906;
	add.s64 	%rd672, %rd144, %rd380;
	ld.global.f32 	%f1501, [%rd672];
	cvt.f64.f32 	%fd6918, %f1501;
	add.f64 	%fd6919, %fd6917, %fd6918;
	fma.rn.f64 	%fd6920, %fd1890, %fd6919, %fd6915;
	mul.f64 	%fd6922, %fd6920, %fd5363;
	cvt.rn.f32.f64 	%f1502, %fd6922;
	cvt.f64.f32 	%fd6923, %f1502;
	sub.f64 	%fd6924, %fd6903, %fd6923;
	cvt.rn.f32.f64 	%f1503, %fd6924;
	add.s64 	%rd674, %rd6, %rd565;
	st.global.f32 	[%rd674], %f1503;
	add.s64 	%rd676, %rd147, %rd565;
	add.s64 	%rd677, %rd192, %rd565;
	ld.global.f32 	%f1504, [%rd677];
	ld.global.f32 	%f1505, [%rd676];
	add.f32 	%f1506, %f1505, %f1504;
	cvt.f64.f32 	%fd6925, %f1506;
	mul.f64 	%fd6926, %fd6925, 0d3FE0000000000000;
	sub.f64 	%fd6927, %fd6926, %fd4;
	mad.lo.s32 	%r6257, %r7143, %r403, %r7140;
	add.s32 	%r6258, %r6257, %r2991;
	mul.wide.s32 	%rd678, %r6258, 4;
	add.s64 	%rd679, %rd146, %rd678;
	ld.global.f32 	%f1507, [%rd679];
	cvt.f64.f32 	%fd6928, %f1507;
	rcp.rn.f64 	%fd6929, %fd6928;
	add.s64 	%rd680, %rd173, %rd678;
	add.s64 	%rd681, %rd194, %rd678;
	ld.global.f32 	%f1508, [%rd681];
	ld.global.f32 	%f1509, [%rd680];
	mul.f32 	%f1510, %f1509, %f1508;
	add.s64 	%rd682, %rd192, %rd678;
	add.s64 	%rd683, %rd183, %rd678;
	ld.global.f32 	%f1511, [%rd683];
	ld.global.f32 	%f1512, [%rd682];
	mul.f32 	%f1513, %f1512, %f1511;
	sub.f32 	%f1514, %f1510, %f1513;
	cvt.f64.f32 	%fd6930, %f1514;
	mul.f64 	%fd6931, %fd6929, %fd6930;
	cvt.rn.f32.f64 	%f1515, %fd6931;
	ld.global.f32 	%f1516, [%rd97];
	cvt.f64.f32 	%fd6932, %f1516;
	rcp.rn.f64 	%fd6933, %fd6932;
	ld.global.f32 	%f1517, [%rd93];
	ld.global.f32 	%f1518, [%rd84];
	mul.f32 	%f1519, %f1518, %f1517;
	ld.global.f32 	%f1520, [%rd86+-4];
	ld.global.f32 	%f1521, [%rd91];
	mul.f32 	%f1522, %f1521, %f1520;
	sub.f32 	%f1523, %f1519, %f1522;
	cvt.f64.f32 	%fd6934, %f1523;
	mul.f64 	%fd6935, %fd6933, %fd6934;
	cvt.rn.f32.f64 	%f1524, %fd6935;
	sub.f32 	%f1525, %f1515, %f1524;
	cvt.f64.f32 	%fd6936, %f1525;
	mul.f64 	%fd6937, %fd2, %fd6936;
	sub.f64 	%fd6938, %fd6927, %fd6937;
	ld.global.f32 	%f1526, [%rd433];
	cvt.f64.f32 	%fd6939, %f1526;
	rcp.rn.f64 	%fd6940, %fd6939;
	ld.global.f32 	%f1527, [%rd440];
	ld.global.f32 	%f1528, [%rd462];
	mul.f32 	%f1529, %f1528, %f1527;
	ld.global.f32 	%f1530, [%rd64];
	ld.global.f32 	%f1531, [%rd451];
	mul.f32 	%f1532, %f1531, %f1530;
	sub.f32 	%f1533, %f1529, %f1532;
	cvt.f64.f32 	%fd6941, %f1533;
	mul.f64 	%fd6942, %fd6940, %fd6941;
	cvt.rn.f32.f64 	%f1534, %fd6942;
	ld.global.f32 	%f1535, [%rd95];
	mul.f32 	%f1536, %f1518, %f1535;
	ld.global.f32 	%f1537, [%rd88];
	mul.f32 	%f1538, %f1521, %f1537;
	sub.f32 	%f1539, %f1536, %f1538;
	cvt.f64.f32 	%fd6943, %f1539;
	mul.f64 	%fd6944, %fd6933, %fd6943;
	cvt.rn.f32.f64 	%f1540, %fd6944;
	sub.f32 	%f1541, %f1534, %f1540;
	cvt.f64.f32 	%fd6945, %f1541;
	mul.f64 	%fd6946, %fd3, %fd6945;
	sub.f64 	%fd6947, %fd6938, %fd6946;
	add.s64 	%rd693, %rd147, %rd573;
	ld.global.f32 	%f1542, [%rd693];
	cvt.f64.f32 	%fd6948, %f1542;
	cvt.f64.f32 	%fd6949, %f1505;
	add.f64 	%fd6950, %fd6949, %fd6949;
	sub.f64 	%fd6951, %fd6948, %fd6950;
	add.s64 	%rd694, %rd147, %rd575;
	ld.global.f32 	%f1543, [%rd694];
	cvt.f64.f32 	%fd6952, %f1543;
	add.f64 	%fd6953, %fd6951, %fd6952;
	ld.global.f32 	%f1544, [%rd676+4];
	cvt.f64.f32 	%fd6954, %f1544;
	sub.f64 	%fd6955, %fd6954, %fd6950;
	ld.global.f32 	%f1545, [%rd676+-4];
	cvt.f64.f32 	%fd6956, %f1545;
	add.f64 	%fd6957, %fd6955, %fd6956;
	mul.f64 	%fd6958, %fd1880, %fd6957;
	fma.rn.f64 	%fd6959, %fd1869, %fd6953, %fd6958;
	add.s64 	%rd695, %rd147, %rd378;
	ld.global.f32 	%f1546, [%rd695];
	cvt.f64.f32 	%fd6960, %f1546;
	sub.f64 	%fd6961, %fd6960, %fd6950;
	add.s64 	%rd696, %rd147, %rd380;
	ld.global.f32 	%f1547, [%rd696];
	cvt.f64.f32 	%fd6962, %f1547;
	add.f64 	%fd6963, %fd6961, %fd6962;
	fma.rn.f64 	%fd6964, %fd1890, %fd6963, %fd6959;
	mul.f64 	%fd6965, %fd6964, %fd5363;
	cvt.rn.f32.f64 	%f1548, %fd6965;
	cvt.f64.f32 	%fd6966, %f1548;
	sub.f64 	%fd6967, %fd6947, %fd6966;
	cvt.rn.f32.f64 	%f1549, %fd6967;
	add.s64 	%rd697, %rd5, %rd565;
	st.global.f32 	[%rd697], %f1549;
	add.s64 	%rd699, %rd148, %rd565;
	add.s64 	%rd700, %rd194, %rd565;
	ld.global.f32 	%f1550, [%rd700];
	ld.global.f32 	%f1551, [%rd699];
	add.f32 	%f1552, %f1551, %f1550;
	cvt.f64.f32 	%fd6968, %f1552;
	mul.f64 	%fd6969, %fd6968, 0d3FE0000000000000;
	ld.global.f32 	%f1553, [%rd101];
	cvt.f64.f32 	%fd6970, %f1553;
	rcp.rn.f64 	%fd6971, %fd6970;
	ld.global.f32 	%f1554, [%rd98];
	ld.global.f32 	%f1555, [%rd1084];
	mul.f32 	%f1556, %f1555, %f1554;
	ld.global.f32 	%f1557, [%rd82];
	ld.global.f32 	%f1558, [%rd1085];
	mul.f32 	%f1559, %f1558, %f1557;
	sub.f32 	%f1560, %f1556, %f1559;
	cvt.f64.f32 	%fd6972, %f1560;
	mul.f64 	%fd6973, %fd6971, %fd6972;
	cvt.rn.f32.f64 	%f1561, %fd6973;
	ld.global.f32 	%f1562, [%rd97];
	cvt.f64.f32 	%fd6974, %f1562;
	rcp.rn.f64 	%fd6975, %fd6974;
	ld.global.f32 	%f1563, [%rd91];
	ld.global.f32 	%f1564, [%rd86+-4];
	mul.f32 	%f1565, %f1564, %f1563;
	ld.global.f32 	%f1566, [%rd84];
	ld.global.f32 	%f1567, [%rd93];
	mul.f32 	%f1568, %f1567, %f1566;
	sub.f32 	%f1569, %f1565, %f1568;
	cvt.f64.f32 	%fd6976, %f1569;
	mul.f64 	%fd6977, %fd6975, %fd6976;
	cvt.rn.f32.f64 	%f1570, %fd6977;
	sub.f32 	%f1571, %f1561, %f1570;
	cvt.f64.f32 	%fd6978, %f1571;
	mul.f64 	%fd6979, %fd1, %fd6978;
	sub.f64 	%fd6980, %fd6969, %fd6979;
	sub.f64 	%fd6981, %fd6980, %fd5;
	ld.global.f32 	%f1572, [%rd433];
	cvt.f64.f32 	%fd6982, %f1572;
	rcp.rn.f64 	%fd6983, %fd6982;
	ld.global.f32 	%f1573, [%rd440];
	ld.global.f32 	%f1574, [%rd465];
	mul.f32 	%f1575, %f1574, %f1573;
	ld.global.f32 	%f1576, [%rd64];
	ld.global.f32 	%f1577, [%rd454];
	mul.f32 	%f1578, %f1577, %f1576;
	sub.f32 	%f1579, %f1575, %f1578;
	cvt.f64.f32 	%fd6984, %f1579;
	mul.f64 	%fd6985, %fd6983, %fd6984;
	cvt.rn.f32.f64 	%f1580, %fd6985;
	ld.global.f32 	%f1581, [%rd95];
	mul.f32 	%f1582, %f1564, %f1581;
	ld.global.f32 	%f1583, [%rd88];
	mul.f32 	%f1584, %f1567, %f1583;
	sub.f32 	%f1585, %f1582, %f1584;
	cvt.f64.f32 	%fd6986, %f1585;
	mul.f64 	%fd6987, %fd6975, %fd6986;
	cvt.rn.f32.f64 	%f1586, %fd6987;
	sub.f32 	%f1587, %f1580, %f1586;
	cvt.f64.f32 	%fd6988, %f1587;
	mul.f64 	%fd6989, %fd3, %fd6988;
	sub.f64 	%fd6990, %fd6981, %fd6989;
	add.s64 	%rd706, %rd148, %rd573;
	ld.global.f32 	%f1588, [%rd706];
	cvt.f64.f32 	%fd6991, %f1588;
	cvt.f64.f32 	%fd6992, %f1551;
	add.f64 	%fd6993, %fd6992, %fd6992;
	sub.f64 	%fd6994, %fd6991, %fd6993;
	add.s64 	%rd707, %rd148, %rd575;
	ld.global.f32 	%f1589, [%rd707];
	cvt.f64.f32 	%fd6995, %f1589;
	add.f64 	%fd6996, %fd6994, %fd6995;
	ld.global.f32 	%f1590, [%rd699+4];
	cvt.f64.f32 	%fd6997, %f1590;
	sub.f64 	%fd6998, %fd6997, %fd6993;
	ld.global.f32 	%f1591, [%rd699+-4];
	cvt.f64.f32 	%fd6999, %f1591;
	add.f64 	%fd7000, %fd6998, %fd6999;
	mul.f64 	%fd7001, %fd1880, %fd7000;
	fma.rn.f64 	%fd7002, %fd1869, %fd6996, %fd7001;
	add.s64 	%rd708, %rd148, %rd378;
	ld.global.f32 	%f1592, [%rd708];
	cvt.f64.f32 	%fd7003, %f1592;
	sub.f64 	%fd7004, %fd7003, %fd6993;
	add.s64 	%rd709, %rd148, %rd380;
	ld.global.f32 	%f1593, [%rd709];
	cvt.f64.f32 	%fd7005, %f1593;
	add.f64 	%fd7006, %fd7004, %fd7005;
	fma.rn.f64 	%fd7007, %fd1890, %fd7006, %fd7002;
	mul.f64 	%fd7008, %fd7007, %fd5363;
	cvt.rn.f32.f64 	%f1594, %fd7008;
	cvt.f64.f32 	%fd7009, %f1594;
	sub.f64 	%fd7010, %fd6990, %fd7009;
	cvt.rn.f32.f64 	%f1595, %fd7010;
	add.s64 	%rd710, %rd4, %rd565;
	st.global.f32 	[%rd710], %f1595;
	add.s64 	%rd712, %rd150, %rd565;
	add.s64 	%rd713, %rd196, %rd565;
	ld.global.f32 	%f1596, [%rd713];
	ld.global.f32 	%f1597, [%rd712];
	add.f32 	%f1598, %f1597, %f1596;
	cvt.f64.f32 	%fd7011, %f1598;
	mul.f64 	%fd7012, %fd7011, 0d3FE0000000000000;
	ld.global.f32 	%f1599, [%rd101];
	cvt.f64.f32 	%fd7013, %f1599;
	rcp.rn.f64 	%fd7014, %fd7013;
	ld.global.f32 	%f1600, [%rd98];
	ld.global.f32 	%f1601, [%rd103];
	mul.f32 	%f1602, %f1601, %f1600;
	ld.global.f32 	%f1603, [%rd82];
	ld.global.f32 	%f1604, [%rd100];
	mul.f32 	%f1605, %f1604, %f1603;
	sub.f32 	%f1606, %f1602, %f1605;
	cvt.f64.f32 	%fd7015, %f1606;
	mul.f64 	%fd7016, %fd7014, %fd7015;
	cvt.rn.f32.f64 	%f1607, %fd7016;
	ld.global.f32 	%f1608, [%rd97];
	cvt.f64.f32 	%fd7017, %f1608;
	rcp.rn.f64 	%fd7018, %fd7017;
	ld.global.f32 	%f1609, [%rd91];
	ld.global.f32 	%f1610, [%rd88];
	mul.f32 	%f1611, %f1610, %f1609;
	ld.global.f32 	%f1612, [%rd84];
	ld.global.f32 	%f1613, [%rd95];
	mul.f32 	%f1614, %f1613, %f1612;
	sub.f32 	%f1615, %f1611, %f1614;
	cvt.f64.f32 	%fd7019, %f1615;
	mul.f64 	%fd7020, %fd7018, %fd7019;
	cvt.rn.f32.f64 	%f1616, %fd7020;
	sub.f32 	%f1617, %f1607, %f1616;
	cvt.f64.f32 	%fd7021, %f1617;
	mul.f64 	%fd7022, %fd1, %fd7021;
	sub.f64 	%fd7023, %fd7012, %fd7022;
	ld.global.f32 	%f1618, [%rd97+4];
	cvt.f64.f32 	%fd7024, %f1618;
	rcp.rn.f64 	%fd7025, %fd7024;
	ld.global.f32 	%f1619, [%rd93+4];
	ld.global.f32 	%f1620, [%rd88+4];
	mul.f32 	%f1621, %f1620, %f1619;
	ld.global.f32 	%f1622, [%rd86];
	ld.global.f32 	%f1623, [%rd95+4];
	mul.f32 	%f1624, %f1623, %f1622;
	sub.f32 	%f1625, %f1621, %f1624;
	cvt.f64.f32 	%fd7026, %f1625;
	mul.f64 	%fd7027, %fd7025, %fd7026;
	cvt.rn.f32.f64 	%f1626, %fd7027;
	ld.global.f32 	%f1627, [%rd93];
	mul.f32 	%f1628, %f1610, %f1627;
	ld.global.f32 	%f1629, [%rd86+-4];
	mul.f32 	%f1630, %f1613, %f1629;
	sub.f32 	%f1631, %f1628, %f1630;
	cvt.f64.f32 	%fd7028, %f1631;
	mul.f64 	%fd7029, %fd7018, %fd7028;
	cvt.rn.f32.f64 	%f1632, %fd7029;
	sub.f32 	%f1633, %f1626, %f1632;
	cvt.f64.f32 	%fd7030, %f1633;
	mul.f64 	%fd7031, %fd2, %fd7030;
	sub.f64 	%fd7032, %fd7023, %fd7031;
	sub.f64 	%fd7033, %fd7032, %fd6;
	add.s64 	%rd714, %rd150, %rd573;
	ld.global.f32 	%f1634, [%rd714];
	cvt.f64.f32 	%fd7034, %f1634;
	cvt.f64.f32 	%fd7035, %f1597;
	add.f64 	%fd7036, %fd7035, %fd7035;
	sub.f64 	%fd7037, %fd7034, %fd7036;
	add.s64 	%rd715, %rd150, %rd575;
	ld.global.f32 	%f1635, [%rd715];
	cvt.f64.f32 	%fd7038, %f1635;
	add.f64 	%fd7039, %fd7037, %fd7038;
	ld.global.f32 	%f1636, [%rd712+4];
	cvt.f64.f32 	%fd7040, %f1636;
	sub.f64 	%fd7041, %fd7040, %fd7036;
	ld.global.f32 	%f1637, [%rd712+-4];
	cvt.f64.f32 	%fd7042, %f1637;
	add.f64 	%fd7043, %fd7041, %fd7042;
	mul.f64 	%fd7044, %fd1880, %fd7043;
	fma.rn.f64 	%fd7045, %fd1869, %fd7039, %fd7044;
	add.s64 	%rd716, %rd150, %rd378;
	ld.global.f32 	%f1638, [%rd716];
	cvt.f64.f32 	%fd7046, %f1638;
	sub.f64 	%fd7047, %fd7046, %fd7036;
	add.s64 	%rd717, %rd150, %rd380;
	ld.global.f32 	%f1639, [%rd717];
	cvt.f64.f32 	%fd7048, %f1639;
	add.f64 	%fd7049, %fd7047, %fd7048;
	fma.rn.f64 	%fd7050, %fd1890, %fd7049, %fd7045;
	mul.f64 	%fd7051, %fd7050, %fd5363;
	cvt.rn.f32.f64 	%f1640, %fd7051;
	cvt.f64.f32 	%fd7052, %f1640;
	sub.f64 	%fd7053, %fd7033, %fd7052;
	cvt.rn.f32.f64 	%f1641, %fd7053;
	add.s64 	%rd718, %rd3, %rd565;
	st.global.f32 	[%rd718], %f1641;
	add.s64 	%rd719, %rd2, %rd565;
	add.s64 	%rd720, %rd236, %rd565;
	ld.global.f32 	%f290, [%rd720];
	ld.global.f32 	%f291, [%rd719];
	ld.global.f32 	%f292, [%rd98];
	cvt.f64.f32 	%fd3366, %f292;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r311}, %fd3366;
	}
	abs.f64 	%fd3367, %fd3366;
	{ // callseq 336, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3367;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8498, [retval0+0];
	} // callseq 336
	setp.lt.s32 	%p6743, %r311, 0;
	and.pred  	%p220, %p6743, %p246;
	not.pred 	%p6745, %p220;
	@%p6745 bra 	$L__BB1_4248;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6263}, %fd8498;
	}
	xor.b32  	%r6264, %r6263, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6265, %temp}, %fd8498;
	}
	mov.b64 	%fd8498, {%r6265, %r6264};

$L__BB1_4248:
	setp.eq.f32 	%p6746, %f292, 0f00000000;
	@%p6746 bra 	$L__BB1_4252;
	bra.uni 	$L__BB1_4249;

$L__BB1_4252:
	setp.lt.s32 	%p6749, %r3, 0;
	mov.u32 	%r6266, 0;
	selp.b32 	%r6267, %r311, 0, %p246;
	or.b32  	%r6268, %r6267, 2146435072;
	selp.b32 	%r6269, %r6268, %r6267, %p6749;
	mov.b64 	%fd8498, {%r6266, %r6269};
	bra.uni 	$L__BB1_4253;

$L__BB1_4249:
	setp.gt.s32 	%p6747, %r311, -1;
	@%p6747 bra 	$L__BB1_4253;

	mov.f64 	%fd7054, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7055, %fd7054;
	setp.eq.f64 	%p6748, %fd7055, 0d4000000000000000;
	@%p6748 bra 	$L__BB1_4253;

	mov.f64 	%fd8498, 0dFFF8000000000000;

$L__BB1_4253:
	add.f64 	%fd7057, %fd3366, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6270}, %fd7057;
	}
	and.b32  	%r6271, %r6270, 2146435072;
	setp.ne.s32 	%p6751, %r6271, 2146435072;
	@%p6751 bra 	$L__BB1_4260;

	setp.gtu.f64 	%p6752, %fd3367, 0d7FF0000000000000;
	@%p6752 bra 	$L__BB1_4259;
	bra.uni 	$L__BB1_4255;

$L__BB1_4259:
	mov.f64 	%fd7059, 0d4000000000000000;
	add.rn.f64 	%fd8498, %fd3366, %fd7059;
	bra.uni 	$L__BB1_4260;

$L__BB1_4255:
	setp.eq.s32 	%p6753, %r5, 2146435072;
	mov.f64 	%fd7058, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6272, %temp}, %fd7058;
	}
	setp.eq.s32 	%p6754, %r6272, 0;
	and.pred  	%p6755, %p6753, %p6754;
	@%p6755 bra 	$L__BB1_4258;
	bra.uni 	$L__BB1_4256;

$L__BB1_4258:
	setp.lt.s32 	%p6761, %r3, 0;
	mov.u32 	%r6277, 0;
	setp.gt.f64 	%p6762, %fd3367, 0d3FF0000000000000;
	selp.b32 	%r6278, 2146435072, 0, %p6762;
	xor.b32  	%r6279, %r6278, 2146435072;
	selp.b32 	%r6280, %r6279, %r6278, %p6761;
	setp.eq.f32 	%p6763, %f292, 0fBF800000;
	selp.b32 	%r6281, 1072693248, %r6280, %p6763;
	mov.b64 	%fd8498, {%r6277, %r6281};
	bra.uni 	$L__BB1_4260;

$L__BB1_4256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6273, %temp}, %fd3366;
	}
	and.b32  	%r6274, %r311, 2147483647;
	setp.ne.s32 	%p6756, %r6274, 2146435072;
	setp.ne.s32 	%p6757, %r6273, 0;
	or.pred  	%p6758, %p6756, %p6757;
	@%p6758 bra 	$L__BB1_4260;

	setp.ne.s32 	%p6759, %r5, 1071644672;
	and.pred  	%p6760, %p6759, %p220;
	selp.b32 	%r6275, %r7, %r6, %p6760;
	mov.u32 	%r6276, 0;
	mov.b64 	%fd8498, {%r6276, %r6275};

$L__BB1_4260:
	add.s64 	%rd1086, %rd194, %rd588;
	ld.global.f32 	%f293, [%rd1086];
	cvt.f64.f32 	%fd3377, %f293;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd3377;
	}
	abs.f64 	%fd3378, %fd3377;
	{ // callseq 337, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3378;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8501, [retval0+0];
	} // callseq 337
	setp.lt.s32 	%p6764, %r312, 0;
	and.pred  	%p221, %p6764, %p246;
	not.pred 	%p6766, %p221;
	@%p6766 bra 	$L__BB1_4262;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6282}, %fd8501;
	}
	xor.b32  	%r6283, %r6282, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6284, %temp}, %fd8501;
	}
	mov.b64 	%fd8501, {%r6284, %r6283};

$L__BB1_4262:
	setp.eq.f32 	%p6767, %f293, 0f00000000;
	@%p6767 bra 	$L__BB1_4266;
	bra.uni 	$L__BB1_4263;

$L__BB1_4266:
	setp.lt.s32 	%p6770, %r3, 0;
	mov.u32 	%r6285, 0;
	selp.b32 	%r6286, %r312, 0, %p246;
	or.b32  	%r6287, %r6286, 2146435072;
	selp.b32 	%r6288, %r6287, %r6286, %p6770;
	mov.b64 	%fd8501, {%r6285, %r6288};
	bra.uni 	$L__BB1_4267;

$L__BB1_4263:
	setp.gt.s32 	%p6768, %r312, -1;
	@%p6768 bra 	$L__BB1_4267;

	mov.f64 	%fd7060, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7061, %fd7060;
	setp.eq.f64 	%p6769, %fd7061, 0d4000000000000000;
	@%p6769 bra 	$L__BB1_4267;

	mov.f64 	%fd8501, 0dFFF8000000000000;

$L__BB1_4267:
	add.f64 	%fd7063, %fd3377, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6289}, %fd7063;
	}
	and.b32  	%r6290, %r6289, 2146435072;
	setp.ne.s32 	%p6772, %r6290, 2146435072;
	@%p6772 bra 	$L__BB1_4274;

	setp.gtu.f64 	%p6773, %fd3378, 0d7FF0000000000000;
	@%p6773 bra 	$L__BB1_4273;
	bra.uni 	$L__BB1_4269;

$L__BB1_4273:
	mov.f64 	%fd7065, 0d4000000000000000;
	add.rn.f64 	%fd8501, %fd3377, %fd7065;
	bra.uni 	$L__BB1_4274;

$L__BB1_4269:
	setp.eq.s32 	%p6774, %r5, 2146435072;
	mov.f64 	%fd7064, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6291, %temp}, %fd7064;
	}
	setp.eq.s32 	%p6775, %r6291, 0;
	and.pred  	%p6776, %p6774, %p6775;
	@%p6776 bra 	$L__BB1_4272;
	bra.uni 	$L__BB1_4270;

$L__BB1_4272:
	setp.lt.s32 	%p6782, %r3, 0;
	mov.u32 	%r6296, 0;
	setp.gt.f64 	%p6783, %fd3378, 0d3FF0000000000000;
	selp.b32 	%r6297, 2146435072, 0, %p6783;
	xor.b32  	%r6298, %r6297, 2146435072;
	selp.b32 	%r6299, %r6298, %r6297, %p6782;
	setp.eq.f32 	%p6784, %f293, 0fBF800000;
	selp.b32 	%r6300, 1072693248, %r6299, %p6784;
	mov.b64 	%fd8501, {%r6296, %r6300};
	bra.uni 	$L__BB1_4274;

$L__BB1_4270:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6292, %temp}, %fd3377;
	}
	and.b32  	%r6293, %r312, 2147483647;
	setp.ne.s32 	%p6777, %r6293, 2146435072;
	setp.ne.s32 	%p6778, %r6292, 0;
	or.pred  	%p6779, %p6777, %p6778;
	@%p6779 bra 	$L__BB1_4274;

	setp.ne.s32 	%p6780, %r5, 1071644672;
	and.pred  	%p6781, %p6780, %p221;
	selp.b32 	%r6294, %r7, %r6, %p6781;
	mov.u32 	%r6295, 0;
	mov.b64 	%fd8501, {%r6295, %r6294};

$L__BB1_4274:
	setp.eq.f32 	%p6785, %f293, 0f3F800000;
	selp.f64 	%fd7066, 0d3FF0000000000000, %fd8501, %p6785;
	setp.eq.f32 	%p6786, %f292, 0f3F800000;
	selp.f64 	%fd7067, 0d3FF0000000000000, %fd8498, %p6786;
	add.f64 	%fd3388, %fd7067, %fd7066;
	ld.global.f32 	%f294, [%rd100];
	cvt.f64.f32 	%fd3389, %f294;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd3389;
	}
	abs.f64 	%fd3390, %fd3389;
	{ // callseq 338, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3390;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8504, [retval0+0];
	} // callseq 338
	setp.lt.s32 	%p6787, %r313, 0;
	and.pred  	%p222, %p6787, %p246;
	not.pred 	%p6789, %p222;
	@%p6789 bra 	$L__BB1_4276;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6301}, %fd8504;
	}
	xor.b32  	%r6302, %r6301, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6303, %temp}, %fd8504;
	}
	mov.b64 	%fd8504, {%r6303, %r6302};

$L__BB1_4276:
	setp.eq.f32 	%p6790, %f294, 0f00000000;
	@%p6790 bra 	$L__BB1_4280;
	bra.uni 	$L__BB1_4277;

$L__BB1_4280:
	setp.lt.s32 	%p6793, %r3, 0;
	mov.u32 	%r6304, 0;
	selp.b32 	%r6305, %r313, 0, %p246;
	or.b32  	%r6306, %r6305, 2146435072;
	selp.b32 	%r6307, %r6306, %r6305, %p6793;
	mov.b64 	%fd8504, {%r6304, %r6307};
	bra.uni 	$L__BB1_4281;

$L__BB1_4277:
	setp.gt.s32 	%p6791, %r313, -1;
	@%p6791 bra 	$L__BB1_4281;

	mov.f64 	%fd7068, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7069, %fd7068;
	setp.eq.f64 	%p6792, %fd7069, 0d4000000000000000;
	@%p6792 bra 	$L__BB1_4281;

	mov.f64 	%fd8504, 0dFFF8000000000000;

$L__BB1_4281:
	add.f64 	%fd7071, %fd3389, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6308}, %fd7071;
	}
	and.b32  	%r6309, %r6308, 2146435072;
	setp.ne.s32 	%p6795, %r6309, 2146435072;
	@%p6795 bra 	$L__BB1_4288;

	setp.gtu.f64 	%p6796, %fd3390, 0d7FF0000000000000;
	@%p6796 bra 	$L__BB1_4287;
	bra.uni 	$L__BB1_4283;

$L__BB1_4287:
	mov.f64 	%fd7073, 0d4000000000000000;
	add.rn.f64 	%fd8504, %fd3389, %fd7073;
	bra.uni 	$L__BB1_4288;

$L__BB1_4283:
	setp.eq.s32 	%p6797, %r5, 2146435072;
	mov.f64 	%fd7072, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6310, %temp}, %fd7072;
	}
	setp.eq.s32 	%p6798, %r6310, 0;
	and.pred  	%p6799, %p6797, %p6798;
	@%p6799 bra 	$L__BB1_4286;
	bra.uni 	$L__BB1_4284;

$L__BB1_4286:
	setp.lt.s32 	%p6805, %r3, 0;
	mov.u32 	%r6315, 0;
	setp.gt.f64 	%p6806, %fd3390, 0d3FF0000000000000;
	selp.b32 	%r6316, 2146435072, 0, %p6806;
	xor.b32  	%r6317, %r6316, 2146435072;
	selp.b32 	%r6318, %r6317, %r6316, %p6805;
	setp.eq.f32 	%p6807, %f294, 0fBF800000;
	selp.b32 	%r6319, 1072693248, %r6318, %p6807;
	mov.b64 	%fd8504, {%r6315, %r6319};
	bra.uni 	$L__BB1_4288;

$L__BB1_4284:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6311, %temp}, %fd3389;
	}
	and.b32  	%r6312, %r313, 2147483647;
	setp.ne.s32 	%p6800, %r6312, 2146435072;
	setp.ne.s32 	%p6801, %r6311, 0;
	or.pred  	%p6802, %p6800, %p6801;
	@%p6802 bra 	$L__BB1_4288;

	setp.ne.s32 	%p6803, %r5, 1071644672;
	and.pred  	%p6804, %p6803, %p222;
	selp.b32 	%r6313, %r7, %r6, %p6804;
	mov.u32 	%r6314, 0;
	mov.b64 	%fd8504, {%r6314, %r6313};

$L__BB1_4288:
	setp.eq.f32 	%p6808, %f294, 0f3F800000;
	selp.f64 	%fd7074, 0d3FF0000000000000, %fd8504, %p6808;
	add.f64 	%fd3400, %fd3388, %fd7074;
	ld.global.f32 	%f295, [%rd101];
	ld.global.f32 	%f296, [%rd82];
	cvt.f64.f32 	%fd3401, %f296;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r314}, %fd3401;
	}
	abs.f64 	%fd3402, %fd3401;
	{ // callseq 339, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3402;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8507, [retval0+0];
	} // callseq 339
	setp.lt.s32 	%p6809, %r314, 0;
	and.pred  	%p223, %p6809, %p246;
	not.pred 	%p6811, %p223;
	@%p6811 bra 	$L__BB1_4290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6320}, %fd8507;
	}
	xor.b32  	%r6321, %r6320, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6322, %temp}, %fd8507;
	}
	mov.b64 	%fd8507, {%r6322, %r6321};

$L__BB1_4290:
	setp.eq.f32 	%p6812, %f296, 0f00000000;
	@%p6812 bra 	$L__BB1_4294;
	bra.uni 	$L__BB1_4291;

$L__BB1_4294:
	setp.lt.s32 	%p6815, %r3, 0;
	mov.u32 	%r6323, 0;
	selp.b32 	%r6324, %r314, 0, %p246;
	or.b32  	%r6325, %r6324, 2146435072;
	selp.b32 	%r6326, %r6325, %r6324, %p6815;
	mov.b64 	%fd8507, {%r6323, %r6326};
	bra.uni 	$L__BB1_4295;

$L__BB1_4291:
	setp.gt.s32 	%p6813, %r314, -1;
	@%p6813 bra 	$L__BB1_4295;

	mov.f64 	%fd7075, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7076, %fd7075;
	setp.eq.f64 	%p6814, %fd7076, 0d4000000000000000;
	@%p6814 bra 	$L__BB1_4295;

	mov.f64 	%fd8507, 0dFFF8000000000000;

$L__BB1_4295:
	add.f64 	%fd7078, %fd3401, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6327}, %fd7078;
	}
	and.b32  	%r6328, %r6327, 2146435072;
	setp.ne.s32 	%p6817, %r6328, 2146435072;
	@%p6817 bra 	$L__BB1_4302;

	setp.gtu.f64 	%p6818, %fd3402, 0d7FF0000000000000;
	@%p6818 bra 	$L__BB1_4301;
	bra.uni 	$L__BB1_4297;

$L__BB1_4301:
	mov.f64 	%fd7080, 0d4000000000000000;
	add.rn.f64 	%fd8507, %fd3401, %fd7080;
	bra.uni 	$L__BB1_4302;

$L__BB1_4297:
	setp.eq.s32 	%p6819, %r5, 2146435072;
	mov.f64 	%fd7079, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6329, %temp}, %fd7079;
	}
	setp.eq.s32 	%p6820, %r6329, 0;
	and.pred  	%p6821, %p6819, %p6820;
	@%p6821 bra 	$L__BB1_4300;
	bra.uni 	$L__BB1_4298;

$L__BB1_4300:
	setp.lt.s32 	%p6827, %r3, 0;
	mov.u32 	%r6334, 0;
	setp.gt.f64 	%p6828, %fd3402, 0d3FF0000000000000;
	selp.b32 	%r6335, 2146435072, 0, %p6828;
	xor.b32  	%r6336, %r6335, 2146435072;
	selp.b32 	%r6337, %r6336, %r6335, %p6827;
	setp.eq.f32 	%p6829, %f296, 0fBF800000;
	selp.b32 	%r6338, 1072693248, %r6337, %p6829;
	mov.b64 	%fd8507, {%r6334, %r6338};
	bra.uni 	$L__BB1_4302;

$L__BB1_4298:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6330, %temp}, %fd3401;
	}
	and.b32  	%r6331, %r314, 2147483647;
	setp.ne.s32 	%p6822, %r6331, 2146435072;
	setp.ne.s32 	%p6823, %r6330, 0;
	or.pred  	%p6824, %p6822, %p6823;
	@%p6824 bra 	$L__BB1_4302;

	setp.ne.s32 	%p6825, %r5, 1071644672;
	and.pred  	%p6826, %p6825, %p223;
	selp.b32 	%r6332, %r7, %r6, %p6826;
	mov.u32 	%r6333, 0;
	mov.b64 	%fd8507, {%r6333, %r6332};

$L__BB1_4302:
	add.s64 	%rd1087, %rd183, %rd588;
	ld.global.f32 	%f297, [%rd1087];
	cvt.f64.f32 	%fd3412, %f297;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r315}, %fd3412;
	}
	abs.f64 	%fd3413, %fd3412;
	{ // callseq 340, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3413;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8510, [retval0+0];
	} // callseq 340
	setp.lt.s32 	%p6830, %r315, 0;
	and.pred  	%p224, %p6830, %p246;
	not.pred 	%p6832, %p224;
	@%p6832 bra 	$L__BB1_4304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6339}, %fd8510;
	}
	xor.b32  	%r6340, %r6339, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6341, %temp}, %fd8510;
	}
	mov.b64 	%fd8510, {%r6341, %r6340};

$L__BB1_4304:
	setp.eq.f32 	%p6833, %f297, 0f00000000;
	@%p6833 bra 	$L__BB1_4308;
	bra.uni 	$L__BB1_4305;

$L__BB1_4308:
	setp.lt.s32 	%p6836, %r3, 0;
	mov.u32 	%r6342, 0;
	selp.b32 	%r6343, %r315, 0, %p246;
	or.b32  	%r6344, %r6343, 2146435072;
	selp.b32 	%r6345, %r6344, %r6343, %p6836;
	mov.b64 	%fd8510, {%r6342, %r6345};
	bra.uni 	$L__BB1_4309;

$L__BB1_4305:
	setp.gt.s32 	%p6834, %r315, -1;
	@%p6834 bra 	$L__BB1_4309;

	mov.f64 	%fd7081, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7082, %fd7081;
	setp.eq.f64 	%p6835, %fd7082, 0d4000000000000000;
	@%p6835 bra 	$L__BB1_4309;

	mov.f64 	%fd8510, 0dFFF8000000000000;

$L__BB1_4309:
	add.f64 	%fd7084, %fd3412, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6346}, %fd7084;
	}
	and.b32  	%r6347, %r6346, 2146435072;
	setp.ne.s32 	%p6838, %r6347, 2146435072;
	@%p6838 bra 	$L__BB1_4316;

	setp.gtu.f64 	%p6839, %fd3413, 0d7FF0000000000000;
	@%p6839 bra 	$L__BB1_4315;
	bra.uni 	$L__BB1_4311;

$L__BB1_4315:
	mov.f64 	%fd7086, 0d4000000000000000;
	add.rn.f64 	%fd8510, %fd3412, %fd7086;
	bra.uni 	$L__BB1_4316;

$L__BB1_4311:
	setp.eq.s32 	%p6840, %r5, 2146435072;
	mov.f64 	%fd7085, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6348, %temp}, %fd7085;
	}
	setp.eq.s32 	%p6841, %r6348, 0;
	and.pred  	%p6842, %p6840, %p6841;
	@%p6842 bra 	$L__BB1_4314;
	bra.uni 	$L__BB1_4312;

$L__BB1_4314:
	setp.lt.s32 	%p6848, %r3, 0;
	mov.u32 	%r6353, 0;
	setp.gt.f64 	%p6849, %fd3413, 0d3FF0000000000000;
	selp.b32 	%r6354, 2146435072, 0, %p6849;
	xor.b32  	%r6355, %r6354, 2146435072;
	selp.b32 	%r6356, %r6355, %r6354, %p6848;
	setp.eq.f32 	%p6850, %f297, 0fBF800000;
	selp.b32 	%r6357, 1072693248, %r6356, %p6850;
	mov.b64 	%fd8510, {%r6353, %r6357};
	bra.uni 	$L__BB1_4316;

$L__BB1_4312:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6349, %temp}, %fd3412;
	}
	and.b32  	%r6350, %r315, 2147483647;
	setp.ne.s32 	%p6843, %r6350, 2146435072;
	setp.ne.s32 	%p6844, %r6349, 0;
	or.pred  	%p6845, %p6843, %p6844;
	@%p6845 bra 	$L__BB1_4316;

	setp.ne.s32 	%p6846, %r5, 1071644672;
	and.pred  	%p6847, %p6846, %p224;
	selp.b32 	%r6351, %r7, %r6, %p6847;
	mov.u32 	%r6352, 0;
	mov.b64 	%fd8510, {%r6352, %r6351};

$L__BB1_4316:
	ld.global.f32 	%f298, [%rd103];
	cvt.f64.f32 	%fd3423, %f298;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r316}, %fd3423;
	}
	abs.f64 	%fd3424, %fd3423;
	{ // callseq 341, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3424;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8513, [retval0+0];
	} // callseq 341
	setp.lt.s32 	%p6851, %r316, 0;
	and.pred  	%p225, %p6851, %p246;
	not.pred 	%p6853, %p225;
	@%p6853 bra 	$L__BB1_4318;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6358}, %fd8513;
	}
	xor.b32  	%r6359, %r6358, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6360, %temp}, %fd8513;
	}
	mov.b64 	%fd8513, {%r6360, %r6359};

$L__BB1_4318:
	setp.eq.f32 	%p6854, %f298, 0f00000000;
	setp.eq.f32 	%p6855, %f296, 0f3F800000;
	selp.f64 	%fd7087, 0d3FF0000000000000, %fd8507, %p6855;
	setp.eq.f32 	%p6856, %f297, 0f3F800000;
	selp.f64 	%fd7088, 0d3FF0000000000000, %fd8510, %p6856;
	add.f64 	%fd3428, %fd7087, %fd7088;
	@%p6854 bra 	$L__BB1_4322;
	bra.uni 	$L__BB1_4319;

$L__BB1_4322:
	setp.lt.s32 	%p6859, %r3, 0;
	mov.u32 	%r6361, 0;
	selp.b32 	%r6362, %r316, 0, %p246;
	or.b32  	%r6363, %r6362, 2146435072;
	selp.b32 	%r6364, %r6363, %r6362, %p6859;
	mov.b64 	%fd8513, {%r6361, %r6364};
	bra.uni 	$L__BB1_4323;

$L__BB1_4319:
	setp.gt.s32 	%p6857, %r316, -1;
	@%p6857 bra 	$L__BB1_4323;

	mov.f64 	%fd7089, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7090, %fd7089;
	setp.eq.f64 	%p6858, %fd7090, 0d4000000000000000;
	@%p6858 bra 	$L__BB1_4323;

	mov.f64 	%fd8513, 0dFFF8000000000000;

$L__BB1_4323:
	add.f64 	%fd7092, %fd3423, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6365}, %fd7092;
	}
	and.b32  	%r6366, %r6365, 2146435072;
	setp.ne.s32 	%p6861, %r6366, 2146435072;
	@%p6861 bra 	$L__BB1_4330;

	setp.gtu.f64 	%p6862, %fd3424, 0d7FF0000000000000;
	@%p6862 bra 	$L__BB1_4329;
	bra.uni 	$L__BB1_4325;

$L__BB1_4329:
	mov.f64 	%fd7094, 0d4000000000000000;
	add.rn.f64 	%fd8513, %fd3423, %fd7094;
	bra.uni 	$L__BB1_4330;

$L__BB1_4325:
	setp.eq.s32 	%p6863, %r5, 2146435072;
	mov.f64 	%fd7093, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6367, %temp}, %fd7093;
	}
	setp.eq.s32 	%p6864, %r6367, 0;
	and.pred  	%p6865, %p6863, %p6864;
	@%p6865 bra 	$L__BB1_4328;
	bra.uni 	$L__BB1_4326;

$L__BB1_4328:
	setp.lt.s32 	%p6871, %r3, 0;
	mov.u32 	%r6372, 0;
	setp.gt.f64 	%p6872, %fd3424, 0d3FF0000000000000;
	selp.b32 	%r6373, 2146435072, 0, %p6872;
	xor.b32  	%r6374, %r6373, 2146435072;
	selp.b32 	%r6375, %r6374, %r6373, %p6871;
	setp.eq.f32 	%p6873, %f298, 0fBF800000;
	selp.b32 	%r6376, 1072693248, %r6375, %p6873;
	mov.b64 	%fd8513, {%r6372, %r6376};
	bra.uni 	$L__BB1_4330;

$L__BB1_4326:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6368, %temp}, %fd3423;
	}
	and.b32  	%r6369, %r316, 2147483647;
	setp.ne.s32 	%p6866, %r6369, 2146435072;
	setp.ne.s32 	%p6867, %r6368, 0;
	or.pred  	%p6868, %p6866, %p6867;
	@%p6868 bra 	$L__BB1_4330;

	setp.ne.s32 	%p6869, %r5, 1071644672;
	and.pred  	%p6870, %p6869, %p225;
	selp.b32 	%r6370, %r7, %r6, %p6870;
	mov.u32 	%r6371, 0;
	mov.b64 	%fd8513, {%r6371, %r6370};

$L__BB1_4330:
	cvt.rn.f32.f64 	%f1642, %fd3400;
	cvt.f64.f32 	%fd7095, %f295;
	rcp.rn.f64 	%fd7096, %fd7095;
	setp.eq.f32 	%p6874, %f298, 0f3F800000;
	selp.f64 	%fd7097, 0d3FF0000000000000, %fd8513, %p6874;
	add.f64 	%fd7098, %fd3428, %fd7097;
	mul.f64 	%fd7099, %fd7096, %fd7098;
	cvt.rn.f32.f64 	%f1643, %fd7099;
	ld.global.f32 	%f1644, [%rd104];
	sub.f32 	%f1645, %f1644, %f1643;
	cvt.f64.f32 	%fd7100, %f1645;
	cvt.f64.f32 	%fd7101, %f1642;
	fma.rn.f64 	%fd7102, %fd7101, 0dBFE0000000000000, %fd7100;
	mul.f64 	%fd7103, %fd7102, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1646, %fd7103;
	mul.f32 	%f1647, %f297, %f293;
	fma.rn.f32 	%f1648, %f296, %f292, %f1647;
	fma.rn.f32 	%f1649, %f298, %f294, %f1648;
	cvt.f64.f32 	%fd7104, %f1649;
	mul.f64 	%fd7105, %fd7096, %fd7104;
	cvt.rn.f32.f64 	%f1650, %fd7105;
	add.f32 	%f1651, %f1644, %f1646;
	div.rn.f32 	%f1652, %f296, %f295;
	fma.rn.f32 	%f1653, %f1652, %f1642, %f1651;
	mul.f32 	%f1654, %f292, %f1650;
	sub.f32 	%f299, %f1653, %f1654;
	ld.global.f32 	%f300, [%rd91];
	cvt.f64.f32 	%fd3435, %f300;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r317}, %fd3435;
	}
	abs.f64 	%fd3436, %fd3435;
	{ // callseq 342, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3436;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8588, [retval0+0];
	} // callseq 342
	setp.lt.s32 	%p6875, %r317, 0;
	and.pred  	%p226, %p6875, %p246;
	not.pred 	%p6877, %p226;
	mov.f64 	%fd8516, %fd8588;
	@%p6877 bra 	$L__BB1_4332;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6377}, %fd8588;
	}
	xor.b32  	%r6378, %r6377, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6379, %temp}, %fd8588;
	}
	mov.b64 	%fd8516, {%r6379, %r6378};

$L__BB1_4332:
	setp.eq.f32 	%p6878, %f300, 0f00000000;
	@%p6878 bra 	$L__BB1_4336;
	bra.uni 	$L__BB1_4333;

$L__BB1_4336:
	setp.lt.s32 	%p6881, %r3, 0;
	mov.u32 	%r6380, 0;
	selp.b32 	%r6381, %r317, 0, %p246;
	or.b32  	%r6382, %r6381, 2146435072;
	selp.b32 	%r6383, %r6382, %r6381, %p6881;
	mov.b64 	%fd8516, {%r6380, %r6383};
	bra.uni 	$L__BB1_4337;

$L__BB1_4333:
	setp.gt.s32 	%p6879, %r317, -1;
	@%p6879 bra 	$L__BB1_4337;

	mov.f64 	%fd7106, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7107, %fd7106;
	setp.eq.f64 	%p6880, %fd7107, 0d4000000000000000;
	@%p6880 bra 	$L__BB1_4337;

	mov.f64 	%fd8516, 0dFFF8000000000000;

$L__BB1_4337:
	add.f64 	%fd7109, %fd3435, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6384}, %fd7109;
	}
	and.b32  	%r318, %r6384, 2146435072;
	setp.ne.s32 	%p6883, %r318, 2146435072;
	@%p6883 bra 	$L__BB1_4344;

	setp.gtu.f64 	%p6884, %fd3436, 0d7FF0000000000000;
	@%p6884 bra 	$L__BB1_4343;
	bra.uni 	$L__BB1_4339;

$L__BB1_4343:
	mov.f64 	%fd7111, 0d4000000000000000;
	add.rn.f64 	%fd8516, %fd3435, %fd7111;
	bra.uni 	$L__BB1_4344;

$L__BB1_4339:
	setp.eq.s32 	%p6885, %r5, 2146435072;
	mov.f64 	%fd7110, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6385, %temp}, %fd7110;
	}
	setp.eq.s32 	%p6886, %r6385, 0;
	and.pred  	%p6887, %p6885, %p6886;
	@%p6887 bra 	$L__BB1_4342;
	bra.uni 	$L__BB1_4340;

$L__BB1_4342:
	setp.lt.s32 	%p6893, %r3, 0;
	mov.u32 	%r6390, 0;
	setp.gt.f64 	%p6894, %fd3436, 0d3FF0000000000000;
	selp.b32 	%r6391, 2146435072, 0, %p6894;
	xor.b32  	%r6392, %r6391, 2146435072;
	selp.b32 	%r6393, %r6392, %r6391, %p6893;
	setp.eq.f32 	%p6895, %f300, 0fBF800000;
	selp.b32 	%r6394, 1072693248, %r6393, %p6895;
	mov.b64 	%fd8516, {%r6390, %r6394};
	bra.uni 	$L__BB1_4344;

$L__BB1_4340:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6386, %temp}, %fd3435;
	}
	and.b32  	%r6387, %r317, 2147483647;
	setp.ne.s32 	%p6888, %r6387, 2146435072;
	setp.ne.s32 	%p6889, %r6386, 0;
	or.pred  	%p6890, %p6888, %p6889;
	@%p6890 bra 	$L__BB1_4344;

	setp.ne.s32 	%p6891, %r5, 1071644672;
	and.pred  	%p6892, %p6891, %p226;
	selp.b32 	%r6388, %r7, %r6, %p6892;
	mov.u32 	%r6389, 0;
	mov.b64 	%fd8516, {%r6389, %r6388};

$L__BB1_4344:
	ld.global.f32 	%f301, [%rd93];
	cvt.f64.f32 	%fd3446, %f301;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r319}, %fd3446;
	}
	abs.f64 	%fd3447, %fd3446;
	{ // callseq 343, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3447;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8591, [retval0+0];
	} // callseq 343
	setp.lt.s32 	%p6896, %r319, 0;
	and.pred  	%p227, %p6896, %p246;
	not.pred 	%p6898, %p227;
	mov.f64 	%fd8519, %fd8591;
	@%p6898 bra 	$L__BB1_4346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6395}, %fd8591;
	}
	xor.b32  	%r6396, %r6395, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6397, %temp}, %fd8591;
	}
	mov.b64 	%fd8519, {%r6397, %r6396};

$L__BB1_4346:
	setp.eq.f32 	%p6899, %f301, 0f00000000;
	@%p6899 bra 	$L__BB1_4350;
	bra.uni 	$L__BB1_4347;

$L__BB1_4350:
	setp.lt.s32 	%p6902, %r3, 0;
	mov.u32 	%r6398, 0;
	selp.b32 	%r6399, %r319, 0, %p246;
	or.b32  	%r6400, %r6399, 2146435072;
	selp.b32 	%r6401, %r6400, %r6399, %p6902;
	mov.b64 	%fd8519, {%r6398, %r6401};
	bra.uni 	$L__BB1_4351;

$L__BB1_4347:
	setp.gt.s32 	%p6900, %r319, -1;
	@%p6900 bra 	$L__BB1_4351;

	mov.f64 	%fd7112, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7113, %fd7112;
	setp.eq.f64 	%p6901, %fd7113, 0d4000000000000000;
	@%p6901 bra 	$L__BB1_4351;

	mov.f64 	%fd8519, 0dFFF8000000000000;

$L__BB1_4351:
	add.f64 	%fd7115, %fd3446, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6402}, %fd7115;
	}
	and.b32  	%r320, %r6402, 2146435072;
	setp.ne.s32 	%p6904, %r320, 2146435072;
	@%p6904 bra 	$L__BB1_4358;

	setp.gtu.f64 	%p6905, %fd3447, 0d7FF0000000000000;
	@%p6905 bra 	$L__BB1_4357;
	bra.uni 	$L__BB1_4353;

$L__BB1_4357:
	mov.f64 	%fd7117, 0d4000000000000000;
	add.rn.f64 	%fd8519, %fd3446, %fd7117;
	bra.uni 	$L__BB1_4358;

$L__BB1_4353:
	setp.eq.s32 	%p6906, %r5, 2146435072;
	mov.f64 	%fd7116, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6403, %temp}, %fd7116;
	}
	setp.eq.s32 	%p6907, %r6403, 0;
	and.pred  	%p6908, %p6906, %p6907;
	@%p6908 bra 	$L__BB1_4356;
	bra.uni 	$L__BB1_4354;

$L__BB1_4356:
	setp.lt.s32 	%p6914, %r3, 0;
	mov.u32 	%r6408, 0;
	setp.gt.f64 	%p6915, %fd3447, 0d3FF0000000000000;
	selp.b32 	%r6409, 2146435072, 0, %p6915;
	xor.b32  	%r6410, %r6409, 2146435072;
	selp.b32 	%r6411, %r6410, %r6409, %p6914;
	setp.eq.f32 	%p6916, %f301, 0fBF800000;
	selp.b32 	%r6412, 1072693248, %r6411, %p6916;
	mov.b64 	%fd8519, {%r6408, %r6412};
	bra.uni 	$L__BB1_4358;

$L__BB1_4354:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6404, %temp}, %fd3446;
	}
	and.b32  	%r6405, %r319, 2147483647;
	setp.ne.s32 	%p6909, %r6405, 2146435072;
	setp.ne.s32 	%p6910, %r6404, 0;
	or.pred  	%p6911, %p6909, %p6910;
	@%p6911 bra 	$L__BB1_4358;

	setp.ne.s32 	%p6912, %r5, 1071644672;
	and.pred  	%p6913, %p6912, %p227;
	selp.b32 	%r6406, %r7, %r6, %p6913;
	mov.u32 	%r6407, 0;
	mov.b64 	%fd8519, {%r6407, %r6406};

$L__BB1_4358:
	setp.eq.f32 	%p6917, %f301, 0f3F800000;
	selp.f64 	%fd7118, 0d3FF0000000000000, %fd8519, %p6917;
	setp.eq.f32 	%p6918, %f300, 0f3F800000;
	selp.f64 	%fd7119, 0d3FF0000000000000, %fd8516, %p6918;
	add.f64 	%fd3457, %fd7119, %fd7118;
	ld.global.f32 	%f302, [%rd95];
	cvt.f64.f32 	%fd3458, %f302;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd3458;
	}
	abs.f64 	%fd3459, %fd3458;
	{ // callseq 344, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3459;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8594, [retval0+0];
	} // callseq 344
	setp.lt.s32 	%p6919, %r321, 0;
	and.pred  	%p228, %p6919, %p246;
	not.pred 	%p6921, %p228;
	mov.f64 	%fd8522, %fd8594;
	@%p6921 bra 	$L__BB1_4360;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6413}, %fd8594;
	}
	xor.b32  	%r6414, %r6413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6415, %temp}, %fd8594;
	}
	mov.b64 	%fd8522, {%r6415, %r6414};

$L__BB1_4360:
	setp.eq.f32 	%p6922, %f302, 0f00000000;
	@%p6922 bra 	$L__BB1_4364;
	bra.uni 	$L__BB1_4361;

$L__BB1_4364:
	setp.lt.s32 	%p6925, %r3, 0;
	mov.u32 	%r6416, 0;
	selp.b32 	%r6417, %r321, 0, %p246;
	or.b32  	%r6418, %r6417, 2146435072;
	selp.b32 	%r6419, %r6418, %r6417, %p6925;
	mov.b64 	%fd8522, {%r6416, %r6419};
	bra.uni 	$L__BB1_4365;

$L__BB1_4361:
	setp.gt.s32 	%p6923, %r321, -1;
	@%p6923 bra 	$L__BB1_4365;

	mov.f64 	%fd7120, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7121, %fd7120;
	setp.eq.f64 	%p6924, %fd7121, 0d4000000000000000;
	@%p6924 bra 	$L__BB1_4365;

	mov.f64 	%fd8522, 0dFFF8000000000000;

$L__BB1_4365:
	add.f64 	%fd7123, %fd3458, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6420}, %fd7123;
	}
	and.b32  	%r322, %r6420, 2146435072;
	setp.ne.s32 	%p6927, %r322, 2146435072;
	@%p6927 bra 	$L__BB1_4372;

	setp.gtu.f64 	%p6928, %fd3459, 0d7FF0000000000000;
	@%p6928 bra 	$L__BB1_4371;
	bra.uni 	$L__BB1_4367;

$L__BB1_4371:
	mov.f64 	%fd7125, 0d4000000000000000;
	add.rn.f64 	%fd8522, %fd3458, %fd7125;
	bra.uni 	$L__BB1_4372;

$L__BB1_4367:
	setp.eq.s32 	%p6929, %r5, 2146435072;
	mov.f64 	%fd7124, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6421, %temp}, %fd7124;
	}
	setp.eq.s32 	%p6930, %r6421, 0;
	and.pred  	%p6931, %p6929, %p6930;
	@%p6931 bra 	$L__BB1_4370;
	bra.uni 	$L__BB1_4368;

$L__BB1_4370:
	setp.lt.s32 	%p6937, %r3, 0;
	mov.u32 	%r6426, 0;
	setp.gt.f64 	%p6938, %fd3459, 0d3FF0000000000000;
	selp.b32 	%r6427, 2146435072, 0, %p6938;
	xor.b32  	%r6428, %r6427, 2146435072;
	selp.b32 	%r6429, %r6428, %r6427, %p6937;
	setp.eq.f32 	%p6939, %f302, 0fBF800000;
	selp.b32 	%r6430, 1072693248, %r6429, %p6939;
	mov.b64 	%fd8522, {%r6426, %r6430};
	bra.uni 	$L__BB1_4372;

$L__BB1_4368:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6422, %temp}, %fd3458;
	}
	and.b32  	%r6423, %r321, 2147483647;
	setp.ne.s32 	%p6932, %r6423, 2146435072;
	setp.ne.s32 	%p6933, %r6422, 0;
	or.pred  	%p6934, %p6932, %p6933;
	@%p6934 bra 	$L__BB1_4372;

	setp.ne.s32 	%p6935, %r5, 1071644672;
	and.pred  	%p6936, %p6935, %p228;
	selp.b32 	%r6424, %r7, %r6, %p6936;
	mov.u32 	%r6425, 0;
	mov.b64 	%fd8522, {%r6425, %r6424};

$L__BB1_4372:
	setp.eq.f32 	%p6940, %f302, 0f3F800000;
	selp.f64 	%fd7126, 0d3FF0000000000000, %fd8522, %p6940;
	add.f64 	%fd3469, %fd3457, %fd7126;
	ld.global.f32 	%f303, [%rd97];
	cvt.f64.f32 	%fd7127, %f303;
	rcp.rn.f64 	%fd3470, %fd7127;
	ld.global.f32 	%f304, [%rd84];
	cvt.f64.f32 	%fd3471, %f304;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd3471;
	}
	abs.f64 	%fd3472, %fd3471;
	{ // callseq 345, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3472;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8597, [retval0+0];
	} // callseq 345
	setp.lt.s32 	%p6941, %r323, 0;
	and.pred  	%p229, %p6941, %p246;
	not.pred 	%p6943, %p229;
	mov.f64 	%fd8525, %fd8597;
	@%p6943 bra 	$L__BB1_4374;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6431}, %fd8597;
	}
	xor.b32  	%r6432, %r6431, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6433, %temp}, %fd8597;
	}
	mov.b64 	%fd8525, {%r6433, %r6432};

$L__BB1_4374:
	setp.eq.f32 	%p6944, %f304, 0f00000000;
	@%p6944 bra 	$L__BB1_4378;
	bra.uni 	$L__BB1_4375;

$L__BB1_4378:
	setp.lt.s32 	%p6947, %r3, 0;
	mov.u32 	%r6434, 0;
	selp.b32 	%r6435, %r323, 0, %p246;
	or.b32  	%r6436, %r6435, 2146435072;
	selp.b32 	%r6437, %r6436, %r6435, %p6947;
	mov.b64 	%fd8525, {%r6434, %r6437};
	bra.uni 	$L__BB1_4379;

$L__BB1_4375:
	setp.gt.s32 	%p6945, %r323, -1;
	@%p6945 bra 	$L__BB1_4379;

	mov.f64 	%fd7128, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7129, %fd7128;
	setp.eq.f64 	%p6946, %fd7129, 0d4000000000000000;
	@%p6946 bra 	$L__BB1_4379;

	mov.f64 	%fd8525, 0dFFF8000000000000;

$L__BB1_4379:
	add.f64 	%fd7131, %fd3471, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6438}, %fd7131;
	}
	and.b32  	%r324, %r6438, 2146435072;
	setp.ne.s32 	%p6949, %r324, 2146435072;
	@%p6949 bra 	$L__BB1_4386;

	setp.gtu.f64 	%p6950, %fd3472, 0d7FF0000000000000;
	@%p6950 bra 	$L__BB1_4385;
	bra.uni 	$L__BB1_4381;

$L__BB1_4385:
	mov.f64 	%fd7133, 0d4000000000000000;
	add.rn.f64 	%fd8525, %fd3471, %fd7133;
	bra.uni 	$L__BB1_4386;

$L__BB1_4381:
	setp.eq.s32 	%p6951, %r5, 2146435072;
	mov.f64 	%fd7132, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6439, %temp}, %fd7132;
	}
	setp.eq.s32 	%p6952, %r6439, 0;
	and.pred  	%p6953, %p6951, %p6952;
	@%p6953 bra 	$L__BB1_4384;
	bra.uni 	$L__BB1_4382;

$L__BB1_4384:
	setp.lt.s32 	%p6959, %r3, 0;
	mov.u32 	%r6444, 0;
	setp.gt.f64 	%p6960, %fd3472, 0d3FF0000000000000;
	selp.b32 	%r6445, 2146435072, 0, %p6960;
	xor.b32  	%r6446, %r6445, 2146435072;
	selp.b32 	%r6447, %r6446, %r6445, %p6959;
	setp.eq.f32 	%p6961, %f304, 0fBF800000;
	selp.b32 	%r6448, 1072693248, %r6447, %p6961;
	mov.b64 	%fd8525, {%r6444, %r6448};
	bra.uni 	$L__BB1_4386;

$L__BB1_4382:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6440, %temp}, %fd3471;
	}
	and.b32  	%r6441, %r323, 2147483647;
	setp.ne.s32 	%p6954, %r6441, 2146435072;
	setp.ne.s32 	%p6955, %r6440, 0;
	or.pred  	%p6956, %p6954, %p6955;
	@%p6956 bra 	$L__BB1_4386;

	setp.ne.s32 	%p6957, %r5, 1071644672;
	and.pred  	%p6958, %p6957, %p229;
	selp.b32 	%r6442, %r7, %r6, %p6958;
	mov.u32 	%r6443, 0;
	mov.b64 	%fd8525, {%r6443, %r6442};

$L__BB1_4386:
	ld.global.f32 	%f305, [%rd86+-4];
	cvt.f64.f32 	%fd3482, %f305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r325}, %fd3482;
	}
	abs.f64 	%fd3483, %fd3482;
	{ // callseq 346, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3483;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8600, [retval0+0];
	} // callseq 346
	setp.lt.s32 	%p6962, %r325, 0;
	and.pred  	%p230, %p6962, %p246;
	not.pred 	%p6964, %p230;
	mov.f64 	%fd8528, %fd8600;
	@%p6964 bra 	$L__BB1_4388;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6449}, %fd8600;
	}
	xor.b32  	%r6450, %r6449, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6451, %temp}, %fd8600;
	}
	mov.b64 	%fd8528, {%r6451, %r6450};

$L__BB1_4388:
	setp.eq.f32 	%p6965, %f305, 0f00000000;
	@%p6965 bra 	$L__BB1_4392;
	bra.uni 	$L__BB1_4389;

$L__BB1_4392:
	setp.lt.s32 	%p6968, %r3, 0;
	mov.u32 	%r6452, 0;
	selp.b32 	%r6453, %r325, 0, %p246;
	or.b32  	%r6454, %r6453, 2146435072;
	selp.b32 	%r6455, %r6454, %r6453, %p6968;
	mov.b64 	%fd8528, {%r6452, %r6455};
	bra.uni 	$L__BB1_4393;

$L__BB1_4389:
	setp.gt.s32 	%p6966, %r325, -1;
	@%p6966 bra 	$L__BB1_4393;

	mov.f64 	%fd7134, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7135, %fd7134;
	setp.eq.f64 	%p6967, %fd7135, 0d4000000000000000;
	@%p6967 bra 	$L__BB1_4393;

	mov.f64 	%fd8528, 0dFFF8000000000000;

$L__BB1_4393:
	add.f64 	%fd7137, %fd3482, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6456}, %fd7137;
	}
	and.b32  	%r326, %r6456, 2146435072;
	setp.ne.s32 	%p6970, %r326, 2146435072;
	@%p6970 bra 	$L__BB1_4400;

	setp.gtu.f64 	%p6971, %fd3483, 0d7FF0000000000000;
	@%p6971 bra 	$L__BB1_4399;
	bra.uni 	$L__BB1_4395;

$L__BB1_4399:
	mov.f64 	%fd7139, 0d4000000000000000;
	add.rn.f64 	%fd8528, %fd3482, %fd7139;
	bra.uni 	$L__BB1_4400;

$L__BB1_4395:
	setp.eq.s32 	%p6972, %r5, 2146435072;
	mov.f64 	%fd7138, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6457, %temp}, %fd7138;
	}
	setp.eq.s32 	%p6973, %r6457, 0;
	and.pred  	%p6974, %p6972, %p6973;
	@%p6974 bra 	$L__BB1_4398;
	bra.uni 	$L__BB1_4396;

$L__BB1_4398:
	setp.lt.s32 	%p6980, %r3, 0;
	mov.u32 	%r6462, 0;
	setp.gt.f64 	%p6981, %fd3483, 0d3FF0000000000000;
	selp.b32 	%r6463, 2146435072, 0, %p6981;
	xor.b32  	%r6464, %r6463, 2146435072;
	selp.b32 	%r6465, %r6464, %r6463, %p6980;
	setp.eq.f32 	%p6982, %f305, 0fBF800000;
	selp.b32 	%r6466, 1072693248, %r6465, %p6982;
	mov.b64 	%fd8528, {%r6462, %r6466};
	bra.uni 	$L__BB1_4400;

$L__BB1_4396:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6458, %temp}, %fd3482;
	}
	and.b32  	%r6459, %r325, 2147483647;
	setp.ne.s32 	%p6975, %r6459, 2146435072;
	setp.ne.s32 	%p6976, %r6458, 0;
	or.pred  	%p6977, %p6975, %p6976;
	@%p6977 bra 	$L__BB1_4400;

	setp.ne.s32 	%p6978, %r5, 1071644672;
	and.pred  	%p6979, %p6978, %p230;
	selp.b32 	%r6460, %r7, %r6, %p6979;
	mov.u32 	%r6461, 0;
	mov.b64 	%fd8528, {%r6461, %r6460};

$L__BB1_4400:
	cvt.rn.f32.f64 	%f306, %fd3469;
	setp.eq.f32 	%p6983, %f305, 0f3F800000;
	selp.f64 	%fd7140, 0d3FF0000000000000, %fd8528, %p6983;
	setp.eq.f32 	%p6984, %f304, 0f3F800000;
	selp.f64 	%fd7141, 0d3FF0000000000000, %fd8525, %p6984;
	add.f64 	%fd3493, %fd7141, %fd7140;
	ld.global.f32 	%f307, [%rd88];
	cvt.f64.f32 	%fd3494, %f307;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd3494;
	}
	abs.f64 	%fd3495, %fd3494;
	{ // callseq 347, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3495;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8603, [retval0+0];
	} // callseq 347
	setp.lt.s32 	%p6985, %r327, 0;
	and.pred  	%p231, %p6985, %p246;
	not.pred 	%p6987, %p231;
	mov.f64 	%fd8531, %fd8603;
	@%p6987 bra 	$L__BB1_4402;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6467}, %fd8603;
	}
	xor.b32  	%r6468, %r6467, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6469, %temp}, %fd8603;
	}
	mov.b64 	%fd8531, {%r6469, %r6468};

$L__BB1_4402:
	setp.eq.f32 	%p6988, %f307, 0f00000000;
	@%p6988 bra 	$L__BB1_4406;
	bra.uni 	$L__BB1_4403;

$L__BB1_4406:
	setp.lt.s32 	%p6991, %r3, 0;
	mov.u32 	%r6470, 0;
	selp.b32 	%r6471, %r327, 0, %p246;
	or.b32  	%r6472, %r6471, 2146435072;
	selp.b32 	%r6473, %r6472, %r6471, %p6991;
	mov.b64 	%fd8531, {%r6470, %r6473};
	bra.uni 	$L__BB1_4407;

$L__BB1_4403:
	setp.gt.s32 	%p6989, %r327, -1;
	@%p6989 bra 	$L__BB1_4407;

	mov.f64 	%fd7142, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7143, %fd7142;
	setp.eq.f64 	%p6990, %fd7143, 0d4000000000000000;
	@%p6990 bra 	$L__BB1_4407;

	mov.f64 	%fd8531, 0dFFF8000000000000;

$L__BB1_4407:
	add.f64 	%fd7145, %fd3494, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6474}, %fd7145;
	}
	and.b32  	%r328, %r6474, 2146435072;
	setp.ne.s32 	%p6993, %r328, 2146435072;
	@%p6993 bra 	$L__BB1_4414;

	setp.gtu.f64 	%p6994, %fd3495, 0d7FF0000000000000;
	@%p6994 bra 	$L__BB1_4413;
	bra.uni 	$L__BB1_4409;

$L__BB1_4413:
	mov.f64 	%fd7147, 0d4000000000000000;
	add.rn.f64 	%fd8531, %fd3494, %fd7147;
	bra.uni 	$L__BB1_4414;

$L__BB1_4409:
	setp.eq.s32 	%p6995, %r5, 2146435072;
	mov.f64 	%fd7146, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6475, %temp}, %fd7146;
	}
	setp.eq.s32 	%p6996, %r6475, 0;
	and.pred  	%p6997, %p6995, %p6996;
	@%p6997 bra 	$L__BB1_4412;
	bra.uni 	$L__BB1_4410;

$L__BB1_4412:
	setp.lt.s32 	%p7003, %r3, 0;
	mov.u32 	%r6480, 0;
	setp.gt.f64 	%p7004, %fd3495, 0d3FF0000000000000;
	selp.b32 	%r6481, 2146435072, 0, %p7004;
	xor.b32  	%r6482, %r6481, 2146435072;
	selp.b32 	%r6483, %r6482, %r6481, %p7003;
	setp.eq.f32 	%p7005, %f307, 0fBF800000;
	selp.b32 	%r6484, 1072693248, %r6483, %p7005;
	mov.b64 	%fd8531, {%r6480, %r6484};
	bra.uni 	$L__BB1_4414;

$L__BB1_4410:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6476, %temp}, %fd3494;
	}
	and.b32  	%r6477, %r327, 2147483647;
	setp.ne.s32 	%p6998, %r6477, 2146435072;
	setp.ne.s32 	%p6999, %r6476, 0;
	or.pred  	%p7000, %p6998, %p6999;
	@%p7000 bra 	$L__BB1_4414;

	setp.ne.s32 	%p7001, %r5, 1071644672;
	and.pred  	%p7002, %p7001, %p231;
	selp.b32 	%r6478, %r7, %r6, %p7002;
	mov.u32 	%r6479, 0;
	mov.b64 	%fd8531, {%r6479, %r6478};

$L__BB1_4414:
	setp.eq.f32 	%p7006, %f307, 0f3F800000;
	selp.f64 	%fd7148, 0d3FF0000000000000, %fd8531, %p7006;
	add.f64 	%fd7149, %fd3493, %fd7148;
	mul.f64 	%fd7150, %fd3470, %fd7149;
	cvt.rn.f32.f64 	%f1655, %fd7150;
	ld.global.f32 	%f308, [%rd587];
	sub.f32 	%f1656, %f308, %f1655;
	cvt.f64.f32 	%fd7151, %f1656;
	cvt.f64.f32 	%fd7152, %f306;
	mul.f64 	%fd7153, %fd7152, 0d3FE0000000000000;
	sub.f64 	%fd7154, %fd7151, %fd7153;
	mul.f64 	%fd7155, %fd7154, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1657, %fd7155;
	mul.f32 	%f1658, %f305, %f301;
	fma.rn.f32 	%f1659, %f304, %f300, %f1658;
	fma.rn.f32 	%f1660, %f307, %f302, %f1659;
	cvt.f64.f32 	%fd7156, %f1660;
	mul.f64 	%fd7157, %fd3470, %fd7156;
	cvt.rn.f32.f64 	%f309, %fd7157;
	add.f32 	%f1661, %f308, %f1657;
	div.rn.f32 	%f1662, %f304, %f303;
	fma.rn.f32 	%f1663, %f1662, %f306, %f1661;
	mul.f32 	%f1664, %f300, %f309;
	sub.f32 	%f1665, %f1663, %f1664;
	sub.f32 	%f1666, %f299, %f1665;
	cvt.f64.f32 	%fd7158, %f1666;
	mul.f64 	%fd7159, %fd1, %fd7158;
	add.f32 	%f1667, %f291, %f290;
	cvt.f64.f32 	%fd7160, %f1667;
	mul.f64 	%fd7161, %fd7160, 0d3FE0000000000000;
	sub.f64 	%fd3505, %fd7161, %fd7159;
	ld.global.f32 	%f310, [%rd91+4];
	cvt.f64.f32 	%fd3506, %f310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd3506;
	}
	abs.f64 	%fd3507, %fd3506;
	{ // callseq 348, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3507;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8534, [retval0+0];
	} // callseq 348
	setp.lt.s32 	%p7007, %r329, 0;
	and.pred  	%p232, %p7007, %p246;
	not.pred 	%p7009, %p232;
	@%p7009 bra 	$L__BB1_4416;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6490}, %fd8534;
	}
	xor.b32  	%r6491, %r6490, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6492, %temp}, %fd8534;
	}
	mov.b64 	%fd8534, {%r6492, %r6491};

$L__BB1_4416:
	setp.eq.f32 	%p7010, %f310, 0f00000000;
	@%p7010 bra 	$L__BB1_4420;
	bra.uni 	$L__BB1_4417;

$L__BB1_4420:
	setp.lt.s32 	%p7013, %r3, 0;
	mov.u32 	%r6493, 0;
	selp.b32 	%r6494, %r329, 0, %p246;
	or.b32  	%r6495, %r6494, 2146435072;
	selp.b32 	%r6496, %r6495, %r6494, %p7013;
	mov.b64 	%fd8534, {%r6493, %r6496};
	bra.uni 	$L__BB1_4421;

$L__BB1_4417:
	setp.gt.s32 	%p7011, %r329, -1;
	@%p7011 bra 	$L__BB1_4421;

	mov.f64 	%fd7162, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7163, %fd7162;
	setp.eq.f64 	%p7012, %fd7163, 0d4000000000000000;
	@%p7012 bra 	$L__BB1_4421;

	mov.f64 	%fd8534, 0dFFF8000000000000;

$L__BB1_4421:
	add.f64 	%fd7165, %fd3506, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6497}, %fd7165;
	}
	and.b32  	%r6498, %r6497, 2146435072;
	setp.ne.s32 	%p7015, %r6498, 2146435072;
	@%p7015 bra 	$L__BB1_4428;

	setp.gtu.f64 	%p7016, %fd3507, 0d7FF0000000000000;
	@%p7016 bra 	$L__BB1_4427;
	bra.uni 	$L__BB1_4423;

$L__BB1_4427:
	mov.f64 	%fd7167, 0d4000000000000000;
	add.rn.f64 	%fd8534, %fd3506, %fd7167;
	bra.uni 	$L__BB1_4428;

$L__BB1_4423:
	setp.eq.s32 	%p7017, %r5, 2146435072;
	mov.f64 	%fd7166, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6499, %temp}, %fd7166;
	}
	setp.eq.s32 	%p7018, %r6499, 0;
	and.pred  	%p7019, %p7017, %p7018;
	@%p7019 bra 	$L__BB1_4426;
	bra.uni 	$L__BB1_4424;

$L__BB1_4426:
	setp.lt.s32 	%p7025, %r3, 0;
	mov.u32 	%r6504, 0;
	setp.gt.f64 	%p7026, %fd3507, 0d3FF0000000000000;
	selp.b32 	%r6505, 2146435072, 0, %p7026;
	xor.b32  	%r6506, %r6505, 2146435072;
	selp.b32 	%r6507, %r6506, %r6505, %p7025;
	setp.eq.f32 	%p7027, %f310, 0fBF800000;
	selp.b32 	%r6508, 1072693248, %r6507, %p7027;
	mov.b64 	%fd8534, {%r6504, %r6508};
	bra.uni 	$L__BB1_4428;

$L__BB1_4424:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6500, %temp}, %fd3506;
	}
	and.b32  	%r6501, %r329, 2147483647;
	setp.ne.s32 	%p7020, %r6501, 2146435072;
	setp.ne.s32 	%p7021, %r6500, 0;
	or.pred  	%p7022, %p7020, %p7021;
	@%p7022 bra 	$L__BB1_4428;

	setp.ne.s32 	%p7023, %r5, 1071644672;
	and.pred  	%p7024, %p7023, %p232;
	selp.b32 	%r6502, %r7, %r6, %p7024;
	mov.u32 	%r6503, 0;
	mov.b64 	%fd8534, {%r6503, %r6502};

$L__BB1_4428:
	ld.global.f32 	%f311, [%rd93+4];
	cvt.f64.f32 	%fd3517, %f311;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd3517;
	}
	abs.f64 	%fd3518, %fd3517;
	{ // callseq 349, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3518;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8537, [retval0+0];
	} // callseq 349
	setp.lt.s32 	%p7028, %r330, 0;
	and.pred  	%p233, %p7028, %p246;
	not.pred 	%p7030, %p233;
	@%p7030 bra 	$L__BB1_4430;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6509}, %fd8537;
	}
	xor.b32  	%r6510, %r6509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6511, %temp}, %fd8537;
	}
	mov.b64 	%fd8537, {%r6511, %r6510};

$L__BB1_4430:
	setp.eq.f32 	%p7031, %f311, 0f00000000;
	@%p7031 bra 	$L__BB1_4434;
	bra.uni 	$L__BB1_4431;

$L__BB1_4434:
	setp.lt.s32 	%p7034, %r3, 0;
	mov.u32 	%r6512, 0;
	selp.b32 	%r6513, %r330, 0, %p246;
	or.b32  	%r6514, %r6513, 2146435072;
	selp.b32 	%r6515, %r6514, %r6513, %p7034;
	mov.b64 	%fd8537, {%r6512, %r6515};
	bra.uni 	$L__BB1_4435;

$L__BB1_4431:
	setp.gt.s32 	%p7032, %r330, -1;
	@%p7032 bra 	$L__BB1_4435;

	mov.f64 	%fd7168, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7169, %fd7168;
	setp.eq.f64 	%p7033, %fd7169, 0d4000000000000000;
	@%p7033 bra 	$L__BB1_4435;

	mov.f64 	%fd8537, 0dFFF8000000000000;

$L__BB1_4435:
	add.f64 	%fd7171, %fd3517, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6516}, %fd7171;
	}
	and.b32  	%r6517, %r6516, 2146435072;
	setp.ne.s32 	%p7036, %r6517, 2146435072;
	@%p7036 bra 	$L__BB1_4442;

	setp.gtu.f64 	%p7037, %fd3518, 0d7FF0000000000000;
	@%p7037 bra 	$L__BB1_4441;
	bra.uni 	$L__BB1_4437;

$L__BB1_4441:
	mov.f64 	%fd7173, 0d4000000000000000;
	add.rn.f64 	%fd8537, %fd3517, %fd7173;
	bra.uni 	$L__BB1_4442;

$L__BB1_4437:
	setp.eq.s32 	%p7038, %r5, 2146435072;
	mov.f64 	%fd7172, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6518, %temp}, %fd7172;
	}
	setp.eq.s32 	%p7039, %r6518, 0;
	and.pred  	%p7040, %p7038, %p7039;
	@%p7040 bra 	$L__BB1_4440;
	bra.uni 	$L__BB1_4438;

$L__BB1_4440:
	setp.lt.s32 	%p7046, %r3, 0;
	mov.u32 	%r6523, 0;
	setp.gt.f64 	%p7047, %fd3518, 0d3FF0000000000000;
	selp.b32 	%r6524, 2146435072, 0, %p7047;
	xor.b32  	%r6525, %r6524, 2146435072;
	selp.b32 	%r6526, %r6525, %r6524, %p7046;
	setp.eq.f32 	%p7048, %f311, 0fBF800000;
	selp.b32 	%r6527, 1072693248, %r6526, %p7048;
	mov.b64 	%fd8537, {%r6523, %r6527};
	bra.uni 	$L__BB1_4442;

$L__BB1_4438:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6519, %temp}, %fd3517;
	}
	and.b32  	%r6520, %r330, 2147483647;
	setp.ne.s32 	%p7041, %r6520, 2146435072;
	setp.ne.s32 	%p7042, %r6519, 0;
	or.pred  	%p7043, %p7041, %p7042;
	@%p7043 bra 	$L__BB1_4442;

	setp.ne.s32 	%p7044, %r5, 1071644672;
	and.pred  	%p7045, %p7044, %p233;
	selp.b32 	%r6521, %r7, %r6, %p7045;
	mov.u32 	%r6522, 0;
	mov.b64 	%fd8537, {%r6522, %r6521};

$L__BB1_4442:
	setp.eq.f32 	%p7049, %f311, 0f3F800000;
	selp.f64 	%fd7174, 0d3FF0000000000000, %fd8537, %p7049;
	setp.eq.f32 	%p7050, %f310, 0f3F800000;
	selp.f64 	%fd7175, 0d3FF0000000000000, %fd8534, %p7050;
	add.f64 	%fd3528, %fd7175, %fd7174;
	ld.global.f32 	%f312, [%rd95+4];
	cvt.f64.f32 	%fd3529, %f312;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd3529;
	}
	abs.f64 	%fd3530, %fd3529;
	{ // callseq 350, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3530;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8540, [retval0+0];
	} // callseq 350
	setp.lt.s32 	%p7051, %r331, 0;
	and.pred  	%p234, %p7051, %p246;
	not.pred 	%p7053, %p234;
	@%p7053 bra 	$L__BB1_4444;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6528}, %fd8540;
	}
	xor.b32  	%r6529, %r6528, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6530, %temp}, %fd8540;
	}
	mov.b64 	%fd8540, {%r6530, %r6529};

$L__BB1_4444:
	setp.eq.f32 	%p7054, %f312, 0f00000000;
	@%p7054 bra 	$L__BB1_4448;
	bra.uni 	$L__BB1_4445;

$L__BB1_4448:
	setp.lt.s32 	%p7057, %r3, 0;
	mov.u32 	%r6531, 0;
	selp.b32 	%r6532, %r331, 0, %p246;
	or.b32  	%r6533, %r6532, 2146435072;
	selp.b32 	%r6534, %r6533, %r6532, %p7057;
	mov.b64 	%fd8540, {%r6531, %r6534};
	bra.uni 	$L__BB1_4449;

$L__BB1_4445:
	setp.gt.s32 	%p7055, %r331, -1;
	@%p7055 bra 	$L__BB1_4449;

	mov.f64 	%fd7176, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7177, %fd7176;
	setp.eq.f64 	%p7056, %fd7177, 0d4000000000000000;
	@%p7056 bra 	$L__BB1_4449;

	mov.f64 	%fd8540, 0dFFF8000000000000;

$L__BB1_4449:
	add.f64 	%fd7179, %fd3529, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6535}, %fd7179;
	}
	and.b32  	%r6536, %r6535, 2146435072;
	setp.ne.s32 	%p7059, %r6536, 2146435072;
	@%p7059 bra 	$L__BB1_4456;

	setp.gtu.f64 	%p7060, %fd3530, 0d7FF0000000000000;
	@%p7060 bra 	$L__BB1_4455;
	bra.uni 	$L__BB1_4451;

$L__BB1_4455:
	mov.f64 	%fd7181, 0d4000000000000000;
	add.rn.f64 	%fd8540, %fd3529, %fd7181;
	bra.uni 	$L__BB1_4456;

$L__BB1_4451:
	setp.eq.s32 	%p7061, %r5, 2146435072;
	mov.f64 	%fd7180, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6537, %temp}, %fd7180;
	}
	setp.eq.s32 	%p7062, %r6537, 0;
	and.pred  	%p7063, %p7061, %p7062;
	@%p7063 bra 	$L__BB1_4454;
	bra.uni 	$L__BB1_4452;

$L__BB1_4454:
	setp.lt.s32 	%p7069, %r3, 0;
	mov.u32 	%r6542, 0;
	setp.gt.f64 	%p7070, %fd3530, 0d3FF0000000000000;
	selp.b32 	%r6543, 2146435072, 0, %p7070;
	xor.b32  	%r6544, %r6543, 2146435072;
	selp.b32 	%r6545, %r6544, %r6543, %p7069;
	setp.eq.f32 	%p7071, %f312, 0fBF800000;
	selp.b32 	%r6546, 1072693248, %r6545, %p7071;
	mov.b64 	%fd8540, {%r6542, %r6546};
	bra.uni 	$L__BB1_4456;

$L__BB1_4452:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6538, %temp}, %fd3529;
	}
	and.b32  	%r6539, %r331, 2147483647;
	setp.ne.s32 	%p7064, %r6539, 2146435072;
	setp.ne.s32 	%p7065, %r6538, 0;
	or.pred  	%p7066, %p7064, %p7065;
	@%p7066 bra 	$L__BB1_4456;

	setp.ne.s32 	%p7067, %r5, 1071644672;
	and.pred  	%p7068, %p7067, %p234;
	selp.b32 	%r6540, %r7, %r6, %p7068;
	mov.u32 	%r6541, 0;
	mov.b64 	%fd8540, {%r6541, %r6540};

$L__BB1_4456:
	setp.eq.f32 	%p7072, %f312, 0f3F800000;
	selp.f64 	%fd7182, 0d3FF0000000000000, %fd8540, %p7072;
	add.f64 	%fd3540, %fd3528, %fd7182;
	ld.global.f32 	%f313, [%rd97+4];
	ld.global.f32 	%f314, [%rd84+4];
	cvt.f64.f32 	%fd3541, %f314;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r332}, %fd3541;
	}
	abs.f64 	%fd3542, %fd3541;
	{ // callseq 351, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3542;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8543, [retval0+0];
	} // callseq 351
	setp.lt.s32 	%p7073, %r332, 0;
	and.pred  	%p235, %p7073, %p246;
	not.pred 	%p7075, %p235;
	@%p7075 bra 	$L__BB1_4458;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6547}, %fd8543;
	}
	xor.b32  	%r6548, %r6547, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6549, %temp}, %fd8543;
	}
	mov.b64 	%fd8543, {%r6549, %r6548};

$L__BB1_4458:
	setp.eq.f32 	%p7076, %f314, 0f00000000;
	@%p7076 bra 	$L__BB1_4462;
	bra.uni 	$L__BB1_4459;

$L__BB1_4462:
	setp.lt.s32 	%p7079, %r3, 0;
	mov.u32 	%r6550, 0;
	selp.b32 	%r6551, %r332, 0, %p246;
	or.b32  	%r6552, %r6551, 2146435072;
	selp.b32 	%r6553, %r6552, %r6551, %p7079;
	mov.b64 	%fd8543, {%r6550, %r6553};
	bra.uni 	$L__BB1_4463;

$L__BB1_4459:
	setp.gt.s32 	%p7077, %r332, -1;
	@%p7077 bra 	$L__BB1_4463;

	mov.f64 	%fd7183, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7184, %fd7183;
	setp.eq.f64 	%p7078, %fd7184, 0d4000000000000000;
	@%p7078 bra 	$L__BB1_4463;

	mov.f64 	%fd8543, 0dFFF8000000000000;

$L__BB1_4463:
	add.f64 	%fd7186, %fd3541, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6554}, %fd7186;
	}
	and.b32  	%r6555, %r6554, 2146435072;
	setp.ne.s32 	%p7081, %r6555, 2146435072;
	@%p7081 bra 	$L__BB1_4470;

	setp.gtu.f64 	%p7082, %fd3542, 0d7FF0000000000000;
	@%p7082 bra 	$L__BB1_4469;
	bra.uni 	$L__BB1_4465;

$L__BB1_4469:
	mov.f64 	%fd7188, 0d4000000000000000;
	add.rn.f64 	%fd8543, %fd3541, %fd7188;
	bra.uni 	$L__BB1_4470;

$L__BB1_4465:
	setp.eq.s32 	%p7083, %r5, 2146435072;
	mov.f64 	%fd7187, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6556, %temp}, %fd7187;
	}
	setp.eq.s32 	%p7084, %r6556, 0;
	and.pred  	%p7085, %p7083, %p7084;
	@%p7085 bra 	$L__BB1_4468;
	bra.uni 	$L__BB1_4466;

$L__BB1_4468:
	setp.lt.s32 	%p7091, %r3, 0;
	mov.u32 	%r6561, 0;
	setp.gt.f64 	%p7092, %fd3542, 0d3FF0000000000000;
	selp.b32 	%r6562, 2146435072, 0, %p7092;
	xor.b32  	%r6563, %r6562, 2146435072;
	selp.b32 	%r6564, %r6563, %r6562, %p7091;
	setp.eq.f32 	%p7093, %f314, 0fBF800000;
	selp.b32 	%r6565, 1072693248, %r6564, %p7093;
	mov.b64 	%fd8543, {%r6561, %r6565};
	bra.uni 	$L__BB1_4470;

$L__BB1_4466:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6557, %temp}, %fd3541;
	}
	and.b32  	%r6558, %r332, 2147483647;
	setp.ne.s32 	%p7086, %r6558, 2146435072;
	setp.ne.s32 	%p7087, %r6557, 0;
	or.pred  	%p7088, %p7086, %p7087;
	@%p7088 bra 	$L__BB1_4470;

	setp.ne.s32 	%p7089, %r5, 1071644672;
	and.pred  	%p7090, %p7089, %p235;
	selp.b32 	%r6559, %r7, %r6, %p7090;
	mov.u32 	%r6560, 0;
	mov.b64 	%fd8543, {%r6560, %r6559};

$L__BB1_4470:
	ld.global.f32 	%f315, [%rd86];
	cvt.f64.f32 	%fd3552, %f315;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r333}, %fd3552;
	}
	abs.f64 	%fd3553, %fd3552;
	{ // callseq 352, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3553;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8546, [retval0+0];
	} // callseq 352
	setp.lt.s32 	%p7094, %r333, 0;
	and.pred  	%p236, %p7094, %p246;
	not.pred 	%p7096, %p236;
	@%p7096 bra 	$L__BB1_4472;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6566}, %fd8546;
	}
	xor.b32  	%r6567, %r6566, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6568, %temp}, %fd8546;
	}
	mov.b64 	%fd8546, {%r6568, %r6567};

$L__BB1_4472:
	setp.eq.f32 	%p7097, %f315, 0f00000000;
	@%p7097 bra 	$L__BB1_4476;
	bra.uni 	$L__BB1_4473;

$L__BB1_4476:
	setp.lt.s32 	%p7100, %r3, 0;
	mov.u32 	%r6569, 0;
	selp.b32 	%r6570, %r333, 0, %p246;
	or.b32  	%r6571, %r6570, 2146435072;
	selp.b32 	%r6572, %r6571, %r6570, %p7100;
	mov.b64 	%fd8546, {%r6569, %r6572};
	bra.uni 	$L__BB1_4477;

$L__BB1_4473:
	setp.gt.s32 	%p7098, %r333, -1;
	@%p7098 bra 	$L__BB1_4477;

	mov.f64 	%fd7189, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7190, %fd7189;
	setp.eq.f64 	%p7099, %fd7190, 0d4000000000000000;
	@%p7099 bra 	$L__BB1_4477;

	mov.f64 	%fd8546, 0dFFF8000000000000;

$L__BB1_4477:
	add.f64 	%fd7192, %fd3552, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6573}, %fd7192;
	}
	and.b32  	%r6574, %r6573, 2146435072;
	setp.ne.s32 	%p7102, %r6574, 2146435072;
	@%p7102 bra 	$L__BB1_4484;

	setp.gtu.f64 	%p7103, %fd3553, 0d7FF0000000000000;
	@%p7103 bra 	$L__BB1_4483;
	bra.uni 	$L__BB1_4479;

$L__BB1_4483:
	mov.f64 	%fd7194, 0d4000000000000000;
	add.rn.f64 	%fd8546, %fd3552, %fd7194;
	bra.uni 	$L__BB1_4484;

$L__BB1_4479:
	setp.eq.s32 	%p7104, %r5, 2146435072;
	mov.f64 	%fd7193, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6575, %temp}, %fd7193;
	}
	setp.eq.s32 	%p7105, %r6575, 0;
	and.pred  	%p7106, %p7104, %p7105;
	@%p7106 bra 	$L__BB1_4482;
	bra.uni 	$L__BB1_4480;

$L__BB1_4482:
	setp.lt.s32 	%p7112, %r3, 0;
	mov.u32 	%r6580, 0;
	setp.gt.f64 	%p7113, %fd3553, 0d3FF0000000000000;
	selp.b32 	%r6581, 2146435072, 0, %p7113;
	xor.b32  	%r6582, %r6581, 2146435072;
	selp.b32 	%r6583, %r6582, %r6581, %p7112;
	setp.eq.f32 	%p7114, %f315, 0fBF800000;
	selp.b32 	%r6584, 1072693248, %r6583, %p7114;
	mov.b64 	%fd8546, {%r6580, %r6584};
	bra.uni 	$L__BB1_4484;

$L__BB1_4480:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6576, %temp}, %fd3552;
	}
	and.b32  	%r6577, %r333, 2147483647;
	setp.ne.s32 	%p7107, %r6577, 2146435072;
	setp.ne.s32 	%p7108, %r6576, 0;
	or.pred  	%p7109, %p7107, %p7108;
	@%p7109 bra 	$L__BB1_4484;

	setp.ne.s32 	%p7110, %r5, 1071644672;
	and.pred  	%p7111, %p7110, %p236;
	selp.b32 	%r6578, %r7, %r6, %p7111;
	mov.u32 	%r6579, 0;
	mov.b64 	%fd8546, {%r6579, %r6578};

$L__BB1_4484:
	ld.global.f32 	%f316, [%rd88+4];
	cvt.f64.f32 	%fd3563, %f316;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r334}, %fd3563;
	}
	abs.f64 	%fd3564, %fd3563;
	{ // callseq 353, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3564;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8549, [retval0+0];
	} // callseq 353
	setp.lt.s32 	%p7115, %r334, 0;
	and.pred  	%p237, %p7115, %p246;
	not.pred 	%p7117, %p237;
	@%p7117 bra 	$L__BB1_4486;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6585}, %fd8549;
	}
	xor.b32  	%r6586, %r6585, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6587, %temp}, %fd8549;
	}
	mov.b64 	%fd8549, {%r6587, %r6586};

$L__BB1_4486:
	setp.eq.f32 	%p7118, %f316, 0f00000000;
	setp.eq.f32 	%p7119, %f314, 0f3F800000;
	selp.f64 	%fd7195, 0d3FF0000000000000, %fd8543, %p7119;
	setp.eq.f32 	%p7120, %f315, 0f3F800000;
	selp.f64 	%fd7196, 0d3FF0000000000000, %fd8546, %p7120;
	add.f64 	%fd3568, %fd7195, %fd7196;
	@%p7118 bra 	$L__BB1_4490;
	bra.uni 	$L__BB1_4487;

$L__BB1_4490:
	setp.lt.s32 	%p7123, %r3, 0;
	mov.u32 	%r6588, 0;
	selp.b32 	%r6589, %r334, 0, %p246;
	or.b32  	%r6590, %r6589, 2146435072;
	selp.b32 	%r6591, %r6590, %r6589, %p7123;
	mov.b64 	%fd8549, {%r6588, %r6591};
	bra.uni 	$L__BB1_4491;

$L__BB1_4487:
	setp.gt.s32 	%p7121, %r334, -1;
	@%p7121 bra 	$L__BB1_4491;

	mov.f64 	%fd7197, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7198, %fd7197;
	setp.eq.f64 	%p7122, %fd7198, 0d4000000000000000;
	@%p7122 bra 	$L__BB1_4491;

	mov.f64 	%fd8549, 0dFFF8000000000000;

$L__BB1_4491:
	add.f64 	%fd7200, %fd3563, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6592}, %fd7200;
	}
	and.b32  	%r6593, %r6592, 2146435072;
	setp.ne.s32 	%p7125, %r6593, 2146435072;
	@%p7125 bra 	$L__BB1_4498;

	setp.gtu.f64 	%p7126, %fd3564, 0d7FF0000000000000;
	@%p7126 bra 	$L__BB1_4497;
	bra.uni 	$L__BB1_4493;

$L__BB1_4497:
	mov.f64 	%fd7202, 0d4000000000000000;
	add.rn.f64 	%fd8549, %fd3563, %fd7202;
	bra.uni 	$L__BB1_4498;

$L__BB1_4493:
	setp.eq.s32 	%p7127, %r5, 2146435072;
	mov.f64 	%fd7201, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6594, %temp}, %fd7201;
	}
	setp.eq.s32 	%p7128, %r6594, 0;
	and.pred  	%p7129, %p7127, %p7128;
	@%p7129 bra 	$L__BB1_4496;
	bra.uni 	$L__BB1_4494;

$L__BB1_4496:
	setp.lt.s32 	%p7135, %r3, 0;
	mov.u32 	%r6599, 0;
	setp.gt.f64 	%p7136, %fd3564, 0d3FF0000000000000;
	selp.b32 	%r6600, 2146435072, 0, %p7136;
	xor.b32  	%r6601, %r6600, 2146435072;
	selp.b32 	%r6602, %r6601, %r6600, %p7135;
	setp.eq.f32 	%p7137, %f316, 0fBF800000;
	selp.b32 	%r6603, 1072693248, %r6602, %p7137;
	mov.b64 	%fd8549, {%r6599, %r6603};
	bra.uni 	$L__BB1_4498;

$L__BB1_4494:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6595, %temp}, %fd3563;
	}
	and.b32  	%r6596, %r334, 2147483647;
	setp.ne.s32 	%p7130, %r6596, 2146435072;
	setp.ne.s32 	%p7131, %r6595, 0;
	or.pred  	%p7132, %p7130, %p7131;
	@%p7132 bra 	$L__BB1_4498;

	setp.ne.s32 	%p7133, %r5, 1071644672;
	and.pred  	%p7134, %p7133, %p237;
	selp.b32 	%r6597, %r7, %r6, %p7134;
	mov.u32 	%r6598, 0;
	mov.b64 	%fd8549, {%r6598, %r6597};

$L__BB1_4498:
	cvt.rn.f32.f64 	%f1668, %fd3540;
	cvt.f64.f32 	%fd7203, %f313;
	rcp.rn.f64 	%fd7204, %fd7203;
	setp.eq.f32 	%p7138, %f316, 0f3F800000;
	selp.f64 	%fd7205, 0d3FF0000000000000, %fd8549, %p7138;
	add.f64 	%fd7206, %fd3568, %fd7205;
	mul.f64 	%fd7207, %fd7204, %fd7206;
	cvt.rn.f32.f64 	%f1669, %fd7207;
	ld.global.f32 	%f1670, [%rd587+4];
	sub.f32 	%f1671, %f1670, %f1669;
	cvt.f64.f32 	%fd7208, %f1671;
	cvt.f64.f32 	%fd7209, %f1668;
	fma.rn.f64 	%fd7210, %fd7209, 0dBFE0000000000000, %fd7208;
	mul.f64 	%fd7211, %fd7210, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1672, %fd7211;
	mul.f32 	%f1673, %f315, %f311;
	fma.rn.f32 	%f1674, %f314, %f310, %f1673;
	fma.rn.f32 	%f1675, %f316, %f312, %f1674;
	cvt.f64.f32 	%fd7212, %f1675;
	mul.f64 	%fd7213, %fd7204, %fd7212;
	cvt.rn.f32.f64 	%f1676, %fd7213;
	add.f32 	%f1677, %f1670, %f1672;
	div.rn.f32 	%f1678, %f315, %f313;
	fma.rn.f32 	%f1679, %f1678, %f1668, %f1677;
	mul.f32 	%f1680, %f311, %f1676;
	sub.f32 	%f317, %f1679, %f1680;
	mov.f64 	%fd8552, %fd8588;
	@%p6877 bra 	$L__BB1_4500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6609}, %fd8588;
	}
	xor.b32  	%r6610, %r6609, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6611, %temp}, %fd8588;
	}
	mov.b64 	%fd8552, {%r6611, %r6610};

$L__BB1_4500:
	@%p6878 bra 	$L__BB1_4504;
	bra.uni 	$L__BB1_4501;

$L__BB1_4504:
	setp.lt.s32 	%p7143, %r3, 0;
	mov.u32 	%r6612, 0;
	selp.b32 	%r6613, %r317, 0, %p246;
	or.b32  	%r6614, %r6613, 2146435072;
	selp.b32 	%r6615, %r6614, %r6613, %p7143;
	mov.b64 	%fd8552, {%r6612, %r6615};
	bra.uni 	$L__BB1_4505;

$L__BB1_4501:
	setp.gt.s32 	%p7141, %r317, -1;
	@%p7141 bra 	$L__BB1_4505;

	mov.f64 	%fd7214, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7215, %fd7214;
	setp.eq.f64 	%p7142, %fd7215, 0d4000000000000000;
	@%p7142 bra 	$L__BB1_4505;

	mov.f64 	%fd8552, 0dFFF8000000000000;

$L__BB1_4505:
	@%p6883 bra 	$L__BB1_4512;

	setp.gtu.f64 	%p7146, %fd3436, 0d7FF0000000000000;
	@%p7146 bra 	$L__BB1_4511;
	bra.uni 	$L__BB1_4507;

$L__BB1_4511:
	mov.f64 	%fd7218, 0d4000000000000000;
	add.rn.f64 	%fd8552, %fd3435, %fd7218;
	bra.uni 	$L__BB1_4512;

$L__BB1_4507:
	setp.eq.s32 	%p7147, %r5, 2146435072;
	mov.f64 	%fd7217, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6616, %temp}, %fd7217;
	}
	setp.eq.s32 	%p7148, %r6616, 0;
	and.pred  	%p7149, %p7147, %p7148;
	@%p7149 bra 	$L__BB1_4510;
	bra.uni 	$L__BB1_4508;

$L__BB1_4510:
	setp.lt.s32 	%p7155, %r3, 0;
	mov.u32 	%r6621, 0;
	setp.gt.f64 	%p7156, %fd3436, 0d3FF0000000000000;
	selp.b32 	%r6622, 2146435072, 0, %p7156;
	xor.b32  	%r6623, %r6622, 2146435072;
	selp.b32 	%r6624, %r6623, %r6622, %p7155;
	setp.eq.f32 	%p7157, %f300, 0fBF800000;
	selp.b32 	%r6625, 1072693248, %r6624, %p7157;
	mov.b64 	%fd8552, {%r6621, %r6625};
	bra.uni 	$L__BB1_4512;

$L__BB1_4508:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6617, %temp}, %fd3435;
	}
	and.b32  	%r6618, %r317, 2147483647;
	setp.ne.s32 	%p7150, %r6618, 2146435072;
	setp.ne.s32 	%p7151, %r6617, 0;
	or.pred  	%p7152, %p7150, %p7151;
	@%p7152 bra 	$L__BB1_4512;

	setp.ne.s32 	%p7153, %r5, 1071644672;
	and.pred  	%p7154, %p7153, %p226;
	selp.b32 	%r6619, %r7, %r6, %p7154;
	mov.u32 	%r6620, 0;
	mov.b64 	%fd8552, {%r6620, %r6619};

$L__BB1_4512:
	mov.f64 	%fd8555, %fd8591;
	@%p6898 bra 	$L__BB1_4514;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6626}, %fd8591;
	}
	xor.b32  	%r6627, %r6626, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6628, %temp}, %fd8591;
	}
	mov.b64 	%fd8555, {%r6628, %r6627};

$L__BB1_4514:
	@%p6899 bra 	$L__BB1_4518;
	bra.uni 	$L__BB1_4515;

$L__BB1_4518:
	setp.lt.s32 	%p7162, %r3, 0;
	mov.u32 	%r6629, 0;
	selp.b32 	%r6630, %r319, 0, %p246;
	or.b32  	%r6631, %r6630, 2146435072;
	selp.b32 	%r6632, %r6631, %r6630, %p7162;
	mov.b64 	%fd8555, {%r6629, %r6632};
	bra.uni 	$L__BB1_4519;

$L__BB1_4515:
	setp.gt.s32 	%p7160, %r319, -1;
	@%p7160 bra 	$L__BB1_4519;

	mov.f64 	%fd7219, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7220, %fd7219;
	setp.eq.f64 	%p7161, %fd7220, 0d4000000000000000;
	@%p7161 bra 	$L__BB1_4519;

	mov.f64 	%fd8555, 0dFFF8000000000000;

$L__BB1_4519:
	@%p6904 bra 	$L__BB1_4526;

	setp.gtu.f64 	%p7165, %fd3447, 0d7FF0000000000000;
	@%p7165 bra 	$L__BB1_4525;
	bra.uni 	$L__BB1_4521;

$L__BB1_4525:
	mov.f64 	%fd7223, 0d4000000000000000;
	add.rn.f64 	%fd8555, %fd3446, %fd7223;
	bra.uni 	$L__BB1_4526;

$L__BB1_4521:
	setp.eq.s32 	%p7166, %r5, 2146435072;
	mov.f64 	%fd7222, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6633, %temp}, %fd7222;
	}
	setp.eq.s32 	%p7167, %r6633, 0;
	and.pred  	%p7168, %p7166, %p7167;
	@%p7168 bra 	$L__BB1_4524;
	bra.uni 	$L__BB1_4522;

$L__BB1_4524:
	setp.lt.s32 	%p7174, %r3, 0;
	mov.u32 	%r6638, 0;
	setp.gt.f64 	%p7175, %fd3447, 0d3FF0000000000000;
	selp.b32 	%r6639, 2146435072, 0, %p7175;
	xor.b32  	%r6640, %r6639, 2146435072;
	selp.b32 	%r6641, %r6640, %r6639, %p7174;
	setp.eq.f32 	%p7176, %f301, 0fBF800000;
	selp.b32 	%r6642, 1072693248, %r6641, %p7176;
	mov.b64 	%fd8555, {%r6638, %r6642};
	bra.uni 	$L__BB1_4526;

$L__BB1_4522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6634, %temp}, %fd3446;
	}
	and.b32  	%r6635, %r319, 2147483647;
	setp.ne.s32 	%p7169, %r6635, 2146435072;
	setp.ne.s32 	%p7170, %r6634, 0;
	or.pred  	%p7171, %p7169, %p7170;
	@%p7171 bra 	$L__BB1_4526;

	setp.ne.s32 	%p7172, %r5, 1071644672;
	and.pred  	%p7173, %p7172, %p227;
	selp.b32 	%r6636, %r7, %r6, %p7173;
	mov.u32 	%r6637, 0;
	mov.b64 	%fd8555, {%r6637, %r6636};

$L__BB1_4526:
	selp.f64 	%fd7224, 0d3FF0000000000000, %fd8555, %p6917;
	selp.f64 	%fd7225, 0d3FF0000000000000, %fd8552, %p6918;
	add.f64 	%fd3591, %fd7225, %fd7224;
	mov.f64 	%fd8558, %fd8594;
	@%p6921 bra 	$L__BB1_4528;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6643}, %fd8594;
	}
	xor.b32  	%r6644, %r6643, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6645, %temp}, %fd8594;
	}
	mov.b64 	%fd8558, {%r6645, %r6644};

$L__BB1_4528:
	@%p6922 bra 	$L__BB1_4532;
	bra.uni 	$L__BB1_4529;

$L__BB1_4532:
	setp.lt.s32 	%p7183, %r3, 0;
	mov.u32 	%r6646, 0;
	selp.b32 	%r6647, %r321, 0, %p246;
	or.b32  	%r6648, %r6647, 2146435072;
	selp.b32 	%r6649, %r6648, %r6647, %p7183;
	mov.b64 	%fd8558, {%r6646, %r6649};
	bra.uni 	$L__BB1_4533;

$L__BB1_4529:
	setp.gt.s32 	%p7181, %r321, -1;
	@%p7181 bra 	$L__BB1_4533;

	mov.f64 	%fd7226, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7227, %fd7226;
	setp.eq.f64 	%p7182, %fd7227, 0d4000000000000000;
	@%p7182 bra 	$L__BB1_4533;

	mov.f64 	%fd8558, 0dFFF8000000000000;

$L__BB1_4533:
	@%p6927 bra 	$L__BB1_4540;

	setp.gtu.f64 	%p7186, %fd3459, 0d7FF0000000000000;
	@%p7186 bra 	$L__BB1_4539;
	bra.uni 	$L__BB1_4535;

$L__BB1_4539:
	mov.f64 	%fd7230, 0d4000000000000000;
	add.rn.f64 	%fd8558, %fd3458, %fd7230;
	bra.uni 	$L__BB1_4540;

$L__BB1_4535:
	setp.eq.s32 	%p7187, %r5, 2146435072;
	mov.f64 	%fd7229, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6650, %temp}, %fd7229;
	}
	setp.eq.s32 	%p7188, %r6650, 0;
	and.pred  	%p7189, %p7187, %p7188;
	@%p7189 bra 	$L__BB1_4538;
	bra.uni 	$L__BB1_4536;

$L__BB1_4538:
	setp.lt.s32 	%p7195, %r3, 0;
	mov.u32 	%r6655, 0;
	setp.gt.f64 	%p7196, %fd3459, 0d3FF0000000000000;
	selp.b32 	%r6656, 2146435072, 0, %p7196;
	xor.b32  	%r6657, %r6656, 2146435072;
	selp.b32 	%r6658, %r6657, %r6656, %p7195;
	setp.eq.f32 	%p7197, %f302, 0fBF800000;
	selp.b32 	%r6659, 1072693248, %r6658, %p7197;
	mov.b64 	%fd8558, {%r6655, %r6659};
	bra.uni 	$L__BB1_4540;

$L__BB1_4536:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6651, %temp}, %fd3458;
	}
	and.b32  	%r6652, %r321, 2147483647;
	setp.ne.s32 	%p7190, %r6652, 2146435072;
	setp.ne.s32 	%p7191, %r6651, 0;
	or.pred  	%p7192, %p7190, %p7191;
	@%p7192 bra 	$L__BB1_4540;

	setp.ne.s32 	%p7193, %r5, 1071644672;
	and.pred  	%p7194, %p7193, %p228;
	selp.b32 	%r6653, %r7, %r6, %p7194;
	mov.u32 	%r6654, 0;
	mov.b64 	%fd8558, {%r6654, %r6653};

$L__BB1_4540:
	selp.f64 	%fd7231, 0d3FF0000000000000, %fd8558, %p6940;
	add.f64 	%fd3600, %fd3591, %fd7231;
	mov.f64 	%fd8561, %fd8597;
	@%p6943 bra 	$L__BB1_4542;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6660}, %fd8597;
	}
	xor.b32  	%r6661, %r6660, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6662, %temp}, %fd8597;
	}
	mov.b64 	%fd8561, {%r6662, %r6661};

$L__BB1_4542:
	@%p6944 bra 	$L__BB1_4546;
	bra.uni 	$L__BB1_4543;

$L__BB1_4546:
	setp.lt.s32 	%p7203, %r3, 0;
	mov.u32 	%r6663, 0;
	selp.b32 	%r6664, %r323, 0, %p246;
	or.b32  	%r6665, %r6664, 2146435072;
	selp.b32 	%r6666, %r6665, %r6664, %p7203;
	mov.b64 	%fd8561, {%r6663, %r6666};
	bra.uni 	$L__BB1_4547;

$L__BB1_4543:
	setp.gt.s32 	%p7201, %r323, -1;
	@%p7201 bra 	$L__BB1_4547;

	mov.f64 	%fd7232, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7233, %fd7232;
	setp.eq.f64 	%p7202, %fd7233, 0d4000000000000000;
	@%p7202 bra 	$L__BB1_4547;

	mov.f64 	%fd8561, 0dFFF8000000000000;

$L__BB1_4547:
	@%p6949 bra 	$L__BB1_4554;

	setp.gtu.f64 	%p7206, %fd3472, 0d7FF0000000000000;
	@%p7206 bra 	$L__BB1_4553;
	bra.uni 	$L__BB1_4549;

$L__BB1_4553:
	mov.f64 	%fd7236, 0d4000000000000000;
	add.rn.f64 	%fd8561, %fd3471, %fd7236;
	bra.uni 	$L__BB1_4554;

$L__BB1_4549:
	setp.eq.s32 	%p7207, %r5, 2146435072;
	mov.f64 	%fd7235, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6667, %temp}, %fd7235;
	}
	setp.eq.s32 	%p7208, %r6667, 0;
	and.pred  	%p7209, %p7207, %p7208;
	@%p7209 bra 	$L__BB1_4552;
	bra.uni 	$L__BB1_4550;

$L__BB1_4552:
	setp.lt.s32 	%p7215, %r3, 0;
	mov.u32 	%r6672, 0;
	setp.gt.f64 	%p7216, %fd3472, 0d3FF0000000000000;
	selp.b32 	%r6673, 2146435072, 0, %p7216;
	xor.b32  	%r6674, %r6673, 2146435072;
	selp.b32 	%r6675, %r6674, %r6673, %p7215;
	setp.eq.f32 	%p7217, %f304, 0fBF800000;
	selp.b32 	%r6676, 1072693248, %r6675, %p7217;
	mov.b64 	%fd8561, {%r6672, %r6676};
	bra.uni 	$L__BB1_4554;

$L__BB1_4550:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6668, %temp}, %fd3471;
	}
	and.b32  	%r6669, %r323, 2147483647;
	setp.ne.s32 	%p7210, %r6669, 2146435072;
	setp.ne.s32 	%p7211, %r6668, 0;
	or.pred  	%p7212, %p7210, %p7211;
	@%p7212 bra 	$L__BB1_4554;

	setp.ne.s32 	%p7213, %r5, 1071644672;
	and.pred  	%p7214, %p7213, %p229;
	selp.b32 	%r6670, %r7, %r6, %p7214;
	mov.u32 	%r6671, 0;
	mov.b64 	%fd8561, {%r6671, %r6670};

$L__BB1_4554:
	mov.f64 	%fd8564, %fd8600;
	@%p6964 bra 	$L__BB1_4556;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6677}, %fd8600;
	}
	xor.b32  	%r6678, %r6677, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6679, %temp}, %fd8600;
	}
	mov.b64 	%fd8564, {%r6679, %r6678};

$L__BB1_4556:
	@%p6965 bra 	$L__BB1_4560;
	bra.uni 	$L__BB1_4557;

$L__BB1_4560:
	setp.lt.s32 	%p7222, %r3, 0;
	mov.u32 	%r6680, 0;
	selp.b32 	%r6681, %r325, 0, %p246;
	or.b32  	%r6682, %r6681, 2146435072;
	selp.b32 	%r6683, %r6682, %r6681, %p7222;
	mov.b64 	%fd8564, {%r6680, %r6683};
	bra.uni 	$L__BB1_4561;

$L__BB1_4557:
	setp.gt.s32 	%p7220, %r325, -1;
	@%p7220 bra 	$L__BB1_4561;

	mov.f64 	%fd7237, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7238, %fd7237;
	setp.eq.f64 	%p7221, %fd7238, 0d4000000000000000;
	@%p7221 bra 	$L__BB1_4561;

	mov.f64 	%fd8564, 0dFFF8000000000000;

$L__BB1_4561:
	@%p6970 bra 	$L__BB1_4568;

	setp.gtu.f64 	%p7225, %fd3483, 0d7FF0000000000000;
	@%p7225 bra 	$L__BB1_4567;
	bra.uni 	$L__BB1_4563;

$L__BB1_4567:
	mov.f64 	%fd7241, 0d4000000000000000;
	add.rn.f64 	%fd8564, %fd3482, %fd7241;
	bra.uni 	$L__BB1_4568;

$L__BB1_4563:
	setp.eq.s32 	%p7226, %r5, 2146435072;
	mov.f64 	%fd7240, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6684, %temp}, %fd7240;
	}
	setp.eq.s32 	%p7227, %r6684, 0;
	and.pred  	%p7228, %p7226, %p7227;
	@%p7228 bra 	$L__BB1_4566;
	bra.uni 	$L__BB1_4564;

$L__BB1_4566:
	setp.lt.s32 	%p7234, %r3, 0;
	mov.u32 	%r6689, 0;
	setp.gt.f64 	%p7235, %fd3483, 0d3FF0000000000000;
	selp.b32 	%r6690, 2146435072, 0, %p7235;
	xor.b32  	%r6691, %r6690, 2146435072;
	selp.b32 	%r6692, %r6691, %r6690, %p7234;
	setp.eq.f32 	%p7236, %f305, 0fBF800000;
	selp.b32 	%r6693, 1072693248, %r6692, %p7236;
	mov.b64 	%fd8564, {%r6689, %r6693};
	bra.uni 	$L__BB1_4568;

$L__BB1_4564:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6685, %temp}, %fd3482;
	}
	and.b32  	%r6686, %r325, 2147483647;
	setp.ne.s32 	%p7229, %r6686, 2146435072;
	setp.ne.s32 	%p7230, %r6685, 0;
	or.pred  	%p7231, %p7229, %p7230;
	@%p7231 bra 	$L__BB1_4568;

	setp.ne.s32 	%p7232, %r5, 1071644672;
	and.pred  	%p7233, %p7232, %p230;
	selp.b32 	%r6687, %r7, %r6, %p7233;
	mov.u32 	%r6688, 0;
	mov.b64 	%fd8564, {%r6688, %r6687};

$L__BB1_4568:
	cvt.rn.f32.f64 	%f318, %fd3600;
	selp.f64 	%fd7242, 0d3FF0000000000000, %fd8564, %p6983;
	selp.f64 	%fd7243, 0d3FF0000000000000, %fd8561, %p6984;
	add.f64 	%fd3617, %fd7243, %fd7242;
	mov.f64 	%fd8567, %fd8603;
	@%p6987 bra 	$L__BB1_4570;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6694}, %fd8603;
	}
	xor.b32  	%r6695, %r6694, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6696, %temp}, %fd8603;
	}
	mov.b64 	%fd8567, {%r6696, %r6695};

$L__BB1_4570:
	@%p6988 bra 	$L__BB1_4574;
	bra.uni 	$L__BB1_4571;

$L__BB1_4574:
	setp.lt.s32 	%p7243, %r3, 0;
	mov.u32 	%r6697, 0;
	selp.b32 	%r6698, %r327, 0, %p246;
	or.b32  	%r6699, %r6698, 2146435072;
	selp.b32 	%r6700, %r6699, %r6698, %p7243;
	mov.b64 	%fd8567, {%r6697, %r6700};
	bra.uni 	$L__BB1_4575;

$L__BB1_4571:
	setp.gt.s32 	%p7241, %r327, -1;
	@%p7241 bra 	$L__BB1_4575;

	mov.f64 	%fd7244, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7245, %fd7244;
	setp.eq.f64 	%p7242, %fd7245, 0d4000000000000000;
	@%p7242 bra 	$L__BB1_4575;

	mov.f64 	%fd8567, 0dFFF8000000000000;

$L__BB1_4575:
	@%p6993 bra 	$L__BB1_4582;

	setp.gtu.f64 	%p7246, %fd3495, 0d7FF0000000000000;
	@%p7246 bra 	$L__BB1_4581;
	bra.uni 	$L__BB1_4577;

$L__BB1_4581:
	mov.f64 	%fd7248, 0d4000000000000000;
	add.rn.f64 	%fd8567, %fd3494, %fd7248;
	bra.uni 	$L__BB1_4582;

$L__BB1_4577:
	setp.eq.s32 	%p7247, %r5, 2146435072;
	mov.f64 	%fd7247, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6701, %temp}, %fd7247;
	}
	setp.eq.s32 	%p7248, %r6701, 0;
	and.pred  	%p7249, %p7247, %p7248;
	@%p7249 bra 	$L__BB1_4580;
	bra.uni 	$L__BB1_4578;

$L__BB1_4580:
	setp.lt.s32 	%p7255, %r3, 0;
	mov.u32 	%r6706, 0;
	setp.gt.f64 	%p7256, %fd3495, 0d3FF0000000000000;
	selp.b32 	%r6707, 2146435072, 0, %p7256;
	xor.b32  	%r6708, %r6707, 2146435072;
	selp.b32 	%r6709, %r6708, %r6707, %p7255;
	setp.eq.f32 	%p7257, %f307, 0fBF800000;
	selp.b32 	%r6710, 1072693248, %r6709, %p7257;
	mov.b64 	%fd8567, {%r6706, %r6710};
	bra.uni 	$L__BB1_4582;

$L__BB1_4578:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6702, %temp}, %fd3494;
	}
	and.b32  	%r6703, %r327, 2147483647;
	setp.ne.s32 	%p7250, %r6703, 2146435072;
	setp.ne.s32 	%p7251, %r6702, 0;
	or.pred  	%p7252, %p7250, %p7251;
	@%p7252 bra 	$L__BB1_4582;

	setp.ne.s32 	%p7253, %r5, 1071644672;
	and.pred  	%p7254, %p7253, %p231;
	selp.b32 	%r6704, %r7, %r6, %p7254;
	mov.u32 	%r6705, 0;
	mov.b64 	%fd8567, {%r6705, %r6704};

$L__BB1_4582:
	selp.f64 	%fd7249, 0d3FF0000000000000, %fd8567, %p7006;
	add.f64 	%fd7250, %fd3617, %fd7249;
	mul.f64 	%fd7251, %fd3470, %fd7250;
	cvt.rn.f32.f64 	%f1681, %fd7251;
	sub.f32 	%f1682, %f308, %f1681;
	cvt.f64.f32 	%fd7252, %f1682;
	cvt.f64.f32 	%fd7253, %f318;
	fma.rn.f64 	%fd7254, %fd7253, 0dBFE0000000000000, %fd7252;
	mul.f64 	%fd7255, %fd7254, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1683, %fd7255;
	add.f32 	%f1684, %f308, %f1683;
	div.rn.f32 	%f1685, %f305, %f303;
	fma.rn.f32 	%f1686, %f1685, %f318, %f1684;
	mul.f32 	%f1687, %f301, %f309;
	sub.f32 	%f1688, %f1686, %f1687;
	sub.f32 	%f1689, %f317, %f1688;
	cvt.f64.f32 	%fd7256, %f1689;
	mul.f64 	%fd7257, %fd2, %fd7256;
	sub.f64 	%fd3626, %fd3505, %fd7257;
	add.s64 	%rd729, %rd192, %rd467;
	ld.global.f32 	%f319, [%rd729];
	cvt.f64.f32 	%fd3627, %f319;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r335}, %fd3627;
	}
	abs.f64 	%fd3628, %fd3627;
	{ // callseq 354, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3628;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8570, [retval0+0];
	} // callseq 354
	setp.lt.s32 	%p7259, %r335, 0;
	and.pred  	%p238, %p7259, %p246;
	not.pred 	%p7261, %p238;
	@%p7261 bra 	$L__BB1_4584;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6713}, %fd8570;
	}
	xor.b32  	%r6714, %r6713, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6715, %temp}, %fd8570;
	}
	mov.b64 	%fd8570, {%r6715, %r6714};

$L__BB1_4584:
	setp.eq.f32 	%p7262, %f319, 0f00000000;
	@%p7262 bra 	$L__BB1_4588;
	bra.uni 	$L__BB1_4585;

$L__BB1_4588:
	setp.lt.s32 	%p7265, %r3, 0;
	mov.u32 	%r6716, 0;
	selp.b32 	%r6717, %r335, 0, %p246;
	or.b32  	%r6718, %r6717, 2146435072;
	selp.b32 	%r6719, %r6718, %r6717, %p7265;
	mov.b64 	%fd8570, {%r6716, %r6719};
	bra.uni 	$L__BB1_4589;

$L__BB1_4585:
	setp.gt.s32 	%p7263, %r335, -1;
	@%p7263 bra 	$L__BB1_4589;

	mov.f64 	%fd7258, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7259, %fd7258;
	setp.eq.f64 	%p7264, %fd7259, 0d4000000000000000;
	@%p7264 bra 	$L__BB1_4589;

	mov.f64 	%fd8570, 0dFFF8000000000000;

$L__BB1_4589:
	add.f64 	%fd7261, %fd3627, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6720}, %fd7261;
	}
	and.b32  	%r6721, %r6720, 2146435072;
	setp.ne.s32 	%p7267, %r6721, 2146435072;
	@%p7267 bra 	$L__BB1_4596;

	setp.gtu.f64 	%p7268, %fd3628, 0d7FF0000000000000;
	@%p7268 bra 	$L__BB1_4595;
	bra.uni 	$L__BB1_4591;

$L__BB1_4595:
	mov.f64 	%fd7263, 0d4000000000000000;
	add.rn.f64 	%fd8570, %fd3627, %fd7263;
	bra.uni 	$L__BB1_4596;

$L__BB1_4591:
	setp.eq.s32 	%p7269, %r5, 2146435072;
	mov.f64 	%fd7262, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6722, %temp}, %fd7262;
	}
	setp.eq.s32 	%p7270, %r6722, 0;
	and.pred  	%p7271, %p7269, %p7270;
	@%p7271 bra 	$L__BB1_4594;
	bra.uni 	$L__BB1_4592;

$L__BB1_4594:
	setp.lt.s32 	%p7277, %r3, 0;
	mov.u32 	%r6727, 0;
	setp.gt.f64 	%p7278, %fd3628, 0d3FF0000000000000;
	selp.b32 	%r6728, 2146435072, 0, %p7278;
	xor.b32  	%r6729, %r6728, 2146435072;
	selp.b32 	%r6730, %r6729, %r6728, %p7277;
	setp.eq.f32 	%p7279, %f319, 0fBF800000;
	selp.b32 	%r6731, 1072693248, %r6730, %p7279;
	mov.b64 	%fd8570, {%r6727, %r6731};
	bra.uni 	$L__BB1_4596;

$L__BB1_4592:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6723, %temp}, %fd3627;
	}
	and.b32  	%r6724, %r335, 2147483647;
	setp.ne.s32 	%p7272, %r6724, 2146435072;
	setp.ne.s32 	%p7273, %r6723, 0;
	or.pred  	%p7274, %p7272, %p7273;
	@%p7274 bra 	$L__BB1_4596;

	setp.ne.s32 	%p7275, %r5, 1071644672;
	and.pred  	%p7276, %p7275, %p238;
	selp.b32 	%r6725, %r7, %r6, %p7276;
	mov.u32 	%r6726, 0;
	mov.b64 	%fd8570, {%r6726, %r6725};

$L__BB1_4596:
	ld.global.f32 	%f320, [%rd539];
	cvt.f64.f32 	%fd3638, %f320;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd3638;
	}
	abs.f64 	%fd3639, %fd3638;
	{ // callseq 355, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3639;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8573, [retval0+0];
	} // callseq 355
	setp.lt.s32 	%p7280, %r336, 0;
	and.pred  	%p239, %p7280, %p246;
	not.pred 	%p7282, %p239;
	@%p7282 bra 	$L__BB1_4598;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6734}, %fd8573;
	}
	xor.b32  	%r6735, %r6734, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6736, %temp}, %fd8573;
	}
	mov.b64 	%fd8573, {%r6736, %r6735};

$L__BB1_4598:
	setp.eq.f32 	%p7283, %f320, 0f00000000;
	@%p7283 bra 	$L__BB1_4602;
	bra.uni 	$L__BB1_4599;

$L__BB1_4602:
	setp.lt.s32 	%p7286, %r3, 0;
	mov.u32 	%r6737, 0;
	selp.b32 	%r6738, %r336, 0, %p246;
	or.b32  	%r6739, %r6738, 2146435072;
	selp.b32 	%r6740, %r6739, %r6738, %p7286;
	mov.b64 	%fd8573, {%r6737, %r6740};
	bra.uni 	$L__BB1_4603;

$L__BB1_4599:
	setp.gt.s32 	%p7284, %r336, -1;
	@%p7284 bra 	$L__BB1_4603;

	mov.f64 	%fd7264, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7265, %fd7264;
	setp.eq.f64 	%p7285, %fd7265, 0d4000000000000000;
	@%p7285 bra 	$L__BB1_4603;

	mov.f64 	%fd8573, 0dFFF8000000000000;

$L__BB1_4603:
	add.f64 	%fd7267, %fd3638, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6741}, %fd7267;
	}
	and.b32  	%r6742, %r6741, 2146435072;
	setp.ne.s32 	%p7288, %r6742, 2146435072;
	@%p7288 bra 	$L__BB1_4610;

	setp.gtu.f64 	%p7289, %fd3639, 0d7FF0000000000000;
	@%p7289 bra 	$L__BB1_4609;
	bra.uni 	$L__BB1_4605;

$L__BB1_4609:
	mov.f64 	%fd7269, 0d4000000000000000;
	add.rn.f64 	%fd8573, %fd3638, %fd7269;
	bra.uni 	$L__BB1_4610;

$L__BB1_4605:
	setp.eq.s32 	%p7290, %r5, 2146435072;
	mov.f64 	%fd7268, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6743, %temp}, %fd7268;
	}
	setp.eq.s32 	%p7291, %r6743, 0;
	and.pred  	%p7292, %p7290, %p7291;
	@%p7292 bra 	$L__BB1_4608;
	bra.uni 	$L__BB1_4606;

$L__BB1_4608:
	setp.lt.s32 	%p7298, %r3, 0;
	mov.u32 	%r6748, 0;
	setp.gt.f64 	%p7299, %fd3639, 0d3FF0000000000000;
	selp.b32 	%r6749, 2146435072, 0, %p7299;
	xor.b32  	%r6750, %r6749, 2146435072;
	selp.b32 	%r6751, %r6750, %r6749, %p7298;
	setp.eq.f32 	%p7300, %f320, 0fBF800000;
	selp.b32 	%r6752, 1072693248, %r6751, %p7300;
	mov.b64 	%fd8573, {%r6748, %r6752};
	bra.uni 	$L__BB1_4610;

$L__BB1_4606:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6744, %temp}, %fd3638;
	}
	and.b32  	%r6745, %r336, 2147483647;
	setp.ne.s32 	%p7293, %r6745, 2146435072;
	setp.ne.s32 	%p7294, %r6744, 0;
	or.pred  	%p7295, %p7293, %p7294;
	@%p7295 bra 	$L__BB1_4610;

	setp.ne.s32 	%p7296, %r5, 1071644672;
	and.pred  	%p7297, %p7296, %p239;
	selp.b32 	%r6746, %r7, %r6, %p7297;
	mov.u32 	%r6747, 0;
	mov.b64 	%fd8573, {%r6747, %r6746};

$L__BB1_4610:
	setp.eq.f32 	%p7301, %f320, 0f3F800000;
	selp.f64 	%fd7270, 0d3FF0000000000000, %fd8573, %p7301;
	setp.eq.f32 	%p7302, %f319, 0f3F800000;
	selp.f64 	%fd7271, 0d3FF0000000000000, %fd8570, %p7302;
	add.f64 	%fd3649, %fd7271, %fd7270;
	add.s64 	%rd735, %rd196, %rd467;
	ld.global.f32 	%f321, [%rd735];
	cvt.f64.f32 	%fd3650, %f321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r337}, %fd3650;
	}
	abs.f64 	%fd3651, %fd3650;
	{ // callseq 356, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3651;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8576, [retval0+0];
	} // callseq 356
	setp.lt.s32 	%p7303, %r337, 0;
	and.pred  	%p240, %p7303, %p246;
	not.pred 	%p7305, %p240;
	@%p7305 bra 	$L__BB1_4612;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6755}, %fd8576;
	}
	xor.b32  	%r6756, %r6755, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6757, %temp}, %fd8576;
	}
	mov.b64 	%fd8576, {%r6757, %r6756};

$L__BB1_4612:
	setp.eq.f32 	%p7306, %f321, 0f00000000;
	@%p7306 bra 	$L__BB1_4616;
	bra.uni 	$L__BB1_4613;

$L__BB1_4616:
	setp.lt.s32 	%p7309, %r3, 0;
	mov.u32 	%r6758, 0;
	selp.b32 	%r6759, %r337, 0, %p246;
	or.b32  	%r6760, %r6759, 2146435072;
	selp.b32 	%r6761, %r6760, %r6759, %p7309;
	mov.b64 	%fd8576, {%r6758, %r6761};
	bra.uni 	$L__BB1_4617;

$L__BB1_4613:
	setp.gt.s32 	%p7307, %r337, -1;
	@%p7307 bra 	$L__BB1_4617;

	mov.f64 	%fd7272, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7273, %fd7272;
	setp.eq.f64 	%p7308, %fd7273, 0d4000000000000000;
	@%p7308 bra 	$L__BB1_4617;

	mov.f64 	%fd8576, 0dFFF8000000000000;

$L__BB1_4617:
	add.f64 	%fd7275, %fd3650, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6762}, %fd7275;
	}
	and.b32  	%r6763, %r6762, 2146435072;
	setp.ne.s32 	%p7311, %r6763, 2146435072;
	@%p7311 bra 	$L__BB1_4624;

	setp.gtu.f64 	%p7312, %fd3651, 0d7FF0000000000000;
	@%p7312 bra 	$L__BB1_4623;
	bra.uni 	$L__BB1_4619;

$L__BB1_4623:
	mov.f64 	%fd7277, 0d4000000000000000;
	add.rn.f64 	%fd8576, %fd3650, %fd7277;
	bra.uni 	$L__BB1_4624;

$L__BB1_4619:
	setp.eq.s32 	%p7313, %r5, 2146435072;
	mov.f64 	%fd7276, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6764, %temp}, %fd7276;
	}
	setp.eq.s32 	%p7314, %r6764, 0;
	and.pred  	%p7315, %p7313, %p7314;
	@%p7315 bra 	$L__BB1_4622;
	bra.uni 	$L__BB1_4620;

$L__BB1_4622:
	setp.lt.s32 	%p7321, %r3, 0;
	mov.u32 	%r6769, 0;
	setp.gt.f64 	%p7322, %fd3651, 0d3FF0000000000000;
	selp.b32 	%r6770, 2146435072, 0, %p7322;
	xor.b32  	%r6771, %r6770, 2146435072;
	selp.b32 	%r6772, %r6771, %r6770, %p7321;
	setp.eq.f32 	%p7323, %f321, 0fBF800000;
	selp.b32 	%r6773, 1072693248, %r6772, %p7323;
	mov.b64 	%fd8576, {%r6769, %r6773};
	bra.uni 	$L__BB1_4624;

$L__BB1_4620:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6765, %temp}, %fd3650;
	}
	and.b32  	%r6766, %r337, 2147483647;
	setp.ne.s32 	%p7316, %r6766, 2146435072;
	setp.ne.s32 	%p7317, %r6765, 0;
	or.pred  	%p7318, %p7316, %p7317;
	@%p7318 bra 	$L__BB1_4624;

	setp.ne.s32 	%p7319, %r5, 1071644672;
	and.pred  	%p7320, %p7319, %p240;
	selp.b32 	%r6767, %r7, %r6, %p7320;
	mov.u32 	%r6768, 0;
	mov.b64 	%fd8576, {%r6768, %r6767};

$L__BB1_4624:
	setp.eq.f32 	%p7324, %f321, 0f3F800000;
	selp.f64 	%fd7278, 0d3FF0000000000000, %fd8576, %p7324;
	add.f64 	%fd3661, %fd3649, %fd7278;
	add.s64 	%rd738, %rd146, %rd467;
	ld.global.f32 	%f322, [%rd738];
	add.s64 	%rd740, %rd173, %rd467;
	ld.global.f32 	%f323, [%rd740];
	cvt.f64.f32 	%fd3662, %f323;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r338}, %fd3662;
	}
	abs.f64 	%fd3663, %fd3662;
	{ // callseq 357, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3663;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8579, [retval0+0];
	} // callseq 357
	setp.lt.s32 	%p7325, %r338, 0;
	and.pred  	%p241, %p7325, %p246;
	not.pred 	%p7327, %p241;
	@%p7327 bra 	$L__BB1_4626;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6776}, %fd8579;
	}
	xor.b32  	%r6777, %r6776, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6778, %temp}, %fd8579;
	}
	mov.b64 	%fd8579, {%r6778, %r6777};

$L__BB1_4626:
	setp.eq.f32 	%p7328, %f323, 0f00000000;
	@%p7328 bra 	$L__BB1_4630;
	bra.uni 	$L__BB1_4627;

$L__BB1_4630:
	setp.lt.s32 	%p7331, %r3, 0;
	mov.u32 	%r6779, 0;
	selp.b32 	%r6780, %r338, 0, %p246;
	or.b32  	%r6781, %r6780, 2146435072;
	selp.b32 	%r6782, %r6781, %r6780, %p7331;
	mov.b64 	%fd8579, {%r6779, %r6782};
	bra.uni 	$L__BB1_4631;

$L__BB1_4627:
	setp.gt.s32 	%p7329, %r338, -1;
	@%p7329 bra 	$L__BB1_4631;

	mov.f64 	%fd7279, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7280, %fd7279;
	setp.eq.f64 	%p7330, %fd7280, 0d4000000000000000;
	@%p7330 bra 	$L__BB1_4631;

	mov.f64 	%fd8579, 0dFFF8000000000000;

$L__BB1_4631:
	add.f64 	%fd7282, %fd3662, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6783}, %fd7282;
	}
	and.b32  	%r6784, %r6783, 2146435072;
	setp.ne.s32 	%p7333, %r6784, 2146435072;
	@%p7333 bra 	$L__BB1_4638;

	setp.gtu.f64 	%p7334, %fd3663, 0d7FF0000000000000;
	@%p7334 bra 	$L__BB1_4637;
	bra.uni 	$L__BB1_4633;

$L__BB1_4637:
	mov.f64 	%fd7284, 0d4000000000000000;
	add.rn.f64 	%fd8579, %fd3662, %fd7284;
	bra.uni 	$L__BB1_4638;

$L__BB1_4633:
	setp.eq.s32 	%p7335, %r5, 2146435072;
	mov.f64 	%fd7283, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6785, %temp}, %fd7283;
	}
	setp.eq.s32 	%p7336, %r6785, 0;
	and.pred  	%p7337, %p7335, %p7336;
	@%p7337 bra 	$L__BB1_4636;
	bra.uni 	$L__BB1_4634;

$L__BB1_4636:
	setp.lt.s32 	%p7343, %r3, 0;
	mov.u32 	%r6790, 0;
	setp.gt.f64 	%p7344, %fd3663, 0d3FF0000000000000;
	selp.b32 	%r6791, 2146435072, 0, %p7344;
	xor.b32  	%r6792, %r6791, 2146435072;
	selp.b32 	%r6793, %r6792, %r6791, %p7343;
	setp.eq.f32 	%p7345, %f323, 0fBF800000;
	selp.b32 	%r6794, 1072693248, %r6793, %p7345;
	mov.b64 	%fd8579, {%r6790, %r6794};
	bra.uni 	$L__BB1_4638;

$L__BB1_4634:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6786, %temp}, %fd3662;
	}
	and.b32  	%r6787, %r338, 2147483647;
	setp.ne.s32 	%p7338, %r6787, 2146435072;
	setp.ne.s32 	%p7339, %r6786, 0;
	or.pred  	%p7340, %p7338, %p7339;
	@%p7340 bra 	$L__BB1_4638;

	setp.ne.s32 	%p7341, %r5, 1071644672;
	and.pred  	%p7342, %p7341, %p241;
	selp.b32 	%r6788, %r7, %r6, %p7342;
	mov.u32 	%r6789, 0;
	mov.b64 	%fd8579, {%r6789, %r6788};

$L__BB1_4638:
	ld.global.f32 	%f324, [%rd550];
	cvt.f64.f32 	%fd3673, %f324;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r339}, %fd3673;
	}
	abs.f64 	%fd3674, %fd3673;
	{ // callseq 358, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3674;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8582, [retval0+0];
	} // callseq 358
	setp.lt.s32 	%p7346, %r339, 0;
	and.pred  	%p242, %p7346, %p246;
	not.pred 	%p7348, %p242;
	@%p7348 bra 	$L__BB1_4640;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6797}, %fd8582;
	}
	xor.b32  	%r6798, %r6797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6799, %temp}, %fd8582;
	}
	mov.b64 	%fd8582, {%r6799, %r6798};

$L__BB1_4640:
	setp.eq.f32 	%p7349, %f324, 0f00000000;
	@%p7349 bra 	$L__BB1_4644;
	bra.uni 	$L__BB1_4641;

$L__BB1_4644:
	setp.lt.s32 	%p7352, %r3, 0;
	mov.u32 	%r6800, 0;
	selp.b32 	%r6801, %r339, 0, %p246;
	or.b32  	%r6802, %r6801, 2146435072;
	selp.b32 	%r6803, %r6802, %r6801, %p7352;
	mov.b64 	%fd8582, {%r6800, %r6803};
	bra.uni 	$L__BB1_4645;

$L__BB1_4641:
	setp.gt.s32 	%p7350, %r339, -1;
	@%p7350 bra 	$L__BB1_4645;

	mov.f64 	%fd7285, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7286, %fd7285;
	setp.eq.f64 	%p7351, %fd7286, 0d4000000000000000;
	@%p7351 bra 	$L__BB1_4645;

	mov.f64 	%fd8582, 0dFFF8000000000000;

$L__BB1_4645:
	add.f64 	%fd7288, %fd3673, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6804}, %fd7288;
	}
	and.b32  	%r6805, %r6804, 2146435072;
	setp.ne.s32 	%p7354, %r6805, 2146435072;
	@%p7354 bra 	$L__BB1_4652;

	setp.gtu.f64 	%p7355, %fd3674, 0d7FF0000000000000;
	@%p7355 bra 	$L__BB1_4651;
	bra.uni 	$L__BB1_4647;

$L__BB1_4651:
	mov.f64 	%fd7290, 0d4000000000000000;
	add.rn.f64 	%fd8582, %fd3673, %fd7290;
	bra.uni 	$L__BB1_4652;

$L__BB1_4647:
	setp.eq.s32 	%p7356, %r5, 2146435072;
	mov.f64 	%fd7289, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6806, %temp}, %fd7289;
	}
	setp.eq.s32 	%p7357, %r6806, 0;
	and.pred  	%p7358, %p7356, %p7357;
	@%p7358 bra 	$L__BB1_4650;
	bra.uni 	$L__BB1_4648;

$L__BB1_4650:
	setp.lt.s32 	%p7364, %r3, 0;
	mov.u32 	%r6811, 0;
	setp.gt.f64 	%p7365, %fd3674, 0d3FF0000000000000;
	selp.b32 	%r6812, 2146435072, 0, %p7365;
	xor.b32  	%r6813, %r6812, 2146435072;
	selp.b32 	%r6814, %r6813, %r6812, %p7364;
	setp.eq.f32 	%p7366, %f324, 0fBF800000;
	selp.b32 	%r6815, 1072693248, %r6814, %p7366;
	mov.b64 	%fd8582, {%r6811, %r6815};
	bra.uni 	$L__BB1_4652;

$L__BB1_4648:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6807, %temp}, %fd3673;
	}
	and.b32  	%r6808, %r339, 2147483647;
	setp.ne.s32 	%p7359, %r6808, 2146435072;
	setp.ne.s32 	%p7360, %r6807, 0;
	or.pred  	%p7361, %p7359, %p7360;
	@%p7361 bra 	$L__BB1_4652;

	setp.ne.s32 	%p7362, %r5, 1071644672;
	and.pred  	%p7363, %p7362, %p242;
	selp.b32 	%r6809, %r7, %r6, %p7363;
	mov.u32 	%r6810, 0;
	mov.b64 	%fd8582, {%r6810, %r6809};

$L__BB1_4652:
	ld.global.f32 	%f325, [%rd64];
	cvt.f64.f32 	%fd3684, %f325;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r340}, %fd3684;
	}
	abs.f64 	%fd3685, %fd3684;
	{ // callseq 359, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3685;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd8585, [retval0+0];
	} // callseq 359
	setp.lt.s32 	%p7367, %r340, 0;
	and.pred  	%p243, %p7367, %p246;
	not.pred 	%p7369, %p243;
	@%p7369 bra 	$L__BB1_4654;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6816}, %fd8585;
	}
	xor.b32  	%r6817, %r6816, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6818, %temp}, %fd8585;
	}
	mov.b64 	%fd8585, {%r6818, %r6817};

$L__BB1_4654:
	setp.eq.f32 	%p7370, %f325, 0f00000000;
	setp.eq.f32 	%p7371, %f323, 0f3F800000;
	selp.f64 	%fd7291, 0d3FF0000000000000, %fd8579, %p7371;
	setp.eq.f32 	%p7372, %f324, 0f3F800000;
	selp.f64 	%fd7292, 0d3FF0000000000000, %fd8582, %p7372;
	add.f64 	%fd3689, %fd7291, %fd7292;
	@%p7370 bra 	$L__BB1_4658;
	bra.uni 	$L__BB1_4655;

$L__BB1_4658:
	setp.lt.s32 	%p7375, %r3, 0;
	mov.u32 	%r6819, 0;
	selp.b32 	%r6820, %r340, 0, %p246;
	or.b32  	%r6821, %r6820, 2146435072;
	selp.b32 	%r6822, %r6821, %r6820, %p7375;
	mov.b64 	%fd8585, {%r6819, %r6822};
	bra.uni 	$L__BB1_4659;

$L__BB1_4655:
	setp.gt.s32 	%p7373, %r340, -1;
	@%p7373 bra 	$L__BB1_4659;

	mov.f64 	%fd7293, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7294, %fd7293;
	setp.eq.f64 	%p7374, %fd7294, 0d4000000000000000;
	@%p7374 bra 	$L__BB1_4659;

	mov.f64 	%fd8585, 0dFFF8000000000000;

$L__BB1_4659:
	add.f64 	%fd7296, %fd3684, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6823}, %fd7296;
	}
	and.b32  	%r6824, %r6823, 2146435072;
	setp.ne.s32 	%p7377, %r6824, 2146435072;
	@%p7377 bra 	$L__BB1_4666;

	setp.gtu.f64 	%p7378, %fd3685, 0d7FF0000000000000;
	@%p7378 bra 	$L__BB1_4665;
	bra.uni 	$L__BB1_4661;

$L__BB1_4665:
	mov.f64 	%fd7298, 0d4000000000000000;
	add.rn.f64 	%fd8585, %fd3684, %fd7298;
	bra.uni 	$L__BB1_4666;

$L__BB1_4661:
	setp.eq.s32 	%p7379, %r5, 2146435072;
	mov.f64 	%fd7297, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6825, %temp}, %fd7297;
	}
	setp.eq.s32 	%p7380, %r6825, 0;
	and.pred  	%p7381, %p7379, %p7380;
	@%p7381 bra 	$L__BB1_4664;
	bra.uni 	$L__BB1_4662;

$L__BB1_4664:
	setp.lt.s32 	%p7387, %r3, 0;
	mov.u32 	%r6830, 0;
	setp.gt.f64 	%p7388, %fd3685, 0d3FF0000000000000;
	selp.b32 	%r6831, 2146435072, 0, %p7388;
	xor.b32  	%r6832, %r6831, 2146435072;
	selp.b32 	%r6833, %r6832, %r6831, %p7387;
	setp.eq.f32 	%p7389, %f325, 0fBF800000;
	selp.b32 	%r6834, 1072693248, %r6833, %p7389;
	mov.b64 	%fd8585, {%r6830, %r6834};
	bra.uni 	$L__BB1_4666;

$L__BB1_4662:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6826, %temp}, %fd3684;
	}
	and.b32  	%r6827, %r340, 2147483647;
	setp.ne.s32 	%p7382, %r6827, 2146435072;
	setp.ne.s32 	%p7383, %r6826, 0;
	or.pred  	%p7384, %p7382, %p7383;
	@%p7384 bra 	$L__BB1_4666;

	setp.ne.s32 	%p7385, %r5, 1071644672;
	and.pred  	%p7386, %p7385, %p243;
	selp.b32 	%r6828, %r7, %r6, %p7386;
	mov.u32 	%r6829, 0;
	mov.b64 	%fd8585, {%r6829, %r6828};

$L__BB1_4666:
	cvt.rn.f32.f64 	%f1690, %fd3661;
	cvt.f64.f32 	%fd7299, %f322;
	rcp.rn.f64 	%fd7300, %fd7299;
	setp.eq.f32 	%p7390, %f325, 0f3F800000;
	selp.f64 	%fd7301, 0d3FF0000000000000, %fd8585, %p7390;
	add.f64 	%fd7302, %fd3689, %fd7301;
	mul.f64 	%fd7303, %fd7300, %fd7302;
	cvt.rn.f32.f64 	%f1691, %fd7303;
	ld.global.f32 	%f1692, [%rd468];
	sub.f32 	%f1693, %f1692, %f1691;
	cvt.f64.f32 	%fd7304, %f1693;
	cvt.f64.f32 	%fd7305, %f1690;
	fma.rn.f64 	%fd7306, %fd7305, 0dBFE0000000000000, %fd7304;
	mul.f64 	%fd7307, %fd7306, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1694, %fd7307;
	mul.f32 	%f1695, %f324, %f320;
	fma.rn.f32 	%f1696, %f323, %f319, %f1695;
	fma.rn.f32 	%f1697, %f325, %f321, %f1696;
	cvt.f64.f32 	%fd7308, %f1697;
	mul.f64 	%fd7309, %fd7300, %fd7308;
	cvt.rn.f32.f64 	%f1698, %fd7309;
	add.f32 	%f1699, %f1692, %f1694;
	div.rn.f32 	%f1700, %f325, %f322;
	fma.rn.f32 	%f1701, %f1700, %f1690, %f1699;
	mul.f32 	%f1702, %f321, %f1698;
	sub.f32 	%f326, %f1701, %f1702;
	@%p6877 bra 	$L__BB1_4668;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6837}, %fd8588;
	}
	xor.b32  	%r6838, %r6837, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6839, %temp}, %fd8588;
	}
	mov.b64 	%fd8588, {%r6839, %r6838};

$L__BB1_4668:
	@%p6878 bra 	$L__BB1_4672;
	bra.uni 	$L__BB1_4669;

$L__BB1_4672:
	setp.lt.s32 	%p7395, %r3, 0;
	mov.u32 	%r6840, 0;
	selp.b32 	%r6841, %r317, 0, %p246;
	or.b32  	%r6842, %r6841, 2146435072;
	selp.b32 	%r6843, %r6842, %r6841, %p7395;
	mov.b64 	%fd8588, {%r6840, %r6843};
	bra.uni 	$L__BB1_4673;

$L__BB1_4669:
	setp.gt.s32 	%p7393, %r317, -1;
	@%p7393 bra 	$L__BB1_4673;

	mov.f64 	%fd7310, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7311, %fd7310;
	setp.eq.f64 	%p7394, %fd7311, 0d4000000000000000;
	@%p7394 bra 	$L__BB1_4673;

	mov.f64 	%fd8588, 0dFFF8000000000000;

$L__BB1_4673:
	@%p6883 bra 	$L__BB1_4680;

	setp.gtu.f64 	%p7398, %fd3436, 0d7FF0000000000000;
	@%p7398 bra 	$L__BB1_4679;
	bra.uni 	$L__BB1_4675;

$L__BB1_4679:
	mov.f64 	%fd7314, 0d4000000000000000;
	add.rn.f64 	%fd8588, %fd3435, %fd7314;
	bra.uni 	$L__BB1_4680;

$L__BB1_4675:
	setp.eq.s32 	%p7399, %r5, 2146435072;
	mov.f64 	%fd7313, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6844, %temp}, %fd7313;
	}
	setp.eq.s32 	%p7400, %r6844, 0;
	and.pred  	%p7401, %p7399, %p7400;
	@%p7401 bra 	$L__BB1_4678;
	bra.uni 	$L__BB1_4676;

$L__BB1_4678:
	setp.lt.s32 	%p7407, %r3, 0;
	mov.u32 	%r6849, 0;
	setp.gt.f64 	%p7408, %fd3436, 0d3FF0000000000000;
	selp.b32 	%r6850, 2146435072, 0, %p7408;
	xor.b32  	%r6851, %r6850, 2146435072;
	selp.b32 	%r6852, %r6851, %r6850, %p7407;
	setp.eq.f32 	%p7409, %f300, 0fBF800000;
	selp.b32 	%r6853, 1072693248, %r6852, %p7409;
	mov.b64 	%fd8588, {%r6849, %r6853};
	bra.uni 	$L__BB1_4680;

$L__BB1_4676:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6845, %temp}, %fd3435;
	}
	and.b32  	%r6846, %r317, 2147483647;
	setp.ne.s32 	%p7402, %r6846, 2146435072;
	setp.ne.s32 	%p7403, %r6845, 0;
	or.pred  	%p7404, %p7402, %p7403;
	@%p7404 bra 	$L__BB1_4680;

	setp.ne.s32 	%p7405, %r5, 1071644672;
	and.pred  	%p7406, %p7405, %p226;
	selp.b32 	%r6847, %r7, %r6, %p7406;
	mov.u32 	%r6848, 0;
	mov.b64 	%fd8588, {%r6848, %r6847};

$L__BB1_4680:
	selp.f64 	%fd3704, 0d3FF0000000000000, %fd8588, %p6918;
	@%p6898 bra 	$L__BB1_4682;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6854}, %fd8591;
	}
	xor.b32  	%r6855, %r6854, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6856, %temp}, %fd8591;
	}
	mov.b64 	%fd8591, {%r6856, %r6855};

$L__BB1_4682:
	@%p6899 bra 	$L__BB1_4686;
	bra.uni 	$L__BB1_4683;

$L__BB1_4686:
	setp.lt.s32 	%p7415, %r3, 0;
	mov.u32 	%r6857, 0;
	selp.b32 	%r6858, %r319, 0, %p246;
	or.b32  	%r6859, %r6858, 2146435072;
	selp.b32 	%r6860, %r6859, %r6858, %p7415;
	mov.b64 	%fd8591, {%r6857, %r6860};
	bra.uni 	$L__BB1_4687;

$L__BB1_4683:
	setp.gt.s32 	%p7413, %r319, -1;
	@%p7413 bra 	$L__BB1_4687;

	mov.f64 	%fd7315, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7316, %fd7315;
	setp.eq.f64 	%p7414, %fd7316, 0d4000000000000000;
	@%p7414 bra 	$L__BB1_4687;

	mov.f64 	%fd8591, 0dFFF8000000000000;

$L__BB1_4687:
	@%p6904 bra 	$L__BB1_4694;

	setp.gtu.f64 	%p7418, %fd3447, 0d7FF0000000000000;
	@%p7418 bra 	$L__BB1_4693;
	bra.uni 	$L__BB1_4689;

$L__BB1_4693:
	mov.f64 	%fd7319, 0d4000000000000000;
	add.rn.f64 	%fd8591, %fd3446, %fd7319;
	bra.uni 	$L__BB1_4694;

$L__BB1_4689:
	setp.eq.s32 	%p7419, %r5, 2146435072;
	mov.f64 	%fd7318, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6861, %temp}, %fd7318;
	}
	setp.eq.s32 	%p7420, %r6861, 0;
	and.pred  	%p7421, %p7419, %p7420;
	@%p7421 bra 	$L__BB1_4692;
	bra.uni 	$L__BB1_4690;

$L__BB1_4692:
	setp.lt.s32 	%p7427, %r3, 0;
	mov.u32 	%r6866, 0;
	setp.gt.f64 	%p7428, %fd3447, 0d3FF0000000000000;
	selp.b32 	%r6867, 2146435072, 0, %p7428;
	xor.b32  	%r6868, %r6867, 2146435072;
	selp.b32 	%r6869, %r6868, %r6867, %p7427;
	setp.eq.f32 	%p7429, %f301, 0fBF800000;
	selp.b32 	%r6870, 1072693248, %r6869, %p7429;
	mov.b64 	%fd8591, {%r6866, %r6870};
	bra.uni 	$L__BB1_4694;

$L__BB1_4690:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6862, %temp}, %fd3446;
	}
	and.b32  	%r6863, %r319, 2147483647;
	setp.ne.s32 	%p7422, %r6863, 2146435072;
	setp.ne.s32 	%p7423, %r6862, 0;
	or.pred  	%p7424, %p7422, %p7423;
	@%p7424 bra 	$L__BB1_4694;

	setp.ne.s32 	%p7425, %r5, 1071644672;
	and.pred  	%p7426, %p7425, %p227;
	selp.b32 	%r6864, %r7, %r6, %p7426;
	mov.u32 	%r6865, 0;
	mov.b64 	%fd8591, {%r6865, %r6864};

$L__BB1_4694:
	selp.f64 	%fd7320, 0d3FF0000000000000, %fd8591, %p6917;
	add.f64 	%fd3713, %fd3704, %fd7320;
	@%p6921 bra 	$L__BB1_4696;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6871}, %fd8594;
	}
	xor.b32  	%r6872, %r6871, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6873, %temp}, %fd8594;
	}
	mov.b64 	%fd8594, {%r6873, %r6872};

$L__BB1_4696:
	@%p6922 bra 	$L__BB1_4700;
	bra.uni 	$L__BB1_4697;

$L__BB1_4700:
	setp.lt.s32 	%p7435, %r3, 0;
	mov.u32 	%r6874, 0;
	selp.b32 	%r6875, %r321, 0, %p246;
	or.b32  	%r6876, %r6875, 2146435072;
	selp.b32 	%r6877, %r6876, %r6875, %p7435;
	mov.b64 	%fd8594, {%r6874, %r6877};
	bra.uni 	$L__BB1_4701;

$L__BB1_4697:
	setp.gt.s32 	%p7433, %r321, -1;
	@%p7433 bra 	$L__BB1_4701;

	mov.f64 	%fd7321, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7322, %fd7321;
	setp.eq.f64 	%p7434, %fd7322, 0d4000000000000000;
	@%p7434 bra 	$L__BB1_4701;

	mov.f64 	%fd8594, 0dFFF8000000000000;

$L__BB1_4701:
	@%p6927 bra 	$L__BB1_4708;

	setp.gtu.f64 	%p7438, %fd3459, 0d7FF0000000000000;
	@%p7438 bra 	$L__BB1_4707;
	bra.uni 	$L__BB1_4703;

$L__BB1_4707:
	mov.f64 	%fd7325, 0d4000000000000000;
	add.rn.f64 	%fd8594, %fd3458, %fd7325;
	bra.uni 	$L__BB1_4708;

$L__BB1_4703:
	setp.eq.s32 	%p7439, %r5, 2146435072;
	mov.f64 	%fd7324, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6878, %temp}, %fd7324;
	}
	setp.eq.s32 	%p7440, %r6878, 0;
	and.pred  	%p7441, %p7439, %p7440;
	@%p7441 bra 	$L__BB1_4706;
	bra.uni 	$L__BB1_4704;

$L__BB1_4706:
	setp.lt.s32 	%p7447, %r3, 0;
	mov.u32 	%r6883, 0;
	setp.gt.f64 	%p7448, %fd3459, 0d3FF0000000000000;
	selp.b32 	%r6884, 2146435072, 0, %p7448;
	xor.b32  	%r6885, %r6884, 2146435072;
	selp.b32 	%r6886, %r6885, %r6884, %p7447;
	setp.eq.f32 	%p7449, %f302, 0fBF800000;
	selp.b32 	%r6887, 1072693248, %r6886, %p7449;
	mov.b64 	%fd8594, {%r6883, %r6887};
	bra.uni 	$L__BB1_4708;

$L__BB1_4704:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6879, %temp}, %fd3458;
	}
	and.b32  	%r6880, %r321, 2147483647;
	setp.ne.s32 	%p7442, %r6880, 2146435072;
	setp.ne.s32 	%p7443, %r6879, 0;
	or.pred  	%p7444, %p7442, %p7443;
	@%p7444 bra 	$L__BB1_4708;

	setp.ne.s32 	%p7445, %r5, 1071644672;
	and.pred  	%p7446, %p7445, %p228;
	selp.b32 	%r6881, %r7, %r6, %p7446;
	mov.u32 	%r6882, 0;
	mov.b64 	%fd8594, {%r6882, %r6881};

$L__BB1_4708:
	selp.f64 	%fd7326, 0d3FF0000000000000, %fd8594, %p6940;
	add.f64 	%fd3722, %fd3713, %fd7326;
	@%p6943 bra 	$L__BB1_4710;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6888}, %fd8597;
	}
	xor.b32  	%r6889, %r6888, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6890, %temp}, %fd8597;
	}
	mov.b64 	%fd8597, {%r6890, %r6889};

$L__BB1_4710:
	@%p6944 bra 	$L__BB1_4714;
	bra.uni 	$L__BB1_4711;

$L__BB1_4714:
	setp.lt.s32 	%p7455, %r3, 0;
	mov.u32 	%r6891, 0;
	selp.b32 	%r6892, %r323, 0, %p246;
	or.b32  	%r6893, %r6892, 2146435072;
	selp.b32 	%r6894, %r6893, %r6892, %p7455;
	mov.b64 	%fd8597, {%r6891, %r6894};
	bra.uni 	$L__BB1_4715;

$L__BB1_4711:
	setp.gt.s32 	%p7453, %r323, -1;
	@%p7453 bra 	$L__BB1_4715;

	mov.f64 	%fd7327, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7328, %fd7327;
	setp.eq.f64 	%p7454, %fd7328, 0d4000000000000000;
	@%p7454 bra 	$L__BB1_4715;

	mov.f64 	%fd8597, 0dFFF8000000000000;

$L__BB1_4715:
	@%p6949 bra 	$L__BB1_4722;

	setp.gtu.f64 	%p7458, %fd3472, 0d7FF0000000000000;
	@%p7458 bra 	$L__BB1_4721;
	bra.uni 	$L__BB1_4717;

$L__BB1_4721:
	mov.f64 	%fd7331, 0d4000000000000000;
	add.rn.f64 	%fd8597, %fd3471, %fd7331;
	bra.uni 	$L__BB1_4722;

$L__BB1_4717:
	setp.eq.s32 	%p7459, %r5, 2146435072;
	mov.f64 	%fd7330, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6895, %temp}, %fd7330;
	}
	setp.eq.s32 	%p7460, %r6895, 0;
	and.pred  	%p7461, %p7459, %p7460;
	@%p7461 bra 	$L__BB1_4720;
	bra.uni 	$L__BB1_4718;

$L__BB1_4720:
	setp.lt.s32 	%p7467, %r3, 0;
	mov.u32 	%r6900, 0;
	setp.gt.f64 	%p7468, %fd3472, 0d3FF0000000000000;
	selp.b32 	%r6901, 2146435072, 0, %p7468;
	xor.b32  	%r6902, %r6901, 2146435072;
	selp.b32 	%r6903, %r6902, %r6901, %p7467;
	setp.eq.f32 	%p7469, %f304, 0fBF800000;
	selp.b32 	%r6904, 1072693248, %r6903, %p7469;
	mov.b64 	%fd8597, {%r6900, %r6904};
	bra.uni 	$L__BB1_4722;

$L__BB1_4718:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6896, %temp}, %fd3471;
	}
	and.b32  	%r6897, %r323, 2147483647;
	setp.ne.s32 	%p7462, %r6897, 2146435072;
	setp.ne.s32 	%p7463, %r6896, 0;
	or.pred  	%p7464, %p7462, %p7463;
	@%p7464 bra 	$L__BB1_4722;

	setp.ne.s32 	%p7465, %r5, 1071644672;
	and.pred  	%p7466, %p7465, %p229;
	selp.b32 	%r6898, %r7, %r6, %p7466;
	mov.u32 	%r6899, 0;
	mov.b64 	%fd8597, {%r6899, %r6898};

$L__BB1_4722:
	cvt.rn.f32.f64 	%f327, %fd3722;
	selp.f64 	%fd3731, 0d3FF0000000000000, %fd8597, %p6984;
	@%p6964 bra 	$L__BB1_4724;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6905}, %fd8600;
	}
	xor.b32  	%r6906, %r6905, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6907, %temp}, %fd8600;
	}
	mov.b64 	%fd8600, {%r6907, %r6906};

$L__BB1_4724:
	@%p6965 bra 	$L__BB1_4728;
	bra.uni 	$L__BB1_4725;

$L__BB1_4728:
	setp.lt.s32 	%p7475, %r3, 0;
	mov.u32 	%r6908, 0;
	selp.b32 	%r6909, %r325, 0, %p246;
	or.b32  	%r6910, %r6909, 2146435072;
	selp.b32 	%r6911, %r6910, %r6909, %p7475;
	mov.b64 	%fd8600, {%r6908, %r6911};
	bra.uni 	$L__BB1_4729;

$L__BB1_4725:
	setp.gt.s32 	%p7473, %r325, -1;
	@%p7473 bra 	$L__BB1_4729;

	mov.f64 	%fd7332, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7333, %fd7332;
	setp.eq.f64 	%p7474, %fd7333, 0d4000000000000000;
	@%p7474 bra 	$L__BB1_4729;

	mov.f64 	%fd8600, 0dFFF8000000000000;

$L__BB1_4729:
	@%p6970 bra 	$L__BB1_4736;

	setp.gtu.f64 	%p7478, %fd3483, 0d7FF0000000000000;
	@%p7478 bra 	$L__BB1_4735;
	bra.uni 	$L__BB1_4731;

$L__BB1_4735:
	mov.f64 	%fd7336, 0d4000000000000000;
	add.rn.f64 	%fd8600, %fd3482, %fd7336;
	bra.uni 	$L__BB1_4736;

$L__BB1_4731:
	setp.eq.s32 	%p7479, %r5, 2146435072;
	mov.f64 	%fd7335, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6912, %temp}, %fd7335;
	}
	setp.eq.s32 	%p7480, %r6912, 0;
	and.pred  	%p7481, %p7479, %p7480;
	@%p7481 bra 	$L__BB1_4734;
	bra.uni 	$L__BB1_4732;

$L__BB1_4734:
	setp.lt.s32 	%p7487, %r3, 0;
	mov.u32 	%r6917, 0;
	setp.gt.f64 	%p7488, %fd3483, 0d3FF0000000000000;
	selp.b32 	%r6918, 2146435072, 0, %p7488;
	xor.b32  	%r6919, %r6918, 2146435072;
	selp.b32 	%r6920, %r6919, %r6918, %p7487;
	setp.eq.f32 	%p7489, %f305, 0fBF800000;
	selp.b32 	%r6921, 1072693248, %r6920, %p7489;
	mov.b64 	%fd8600, {%r6917, %r6921};
	bra.uni 	$L__BB1_4736;

$L__BB1_4732:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6913, %temp}, %fd3482;
	}
	and.b32  	%r6914, %r325, 2147483647;
	setp.ne.s32 	%p7482, %r6914, 2146435072;
	setp.ne.s32 	%p7483, %r6913, 0;
	or.pred  	%p7484, %p7482, %p7483;
	@%p7484 bra 	$L__BB1_4736;

	setp.ne.s32 	%p7485, %r5, 1071644672;
	and.pred  	%p7486, %p7485, %p230;
	selp.b32 	%r6915, %r7, %r6, %p7486;
	mov.u32 	%r6916, 0;
	mov.b64 	%fd8600, {%r6916, %r6915};

$L__BB1_4736:
	selp.f64 	%fd7337, 0d3FF0000000000000, %fd8600, %p6983;
	add.f64 	%fd3740, %fd3731, %fd7337;
	@%p6987 bra 	$L__BB1_4738;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6922}, %fd8603;
	}
	xor.b32  	%r6923, %r6922, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6924, %temp}, %fd8603;
	}
	mov.b64 	%fd8603, {%r6924, %r6923};

$L__BB1_4738:
	@%p6988 bra 	$L__BB1_4742;
	bra.uni 	$L__BB1_4739;

$L__BB1_4742:
	setp.lt.s32 	%p7495, %r3, 0;
	mov.u32 	%r6925, 0;
	selp.b32 	%r6926, %r327, 0, %p246;
	or.b32  	%r6927, %r6926, 2146435072;
	selp.b32 	%r6928, %r6927, %r6926, %p7495;
	mov.b64 	%fd8603, {%r6925, %r6928};
	bra.uni 	$L__BB1_4743;

$L__BB1_4739:
	setp.gt.s32 	%p7493, %r327, -1;
	@%p7493 bra 	$L__BB1_4743;

	mov.f64 	%fd7338, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd7339, %fd7338;
	setp.eq.f64 	%p7494, %fd7339, 0d4000000000000000;
	@%p7494 bra 	$L__BB1_4743;

	mov.f64 	%fd8603, 0dFFF8000000000000;

$L__BB1_4743:
	@%p6993 bra 	$L__BB1_4750;

	setp.gtu.f64 	%p7498, %fd3495, 0d7FF0000000000000;
	@%p7498 bra 	$L__BB1_4749;
	bra.uni 	$L__BB1_4745;

$L__BB1_4749:
	mov.f64 	%fd7342, 0d4000000000000000;
	add.rn.f64 	%fd8603, %fd3494, %fd7342;
	bra.uni 	$L__BB1_4750;

$L__BB1_4745:
	setp.eq.s32 	%p7499, %r5, 2146435072;
	mov.f64 	%fd7341, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6929, %temp}, %fd7341;
	}
	setp.eq.s32 	%p7500, %r6929, 0;
	and.pred  	%p7501, %p7499, %p7500;
	@%p7501 bra 	$L__BB1_4748;
	bra.uni 	$L__BB1_4746;

$L__BB1_4748:
	setp.lt.s32 	%p7507, %r3, 0;
	mov.u32 	%r6934, 0;
	setp.gt.f64 	%p7508, %fd3495, 0d3FF0000000000000;
	selp.b32 	%r6935, 2146435072, 0, %p7508;
	xor.b32  	%r6936, %r6935, 2146435072;
	selp.b32 	%r6937, %r6936, %r6935, %p7507;
	setp.eq.f32 	%p7509, %f307, 0fBF800000;
	selp.b32 	%r6938, 1072693248, %r6937, %p7509;
	mov.b64 	%fd8603, {%r6934, %r6938};
	bra.uni 	$L__BB1_4750;

$L__BB1_4746:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6930, %temp}, %fd3494;
	}
	and.b32  	%r6931, %r327, 2147483647;
	setp.ne.s32 	%p7502, %r6931, 2146435072;
	setp.ne.s32 	%p7503, %r6930, 0;
	or.pred  	%p7504, %p7502, %p7503;
	@%p7504 bra 	$L__BB1_4750;

	setp.ne.s32 	%p7505, %r5, 1071644672;
	and.pred  	%p7506, %p7505, %p231;
	selp.b32 	%r6932, %r7, %r6, %p7506;
	mov.u32 	%r6933, 0;
	mov.b64 	%fd8603, {%r6933, %r6932};

$L__BB1_4750:
	mad.lo.s32 	%r7111, %r7143, %r404, %r7144;
	mul.wide.s32 	%rd1052, %r7111, 4;
	add.s32 	%r7110, %r404, -1;
	mov.u32 	%r7109, %ntid.y;
	add.s64 	%rd1051, %rd3, %rd1052;
	add.s64 	%rd1050, %rd4, %rd1052;
	add.s64 	%rd1049, %rd5, %rd1052;
	add.s64 	%rd1048, %rd6, %rd1052;
	add.s64 	%rd1047, %rd7, %rd1052;
	add.s64 	%rd1046, %rd8, %rd1052;
	selp.f64 	%fd7343, 0d3FF0000000000000, %fd8603, %p7006;
	add.f64 	%fd7344, %fd3740, %fd7343;
	mul.f64 	%fd7345, %fd3470, %fd7344;
	cvt.rn.f32.f64 	%f1703, %fd7345;
	sub.f32 	%f1704, %f308, %f1703;
	cvt.f64.f32 	%fd7346, %f1704;
	cvt.f64.f32 	%fd7347, %f327;
	fma.rn.f64 	%fd7348, %fd7347, 0dBFE0000000000000, %fd7346;
	mul.f64 	%fd7349, %fd7348, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1705, %fd7349;
	add.f32 	%f1706, %f308, %f1705;
	div.rn.f32 	%f1707, %f307, %f303;
	fma.rn.f32 	%f1708, %f1707, %f327, %f1706;
	mul.f32 	%f1709, %f302, %f309;
	sub.f32 	%f1710, %f1708, %f1709;
	sub.f32 	%f1711, %f326, %f1710;
	cvt.f64.f32 	%fd7350, %f1711;
	mul.f64 	%fd7351, %fd3, %fd7350;
	sub.f64 	%fd7352, %fd3626, %fd7351;
	add.s64 	%rd748, %rd2, %rd573;
	ld.global.f32 	%f1712, [%rd748];
	cvt.f64.f32 	%fd7353, %f1712;
	cvt.f64.f32 	%fd7354, %f291;
	add.f64 	%fd7355, %fd7354, %fd7354;
	sub.f64 	%fd7356, %fd7353, %fd7355;
	add.s64 	%rd750, %rd2, %rd575;
	ld.global.f32 	%f1713, [%rd750];
	cvt.f64.f32 	%fd7357, %f1713;
	add.f64 	%fd7358, %fd7356, %fd7357;
	add.s64 	%rd752, %rd2, %rd364;
	ld.global.f32 	%f1714, [%rd752+4];
	cvt.f64.f32 	%fd7359, %f1714;
	sub.f64 	%fd7360, %fd7359, %fd7355;
	ld.global.f32 	%f1715, [%rd752+-4];
	cvt.f64.f32 	%fd7361, %f1715;
	add.f64 	%fd7362, %fd7360, %fd7361;
	mul.f64 	%fd7363, %fd1880, %fd7362;
	fma.rn.f64 	%fd7364, %fd1869, %fd7358, %fd7363;
	add.s64 	%rd754, %rd2, %rd370;
	ld.global.f32 	%f1716, [%rd754];
	cvt.f64.f32 	%fd7365, %f1716;
	sub.f64 	%fd7366, %fd7365, %fd7355;
	add.s64 	%rd756, %rd2, %rd421;
	ld.global.f32 	%f1717, [%rd756];
	cvt.f64.f32 	%fd7367, %f1717;
	add.f64 	%fd7368, %fd7366, %fd7367;
	fma.rn.f64 	%fd7369, %fd1890, %fd7368, %fd7364;
	mul.f64 	%fd7371, %fd7369, %fd5363;
	cvt.rn.f32.f64 	%f1718, %fd7371;
	cvt.f64.f32 	%fd7372, %f1718;
	sub.f64 	%fd7373, %fd7352, %fd7372;
	cvt.rn.f32.f64 	%f1719, %fd7373;
	add.s64 	%rd757, %rd1, %rd364;
	st.global.f32 	[%rd757], %f1719;
	add.s64 	%rd758, %rd9, %rd364;
	add.s64 	%rd760, %rd9, %rd1052;
	ld.global.f32 	%f1720, [%rd760];
	ld.global.f32 	%f1721, [%rd758];
	add.f32 	%f1722, %f1721, %f1720;
	st.global.f32 	[%rd760], %f1722;
	add.s64 	%rd761, %rd8, %rd364;
	ld.global.f32 	%f1723, [%rd1046];
	ld.global.f32 	%f1724, [%rd761];
	add.f32 	%f1725, %f1724, %f1723;
	st.global.f32 	[%rd1046], %f1725;
	add.s64 	%rd763, %rd7, %rd364;
	ld.global.f32 	%f1726, [%rd1047];
	ld.global.f32 	%f1727, [%rd763];
	add.f32 	%f1728, %f1727, %f1726;
	st.global.f32 	[%rd1047], %f1728;
	add.s64 	%rd765, %rd6, %rd364;
	ld.global.f32 	%f1729, [%rd1048];
	ld.global.f32 	%f1730, [%rd765];
	add.f32 	%f1731, %f1730, %f1729;
	st.global.f32 	[%rd1048], %f1731;
	add.s64 	%rd767, %rd5, %rd364;
	ld.global.f32 	%f1732, [%rd1049];
	ld.global.f32 	%f1733, [%rd767];
	add.f32 	%f1734, %f1733, %f1732;
	st.global.f32 	[%rd1049], %f1734;
	add.s64 	%rd769, %rd4, %rd364;
	ld.global.f32 	%f1735, [%rd1050];
	ld.global.f32 	%f1736, [%rd769];
	add.f32 	%f1737, %f1736, %f1735;
	st.global.f32 	[%rd1050], %f1737;
	add.s64 	%rd771, %rd3, %rd364;
	ld.global.f32 	%f1738, [%rd1051];
	ld.global.f32 	%f1739, [%rd771];
	add.f32 	%f1740, %f1739, %f1738;
	st.global.f32 	[%rd1051], %f1740;
	add.s64 	%rd773, %rd1, %rd1052;
	ld.global.f32 	%f1741, [%rd773];
	ld.global.f32 	%f1742, [%rd757];
	add.f32 	%f1743, %f1742, %f1741;
	st.global.f32 	[%rd773], %f1743;
	ld.global.f32 	%f1744, [%rd760];
	st.global.f32 	[%rd758], %f1744;
	ld.global.f32 	%f1745, [%rd1046];
	st.global.f32 	[%rd761], %f1745;
	ld.global.f32 	%f1746, [%rd1047];
	st.global.f32 	[%rd763], %f1746;
	ld.global.f32 	%f1747, [%rd1048];
	st.global.f32 	[%rd765], %f1747;
	ld.global.f32 	%f1748, [%rd1049];
	st.global.f32 	[%rd767], %f1748;
	ld.global.f32 	%f1749, [%rd1050];
	st.global.f32 	[%rd769], %f1749;
	ld.global.f32 	%f1750, [%rd1051];
	st.global.f32 	[%rd771], %f1750;
	ld.global.f32 	%f1751, [%rd773];
	st.global.f32 	[%rd757], %f1751;
	mov.u32 	%r6953, %nctaid.y;
	mad.lo.s32 	%r7144, %r6953, %r7109, %r7144;
	setp.lt.s32 	%p7511, %r7144, %r7110;
	@%p7511 bra 	$L__BB1_4;

$L__BB1_4751:
	mov.u32 	%r6955, %nctaid.x;
	mad.lo.s32 	%r7143, %r6955, %r407, %r7143;
	setp.lt.s32 	%p7512, %r7143, %r410;
	@%p7512 bra 	$L__BB1_2;

$L__BB1_4752:
	mov.u32 	%r6958, %ntid.z;
	mov.u32 	%r6959, %ctaid.z;
	mov.u32 	%r6960, %tid.z;
	mad.lo.s32 	%r7151, %r6958, %r6959, %r6960;
	setp.ge.s32 	%p7513, %r7151, %r405;
	@%p7513 bra 	$L__BB1_4771;

	mul.lo.s32 	%r343, %r404, %r403;
	mov.u32 	%r6962, %ntid.y;
	mov.u32 	%r6963, %nctaid.y;
	mul.lo.s32 	%r344, %r6963, %r6962;
	add.s32 	%r6964, %r344, %r404;
	mov.u32 	%r6965, %ctaid.y;
	mov.u32 	%r6966, %tid.y;
	mad.lo.s32 	%r345, %r6962, %r6965, %r6966;
	add.s32 	%r346, %r345, %r344;
	not.b32 	%r6967, %r346;
	add.s32 	%r6968, %r6964, %r6967;
	div.u32 	%r347, %r6968, %r344;
	add.s32 	%r6969, %r347, 1;
	and.b32  	%r348, %r6969, 3;
	add.s32 	%r349, %r346, %r344;
	add.s32 	%r350, %r349, %r344;
	mul.wide.s32 	%rd111, %r344, 4;
	mad.lo.s32 	%r7145, %r6958, %r6959, %r6960;
	mov.u32 	%r6973, %nctaid.z;
	mul.lo.s32 	%r352, %r6973, %r6958;

$L__BB1_4754:
	setp.ge.s32 	%p7514, %r345, %r404;
	@%p7514 bra 	$L__BB1_4761;

	setp.eq.s32 	%p7515, %r348, 0;
	mul.lo.s32 	%r354, %r343, %r7145;
	mad.lo.s32 	%r7146, %r6962, %r6965, %r6966;
	@%p7515 bra 	$L__BB1_4759;

	setp.eq.s32 	%p7516, %r348, 1;
	mad.lo.s32 	%r6980, %r6962, %r6965, %r6966;
	add.s32 	%r6981, %r6980, %r354;
	mul.wide.s32 	%rd774, %r6981, 4;
	add.s64 	%rd775, %rd9, %rd774;
	mov.u32 	%r6982, 953267991;
	st.global.u32 	[%rd775], %r6982;
	add.s64 	%rd776, %rd8, %rd774;
	mov.u32 	%r6983, 0;
	st.global.u32 	[%rd776], %r6983;
	add.s64 	%rd777, %rd7, %rd774;
	st.global.u32 	[%rd777], %r6983;
	add.s64 	%rd778, %rd6, %rd774;
	st.global.u32 	[%rd778], %r6983;
	add.s64 	%rd779, %rd5, %rd774;
	st.global.u32 	[%rd779], %r6983;
	add.s64 	%rd780, %rd4, %rd774;
	st.global.u32 	[%rd780], %r6983;
	add.s64 	%rd781, %rd3, %rd774;
	st.global.u32 	[%rd781], %r6983;
	add.s64 	%rd782, %rd2, %rd774;
	ld.global.f32 	%f1752, [%rd782];
	cvt.f64.f32 	%fd7374, %f1752;
	mul.f64 	%fd7375, %fd7374, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1753, %fd7375;
	cvt.f64.f32 	%fd7376, %f1753;
	div.rn.f64 	%fd7377, %fd7376, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1754, %fd7377;
	add.s64 	%rd783, %rd1, %rd774;
	st.global.f32 	[%rd783], %f1754;
	mov.u32 	%r7146, %r346;
	@%p7516 bra 	$L__BB1_4759;

	setp.eq.s32 	%p7517, %r348, 2;
	add.s32 	%r6984, %r346, %r354;
	mul.wide.s32 	%rd784, %r6984, 4;
	add.s64 	%rd785, %rd9, %rd784;
	st.global.u32 	[%rd785], %r6982;
	add.s64 	%rd786, %rd8, %rd784;
	st.global.u32 	[%rd786], %r6983;
	add.s64 	%rd787, %rd7, %rd784;
	st.global.u32 	[%rd787], %r6983;
	add.s64 	%rd788, %rd6, %rd784;
	st.global.u32 	[%rd788], %r6983;
	add.s64 	%rd789, %rd5, %rd784;
	st.global.u32 	[%rd789], %r6983;
	add.s64 	%rd790, %rd4, %rd784;
	st.global.u32 	[%rd790], %r6983;
	add.s64 	%rd791, %rd3, %rd784;
	st.global.u32 	[%rd791], %r6983;
	add.s64 	%rd792, %rd2, %rd784;
	ld.global.f32 	%f1755, [%rd792];
	cvt.f64.f32 	%fd7378, %f1755;
	mul.f64 	%fd7379, %fd7378, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1756, %fd7379;
	cvt.f64.f32 	%fd7380, %f1756;
	div.rn.f64 	%fd7381, %fd7380, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1757, %fd7381;
	add.s64 	%rd793, %rd1, %rd784;
	st.global.f32 	[%rd793], %f1757;
	mov.u32 	%r7146, %r349;
	@%p7517 bra 	$L__BB1_4759;

	add.s32 	%r6987, %r349, %r354;
	mul.wide.s32 	%rd794, %r6987, 4;
	add.s64 	%rd795, %rd9, %rd794;
	mov.u32 	%r6988, 953267991;
	st.global.u32 	[%rd795], %r6988;
	add.s64 	%rd796, %rd8, %rd794;
	mov.u32 	%r6989, 0;
	st.global.u32 	[%rd796], %r6989;
	add.s64 	%rd797, %rd7, %rd794;
	st.global.u32 	[%rd797], %r6989;
	add.s64 	%rd798, %rd6, %rd794;
	st.global.u32 	[%rd798], %r6989;
	add.s64 	%rd799, %rd5, %rd794;
	st.global.u32 	[%rd799], %r6989;
	add.s64 	%rd800, %rd4, %rd794;
	st.global.u32 	[%rd800], %r6989;
	add.s64 	%rd801, %rd3, %rd794;
	st.global.u32 	[%rd801], %r6989;
	add.s64 	%rd802, %rd2, %rd794;
	ld.global.f32 	%f1758, [%rd802];
	cvt.f64.f32 	%fd7382, %f1758;
	mul.f64 	%fd7383, %fd7382, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1759, %fd7383;
	cvt.f64.f32 	%fd7384, %f1759;
	div.rn.f64 	%fd7385, %fd7384, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1760, %fd7385;
	add.s64 	%rd803, %rd1, %rd794;
	st.global.f32 	[%rd803], %f1760;
	mov.u32 	%r7146, %r350;

$L__BB1_4759:
	setp.lt.u32 	%p7518, %r347, 3;
	@%p7518 bra 	$L__BB1_4761;

$L__BB1_4760:
	add.s32 	%r6990, %r7146, %r354;
	mul.wide.s32 	%rd804, %r6990, 4;
	add.s64 	%rd805, %rd9, %rd804;
	mov.u32 	%r6991, 953267991;
	st.global.u32 	[%rd805], %r6991;
	add.s64 	%rd806, %rd8, %rd804;
	mov.u32 	%r6992, 0;
	st.global.u32 	[%rd806], %r6992;
	add.s64 	%rd807, %rd7, %rd804;
	st.global.u32 	[%rd807], %r6992;
	add.s64 	%rd808, %rd6, %rd804;
	st.global.u32 	[%rd808], %r6992;
	add.s64 	%rd809, %rd5, %rd804;
	st.global.u32 	[%rd809], %r6992;
	add.s64 	%rd810, %rd4, %rd804;
	st.global.u32 	[%rd810], %r6992;
	add.s64 	%rd811, %rd3, %rd804;
	st.global.u32 	[%rd811], %r6992;
	add.s64 	%rd812, %rd2, %rd804;
	ld.global.f32 	%f1761, [%rd812];
	cvt.f64.f32 	%fd7386, %f1761;
	mul.f64 	%fd7387, %fd7386, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1762, %fd7387;
	cvt.f64.f32 	%fd7388, %f1762;
	div.rn.f64 	%fd7389, %fd7388, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1763, %fd7389;
	add.s64 	%rd813, %rd1, %rd804;
	st.global.f32 	[%rd813], %f1763;
	add.s64 	%rd814, %rd805, %rd111;
	st.global.u32 	[%rd814], %r6991;
	add.s64 	%rd815, %rd806, %rd111;
	st.global.u32 	[%rd815], %r6992;
	add.s64 	%rd816, %rd807, %rd111;
	st.global.u32 	[%rd816], %r6992;
	add.s64 	%rd817, %rd808, %rd111;
	st.global.u32 	[%rd817], %r6992;
	add.s64 	%rd818, %rd809, %rd111;
	st.global.u32 	[%rd818], %r6992;
	add.s64 	%rd819, %rd810, %rd111;
	st.global.u32 	[%rd819], %r6992;
	add.s64 	%rd820, %rd811, %rd111;
	st.global.u32 	[%rd820], %r6992;
	add.s64 	%rd821, %rd812, %rd111;
	ld.global.f32 	%f1764, [%rd821];
	cvt.f64.f32 	%fd7390, %f1764;
	mul.f64 	%fd7391, %fd7390, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1765, %fd7391;
	cvt.f64.f32 	%fd7392, %f1765;
	div.rn.f64 	%fd7393, %fd7392, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1766, %fd7393;
	add.s64 	%rd822, %rd813, %rd111;
	st.global.f32 	[%rd822], %f1766;
	add.s32 	%r6993, %r7146, %r344;
	add.s32 	%r6994, %r6993, %r344;
	add.s64 	%rd823, %rd814, %rd111;
	st.global.u32 	[%rd823], %r6991;
	add.s64 	%rd824, %rd815, %rd111;
	st.global.u32 	[%rd824], %r6992;
	add.s64 	%rd825, %rd816, %rd111;
	st.global.u32 	[%rd825], %r6992;
	add.s64 	%rd826, %rd817, %rd111;
	st.global.u32 	[%rd826], %r6992;
	add.s64 	%rd827, %rd818, %rd111;
	st.global.u32 	[%rd827], %r6992;
	add.s64 	%rd828, %rd819, %rd111;
	st.global.u32 	[%rd828], %r6992;
	add.s64 	%rd829, %rd820, %rd111;
	st.global.u32 	[%rd829], %r6992;
	add.s64 	%rd830, %rd821, %rd111;
	ld.global.f32 	%f1767, [%rd830];
	cvt.f64.f32 	%fd7394, %f1767;
	mul.f64 	%fd7395, %fd7394, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1768, %fd7395;
	cvt.f64.f32 	%fd7396, %f1768;
	div.rn.f64 	%fd7397, %fd7396, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1769, %fd7397;
	add.s64 	%rd831, %rd822, %rd111;
	st.global.f32 	[%rd831], %f1769;
	add.s32 	%r6995, %r6994, %r344;
	add.s64 	%rd832, %rd823, %rd111;
	st.global.u32 	[%rd832], %r6991;
	add.s64 	%rd833, %rd824, %rd111;
	st.global.u32 	[%rd833], %r6992;
	add.s64 	%rd834, %rd825, %rd111;
	st.global.u32 	[%rd834], %r6992;
	add.s64 	%rd835, %rd826, %rd111;
	st.global.u32 	[%rd835], %r6992;
	add.s64 	%rd836, %rd827, %rd111;
	st.global.u32 	[%rd836], %r6992;
	add.s64 	%rd837, %rd828, %rd111;
	st.global.u32 	[%rd837], %r6992;
	add.s64 	%rd838, %rd829, %rd111;
	st.global.u32 	[%rd838], %r6992;
	add.s64 	%rd839, %rd830, %rd111;
	ld.global.f32 	%f1770, [%rd839];
	cvt.f64.f32 	%fd7398, %f1770;
	mul.f64 	%fd7399, %fd7398, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1771, %fd7399;
	cvt.f64.f32 	%fd7400, %f1771;
	div.rn.f64 	%fd7401, %fd7400, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1772, %fd7401;
	add.s64 	%rd840, %rd831, %rd111;
	st.global.f32 	[%rd840], %f1772;
	add.s32 	%r7146, %r6995, %r344;
	setp.lt.s32 	%p7519, %r7146, %r404;
	@%p7519 bra 	$L__BB1_4760;

$L__BB1_4761:
	add.s32 	%r7145, %r7145, %r352;
	setp.lt.s32 	%p7520, %r7145, %r405;
	@%p7520 bra 	$L__BB1_4754;

	sub.s32 	%r360, %r403, %r404;
	sub.s32 	%r361, %r343, %r404;
	mad.lo.s32 	%r7148, %r6958, %r6959, %r6960;

$L__BB1_4763:
	@%p7514 bra 	$L__BB1_4770;

	setp.eq.s32 	%p7522, %r348, 0;
	mul.lo.s32 	%r7002, %r343, %r7148;
	add.s32 	%r364, %r360, %r7002;
	add.s32 	%r365, %r7002, %r361;
	mov.u32 	%r7149, %r345;
	@%p7522 bra 	$L__BB1_4768;

	setp.eq.s32 	%p7523, %r348, 1;
	mad.lo.s32 	%r7009, %r6962, %r6965, %r6966;
	add.s32 	%r7010, %r364, %r7009;
	mul.wide.s32 	%rd841, %r7010, 4;
	add.s64 	%rd842, %rd9, %rd841;
	mov.u32 	%r7011, 953267991;
	st.global.u32 	[%rd842], %r7011;
	add.s64 	%rd843, %rd8, %rd841;
	mov.u32 	%r7012, 0;
	st.global.u32 	[%rd843], %r7012;
	add.s64 	%rd844, %rd7, %rd841;
	st.global.u32 	[%rd844], %r7012;
	add.s64 	%rd845, %rd6, %rd841;
	st.global.u32 	[%rd845], %r7012;
	add.s64 	%rd846, %rd5, %rd841;
	st.global.u32 	[%rd846], %r7012;
	add.s64 	%rd847, %rd4, %rd841;
	st.global.u32 	[%rd847], %r7012;
	add.s64 	%rd848, %rd3, %rd841;
	st.global.u32 	[%rd848], %r7012;
	add.s32 	%r7013, %r365, %r7009;
	mul.wide.s32 	%rd849, %r7013, 4;
	add.s64 	%rd850, %rd2, %rd849;
	ld.global.f32 	%f1773, [%rd850];
	cvt.f64.f32 	%fd7402, %f1773;
	mul.f64 	%fd7403, %fd7402, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1774, %fd7403;
	cvt.f64.f32 	%fd7404, %f1774;
	div.rn.f64 	%fd7405, %fd7404, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1775, %fd7405;
	add.s64 	%rd851, %rd1, %rd841;
	st.global.f32 	[%rd851], %f1775;
	mov.u32 	%r7149, %r346;
	@%p7523 bra 	$L__BB1_4768;

	setp.eq.s32 	%p7524, %r348, 2;
	add.s32 	%r7014, %r364, %r346;
	mul.wide.s32 	%rd852, %r7014, 4;
	add.s64 	%rd853, %rd9, %rd852;
	st.global.u32 	[%rd853], %r7011;
	add.s64 	%rd854, %rd8, %rd852;
	st.global.u32 	[%rd854], %r7012;
	add.s64 	%rd855, %rd7, %rd852;
	st.global.u32 	[%rd855], %r7012;
	add.s64 	%rd856, %rd6, %rd852;
	st.global.u32 	[%rd856], %r7012;
	add.s64 	%rd857, %rd5, %rd852;
	st.global.u32 	[%rd857], %r7012;
	add.s64 	%rd858, %rd4, %rd852;
	st.global.u32 	[%rd858], %r7012;
	add.s64 	%rd859, %rd3, %rd852;
	st.global.u32 	[%rd859], %r7012;
	add.s32 	%r7017, %r365, %r346;
	mul.wide.s32 	%rd860, %r7017, 4;
	add.s64 	%rd861, %rd2, %rd860;
	ld.global.f32 	%f1776, [%rd861];
	cvt.f64.f32 	%fd7406, %f1776;
	mul.f64 	%fd7407, %fd7406, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1777, %fd7407;
	cvt.f64.f32 	%fd7408, %f1777;
	div.rn.f64 	%fd7409, %fd7408, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1778, %fd7409;
	add.s64 	%rd862, %rd1, %rd852;
	st.global.f32 	[%rd862], %f1778;
	mov.u32 	%r7149, %r349;
	@%p7524 bra 	$L__BB1_4768;

	add.s32 	%r7018, %r364, %r349;
	mul.wide.s32 	%rd863, %r7018, 4;
	add.s64 	%rd864, %rd9, %rd863;
	mov.u32 	%r7019, 953267991;
	st.global.u32 	[%rd864], %r7019;
	add.s64 	%rd865, %rd8, %rd863;
	mov.u32 	%r7020, 0;
	st.global.u32 	[%rd865], %r7020;
	add.s64 	%rd866, %rd7, %rd863;
	st.global.u32 	[%rd866], %r7020;
	add.s64 	%rd867, %rd6, %rd863;
	st.global.u32 	[%rd867], %r7020;
	add.s64 	%rd868, %rd5, %rd863;
	st.global.u32 	[%rd868], %r7020;
	add.s64 	%rd869, %rd4, %rd863;
	st.global.u32 	[%rd869], %r7020;
	add.s64 	%rd870, %rd3, %rd863;
	st.global.u32 	[%rd870], %r7020;
	add.s32 	%r7021, %r365, %r349;
	mul.wide.s32 	%rd871, %r7021, 4;
	add.s64 	%rd872, %rd2, %rd871;
	ld.global.f32 	%f1779, [%rd872];
	cvt.f64.f32 	%fd7410, %f1779;
	mul.f64 	%fd7411, %fd7410, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1780, %fd7411;
	cvt.f64.f32 	%fd7412, %f1780;
	div.rn.f64 	%fd7413, %fd7412, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1781, %fd7413;
	add.s64 	%rd873, %rd1, %rd863;
	st.global.f32 	[%rd873], %f1781;
	mov.u32 	%r7149, %r350;

$L__BB1_4768:
	setp.lt.u32 	%p7525, %r347, 3;
	@%p7525 bra 	$L__BB1_4770;

$L__BB1_4769:
	add.s32 	%r7022, %r364, %r7149;
	mul.wide.s32 	%rd874, %r7022, 4;
	add.s64 	%rd875, %rd9, %rd874;
	mov.u32 	%r7023, 953267991;
	st.global.u32 	[%rd875], %r7023;
	add.s64 	%rd876, %rd8, %rd874;
	mov.u32 	%r7024, 0;
	st.global.u32 	[%rd876], %r7024;
	add.s64 	%rd877, %rd7, %rd874;
	st.global.u32 	[%rd877], %r7024;
	add.s64 	%rd878, %rd6, %rd874;
	st.global.u32 	[%rd878], %r7024;
	add.s64 	%rd879, %rd5, %rd874;
	st.global.u32 	[%rd879], %r7024;
	add.s64 	%rd880, %rd4, %rd874;
	st.global.u32 	[%rd880], %r7024;
	add.s64 	%rd881, %rd3, %rd874;
	st.global.u32 	[%rd881], %r7024;
	add.s32 	%r7025, %r365, %r7149;
	mul.wide.s32 	%rd882, %r7025, 4;
	add.s64 	%rd883, %rd2, %rd882;
	ld.global.f32 	%f1782, [%rd883];
	cvt.f64.f32 	%fd7414, %f1782;
	mul.f64 	%fd7415, %fd7414, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1783, %fd7415;
	cvt.f64.f32 	%fd7416, %f1783;
	div.rn.f64 	%fd7417, %fd7416, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1784, %fd7417;
	add.s64 	%rd884, %rd1, %rd874;
	st.global.f32 	[%rd884], %f1784;
	add.s64 	%rd885, %rd875, %rd111;
	st.global.u32 	[%rd885], %r7023;
	add.s64 	%rd886, %rd876, %rd111;
	st.global.u32 	[%rd886], %r7024;
	add.s64 	%rd887, %rd877, %rd111;
	st.global.u32 	[%rd887], %r7024;
	add.s64 	%rd888, %rd878, %rd111;
	st.global.u32 	[%rd888], %r7024;
	add.s64 	%rd889, %rd879, %rd111;
	st.global.u32 	[%rd889], %r7024;
	add.s64 	%rd890, %rd880, %rd111;
	st.global.u32 	[%rd890], %r7024;
	add.s64 	%rd891, %rd881, %rd111;
	st.global.u32 	[%rd891], %r7024;
	add.s64 	%rd892, %rd883, %rd111;
	ld.global.f32 	%f1785, [%rd892];
	cvt.f64.f32 	%fd7418, %f1785;
	mul.f64 	%fd7419, %fd7418, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1786, %fd7419;
	cvt.f64.f32 	%fd7420, %f1786;
	div.rn.f64 	%fd7421, %fd7420, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1787, %fd7421;
	add.s64 	%rd893, %rd884, %rd111;
	st.global.f32 	[%rd893], %f1787;
	add.s32 	%r7026, %r7149, %r344;
	add.s32 	%r7027, %r7026, %r344;
	add.s64 	%rd894, %rd885, %rd111;
	st.global.u32 	[%rd894], %r7023;
	add.s64 	%rd895, %rd886, %rd111;
	st.global.u32 	[%rd895], %r7024;
	add.s64 	%rd896, %rd887, %rd111;
	st.global.u32 	[%rd896], %r7024;
	add.s64 	%rd897, %rd888, %rd111;
	st.global.u32 	[%rd897], %r7024;
	add.s64 	%rd898, %rd889, %rd111;
	st.global.u32 	[%rd898], %r7024;
	add.s64 	%rd899, %rd890, %rd111;
	st.global.u32 	[%rd899], %r7024;
	add.s64 	%rd900, %rd891, %rd111;
	st.global.u32 	[%rd900], %r7024;
	add.s64 	%rd901, %rd892, %rd111;
	ld.global.f32 	%f1788, [%rd901];
	cvt.f64.f32 	%fd7422, %f1788;
	mul.f64 	%fd7423, %fd7422, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1789, %fd7423;
	cvt.f64.f32 	%fd7424, %f1789;
	div.rn.f64 	%fd7425, %fd7424, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1790, %fd7425;
	add.s64 	%rd902, %rd893, %rd111;
	st.global.f32 	[%rd902], %f1790;
	add.s32 	%r7028, %r7027, %r344;
	add.s64 	%rd903, %rd894, %rd111;
	st.global.u32 	[%rd903], %r7023;
	add.s64 	%rd904, %rd895, %rd111;
	st.global.u32 	[%rd904], %r7024;
	add.s64 	%rd905, %rd896, %rd111;
	st.global.u32 	[%rd905], %r7024;
	add.s64 	%rd906, %rd897, %rd111;
	st.global.u32 	[%rd906], %r7024;
	add.s64 	%rd907, %rd898, %rd111;
	st.global.u32 	[%rd907], %r7024;
	add.s64 	%rd908, %rd899, %rd111;
	st.global.u32 	[%rd908], %r7024;
	add.s64 	%rd909, %rd900, %rd111;
	st.global.u32 	[%rd909], %r7024;
	add.s64 	%rd910, %rd901, %rd111;
	ld.global.f32 	%f1791, [%rd910];
	cvt.f64.f32 	%fd7426, %f1791;
	mul.f64 	%fd7427, %fd7426, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1792, %fd7427;
	cvt.f64.f32 	%fd7428, %f1792;
	div.rn.f64 	%fd7429, %fd7428, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1793, %fd7429;
	add.s64 	%rd911, %rd902, %rd111;
	st.global.f32 	[%rd911], %f1793;
	add.s32 	%r7149, %r7028, %r344;
	setp.lt.s32 	%p7526, %r7149, %r404;
	@%p7526 bra 	$L__BB1_4769;

$L__BB1_4770:
	add.s32 	%r7148, %r7148, %r352;
	setp.lt.s32 	%p7527, %r7148, %r405;
	@%p7527 bra 	$L__BB1_4763;

$L__BB1_4771:
	@%p7513 bra 	$L__BB1_4790;

	mov.u32 	%r7113, %tid.x;
	mov.u32 	%r7112, %ctaid.x;
	add.s32 	%r371, %r403, -3;
	mul.lo.s32 	%r7035, %r407, %r7112;
	sub.s32 	%r7036, %r371, %r7035;
	sub.s32 	%r7038, %r7036, %r7113;
	mov.u32 	%r7039, %nctaid.x;
	mul.lo.s32 	%r372, %r7039, %r407;
	div.u32 	%r373, %r7038, %r372;
	add.s32 	%r7040, %r373, 1;
	and.b32  	%r374, %r7040, 3;
	add.s32 	%r7041, %r7113, %r7035;
	add.s32 	%r375, %r7041, 1;
	add.s32 	%r376, %r375, %r372;
	add.s32 	%r377, %r376, %r372;
	add.s32 	%r378, %r377, %r372;
	mul.lo.s32 	%r7042, %r372, %r404;
	mul.wide.s32 	%rd113, %r7042, 4;
	mov.u32 	%r7046, %nctaid.z;
	mul.lo.s32 	%r380, %r7046, %r6958;

$L__BB1_4773:
	setp.ge.s32 	%p7529, %r375, %r410;
	@%p7529 bra 	$L__BB1_4780;

	setp.eq.s32 	%p7530, %r374, 0;
	mul.lo.s32 	%r383, %r7151, %r403;
	add.s32 	%r7152, %r409, 1;
	@%p7530 bra 	$L__BB1_4778;

	setp.eq.s32 	%p7531, %r374, 1;
	add.s32 	%r7055, %r409, %r383;
	add.s32 	%r7056, %r7055, 1;
	mul.lo.s32 	%r7057, %r7056, %r404;
	mul.wide.s32 	%rd912, %r7057, 4;
	add.s64 	%rd913, %rd9, %rd912;
	mov.u32 	%r7058, 953267991;
	st.global.u32 	[%rd913], %r7058;
	add.s64 	%rd914, %rd8, %rd912;
	mov.u32 	%r7059, 0;
	st.global.u32 	[%rd914], %r7059;
	add.s64 	%rd915, %rd7, %rd912;
	st.global.u32 	[%rd915], %r7059;
	add.s64 	%rd916, %rd6, %rd912;
	st.global.u32 	[%rd916], %r7059;
	add.s64 	%rd917, %rd5, %rd912;
	st.global.u32 	[%rd917], %r7059;
	add.s64 	%rd918, %rd4, %rd912;
	st.global.u32 	[%rd918], %r7059;
	add.s64 	%rd919, %rd3, %rd912;
	st.global.u32 	[%rd919], %r7059;
	add.s64 	%rd920, %rd2, %rd912;
	ld.global.f32 	%f1794, [%rd920];
	cvt.f64.f32 	%fd7430, %f1794;
	mul.f64 	%fd7431, %fd7430, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1795, %fd7431;
	cvt.f64.f32 	%fd7432, %f1795;
	div.rn.f64 	%fd7433, %fd7432, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1796, %fd7433;
	add.s64 	%rd921, %rd1, %rd912;
	st.global.f32 	[%rd921], %f1796;
	mov.u32 	%r7152, %r376;
	@%p7531 bra 	$L__BB1_4778;

	setp.eq.s32 	%p7532, %r374, 2;
	add.s32 	%r7060, %r376, %r383;
	mul.lo.s32 	%r7061, %r7060, %r404;
	mul.wide.s32 	%rd922, %r7061, 4;
	add.s64 	%rd923, %rd9, %rd922;
	st.global.u32 	[%rd923], %r7058;
	add.s64 	%rd924, %rd8, %rd922;
	st.global.u32 	[%rd924], %r7059;
	add.s64 	%rd925, %rd7, %rd922;
	st.global.u32 	[%rd925], %r7059;
	add.s64 	%rd926, %rd6, %rd922;
	st.global.u32 	[%rd926], %r7059;
	add.s64 	%rd927, %rd5, %rd922;
	st.global.u32 	[%rd927], %r7059;
	add.s64 	%rd928, %rd4, %rd922;
	st.global.u32 	[%rd928], %r7059;
	add.s64 	%rd929, %rd3, %rd922;
	st.global.u32 	[%rd929], %r7059;
	add.s64 	%rd930, %rd2, %rd922;
	ld.global.f32 	%f1797, [%rd930];
	cvt.f64.f32 	%fd7434, %f1797;
	mul.f64 	%fd7435, %fd7434, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1798, %fd7435;
	cvt.f64.f32 	%fd7436, %f1798;
	div.rn.f64 	%fd7437, %fd7436, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1799, %fd7437;
	add.s64 	%rd931, %rd1, %rd922;
	st.global.f32 	[%rd931], %f1799;
	mov.u32 	%r7152, %r377;
	@%p7532 bra 	$L__BB1_4778;

	add.s32 	%r7064, %r377, %r383;
	mul.lo.s32 	%r7065, %r7064, %r404;
	mul.wide.s32 	%rd932, %r7065, 4;
	add.s64 	%rd933, %rd9, %rd932;
	mov.u32 	%r7066, 953267991;
	st.global.u32 	[%rd933], %r7066;
	add.s64 	%rd934, %rd8, %rd932;
	mov.u32 	%r7067, 0;
	st.global.u32 	[%rd934], %r7067;
	add.s64 	%rd935, %rd7, %rd932;
	st.global.u32 	[%rd935], %r7067;
	add.s64 	%rd936, %rd6, %rd932;
	st.global.u32 	[%rd936], %r7067;
	add.s64 	%rd937, %rd5, %rd932;
	st.global.u32 	[%rd937], %r7067;
	add.s64 	%rd938, %rd4, %rd932;
	st.global.u32 	[%rd938], %r7067;
	add.s64 	%rd939, %rd3, %rd932;
	st.global.u32 	[%rd939], %r7067;
	add.s64 	%rd940, %rd2, %rd932;
	ld.global.f32 	%f1800, [%rd940];
	cvt.f64.f32 	%fd7438, %f1800;
	mul.f64 	%fd7439, %fd7438, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1801, %fd7439;
	cvt.f64.f32 	%fd7440, %f1801;
	div.rn.f64 	%fd7441, %fd7440, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1802, %fd7441;
	add.s64 	%rd941, %rd1, %rd932;
	st.global.f32 	[%rd941], %f1802;
	mov.u32 	%r7152, %r378;

$L__BB1_4778:
	setp.lt.u32 	%p7533, %r373, 3;
	@%p7533 bra 	$L__BB1_4780;

$L__BB1_4779:
	add.s32 	%r7068, %r7152, %r383;
	mul.lo.s32 	%r7069, %r7068, %r404;
	mul.wide.s32 	%rd942, %r7069, 4;
	add.s64 	%rd943, %rd9, %rd942;
	mov.u32 	%r7070, 953267991;
	st.global.u32 	[%rd943], %r7070;
	add.s64 	%rd944, %rd8, %rd942;
	mov.u32 	%r7071, 0;
	st.global.u32 	[%rd944], %r7071;
	add.s64 	%rd945, %rd7, %rd942;
	st.global.u32 	[%rd945], %r7071;
	add.s64 	%rd946, %rd6, %rd942;
	st.global.u32 	[%rd946], %r7071;
	add.s64 	%rd947, %rd5, %rd942;
	st.global.u32 	[%rd947], %r7071;
	add.s64 	%rd948, %rd4, %rd942;
	st.global.u32 	[%rd948], %r7071;
	add.s64 	%rd949, %rd3, %rd942;
	st.global.u32 	[%rd949], %r7071;
	add.s64 	%rd950, %rd2, %rd942;
	ld.global.f32 	%f1803, [%rd950];
	cvt.f64.f32 	%fd7442, %f1803;
	mul.f64 	%fd7443, %fd7442, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1804, %fd7443;
	cvt.f64.f32 	%fd7444, %f1804;
	div.rn.f64 	%fd7445, %fd7444, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1805, %fd7445;
	add.s64 	%rd951, %rd1, %rd942;
	st.global.f32 	[%rd951], %f1805;
	add.s64 	%rd952, %rd943, %rd113;
	st.global.u32 	[%rd952], %r7070;
	add.s64 	%rd953, %rd944, %rd113;
	st.global.u32 	[%rd953], %r7071;
	add.s64 	%rd954, %rd945, %rd113;
	st.global.u32 	[%rd954], %r7071;
	add.s64 	%rd955, %rd946, %rd113;
	st.global.u32 	[%rd955], %r7071;
	add.s64 	%rd956, %rd947, %rd113;
	st.global.u32 	[%rd956], %r7071;
	add.s64 	%rd957, %rd948, %rd113;
	st.global.u32 	[%rd957], %r7071;
	add.s64 	%rd958, %rd949, %rd113;
	st.global.u32 	[%rd958], %r7071;
	add.s64 	%rd959, %rd950, %rd113;
	ld.global.f32 	%f1806, [%rd959];
	cvt.f64.f32 	%fd7446, %f1806;
	mul.f64 	%fd7447, %fd7446, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1807, %fd7447;
	cvt.f64.f32 	%fd7448, %f1807;
	div.rn.f64 	%fd7449, %fd7448, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1808, %fd7449;
	add.s64 	%rd960, %rd951, %rd113;
	st.global.f32 	[%rd960], %f1808;
	add.s32 	%r7072, %r7152, %r372;
	add.s32 	%r7073, %r7072, %r372;
	add.s64 	%rd961, %rd952, %rd113;
	st.global.u32 	[%rd961], %r7070;
	add.s64 	%rd962, %rd953, %rd113;
	st.global.u32 	[%rd962], %r7071;
	add.s64 	%rd963, %rd954, %rd113;
	st.global.u32 	[%rd963], %r7071;
	add.s64 	%rd964, %rd955, %rd113;
	st.global.u32 	[%rd964], %r7071;
	add.s64 	%rd965, %rd956, %rd113;
	st.global.u32 	[%rd965], %r7071;
	add.s64 	%rd966, %rd957, %rd113;
	st.global.u32 	[%rd966], %r7071;
	add.s64 	%rd967, %rd958, %rd113;
	st.global.u32 	[%rd967], %r7071;
	add.s64 	%rd968, %rd959, %rd113;
	ld.global.f32 	%f1809, [%rd968];
	cvt.f64.f32 	%fd7450, %f1809;
	mul.f64 	%fd7451, %fd7450, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1810, %fd7451;
	cvt.f64.f32 	%fd7452, %f1810;
	div.rn.f64 	%fd7453, %fd7452, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1811, %fd7453;
	add.s64 	%rd969, %rd960, %rd113;
	st.global.f32 	[%rd969], %f1811;
	add.s32 	%r7074, %r7073, %r372;
	add.s64 	%rd970, %rd961, %rd113;
	st.global.u32 	[%rd970], %r7070;
	add.s64 	%rd971, %rd962, %rd113;
	st.global.u32 	[%rd971], %r7071;
	add.s64 	%rd972, %rd963, %rd113;
	st.global.u32 	[%rd972], %r7071;
	add.s64 	%rd973, %rd964, %rd113;
	st.global.u32 	[%rd973], %r7071;
	add.s64 	%rd974, %rd965, %rd113;
	st.global.u32 	[%rd974], %r7071;
	add.s64 	%rd975, %rd966, %rd113;
	st.global.u32 	[%rd975], %r7071;
	add.s64 	%rd976, %rd967, %rd113;
	st.global.u32 	[%rd976], %r7071;
	add.s64 	%rd977, %rd968, %rd113;
	ld.global.f32 	%f1812, [%rd977];
	cvt.f64.f32 	%fd7454, %f1812;
	mul.f64 	%fd7455, %fd7454, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1813, %fd7455;
	cvt.f64.f32 	%fd7456, %f1813;
	div.rn.f64 	%fd7457, %fd7456, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1814, %fd7457;
	add.s64 	%rd978, %rd969, %rd113;
	st.global.f32 	[%rd978], %f1814;
	add.s32 	%r7152, %r7074, %r372;
	setp.lt.s32 	%p7534, %r7152, %r410;
	@%p7534 bra 	$L__BB1_4779;

$L__BB1_4780:
	add.s32 	%r7151, %r7151, %r380;
	setp.lt.s32 	%p7535, %r7151, %r405;
	@%p7535 bra 	$L__BB1_4773;

	mov.u32 	%r7075, %ntid.y;
	mov.u32 	%r7076, %ctaid.y;
	mov.u32 	%r7077, %tid.y;
	mad.lo.s32 	%r7078, %r7075, %r7076, %r7077;
	add.s32 	%r389, %r7078, 1;
	add.s32 	%r390, %r404, -1;
	sub.s32 	%r7079, %r371, %r7078;
	div.u32 	%r391, %r7079, %r372;
	add.s32 	%r7083, %r391, 1;
	and.b32  	%r392, %r7083, 3;
	add.s32 	%r393, %r389, %r372;
	add.s32 	%r394, %r393, %r372;
	add.s32 	%r395, %r394, %r372;
	mad.lo.s32 	%r7154, %r6958, %r6959, %r6960;

$L__BB1_4782:
	setp.ge.s32 	%p7536, %r389, %r410;
	@%p7536 bra 	$L__BB1_4789;

	setp.eq.s32 	%p7537, %r392, 0;
	mul.lo.s32 	%r398, %r7154, %r403;
	mov.u32 	%r7155, %r389;
	@%p7537 bra 	$L__BB1_4787;

	setp.eq.s32 	%p7538, %r392, 1;
	add.s32 	%r7088, %r389, %r398;
	mad.lo.s32 	%r7089, %r7088, %r404, %r390;
	mul.wide.s32 	%rd979, %r7089, 4;
	add.s64 	%rd980, %rd9, %rd979;
	mov.u32 	%r7090, 953267991;
	st.global.u32 	[%rd980], %r7090;
	add.s64 	%rd981, %rd8, %rd979;
	mov.u32 	%r7091, 0;
	st.global.u32 	[%rd981], %r7091;
	add.s64 	%rd982, %rd7, %rd979;
	st.global.u32 	[%rd982], %r7091;
	add.s64 	%rd983, %rd6, %rd979;
	st.global.u32 	[%rd983], %r7091;
	add.s64 	%rd984, %rd5, %rd979;
	st.global.u32 	[%rd984], %r7091;
	add.s64 	%rd985, %rd4, %rd979;
	st.global.u32 	[%rd985], %r7091;
	add.s64 	%rd986, %rd3, %rd979;
	st.global.u32 	[%rd986], %r7091;
	add.s64 	%rd987, %rd2, %rd979;
	ld.global.f32 	%f1815, [%rd987];
	cvt.f64.f32 	%fd7458, %f1815;
	mul.f64 	%fd7459, %fd7458, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1816, %fd7459;
	cvt.f64.f32 	%fd7460, %f1816;
	div.rn.f64 	%fd7461, %fd7460, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1817, %fd7461;
	add.s64 	%rd988, %rd1, %rd979;
	st.global.f32 	[%rd988], %f1817;
	mov.u32 	%r7155, %r393;
	@%p7538 bra 	$L__BB1_4787;

	setp.eq.s32 	%p7539, %r392, 2;
	add.s32 	%r7092, %r393, %r398;
	mad.lo.s32 	%r7093, %r7092, %r404, %r390;
	mul.wide.s32 	%rd989, %r7093, 4;
	add.s64 	%rd990, %rd9, %rd989;
	st.global.u32 	[%rd990], %r7090;
	add.s64 	%rd991, %rd8, %rd989;
	st.global.u32 	[%rd991], %r7091;
	add.s64 	%rd992, %rd7, %rd989;
	st.global.u32 	[%rd992], %r7091;
	add.s64 	%rd993, %rd6, %rd989;
	st.global.u32 	[%rd993], %r7091;
	add.s64 	%rd994, %rd5, %rd989;
	st.global.u32 	[%rd994], %r7091;
	add.s64 	%rd995, %rd4, %rd989;
	st.global.u32 	[%rd995], %r7091;
	add.s64 	%rd996, %rd3, %rd989;
	st.global.u32 	[%rd996], %r7091;
	add.s64 	%rd997, %rd2, %rd989;
	ld.global.f32 	%f1818, [%rd997];
	cvt.f64.f32 	%fd7462, %f1818;
	mul.f64 	%fd7463, %fd7462, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1819, %fd7463;
	cvt.f64.f32 	%fd7464, %f1819;
	div.rn.f64 	%fd7465, %fd7464, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1820, %fd7465;
	add.s64 	%rd998, %rd1, %rd989;
	st.global.f32 	[%rd998], %f1820;
	mov.u32 	%r7155, %r394;
	@%p7539 bra 	$L__BB1_4787;

	add.s32 	%r7096, %r394, %r398;
	mad.lo.s32 	%r7097, %r7096, %r404, %r390;
	mul.wide.s32 	%rd999, %r7097, 4;
	add.s64 	%rd1000, %rd9, %rd999;
	mov.u32 	%r7098, 953267991;
	st.global.u32 	[%rd1000], %r7098;
	add.s64 	%rd1001, %rd8, %rd999;
	mov.u32 	%r7099, 0;
	st.global.u32 	[%rd1001], %r7099;
	add.s64 	%rd1002, %rd7, %rd999;
	st.global.u32 	[%rd1002], %r7099;
	add.s64 	%rd1003, %rd6, %rd999;
	st.global.u32 	[%rd1003], %r7099;
	add.s64 	%rd1004, %rd5, %rd999;
	st.global.u32 	[%rd1004], %r7099;
	add.s64 	%rd1005, %rd4, %rd999;
	st.global.u32 	[%rd1005], %r7099;
	add.s64 	%rd1006, %rd3, %rd999;
	st.global.u32 	[%rd1006], %r7099;
	add.s64 	%rd1007, %rd2, %rd999;
	ld.global.f32 	%f1821, [%rd1007];
	cvt.f64.f32 	%fd7466, %f1821;
	mul.f64 	%fd7467, %fd7466, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1822, %fd7467;
	cvt.f64.f32 	%fd7468, %f1822;
	div.rn.f64 	%fd7469, %fd7468, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1823, %fd7469;
	add.s64 	%rd1008, %rd1, %rd999;
	st.global.f32 	[%rd1008], %f1823;
	mov.u32 	%r7155, %r395;

$L__BB1_4787:
	setp.lt.u32 	%p7540, %r391, 3;
	@%p7540 bra 	$L__BB1_4789;

$L__BB1_4788:
	add.s32 	%r7100, %r7155, %r398;
	mad.lo.s32 	%r7101, %r7100, %r404, %r390;
	mul.wide.s32 	%rd1009, %r7101, 4;
	add.s64 	%rd1010, %rd9, %rd1009;
	mov.u32 	%r7102, 953267991;
	st.global.u32 	[%rd1010], %r7102;
	add.s64 	%rd1011, %rd8, %rd1009;
	mov.u32 	%r7103, 0;
	st.global.u32 	[%rd1011], %r7103;
	add.s64 	%rd1012, %rd7, %rd1009;
	st.global.u32 	[%rd1012], %r7103;
	add.s64 	%rd1013, %rd6, %rd1009;
	st.global.u32 	[%rd1013], %r7103;
	add.s64 	%rd1014, %rd5, %rd1009;
	st.global.u32 	[%rd1014], %r7103;
	add.s64 	%rd1015, %rd4, %rd1009;
	st.global.u32 	[%rd1015], %r7103;
	add.s64 	%rd1016, %rd3, %rd1009;
	st.global.u32 	[%rd1016], %r7103;
	add.s64 	%rd1017, %rd2, %rd1009;
	ld.global.f32 	%f1824, [%rd1017];
	cvt.f64.f32 	%fd7470, %f1824;
	mul.f64 	%fd7471, %fd7470, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1825, %fd7471;
	cvt.f64.f32 	%fd7472, %f1825;
	div.rn.f64 	%fd7473, %fd7472, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1826, %fd7473;
	add.s64 	%rd1018, %rd1, %rd1009;
	st.global.f32 	[%rd1018], %f1826;
	add.s64 	%rd1019, %rd1010, %rd113;
	st.global.u32 	[%rd1019], %r7102;
	add.s64 	%rd1020, %rd1011, %rd113;
	st.global.u32 	[%rd1020], %r7103;
	add.s64 	%rd1021, %rd1012, %rd113;
	st.global.u32 	[%rd1021], %r7103;
	add.s64 	%rd1022, %rd1013, %rd113;
	st.global.u32 	[%rd1022], %r7103;
	add.s64 	%rd1023, %rd1014, %rd113;
	st.global.u32 	[%rd1023], %r7103;
	add.s64 	%rd1024, %rd1015, %rd113;
	st.global.u32 	[%rd1024], %r7103;
	add.s64 	%rd1025, %rd1016, %rd113;
	st.global.u32 	[%rd1025], %r7103;
	add.s64 	%rd1026, %rd1017, %rd113;
	ld.global.f32 	%f1827, [%rd1026];
	cvt.f64.f32 	%fd7474, %f1827;
	mul.f64 	%fd7475, %fd7474, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1828, %fd7475;
	cvt.f64.f32 	%fd7476, %f1828;
	div.rn.f64 	%fd7477, %fd7476, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1829, %fd7477;
	add.s64 	%rd1027, %rd1018, %rd113;
	st.global.f32 	[%rd1027], %f1829;
	add.s32 	%r7104, %r7155, %r372;
	add.s32 	%r7105, %r7104, %r372;
	add.s64 	%rd1028, %rd1019, %rd113;
	st.global.u32 	[%rd1028], %r7102;
	add.s64 	%rd1029, %rd1020, %rd113;
	st.global.u32 	[%rd1029], %r7103;
	add.s64 	%rd1030, %rd1021, %rd113;
	st.global.u32 	[%rd1030], %r7103;
	add.s64 	%rd1031, %rd1022, %rd113;
	st.global.u32 	[%rd1031], %r7103;
	add.s64 	%rd1032, %rd1023, %rd113;
	st.global.u32 	[%rd1032], %r7103;
	add.s64 	%rd1033, %rd1024, %rd113;
	st.global.u32 	[%rd1033], %r7103;
	add.s64 	%rd1034, %rd1025, %rd113;
	st.global.u32 	[%rd1034], %r7103;
	add.s64 	%rd1035, %rd1026, %rd113;
	ld.global.f32 	%f1830, [%rd1035];
	cvt.f64.f32 	%fd7478, %f1830;
	mul.f64 	%fd7479, %fd7478, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1831, %fd7479;
	cvt.f64.f32 	%fd7480, %f1831;
	div.rn.f64 	%fd7481, %fd7480, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1832, %fd7481;
	add.s64 	%rd1036, %rd1027, %rd113;
	st.global.f32 	[%rd1036], %f1832;
	add.s32 	%r7106, %r7105, %r372;
	add.s64 	%rd1037, %rd1028, %rd113;
	st.global.u32 	[%rd1037], %r7102;
	add.s64 	%rd1038, %rd1029, %rd113;
	st.global.u32 	[%rd1038], %r7103;
	add.s64 	%rd1039, %rd1030, %rd113;
	st.global.u32 	[%rd1039], %r7103;
	add.s64 	%rd1040, %rd1031, %rd113;
	st.global.u32 	[%rd1040], %r7103;
	add.s64 	%rd1041, %rd1032, %rd113;
	st.global.u32 	[%rd1041], %r7103;
	add.s64 	%rd1042, %rd1033, %rd113;
	st.global.u32 	[%rd1042], %r7103;
	add.s64 	%rd1043, %rd1034, %rd113;
	st.global.u32 	[%rd1043], %r7103;
	add.s64 	%rd1044, %rd1035, %rd113;
	ld.global.f32 	%f1833, [%rd1044];
	cvt.f64.f32 	%fd7482, %f1833;
	mul.f64 	%fd7483, %fd7482, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1834, %fd7483;
	cvt.f64.f32 	%fd7484, %f1834;
	div.rn.f64 	%fd7485, %fd7484, 0d3FE5555555555556;
	cvt.rn.f32.f64 	%f1835, %fd7485;
	add.s64 	%rd1045, %rd1036, %rd113;
	st.global.f32 	[%rd1045], %f1835;
	add.s32 	%r7155, %r7106, %r372;
	setp.lt.s32 	%p7541, %r7155, %r410;
	@%p7541 bra 	$L__BB1_4788;

$L__BB1_4789:
	add.s32 	%r7154, %r7154, %r380;
	setp.lt.s32 	%p7542, %r7154, %r405;
	@%p7542 bra 	$L__BB1_4782;

$L__BB1_4790:
	ret;

}
	// .globl	_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii
.visible .entry _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii(
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_0,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_1,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_2,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_3,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_4,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_5,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_6,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_7,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_8,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_9,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_10,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_11,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_12,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_13,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_14,
	.param .u64 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_15,
	.param .u32 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_16,
	.param .u32 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_17,
	.param .u32 _Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_18
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd21, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_0];
	ld.param.u64 	%rd22, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_1];
	ld.param.u64 	%rd23, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_2];
	ld.param.u64 	%rd24, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_3];
	ld.param.u64 	%rd25, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_4];
	ld.param.u64 	%rd26, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_5];
	ld.param.u64 	%rd27, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_6];
	ld.param.u64 	%rd28, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_7];
	ld.param.u64 	%rd29, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_8];
	ld.param.u64 	%rd30, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_9];
	ld.param.u64 	%rd31, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_10];
	ld.param.u64 	%rd32, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_11];
	ld.param.u64 	%rd33, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_12];
	ld.param.u64 	%rd34, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_13];
	ld.param.u64 	%rd35, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_14];
	ld.param.u64 	%rd36, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_15];
	ld.param.u32 	%r16, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_16];
	ld.param.u32 	%r17, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_17];
	ld.param.u32 	%r18, [_Z11SwapSimDataPfS_S_S_S_S_S_S_PKfS1_S1_S1_S1_S1_S1_S1_iii_param_18];
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r2, %r1, %r19, %r20;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r3, %r22, %r21, %r23;
	mov.u32 	%r24, %ctaid.z;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r25, %tid.z;
	mad.lo.s32 	%r31, %r4, %r24, %r25;
	mov.u32 	%r26, %nctaid.y;
	mul.lo.s32 	%r6, %r22, %r26;
	setp.ge.s32 	%p1, %r31, %r18;
	@%p1 bra 	$L__BB2_9;

	mul.wide.s32 	%rd1, %r6, 4;
	mov.u32 	%r27, %nctaid.z;
	mul.lo.s32 	%r7, %r4, %r27;
	mov.u32 	%r28, %nctaid.x;
	mul.lo.s32 	%r8, %r1, %r28;
	cvta.to.global.u64 	%rd2, %rd29;
	cvta.to.global.u64 	%rd3, %rd21;
	cvta.to.global.u64 	%rd4, %rd30;
	cvta.to.global.u64 	%rd5, %rd22;
	cvta.to.global.u64 	%rd6, %rd31;
	cvta.to.global.u64 	%rd7, %rd23;
	cvta.to.global.u64 	%rd8, %rd32;
	cvta.to.global.u64 	%rd9, %rd24;
	cvta.to.global.u64 	%rd10, %rd33;
	cvta.to.global.u64 	%rd11, %rd25;
	cvta.to.global.u64 	%rd12, %rd34;
	cvta.to.global.u64 	%rd13, %rd26;
	cvta.to.global.u64 	%rd14, %rd35;
	cvta.to.global.u64 	%rd15, %rd27;
	cvta.to.global.u64 	%rd16, %rd36;
	cvta.to.global.u64 	%rd17, %rd28;

$L__BB2_2:
	setp.ge.s32 	%p2, %r2, %r16;
	@%p2 bra 	$L__BB2_8;

	mul.lo.s32 	%r10, %r31, %r16;
	mov.u32 	%r32, %r2;

$L__BB2_4:
	setp.ge.s32 	%p3, %r3, %r17;
	@%p3 bra 	$L__BB2_7;

	add.s32 	%r29, %r32, %r10;
	mad.lo.s32 	%r30, %r29, %r17, %r3;
	mul.wide.s32 	%rd53, %r30, 4;
	mov.u32 	%r33, %r3;

$L__BB2_6:
	add.s64 	%rd37, %rd2, %rd53;
	ld.global.f32 	%f1, [%rd37];
	add.s64 	%rd38, %rd3, %rd53;
	st.global.f32 	[%rd38], %f1;
	add.s64 	%rd39, %rd4, %rd53;
	ld.global.f32 	%f2, [%rd39];
	add.s64 	%rd40, %rd5, %rd53;
	st.global.f32 	[%rd40], %f2;
	add.s64 	%rd41, %rd6, %rd53;
	ld.global.f32 	%f3, [%rd41];
	add.s64 	%rd42, %rd7, %rd53;
	st.global.f32 	[%rd42], %f3;
	add.s64 	%rd43, %rd8, %rd53;
	ld.global.f32 	%f4, [%rd43];
	add.s64 	%rd44, %rd9, %rd53;
	st.global.f32 	[%rd44], %f4;
	add.s64 	%rd45, %rd10, %rd53;
	ld.global.f32 	%f5, [%rd45];
	add.s64 	%rd46, %rd11, %rd53;
	st.global.f32 	[%rd46], %f5;
	add.s64 	%rd47, %rd12, %rd53;
	ld.global.f32 	%f6, [%rd47];
	add.s64 	%rd48, %rd13, %rd53;
	st.global.f32 	[%rd48], %f6;
	add.s64 	%rd49, %rd14, %rd53;
	ld.global.f32 	%f7, [%rd49];
	add.s64 	%rd50, %rd15, %rd53;
	st.global.f32 	[%rd50], %f7;
	add.s64 	%rd51, %rd16, %rd53;
	ld.global.f32 	%f8, [%rd51];
	add.s64 	%rd52, %rd17, %rd53;
	st.global.f32 	[%rd52], %f8;
	add.s64 	%rd53, %rd53, %rd1;
	add.s32 	%r33, %r33, %r6;
	setp.lt.s32 	%p4, %r33, %r17;
	@%p4 bra 	$L__BB2_6;

$L__BB2_7:
	add.s32 	%r32, %r32, %r8;
	setp.lt.s32 	%p5, %r32, %r16;
	@%p5 bra 	$L__BB2_4;

$L__BB2_8:
	add.s32 	%r31, %r31, %r7;
	setp.lt.s32 	%p6, %r31, %r18;
	@%p6 bra 	$L__BB2_2;

$L__BB2_9:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB3_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB3_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB3_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB3_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd15, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd14;
	neg.f64 	%fd17, %fd14;
	fma.rn.f64 	%fd18, %fd17, %fd16, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd16, %fd16;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	mov.f64 	%fd40, 0d4000000000000000;
	neg.f64 	%fd41, %fd23;
	fma.rn.f64 	%fd42, %fd41, %fd21, %fd39;
	mul.f64 	%fd43, %fd20, %fd42;
	fma.rn.f64 	%fd44, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd24, %fd37, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd23, %fd23;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd23, %fd23, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd23, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd23;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd23, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd23, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd23, %fd68;
	sub.f64 	%fd72, %fd23, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd40;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd40;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd15;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB3_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB3_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB3_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB3_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB3_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

