Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:27:15
gem5 executing on mnemosyne.ecn.purdue.edu, pid 13577
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e94fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e953ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e960ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e969ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e972ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e904ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e90eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e917ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e91fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e929ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e931ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8c3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8ccef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8dfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e87bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e883ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e88def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e895ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e8b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e83aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e842ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e84cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e855ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e85fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e868ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e872ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e803ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e80cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e814ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e81eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e826ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e830ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e838ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7c2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7caef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7d5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7e7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7f8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e784ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e78cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e796ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e79eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7a7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7b0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e7b9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e743ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e74cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e756ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e75eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e767ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e76fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e778ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e701ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8c7e70aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e713be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e71b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e7250f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e725b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e72d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e737048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e737a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6bf518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6bff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6c89e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6d1470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6d1eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6d9940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6e33c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6e3e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6ec898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6f4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6f4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e67e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e687278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e687cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e691748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e69a1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e69ac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6a26a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6ac128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6acb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6b45f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e63d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e63dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e647550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e647f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e64fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6594a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e659ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e662978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e669400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e669e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6738d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5fb358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5fbda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e606828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6102b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e610cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e617780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e621208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e621c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e6296d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e632160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e632ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5bb630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5c30b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5c3b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5cc588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5ccfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5d6a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5de4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5def28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5e89b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5f1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e5f1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e57a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e583390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8c7e583dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e58b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e58b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e58bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e58bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e597048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e597278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5974a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5976d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e597908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e597b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e597d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e597f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5a1f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5ad198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5ad3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5ad5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5ad828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5ada58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5adc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5adeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5b9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5b9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5b9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5b97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5b99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8c7e5b9c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f8c7e51d5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f8c7e51dc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_freqmine
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Real time: 195.15s
Total real time: 195.15s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772096000.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772745296.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642799772745296 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799772745296  simulated seconds
Real time: 1.01s
Total real time: 196.16s
Dumping and resetting stats...
Switched CPUS @ tick 642799772745296
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772746085.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642799779184325 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799779184325  simulated seconds
Real time: 12.26s
Total real time: 214.91s
Dumping and resetting stats...
Done with simulation! Completely exiting...
