MXCSR before tests: 0x00001F80
Testing VPSHUFHW (register operands)
----------------------------------

Test case 1: Normal shuffle (imm8=0xE4)
Source: 01 00 02 00 03 00 04 00 05 00 06 00 07 00 08 00 
Result: 01 00 02 00 03 00 04 00 08 00 07 00 06 00 05 00 
Expected: 01 00 02 00 03 00 04 00 08 00 07 00 06 00 05 00 
Result: PASS

Test case 2: Copy same element (imm8=0x00)
Source: 01 00 02 00 03 00 04 00 05 00 06 00 07 00 08 00 09 00 0a 00 0b 00 0c 00 0d 00 0e 00 0f 00 10 00 
Result: 01 00 02 00 03 00 04 00 05 00 05 00 05 00 05 00 09 00 0a 00 0b 00 0c 00 0d 00 0d 00 0d 00 0d 00 
Expected: 01 00 02 00 03 00 04 00 05 00 05 00 05 00 05 00 09 00 0a 00 0b 00 0c 00 0d 00 0d 00 0d 00 0d 00 
Result: PASS

Test case 3: All zeros
Source: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Result: PASS

Test case 4: All ones
Source: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 
Result: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 
Expected: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 
Result: PASS

Test case 5: Sign bit variations
Source: ff 7f 00 80 00 00 ff ff 34 12 78 56 bc 9a f0 de 
Result: ff 7f 00 80 00 00 ff ff f0 de bc 9a 78 56 34 12 
Expected: ff 7f 00 80 00 00 ff ff f0 de bc 9a 78 56 34 12 
Result: PASS

Testing VPSHUFHW (memory operands)
---------------------------------

Test case 1: Memory operand (128-bit)
Result: 34 12 78 56 bc 9a f0 de 44 44 33 33 22 22 11 11 
Expected: 34 12 78 56 bc 9a f0 de 44 44 33 33 22 22 11 11 
Result: PASS

Test case 2: Memory operand (256-bit)
Result: 01 00 02 00 03 00 04 00 05 00 05 00 05 00 05 00 09 00 0a 00 0b 00 0c 00 0d 00 0d 00 0d 00 0d 00 
Expected: 01 00 02 00 03 00 04 00 05 00 05 00 05 00 05 00 09 00 0a 00 0b 00 0c 00 0d 00 0d 00 0d 00 0d 00 
Result: PASS


MXCSR after tests: 0x00001F80
MXCSR unchanged: PASS

All VPSHUFHW tests completed.
