[2025-09-18 09:03:48] START suite=qualcomm_srv trace=srv597_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv597_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2581284 heartbeat IPC: 3.874 cumulative IPC: 3.874 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4998032 heartbeat IPC: 4.138 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4998032 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4998032 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13119384 heartbeat IPC: 1.231 cumulative IPC: 1.231 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21222451 heartbeat IPC: 1.234 cumulative IPC: 1.233 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29293864 heartbeat IPC: 1.239 cumulative IPC: 1.235 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 37349376 heartbeat IPC: 1.241 cumulative IPC: 1.236 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 45416668 heartbeat IPC: 1.24 cumulative IPC: 1.237 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 53505140 heartbeat IPC: 1.236 cumulative IPC: 1.237 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv597_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 61615360 heartbeat IPC: 1.233 cumulative IPC: 1.236 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 69722957 heartbeat IPC: 1.233 cumulative IPC: 1.236 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 77841776 heartbeat IPC: 1.232 cumulative IPC: 1.236 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80961623 cumulative IPC: 1.235 (Simulation time: 00 hr 12 min 07 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80961623 cumulative IPC: 1.235 (Simulation time: 00 hr 12 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv597_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.235 instructions: 100000000 cycles: 80961623
CPU 0 Branch Prediction Accuracy: 92.79% MPKI: 12.81 Average ROB Occupancy at Mispredict: 30.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08494
BRANCH_INDIRECT: 0.37
BRANCH_CONDITIONAL: 10.99
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5425
BRANCH_RETURN: 0.404


====Backend Stall Breakdown====
ROB_STALL: 3872
LQ_STALL: 0
SQ_STALL: 30645


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 16
REPLAY_LOAD: 39
NON_REPLAY_LOAD: 2.625172

== Total ==
ADDR_TRANS: 16
REPLAY_LOAD: 39
NON_REPLAY_LOAD: 3817

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1454

cpu0->cpu0_STLB TOTAL        ACCESS:    2109387 HIT:    2108731 MISS:        656 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109387 HIT:    2108731 MISS:        656 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 117.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9577720 HIT:    8873310 MISS:     704410 MSHR_MERGE:      35470
cpu0->cpu0_L2C LOAD         ACCESS:    7699131 HIT:    7128572 MISS:     570559 MSHR_MERGE:        417
cpu0->cpu0_L2C RFO          ACCESS:     577644 HIT:     512154 MISS:      65490 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     157773 HIT:     106914 MISS:      50859 MSHR_MERGE:      35053
cpu0->cpu0_L2C WRITE        ACCESS:    1141999 HIT:    1125223 MISS:      16776 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1173 HIT:        447 MISS:        726 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     111954 ISSUED:     104258 USEFUL:       1382 USELESS:       5017
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15861160 HIT:    7772784 MISS:    8088376 MSHR_MERGE:    2015992
cpu0->cpu0_L1I LOAD         ACCESS:   15861160 HIT:    7772784 MISS:    8088376 MSHR_MERGE:    2015992
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.24 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30787825 HIT:   26808995 MISS:    3978830 MSHR_MERGE:    1719637
cpu0->cpu0_L1D LOAD         ACCESS:   16593076 HIT:   14473089 MISS:    2119987 MSHR_MERGE:     493239
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     341887 HIT:     250501 MISS:      91386 MSHR_MERGE:      37758
cpu0->cpu0_L1D WRITE        ACCESS:   13851544 HIT:   12085289 MISS:    1766255 MSHR_MERGE:    1188611
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1318 HIT:        116 MISS:       1202 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:     535227 ISSUED:     341887 USEFUL:      11852 USELESS:      35375
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12989186 HIT:   10708633 MISS:    2280553 MSHR_MERGE:    1154607
cpu0->cpu0_ITLB LOAD         ACCESS:   12989186 HIT:   10708633 MISS:    2280553 MSHR_MERGE:    1154607
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28932381 HIT:   27611878 MISS:    1320503 MSHR_MERGE:     337062
cpu0->cpu0_DTLB LOAD         ACCESS:   28932381 HIT:   27611878 MISS:    1320503 MSHR_MERGE:     337062
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.084 cycles
cpu0->LLC TOTAL        ACCESS:     772326 HIT:     761878 MISS:      10448 MSHR_MERGE:        239
cpu0->LLC LOAD         ACCESS:     570142 HIT:     562488 MISS:       7654 MSHR_MERGE:         37
cpu0->LLC RFO          ACCESS:      65490 HIT:      65488 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15806 HIT:      13200 MISS:       2606 MSHR_MERGE:        202
cpu0->LLC WRITE        ACCESS:     120162 HIT:     120160 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        726 HIT:        542 MISS:        184 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:      10189
  AVG DBUS CONGESTED CYCLE: 2.986
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6747

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       530793       549173        51871          574
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           47           62            7
  STLB miss resolved @ L2C                0           42          215          252           36
  STLB miss resolved @ LLC                0           27          233          354           39
  STLB miss resolved @ MEM                0            0           82          109           78

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196785        55230      1553330       108590            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5            8           24            0
  STLB miss resolved @ MEM                0            0            8           16            1
[2025-09-18 09:15:55] END   suite=qualcomm_srv trace=srv597_ap (rc=0)
