{"vcs1":{"timestamp_begin":1739095253.973014534, "rt":0.24, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1739095254.286886671, "rt":0.23, "ut":0.14, "st":0.08}}
{"link":{"timestamp_begin":1739095254.573534025, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739095253.754324704}
{"VCS_COMP_START_TIME": 1739095253.754324704}
{"VCS_COMP_END_TIME": 1739095254.783678761}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
