@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode
@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":1:8:1:17|Synthesizing module Structures in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":1:0:1:5|Synthesizing module work_C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v_unit in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":3:7:3:21|Synthesizing module WriteController in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":3:7:3:20|Synthesizing module ReadController in library work.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[7] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[6] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[5] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[4] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[3] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[2] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[1] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Destination[0] is always 1.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[0] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[1] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[2] is always 1.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[3] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[4] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[5] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[6] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Register bit opRxStream.Length[7] is always 0.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v":9:7:9:15|Synthesizing module Registers in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":19:7:19:10|Synthesizing module UART in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":4:7:4:18|Synthesizing module UART_Packets in library work.
@N: CG793 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":149:6:149:13|Ignoring system task $display
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v":3:7:3:10|Synthesizing module Test in library work.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":65:1:65:6|Trying to extract state machine for register txState.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":65:1:65:6|Trying to extract state machine for register rxState.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit rxCounter[10] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit txCounter[10] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit rxCounter[9] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit txCounter[9] is always 0.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Trying to extract state machine for register txState.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":30:2:30:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":7:24:7:32|Input opTxReady is unused.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":23:2:23:7|Register bit dataLength[3] is always 0.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":23:2:23:7|Trying to extract state machine for register state.

