// Seed: 2454021062
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  type_9(
      1, 1, id_2
  );
  reg   id_4;
  logic id_5;
  type_12(
      id_4, id_2, 1'b0
  );
  type_13 id_6 (
      .id_0 (id_0),
      .id_1 (1),
      .id_2 (),
      .id_3 (id_0 - id_0),
      .id_4 (""),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 ({id_4#(.id_9(1)), 1'b0} < id_4),
      .id_10(1),
      .id_11(""),
      .id_12(1),
      .id_13(1),
      .id_14(1)
  );
  initial begin
    if (1 - 1) begin
      id_4 = 1;
    end
    SystemTFIdentifier(1'b0, id_0);
    id_4 <= id_0;
  end
  always @(posedge 1'b0) begin
    id_5 = 1;
  end
endmodule
