{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575638627234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575638627236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 11:23:45 2019 " "Processing started: Fri Dec 06 11:23:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575638627236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575638627236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575638627236 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575638627894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle-arq " "Found design unit 1: unidade_de_controle-arq" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/unidade_de_controle.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628564 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/unidade_de_controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628566 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arq " "Found design unit 1: datapath-arq" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628568 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_instrucao-arq " "Found design unit 1: banco_instrucao-arq" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628570 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_instrucao " "Found entity 1: banco_instrucao" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistrador-arq " "Found design unit 1: BancoRegistrador-arq" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/BancoRegistrador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628572 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrador " "Found entity 1: BancoRegistrador" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/BancoRegistrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628574 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arq " "Found design unit 1: IR-arq" {  } { { "IR.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628576 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-arq " "Found design unit 1: Memoria-arq" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628578 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575638628580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-mux_arq " "Found design unit 1: MUX-mux_arq" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628580 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arq " "Found design unit 1: ULA-arq" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq " "Found design unit 1: display-arq" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628585 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arq " "Found design unit 1: processador-arq" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628588 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memcell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memCell-behavior " "Found design unit 1: memCell-behavior" {  } { { "memCell.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/memCell.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628590 ""} { "Info" "ISGN_ENTITY_NAME" "1 memCell " "Found entity 1: memCell" {  } { { "memCell.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/memCell.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_ram-behavior " "Found design unit 1: decoder_ram-behavior" {  } { { "decoder_ram.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/decoder_ram.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628592 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_ram " "Found entity 1: decoder_ram" {  } { { "decoder_ram.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/decoder_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ram-behavior " "Found design unit 1: mux_ram-behavior" {  } { { "mux_ram.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628594 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ram " "Found entity 1: mux_ram" {  } { { "mux_ram.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcell_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memcell_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memCell_reg-behavior " "Found design unit 1: memCell_reg-behavior" {  } { { "memCell_reg.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/memCell_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628596 ""} { "Info" "ISGN_ENTITY_NAME" "1 memCell_reg " "Found entity 1: memCell_reg" {  } { { "memCell_reg.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/memCell_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_reg-behavior " "Found design unit 1: mux_reg-behavior" {  } { { "mux_reg.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_reg " "Found entity 1: mux_reg" {  } { { "mux_reg.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_reg-behavior " "Found design unit 1: decoder_reg-behavior" {  } { { "decoder_reg.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/decoder_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628599 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_reg " "Found entity 1: decoder_reg" {  } { { "decoder_reg.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/decoder_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_stoi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_stoi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_STOI-behavior " "Found design unit 1: mux_STOI-behavior" {  } { { "mux_STOI.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_STOI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628601 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_STOI " "Found entity 1: mux_STOI" {  } { { "mux_STOI.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_STOI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638628601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638628601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575638628664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath1\"" {  } { { "processador.vhd" "datapath1" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628668 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_rp_data datapath.vhd(35) " "VHDL Signal Declaration warning at datapath.vhd(35): used implicit default value for signal \"saida_rp_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575638628670 "|processador|datapath:datapath1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_STOI datapath:datapath1\|mux_STOI:mux_mem " "Elaborating entity \"mux_STOI\" for hierarchy \"datapath:datapath1\|mux_STOI:mux_mem\"" {  } { { "datapath.vhd" "mux_mem" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628671 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_STOI mux_STOI.vhd(19) " "VHDL Process Statement warning at mux_STOI.vhd(19): signal \"mem_STOI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_STOI.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_STOI.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628672 "|processador|datapath:datapath1|mux_STOI:mux_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_addr mux_STOI.vhd(21) " "VHDL Process Statement warning at mux_STOI.vhd(21): signal \"D_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_STOI.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/mux_STOI.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628672 "|processador|datapath:datapath1|mux_STOI:mux_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX datapath:datapath1\|MUX:mux1 " "Elaborating entity \"MUX\" for hierarchy \"datapath:datapath1\|MUX:mux1\"" {  } { { "datapath.vhd" "mux1" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante MUX.vhd(29) " "VHDL Process Statement warning at MUX.vhd(29): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628675 "|processador|datapath:datapath1|MUX:mux1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_mux MUX.vhd(18) " "VHDL Process Statement warning at MUX.vhd(18): inferring latch(es) for signal or variable \"saida_mux\", which holds its previous value in one or more paths through the process" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575638628675 "|processador|datapath:datapath1|MUX:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_mux\[8\] MUX.vhd(18) " "Inferred latch for \"saida_mux\[8\]\" at MUX.vhd(18)" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628675 "|processador|datapath:datapath1|MUX:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:datapath1\|ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"datapath:datapath1\|ULA:ula1\"" {  } { { "datapath.vhd" "ula1" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628677 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ULA.vhd(18) " "VHDL Process Statement warning at ULA.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575638628678 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ULA.vhd(18) " "Inferred latch for \"output\[0\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628678 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ULA.vhd(18) " "Inferred latch for \"output\[1\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628678 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ULA.vhd(18) " "Inferred latch for \"output\[2\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628678 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ULA.vhd(18) " "Inferred latch for \"output\[3\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628678 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ULA.vhd(18) " "Inferred latch for \"output\[4\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ULA.vhd(18) " "Inferred latch for \"output\[5\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ULA.vhd(18) " "Inferred latch for \"output\[6\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ULA.vhd(18) " "Inferred latch for \"output\[7\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ULA.vhd(18) " "Inferred latch for \"output\[8\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ULA.vhd(18) " "Inferred latch for \"output\[9\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] ULA.vhd(18) " "Inferred latch for \"output\[10\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] ULA.vhd(18) " "Inferred latch for \"output\[11\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] ULA.vhd(18) " "Inferred latch for \"output\[12\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] ULA.vhd(18) " "Inferred latch for \"output\[13\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] ULA.vhd(18) " "Inferred latch for \"output\[14\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] ULA.vhd(18) " "Inferred latch for \"output\[15\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628679 "|processador|datapath:datapath1|ULA:ula1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistrador datapath:datapath1\|BancoRegistrador:bancoRegistradores1 " "Elaborating entity \"BancoRegistrador\" for hierarchy \"datapath:datapath1\|BancoRegistrador:bancoRegistradores1\"" {  } { { "datapath.vhd" "bancoRegistradores1" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628681 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_addr BancoRegistrador.vhd(31) " "VHDL Process Statement warning at BancoRegistrador.vhd(31): signal \"w_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/BancoRegistrador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628685 "|processador|datapath:datapath1|BancoRegistrador:bancoRegistradores1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rp_addr BancoRegistrador.vhd(32) " "VHDL Process Statement warning at BancoRegistrador.vhd(32): signal \"rp_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/BancoRegistrador.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628685 "|processador|datapath:datapath1|BancoRegistrador:bancoRegistradores1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rq_addr BancoRegistrador.vhd(33) " "VHDL Process Statement warning at BancoRegistrador.vhd(33): signal \"rq_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistrador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/BancoRegistrador.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628685 "|processador|datapath:datapath1|BancoRegistrador:bancoRegistradores1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador datapath:datapath1\|comparador:comparador1 " "Elaborating entity \"comparador\" for hierarchy \"datapath:datapath1\|comparador:comparador1\"" {  } { { "datapath.vhd" "comparador1" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display datapath:datapath1\|display:disp " "Elaborating entity \"display\" for hierarchy \"datapath:datapath1\|display:disp\"" {  } { { "datapath.vhd" "disp" { Text "C:/Users/Aluno/Desktop/processador/datapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628691 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display1 display.vhd(15) " "VHDL Process Statement warning at display.vhd(15): inferring latch(es) for signal or variable \"display1\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575638628692 "|processador|datapath:datapath1|display:disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display2 display.vhd(15) " "VHDL Process Statement warning at display.vhd(15): inferring latch(es) for signal or variable \"display2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575638628692 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[0\] display.vhd(15) " "Inferred latch for \"display2\[0\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628692 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[1\] display.vhd(15) " "Inferred latch for \"display2\[1\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628693 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[2\] display.vhd(15) " "Inferred latch for \"display2\[2\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628693 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[3\] display.vhd(15) " "Inferred latch for \"display2\[3\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628693 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[4\] display.vhd(15) " "Inferred latch for \"display2\[4\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628693 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[5\] display.vhd(15) " "Inferred latch for \"display2\[5\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628693 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[6\] display.vhd(15) " "Inferred latch for \"display2\[6\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628693 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[0\] display.vhd(15) " "Inferred latch for \"display1\[0\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[1\] display.vhd(15) " "Inferred latch for \"display1\[1\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[2\] display.vhd(15) " "Inferred latch for \"display1\[2\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[3\] display.vhd(15) " "Inferred latch for \"display1\[3\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[4\] display.vhd(15) " "Inferred latch for \"display1\[4\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[5\] display.vhd(15) " "Inferred latch for \"display1\[5\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[6\] display.vhd(15) " "Inferred latch for \"display1\[6\]\" at display.vhd(15)" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628697 "|processador|datapath:datapath1|display:disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_instrucao banco_instrucao:banco_instrucao1 " "Elaborating entity \"banco_instrucao\" for hierarchy \"banco_instrucao:banco_instrucao1\"" {  } { { "processador.vhd" "banco_instrucao1" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628699 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr banco_instrucao.vhd(26) " "VHDL Process Statement warning at banco_instrucao.vhd(26): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628701 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd banco_instrucao.vhd(27) " "VHDL Process Statement warning at banco_instrucao.vhd(27): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628701 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria banco_instrucao.vhd(28) " "VHDL Process Statement warning at banco_instrucao.vhd(28): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628701 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s banco_instrucao.vhd(28) " "VHDL Process Statement warning at banco_instrucao.vhd(28): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628701 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data banco_instrucao.vhd(20) " "VHDL Process Statement warning at banco_instrucao.vhd(20): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575638628701 "|processador|banco_instrucao:banco_instrucao1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[1..100\] banco_instrucao.vhd(17) " "Using initial value X (don't care) for net \"memoria\[1..100\]\" at banco_instrucao.vhd(17)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[0\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[1\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[2\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[3\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[4\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[5\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[6\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[7\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[8\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[9\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[10\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[11\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[12\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628702 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[13\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628703 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[14\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628703 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] banco_instrucao.vhd(20) " "Inferred latch for \"data\[15\]\" at banco_instrucao.vhd(20)" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575638628703 "|processador|banco_instrucao:banco_instrucao1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria1 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria1\"" {  } { { "processador.vhd" "memoria1" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638628705 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr Memoria.vhd(28) " "VHDL Process Statement warning at Memoria.vhd(28): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638628713 "|processador|Memoria:memoria1"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1 " "Inferred dual-clock RAM node \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575638629308 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1 " "Inferred altsyncram megafunction from the following design logic: \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575638629311 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575638629311 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575638629311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1 " "Instantiated megafunction \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629428 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575638629428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cod1 " "Found entity 1: altsyncram_cod1" {  } { { "db/altsyncram_cod1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_cod1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638629495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638629495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cod1 Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated " "Elaborating entity \"altsyncram_cod1\" for hierarchy \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ebh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ebh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ebh1 " "Found entity 1: altsyncram_ebh1" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638629568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575638629568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ebh1 Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1 " "Elaborating entity \"altsyncram_ebh1\" for hierarchy \"Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\"" {  } { { "db/altsyncram_cod1.tdf" "altsyncram1" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_cod1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:unidade_de_controle1 " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:unidade_de_controle1\"" {  } { { "processador.vhd" "unidade_de_controle1" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629575 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_W_data unidade_de_controle.vhd(25) " "VHDL Signal Declaration warning at unidade_de_controle.vhd(25): used implicit default value for signal \"RF_W_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/unidade_de_controle.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575638629577 "|processador|unidade_de_controle:unidade_de_controle1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador unidade_de_controle:unidade_de_controle1\|contador:contador1 " "Elaborating entity \"contador\" for hierarchy \"unidade_de_controle:unidade_de_controle1\|contador:contador1\"" {  } { { "unidade_de_controle.vhd" "contador1" { Text "C:/Users/Aluno/Desktop/processador/unidade_de_controle.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629578 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr contador.vhd(24) " "VHDL Process Statement warning at contador.vhd(24): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/contador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638629579 "|processador|unidade_de_controle:unidade_de_controle1|contador:contador1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador contador.vhd(31) " "VHDL Process Statement warning at contador.vhd(31): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/contador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575638629580 "|processador|unidade_de_controle:unidade_de_controle1|contador:contador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR unidade_de_controle:unidade_de_controle1\|IR:IR1 " "Elaborating entity \"IR\" for hierarchy \"unidade_de_controle:unidade_de_controle1\|IR:IR1\"" {  } { { "unidade_de_controle.vhd" "IR1" { Text "C:/Users/Aluno/Desktop/processador/unidade_de_controle.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlador.vhd 2 1 " "Using design file controlador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador-BEHAVIOR " "Found design unit 1: Controlador-BEHAVIOR" {  } { { "controlador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/controlador.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638629592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/controlador.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575638629592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575638629592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador unidade_de_controle:unidade_de_controle1\|Controlador:Controller1 " "Elaborating entity \"Controlador\" for hierarchy \"unidade_de_controle:unidade_de_controle1\|Controlador:Controller1\"" {  } { { "unidade_de_controle.vhd" "Controller1" { Text "C:/Users/Aluno/Desktop/processador/unidade_de_controle.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638629594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|MUX:mux1\|saida_mux\[8\] " "LATCH primitive \"datapath:datapath1\|MUX:mux1\|saida_mux\[8\]\" is permanently enabled" {  } { { "MUX.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/MUX.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[0\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[0\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[1\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[1\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[2\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[2\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[3\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[3\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[4\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[4\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[5\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[5\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[6\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[6\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[7\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[7\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[15\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[15\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[14\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[14\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[13\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[13\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[12\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[12\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[11\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[11\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[10\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[10\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[9\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[9\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath1\|ULA:ula1\|output\[8\] " "LATCH primitive \"datapath:datapath1\|ULA:ula1\|output\[8\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/ULA.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1575638630281 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:datapath1\|display:disp\|display1\[6\] datapath:datapath1\|display:disp\|display1\[1\] " "Duplicate LATCH primitive \"datapath:datapath1\|display:disp\|display1\[6\]\" merged with LATCH primitive \"datapath:datapath1\|display:disp\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:datapath1\|display:disp\|display1\[3\] datapath:datapath1\|display:disp\|display1\[1\] " "Duplicate LATCH primitive \"datapath:datapath1\|display:disp\|display1\[3\]\" merged with LATCH primitive \"datapath:datapath1\|display:disp\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:datapath1\|display:disp\|display1\[2\] datapath:datapath1\|display:disp\|display1\[1\] " "Duplicate LATCH primitive \"datapath:datapath1\|display:disp\|display1\[2\]\" merged with LATCH primitive \"datapath:datapath1\|display:disp\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display:display_stoi\|display1\[6\] display:display_stoi\|display1\[1\] " "Duplicate LATCH primitive \"display:display_stoi\|display1\[6\]\" merged with LATCH primitive \"display:display_stoi\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display:display_stoi\|display1\[3\] display:display_stoi\|display1\[1\] " "Duplicate LATCH primitive \"display:display_stoi\|display1\[3\]\" merged with LATCH primitive \"display:display_stoi\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display:display_stoi\|display1\[2\] display:display_stoi\|display1\[1\] " "Duplicate LATCH primitive \"display:display_stoi\|display1\[2\]\" merged with LATCH primitive \"display:display_stoi\|display1\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[14\] banco_instrucao:banco_instrucao1\|data\[1\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[14\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[1\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[13\] banco_instrucao:banco_instrucao1\|data\[1\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[13\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[1\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "banco_instrucao:banco_instrucao1\|data\[4\] banco_instrucao:banco_instrucao1\|data\[1\] " "Duplicate LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[4\]\" merged with LATCH primitive \"banco_instrucao:banco_instrucao1\|data\[1\]\"" {  } { { "banco_instrucao.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/banco_instrucao.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575638630699 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1575638630699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display1\[1\] " "Latch datapath:datapath1\|display:disp\|display1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630700 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[0\] " "Latch datapath:datapath1\|display:disp\|display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630700 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[1\] " "Latch datapath:datapath1\|display:disp\|display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630701 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[2\] " "Latch datapath:datapath1\|display:disp\|display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630701 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[3\] " "Latch datapath:datapath1\|display:disp\|display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630701 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[4\] " "Latch datapath:datapath1\|display:disp\|display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630701 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[5\] " "Latch datapath:datapath1\|display:disp\|display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630701 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath1\|display:disp\|display2\[6\] " "Latch datapath:datapath1\|display:disp\|display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|altsyncram:memoria\[0\]\[15\]__1\|altsyncram_cod1:auto_generated\|altsyncram_ebh1:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Desktop/processador/db/altsyncram_ebh1.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630702 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display1\[1\] " "Latch display:display_stoi\|display1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630702 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[0\] " "Latch display:display_stoi\|display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630702 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[1\] " "Latch display:display_stoi\|display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630702 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[2\] " "Latch display:display_stoi\|display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630702 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[3\] " "Latch display:display_stoi\|display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630702 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[4\] " "Latch display:display_stoi\|display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630703 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[5\] " "Latch display:display_stoi\|display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630703 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:display_stoi\|display2\[6\] " "Latch display:display_stoi\|display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memoria:memoria1\|memoria\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Memoria:memoria1\|memoria\[1\]\[0\]" {  } { { "Memoria.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/Memoria.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575638630703 ""}  } { { "display.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575638630703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] VCC " "Pin \"display1\[0\]\" is stuck at VCC" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] GND " "Pin \"display1\[4\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_stoi1\[0\] VCC " "Pin \"display_stoi1\[0\]\" is stuck at VCC" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|display_stoi1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_stoi1\[4\] GND " "Pin \"display_stoi1\[4\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|display_stoi1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_stoi1\[5\] GND " "Pin \"display_stoi1\[5\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|display_stoi1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[0\] GND " "Pin \"ir_data\[0\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[2\] GND " "Pin \"ir_data\[2\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[3\] GND " "Pin \"ir_data\[3\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[5\] GND " "Pin \"ir_data\[5\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[6\] GND " "Pin \"ir_data\[6\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[7\] GND " "Pin \"ir_data\[7\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[8\] GND " "Pin \"ir_data\[8\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[9\] GND " "Pin \"ir_data\[9\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[10\] GND " "Pin \"ir_data\[10\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[11\] GND " "Pin \"ir_data\[11\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[12\] GND " "Pin \"ir_data\[12\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[15\] GND " "Pin \"ir_data\[15\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/Aluno/Desktop/processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575638630779 "|processador|ir_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575638630779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575638630873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575638631071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575638631071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575638631142 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575638631142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575638631142 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575638631142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575638631142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575638631173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 11:23:51 2019 " "Processing ended: Fri Dec 06 11:23:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575638631173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575638631173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575638631173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575638631173 ""}
