
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'U0_irom'
INFO: [Project 1-454] Reading design checkpoint 'd:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'U_cpuclk'
INFO: [Project 1-454] Reading design checkpoint 'd:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/dram/dram.dcp' for cell 'U_dram'
INFO: [Netlist 29-17] Analyzing 2399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'U_cpuclk/inst'
Finished Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'U_cpuclk/inst'
Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'U_cpuclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.562 ; gain = 579.520
Finished Parsing XDC File [d:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'U_cpuclk/inst'
Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [D:/codeworkplace/VS-Code-V/project/cpu_SoC/clock.xdc:1]
Finished Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/clock.xdc]
Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/pin.xdc]
Finished Parsing XDC File [D:/codeworkplace/VS-Code-V/project/cpu_SoC/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1760 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1696 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1235.695 ; gain = 958.383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 1235.695 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ef0a50df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1246.527 ; gain = 10.832

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24adf8d6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 176afa88d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25f67beff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 34 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25f67beff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15a207cfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a8e7e634

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1246.527 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a8e7e634

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1246.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a8e7e634

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1246.527 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a8e7e634

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1246.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1246.527 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1a22119

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1246.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1246.527 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 92beede4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1246.527 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113b08739

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113b08739

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.605 ; gain = 89.078
Phase 1 Placer Initialization | Checksum: 113b08739

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cfe74603

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1335.605 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: a4172e0c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1335.605 ; gain = 89.078
Phase 2 Global Placement | Checksum: 17a82aec7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a82aec7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dbbc6c03

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5ce921c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d5ce921c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c1a79256

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f377dba1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f377dba1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.605 ; gain = 89.078
Phase 3 Detail Placement | Checksum: 1f377dba1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.605 ; gain = 89.078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12cf4bc64

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rst_i_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12cf4bc64

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 1364.152 ; gain = 117.625
INFO: [Place 30-746] Post Placement Timing Summary WNS=17.863. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ac230047

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 1364.152 ; gain = 117.625
Phase 4.1 Post Commit Optimization | Checksum: 1ac230047

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 1364.152 ; gain = 117.625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac230047

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 1364.152 ; gain = 117.625

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ac230047

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1364.152 ; gain = 117.625

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e9abbdba

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1364.152 ; gain = 117.625
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e9abbdba

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1364.152 ; gain = 117.625
Ending Placer Task | Checksum: 113e28b45

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1364.152 ; gain = 117.625
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 1364.152 ; gain = 117.625
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1368.465 ; gain = 4.312
INFO: [Common 17-1381] The checkpoint 'D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1368.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1368.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1368.465 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 79e50eb8 ConstDB: 0 ShapeSum: 99fd7c8d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11816319b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1464.887 ; gain = 96.422
Post Restoration Checksum: NetGraph: 9235dda1 NumContArr: 85e053fa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11816319b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1464.887 ; gain = 96.422

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11816319b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1468.383 ; gain = 99.918

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11816319b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1468.383 ; gain = 99.918
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 127d003c8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1498.262 ; gain = 129.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.458 | TNS=0.000  | WHS=-0.072 | THS=-0.180 |

Phase 2 Router Initialization | Checksum: 11e71fe5e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1515.219 ; gain = 146.754

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193de6863

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1501
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.751 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1972ccfbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.855 ; gain = 227.391
Phase 4 Rip-up And Reroute | Checksum: 1972ccfbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1972ccfbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1972ccfbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.855 ; gain = 227.391
Phase 5 Delay and Skew Optimization | Checksum: 1972ccfbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3569acc

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1595.855 ; gain = 227.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.751 | TNS=0.000  | WHS=0.222  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3569acc

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1595.855 ; gain = 227.391
Phase 6 Post Hold Fix | Checksum: 1a3569acc

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.30439 %
  Global Horizontal Routing Utilization  = 5.132 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc0e9800

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc0e9800

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22c1d1b22

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1595.855 ; gain = 227.391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.751 | TNS=0.000  | WHS=0.222  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22c1d1b22

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1595.855 ; gain = 227.391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1595.855 ; gain = 227.391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1595.855 ; gain = 227.391
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/codeworkplace/VS-Code-V/project/cpu_SoC/cpu_SoC.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.168 ; gain = 107.312
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 17:20:52 2022...
