Analysis & Synthesis report for typing_game
Sun Dec 23 16:22:57 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated
 16. Source assignments for canvas:canvas1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated
 17. Source assignments for char:char1|altsyncram:altsyncram_component|altsyncram_ibf1:auto_generated
 18. Source assignments for keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |typing_game
 20. Parameter Settings for User Entity Instance: mem:mem1|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: canvas:canvas1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: char:char1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: clkgen:clk25
 24. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrlor
 25. Parameter Settings for Inferred Entity Instance: keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "clkgen:clk25"
 30. Port Connectivity Checks: "keyboard:keyboard1|ps2_keyboard:keyboard_1"
 31. Port Connectivity Checks: "seg_h:seg3"
 32. Port Connectivity Checks: "seg_h:seg2"
 33. Port Connectivity Checks: "seg_h:seg1"
 34. Port Connectivity Checks: "canvas:canvas1"
 35. Port Connectivity Checks: "mem:mem1"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 23 16:22:56 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; typing_game                                 ;
; Top-level Entity Name           ; typing_game                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1861                                        ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 270,400                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; typing_game        ; typing_game        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; typing_game.v                    ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/typing_game.v                                              ;         ;
; vga_ctrl.v                       ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/vga_ctrl.v                                                 ;         ;
; clkgen.v                         ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/clkgen.v                                                   ;         ;
; keyboard.v                       ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/keyboard.v                                                 ;         ;
; ascii.v                          ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/ascii.v                                                    ;         ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/ps2_keyboard.v                                             ;         ;
; char1.mif                        ; yes             ; User Memory Initialization File  ; D:/my_design/final_verilog/char1.mif                                                  ;         ;
; canvas.v                         ; yes             ; User Wizard-Generated File       ; D:/my_design/final_verilog/canvas.v                                                   ;         ;
; mem.v                            ; yes             ; User Wizard-Generated File       ; D:/my_design/final_verilog/mem.v                                                      ;         ;
; char.v                           ; yes             ; User Wizard-Generated File       ; D:/my_design/final_verilog/char.v                                                     ;         ;
; seg_h.v                          ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/seg_h.v                                                    ;         ;
; ramdomnum.v                      ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/ramdomnum.v                                                ;         ;
; ramdomx.v                        ; yes             ; User Verilog HDL File            ; D:/my_design/final_verilog/ramdomx.v                                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_but1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/altsyncram_but1.tdf                                     ;         ;
; db/decode_tma.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/decode_tma.tdf                                          ;         ;
; db/mux_6hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/mux_6hb.tdf                                             ;         ;
; db/altsyncram_ibf1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/altsyncram_ibf1.tdf                                     ;         ;
; db/altsyncram_edi1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/altsyncram_edi1.tdf                                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_a2m.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/lpm_divide_a2m.tdf                                      ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/sign_div_unsign_dkh.tdf                                 ;         ;
; db/alt_u_div_0te.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/alt_u_div_0te.tdf                                       ;         ;
; db/lpm_divide_e2m.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/lpm_divide_e2m.tdf                                      ;         ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/sign_div_unsign_hkh.tdf                                 ;         ;
; db/alt_u_div_8te.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/my_design/final_verilog/db/alt_u_div_8te.tdf                                       ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2642           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3096           ;
;     -- 7 input functions                    ; 11             ;
;     -- 6 input functions                    ; 1369           ;
;     -- 5 input functions                    ; 270            ;
;     -- 4 input functions                    ; 598            ;
;     -- <=3 input functions                  ; 848            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1861           ;
;                                             ;                ;
; I/O pins                                    ; 168            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 270400         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1889           ;
; Total fan-out                               ; 22612          ;
; Average fan-out                             ; 4.21           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |typing_game                                 ; 3096 (2739)         ; 1861 (1717)               ; 270400            ; 0          ; 168  ; 0            ; |typing_game                                                                                                  ; typing_game         ; work         ;
;    |canvas:canvas1|                          ; 21 (0)              ; 8 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |typing_game|canvas:canvas1                                                                                   ; canvas              ; work         ;
;       |altsyncram:altsyncram_component|      ; 21 (0)              ; 8 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |typing_game|canvas:canvas1|altsyncram:altsyncram_component                                                   ; altsyncram          ; work         ;
;          |altsyncram_but1:auto_generated|    ; 21 (0)              ; 8 (8)                     ; 131072            ; 0          ; 0    ; 0            ; |typing_game|canvas:canvas1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated                    ; altsyncram_but1     ; work         ;
;             |decode_tma:decode2|             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|canvas:canvas1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|decode_tma:decode2 ; decode_tma          ; work         ;
;             |mux_6hb:mux3|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|canvas:canvas1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|mux_6hb:mux3       ; mux_6hb             ; work         ;
;    |char:char1|                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |typing_game|char:char1                                                                                       ; char                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |typing_game|char:char1|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;          |altsyncram_ibf1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |typing_game|char:char1|altsyncram:altsyncram_component|altsyncram_ibf1:auto_generated                        ; altsyncram_ibf1     ; work         ;
;    |clkgen:clk25|                            ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |typing_game|clkgen:clk25                                                                                     ; clkgen              ; work         ;
;    |keyboard:keyboard1|                      ; 102 (7)             ; 59 (12)                   ; 64                ; 0          ; 0    ; 0            ; |typing_game|keyboard:keyboard1                                                                               ; keyboard            ; work         ;
;       |ascii:kcode2_asc|                     ; 47 (47)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|keyboard:keyboard1|ascii:kcode2_asc                                                              ; ascii               ; work         ;
;       |ps2_keyboard:keyboard_1|              ; 48 (48)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |typing_game|keyboard:keyboard1|ps2_keyboard:keyboard_1                                                       ; ps2_keyboard        ; work         ;
;          |altsyncram:fifo_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |typing_game|keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0                                 ; altsyncram          ; work         ;
;             |altsyncram_edi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |typing_game|keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated  ; altsyncram_edi1     ; work         ;
;    |lpm_divide:Mod0|                         ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_a2m:auto_generated|        ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod0|lpm_divide_a2m:auto_generated                                                    ; lpm_divide_a2m      ; work         ;
;          |sign_div_unsign_dkh:divider|       ; 64 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                        ; sign_div_unsign_dkh ; work         ;
;             |alt_u_div_0te:divider|          ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider  ; alt_u_div_0te       ; work         ;
;    |lpm_divide:Mod1|                         ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_e2m:auto_generated|        ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod1|lpm_divide_e2m:auto_generated                                                    ; lpm_divide_e2m      ; work         ;
;          |sign_div_unsign_hkh:divider|       ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                        ; sign_div_unsign_hkh ; work         ;
;             |alt_u_div_8te:divider|          ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider  ; alt_u_div_8te       ; work         ;
;    |mem:mem1|                                ; 21 (0)              ; 8 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |typing_game|mem:mem1                                                                                         ; mem                 ; work         ;
;       |altsyncram:altsyncram_component|      ; 21 (0)              ; 8 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |typing_game|mem:mem1|altsyncram:altsyncram_component                                                         ; altsyncram          ; work         ;
;          |altsyncram_but1:auto_generated|    ; 21 (0)              ; 8 (8)                     ; 131072            ; 0          ; 0    ; 0            ; |typing_game|mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated                          ; altsyncram_but1     ; work         ;
;             |decode_tma:decode2|             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|decode_tma:decode2       ; decode_tma          ; work         ;
;             |mux_6hb:mux3|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|mux_6hb:mux3             ; mux_6hb             ; work         ;
;    |ramdomnum:getramdomnum|                  ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|ramdomnum:getramdomnum                                                                           ; ramdomnum           ; work         ;
;    |ramdomx:getx|                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|ramdomx:getx                                                                                     ; ramdomx             ; work         ;
;    |seg_h:seg1|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|seg_h:seg1                                                                                       ; seg_h               ; work         ;
;    |seg_h:seg2|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|seg_h:seg2                                                                                       ; seg_h               ; work         ;
;    |seg_h:seg3|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |typing_game|seg_h:seg3                                                                                       ; seg_h               ; work         ;
;    |vga_ctrl:vga_ctrlor|                     ; 57 (57)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |typing_game|vga_ctrl:vga_ctrlor                                                                              ; vga_ctrl            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; canvas:canvas1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 131072       ; 1            ; 131072       ; 1            ; 131072 ; None      ;
; char:char1|altsyncram:altsyncram_component|altsyncram_ibf1:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; char1.mif ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None      ;
; mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 131072       ; 1            ; 131072       ; 1            ; 131072 ; None      ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |typing_game|canvas:canvas1 ; canvas.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |typing_game|char:char1     ; char.v          ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |typing_game|mem:mem1       ; mem.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ramdomx:getx|q[8]                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1861  ;
; Number of registers using Synchronous Clear  ; 375   ;
; Number of registers using Synchronous Load   ; 817   ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1571  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; endlink[0]                             ; 33      ;
; endlink[2]                             ; 53      ;
; vga_ctrl:vga_ctrlor|x_cnt[0]           ; 6       ;
; flag1                                  ; 2       ;
; keyboard:keyboard1|status[1]           ; 4       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[0]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[1]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[2]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[3]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[4]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[5]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[6]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[7]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[8]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[9]  ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[10] ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[11] ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[12] ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[13] ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0_bypass[14] ; keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |typing_game|endlink[9]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |typing_game|dnum[4]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |typing_game|clkgen:clk25|clkcount[10]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |typing_game|keyboard:keyboard1|ps2_keyboard:keyboard_1|w_ptr[1] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |typing_game|key_event_cnt[30]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |typing_game|cnt_newchar[22]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[0][7]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[1][5]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[2][2]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[3][0]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[4][3]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[5][4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[6][4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[7][2]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[8][4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[9][3]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[10][6]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[11][1]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[12][2]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[13][5]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[14][1]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[15][3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[16][6]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[17][4]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[18][0]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[19][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[20][6]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[21][6]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[22][8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[23][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[24][7]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[25][0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[26][0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[27][7]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[28][8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[29][0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[30][0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[31][0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[32][0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[33][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[34][4]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[35][6]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[36][0]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[37][2]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[38][6]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[39][2]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[40][6]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[41][3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[42][1]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[43][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[44][0]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[45][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[46][1]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[47][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[48][3]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_x[49][1]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|k_text[50][5]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |typing_game|x_fst[0]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |typing_game|draw_fst_cnt[30]                                    ;
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |typing_game|chg_mem_cnt[20]                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |typing_game|mem_x[7]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |typing_game|draw_sec_cnt[22]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |typing_game|keyboard:keyboard1|ps2_keyboard:keyboard_1|count[3] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |typing_game|vga_ctrl:vga_ctrlor|y_cnt[7]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[0][1]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[1][7]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[2][0]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[3][5]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[4][3]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[5][2]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[6][7]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[7][1]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[8][7]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[9][2]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[10][5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[11][4]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[12][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[13][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[14][7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[15][7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[16][7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[17][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[18][2]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[19][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[20][7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[21][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[22][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[23][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[24][0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[25][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[26][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[27][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[28][1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[29][7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[30][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[31][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[32][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[33][1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[34][4]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[35][5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[36][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[37][3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[38][1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[39][1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[40][5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[41][0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[42][5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[43][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[44][7]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[45][5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[46][0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[47][0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[48][1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[49][6]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |typing_game|k_y[50][0]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |typing_game|y_fst[0]                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |typing_game|keyboard:keyboard1|data[3]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |typing_game|canvas_y[5]                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |typing_game|canvas_x[7]                                         ;
; 52:1               ; 7 bits    ; 238 LEs       ; 238 LEs              ; 0 LEs                  ; Yes        ; |typing_game|char_pos[4]                                         ;
; 25:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |typing_game|old_status[2]                                       ;
; 28:1               ; 2 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |typing_game|status[1]                                           ;
; 28:1               ; 2 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |typing_game|status[0]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |typing_game|endlink[2]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |typing_game|mem_rpos[3]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |typing_game|keyboard:keyboard1|ps2_keyboard:keyboard_1|r_ptr    ;
; 51:1               ; 26 bits   ; 884 LEs       ; 884 LEs              ; 0 LEs                  ; No         ; |typing_game|Mux42                                               ;
; 51:1               ; 9 bits    ; 306 LEs       ; 306 LEs              ; 0 LEs                  ; No         ; |typing_game|Mux8                                                ;
; 51:1               ; 17 bits   ; 578 LEs       ; 578 LEs              ; 0 LEs                  ; No         ; |typing_game|Mux58                                               ;
; 51:1               ; 8 bits    ; 272 LEs       ; 272 LEs              ; 0 LEs                  ; No         ; |typing_game|Mux74                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for canvas:canvas1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for char:char1|altsyncram:altsyncram_component|altsyncram_ibf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |typing_game ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; TIME           ; 00000000100110001001011010000000 ; Unsigned Binary         ;
; TIME_NEW_CHAR  ; 00001110111001101011001010000000 ; Unsigned Binary         ;
; MAX_CHAR       ; 00000000000000000000000000110010 ; Unsigned Binary         ;
; none           ; 0                                ; Signed Integer          ;
; upt_pos        ; 1                                ; Signed Integer          ;
; delete         ; 2                                ; Signed Integer          ;
; draw_fst       ; 3                                ; Signed Integer          ;
; chg_mem        ; 4                                ; Signed Integer          ;
; draw_sec       ; 5                                ; Signed Integer          ;
; RESET          ; 6                                ; Signed Integer          ;
; key_event      ; 7                                ; Signed Integer          ;
; create_new     ; 8                                ; Signed Integer          ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:mem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 1                    ; Signed Integer            ;
; WIDTHAD_A                          ; 17                   ; Signed Integer            ;
; NUMWORDS_A                         ; 131072               ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Signed Integer            ;
; WIDTHAD_B                          ; 17                   ; Signed Integer            ;
; NUMWORDS_B                         ; 131072               ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_but1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: canvas:canvas1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 131072               ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_but1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char:char1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; char1.mif            ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ibf1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clk25 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                ;
; countlimit     ; 1        ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrlor ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                          ;
; h_active       ; 144   ; Signed Integer                          ;
; h_backporch    ; 784   ; Signed Integer                          ;
; h_total        ; 800   ; Signed Integer                          ;
; v_frontporch   ; 2     ; Signed Integer                          ;
; v_active       ; 35    ; Signed Integer                          ;
; v_backporch    ; 515   ; Signed Integer                          ;
; v_total        ; 525   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                               ;
; WIDTHAD_A                          ; 3                    ; Untyped                                               ;
; NUMWORDS_A                         ; 8                    ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                               ;
; WIDTHAD_B                          ; 3                    ; Untyped                                               ;
; NUMWORDS_B                         ; 8                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_e2m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                ;
; Entity Instance                           ; mem:mem1|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 131072                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 131072                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; canvas:canvas1|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 131072                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 131072                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; char:char1|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "clkgen:clk25" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; clken ; Input ; Info     ; Stuck at VCC  ;
+-------+-------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyboard1|ps2_keyboard:keyboard_1"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "seg_h:seg3" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg_h:seg2" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg_h:seg1" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "canvas:canvas1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; wren ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------+
; Port Connectivity Checks: "mem:mem1"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; wren ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1861                        ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 454                         ;
;     ENA SCLR          ; 301                         ;
;     ENA SLD           ; 816                         ;
;     SCLR              ; 65                          ;
;     SLD               ; 1                           ;
;     plain             ; 212                         ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 3101                        ;
;     arith             ; 470                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 398                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 12                          ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 2562                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 205                         ;
;         4 data inputs ; 586                         ;
;         5 data inputs ; 270                         ;
;         6 data inputs ; 1369                        ;
;     shared            ; 58                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 42                          ;
; boundary_port         ; 168                         ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 11.80                       ;
; Average LUT depth     ; 5.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 23 16:21:51 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off typing_game -c typing_game
Warning (125092): Tcl Script File ram26.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram26.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file typing_game.v
    Info (12023): Found entity 1: typing_game File: D:/my_design/final_verilog/typing_game.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/my_design/final_verilog/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/my_design/final_verilog/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: D:/my_design/final_verilog/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ascii.v
    Info (12023): Found entity 1: ascii File: D:/my_design/final_verilog/ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/my_design/final_verilog/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file canvas.v
    Info (12023): Found entity 1: canvas File: D:/my_design/final_verilog/canvas.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: D:/my_design/final_verilog/mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file char.v
    Info (12023): Found entity 1: char File: D:/my_design/final_verilog/char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file seg_h.v
    Info (12023): Found entity 1: seg_h File: D:/my_design/final_verilog/seg_h.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramdomnum.v
    Info (12023): Found entity 1: ramdomnum File: D:/my_design/final_verilog/ramdomnum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramdomx.v
    Info (12023): Found entity 1: ramdomx File: D:/my_design/final_verilog/ramdomx.v Line: 1
Info (12127): Elaborating entity "typing_game" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at typing_game.v(172): object "mem_enw" assigned a value but never read File: D:/my_design/final_verilog/typing_game.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at typing_game.v(181): object "canvas_enw" assigned a value but never read File: D:/my_design/final_verilog/typing_game.v Line: 181
Warning (10230): Verilog HDL assignment warning at typing_game.v(137): truncated value with size 32 to match size of target (10) File: D:/my_design/final_verilog/typing_game.v Line: 137
Warning (10230): Verilog HDL assignment warning at typing_game.v(139): truncated value with size 32 to match size of target (10) File: D:/my_design/final_verilog/typing_game.v Line: 139
Warning (10855): Verilog HDL warning at typing_game.v(145): initial value for variable k_x should be constant File: D:/my_design/final_verilog/typing_game.v Line: 145
Warning (10855): Verilog HDL warning at typing_game.v(145): initial value for variable k_y should be constant File: D:/my_design/final_verilog/typing_game.v Line: 145
Warning (10855): Verilog HDL warning at typing_game.v(145): initial value for variable k_v should be constant File: D:/my_design/final_verilog/typing_game.v Line: 145
Warning (10855): Verilog HDL warning at typing_game.v(145): initial value for variable k_text should be constant File: D:/my_design/final_verilog/typing_game.v Line: 145
Warning (10230): Verilog HDL assignment warning at typing_game.v(160): truncated value with size 32 to match size of target (8) File: D:/my_design/final_verilog/typing_game.v Line: 160
Warning (10230): Verilog HDL assignment warning at typing_game.v(231): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 231
Warning (10230): Verilog HDL assignment warning at typing_game.v(232): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 232
Warning (10230): Verilog HDL assignment warning at typing_game.v(233): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 233
Warning (10230): Verilog HDL assignment warning at typing_game.v(236): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 236
Warning (10230): Verilog HDL assignment warning at typing_game.v(237): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 237
Warning (10230): Verilog HDL assignment warning at typing_game.v(238): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 238
Warning (10230): Verilog HDL assignment warning at typing_game.v(239): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 239
Warning (10230): Verilog HDL assignment warning at typing_game.v(240): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 240
Warning (10230): Verilog HDL assignment warning at typing_game.v(241): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 241
Warning (10230): Verilog HDL assignment warning at typing_game.v(242): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 242
Warning (10230): Verilog HDL assignment warning at typing_game.v(245): truncated value with size 32 to match size of target (4) File: D:/my_design/final_verilog/typing_game.v Line: 245
Warning (10230): Verilog HDL assignment warning at typing_game.v(280): truncated value with size 32 to match size of target (10) File: D:/my_design/final_verilog/typing_game.v Line: 280
Warning (10230): Verilog HDL assignment warning at typing_game.v(299): truncated value with size 32 to match size of target (8) File: D:/my_design/final_verilog/typing_game.v Line: 299
Warning (10230): Verilog HDL assignment warning at typing_game.v(301): truncated value with size 32 to match size of target (8) File: D:/my_design/final_verilog/typing_game.v Line: 301
Warning (10230): Verilog HDL assignment warning at typing_game.v(309): truncated value with size 32 to match size of target (10) File: D:/my_design/final_verilog/typing_game.v Line: 309
Warning (10230): Verilog HDL assignment warning at typing_game.v(345): truncated value with size 32 to match size of target (3) File: D:/my_design/final_verilog/typing_game.v Line: 345
Warning (10230): Verilog HDL assignment warning at typing_game.v(348): truncated value with size 32 to match size of target (3) File: D:/my_design/final_verilog/typing_game.v Line: 348
Warning (10230): Verilog HDL assignment warning at typing_game.v(352): truncated value with size 11 to match size of target (10) File: D:/my_design/final_verilog/typing_game.v Line: 352
Warning (10230): Verilog HDL assignment warning at typing_game.v(367): truncated value with size 32 to match size of target (8) File: D:/my_design/final_verilog/typing_game.v Line: 367
Warning (10230): Verilog HDL assignment warning at typing_game.v(368): truncated value with size 32 to match size of target (9) File: D:/my_design/final_verilog/typing_game.v Line: 368
Warning (10230): Verilog HDL assignment warning at typing_game.v(382): truncated value with size 32 to match size of target (8) File: D:/my_design/final_verilog/typing_game.v Line: 382
Warning (10230): Verilog HDL assignment warning at typing_game.v(383): truncated value with size 32 to match size of target (9) File: D:/my_design/final_verilog/typing_game.v Line: 383
Warning (10034): Output port "LEDR" at typing_game.v(21) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 21
Warning (10034): Output port "HEX3" at typing_game.v(27) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 27
Warning (10034): Output port "HEX4" at typing_game.v(28) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 28
Warning (10034): Output port "HEX5" at typing_game.v(29) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at typing_game.v(32) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 32
Warning (10034): Output port "DRAM_BA" at typing_game.v(33) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at typing_game.v(34) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 34
Warning (10034): Output port "DRAM_CKE" at typing_game.v(35) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 35
Warning (10034): Output port "DRAM_CLK" at typing_game.v(36) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at typing_game.v(37) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at typing_game.v(39) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at typing_game.v(40) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at typing_game.v(41) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at typing_game.v(42) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 42
Warning (10034): Output port "TD_RESET_N" at typing_game.v(48) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 48
Warning (10034): Output port "VGA_SYNC_N" at typing_game.v(58) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 58
Warning (10034): Output port "AUD_DACDAT" at typing_game.v(65) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 65
Warning (10034): Output port "AUD_XCK" at typing_game.v(67) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 67
Warning (10034): Output port "ADC_CONVST" at typing_game.v(76) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 76
Warning (10034): Output port "ADC_DIN" at typing_game.v(77) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 77
Warning (10034): Output port "ADC_SCLK" at typing_game.v(79) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at typing_game.v(82) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 82
Warning (10034): Output port "IRDA_TXD" at typing_game.v(88) has no driver File: D:/my_design/final_verilog/typing_game.v Line: 88
Info (12128): Elaborating entity "ramdomnum" for hierarchy "ramdomnum:getramdomnum" File: D:/my_design/final_verilog/typing_game.v Line: 165
Info (12128): Elaborating entity "ramdomx" for hierarchy "ramdomx:getx" File: D:/my_design/final_verilog/typing_game.v Line: 170
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem1" File: D:/my_design/final_verilog/typing_game.v Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem:mem1|altsyncram:altsyncram_component" File: D:/my_design/final_verilog/mem.v Line: 88
Info (12130): Elaborated megafunction instantiation "mem:mem1|altsyncram:altsyncram_component" File: D:/my_design/final_verilog/mem.v Line: 88
Info (12133): Instantiated megafunction "mem:mem1|altsyncram:altsyncram_component" with the following parameter: File: D:/my_design/final_verilog/mem.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "131072"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_but1.tdf
    Info (12023): Found entity 1: altsyncram_but1 File: D:/my_design/final_verilog/db/altsyncram_but1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_but1" for hierarchy "mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated" File: d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: D:/my_design/final_verilog/db/decode_tma.tdf Line: 22
Info (12128): Elaborating entity "decode_tma" for hierarchy "mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|decode_tma:decode2" File: D:/my_design/final_verilog/db/altsyncram_but1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: D:/my_design/final_verilog/db/mux_6hb.tdf Line: 22
Info (12128): Elaborating entity "mux_6hb" for hierarchy "mem:mem1|altsyncram:altsyncram_component|altsyncram_but1:auto_generated|mux_6hb:mux3" File: D:/my_design/final_verilog/db/altsyncram_but1.tdf Line: 44
Info (12128): Elaborating entity "canvas" for hierarchy "canvas:canvas1" File: D:/my_design/final_verilog/typing_game.v Line: 180
Info (12128): Elaborating entity "char" for hierarchy "char:char1" File: D:/my_design/final_verilog/typing_game.v Line: 190
Info (12128): Elaborating entity "altsyncram" for hierarchy "char:char1|altsyncram:altsyncram_component" File: D:/my_design/final_verilog/char.v Line: 81
Info (12130): Elaborated megafunction instantiation "char:char1|altsyncram:altsyncram_component" File: D:/my_design/final_verilog/char.v Line: 81
Info (12133): Instantiated megafunction "char:char1|altsyncram:altsyncram_component" with the following parameter: File: D:/my_design/final_verilog/char.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "char1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibf1.tdf
    Info (12023): Found entity 1: altsyncram_ibf1 File: D:/my_design/final_verilog/db/altsyncram_ibf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ibf1" for hierarchy "char:char1|altsyncram:altsyncram_component|altsyncram_ibf1:auto_generated" File: d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "seg_h" for hierarchy "seg_h:seg1" File: D:/my_design/final_verilog/typing_game.v Line: 194
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyboard1" File: D:/my_design/final_verilog/typing_game.v Line: 197
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard:keyboard1|ps2_keyboard:keyboard_1" File: D:/my_design/final_verilog/keyboard.v Line: 32
Info (12128): Elaborating entity "ascii" for hierarchy "keyboard:keyboard1|ascii:kcode2_asc" File: D:/my_design/final_verilog/keyboard.v Line: 64
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clk25" File: D:/my_design/final_verilog/typing_game.v Line: 199
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrlor" File: D:/my_design/final_verilog/typing_game.v Line: 213
Warning (276020): Inferred RAM node "keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:keyboard1|ps2_keyboard:keyboard_1|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/my_design/final_verilog/typing_game.v Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/my_design/final_verilog/typing_game.v Line: 276
Info (12130): Elaborated megafunction instantiation "keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "keyboard:keyboard1|ps2_keyboard:keyboard_1|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1 File: D:/my_design/final_verilog/db/altsyncram_edi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/my_design/final_verilog/typing_game.v Line: 160
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/my_design/final_verilog/typing_game.v Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf
    Info (12023): Found entity 1: lpm_divide_a2m File: D:/my_design/final_verilog/db/lpm_divide_a2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: D:/my_design/final_verilog/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te File: D:/my_design/final_verilog/db/alt_u_div_0te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: D:/my_design/final_verilog/typing_game.v Line: 276
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: D:/my_design/final_verilog/typing_game.v Line: 276
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf
    Info (12023): Found entity 1: lpm_divide_e2m File: D:/my_design/final_verilog/db/lpm_divide_e2m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh File: D:/my_design/final_verilog/db/sign_div_unsign_hkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf
    Info (12023): Found entity 1: alt_u_div_8te File: D:/my_design/final_verilog/db/alt_u_div_8te.tdf Line: 22
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 70
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/my_design/final_verilog/typing_game.v Line: 83
Info (13000): Registers with preset signals will power-up high File: D:/my_design/final_verilog/typing_game.v Line: 143
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "flag2" is converted into an equivalent circuit using register "flag2~_emulated" and latch "flag2~1" File: D:/my_design/final_verilog/typing_game.v Line: 144
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 21
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 48
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/my_design/final_verilog/typing_game.v Line: 88
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register flag1 will power up to High File: D:/my_design/final_verilog/typing_game.v Line: 143
Info (144001): Generated suppressed messages file D:/my_design/final_verilog/typing_game.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/my_design/final_verilog/typing_game.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/my_design/final_verilog/typing_game.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/my_design/final_verilog/typing_game.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/my_design/final_verilog/typing_game.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/my_design/final_verilog/typing_game.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/my_design/final_verilog/typing_game.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/my_design/final_verilog/typing_game.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/my_design/final_verilog/typing_game.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/my_design/final_verilog/typing_game.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/my_design/final_verilog/typing_game.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/my_design/final_verilog/typing_game.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/my_design/final_verilog/typing_game.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/my_design/final_verilog/typing_game.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/my_design/final_verilog/typing_game.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/my_design/final_verilog/typing_game.v Line: 86
Info (21057): Implemented 4237 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 4021 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Sun Dec 23 16:22:57 2018
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/my_design/final_verilog/typing_game.map.smsg.


