0
{'error': True, 'sim_output': {'success': False, 'stdout': '', 'stderr': 'C:\\Users\\Paulson\\Documents\\Projects\\Python\\99_Scratch\\verilog\\output\\test_2\\tb.sv:28: error: reg dq; cannot be driven by primitives or continuous assignment.\nC:\\Users\\Paulson\\Documents\\Projects\\Python\\99_Scratch\\verilog\\output\\test_2\\tb.sv:28: error: Inout port expression must support continuous assignment.\nC:\\Users\\Paulson\\Documents\\Projects\\Python\\99_Scratch\\verilog\\output\\test_2\\tb.sv:28:      : Port 7 (dq) of SDRAM_Module is connected to dq\n2 error(s) during elaboration.\n', 'returncode': 2, 'error_message': None}, 'iterations': 10}