// Seed: 434310121
module module_0 #(
    parameter id_4 = 32'd6
) (
    output wand id_0,
    input wire id_1,
    output supply0 id_2
);
  integer _id_4 = -1;
  wire [id_4 : 1  ==?  1] id_5;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input tri id_8,
    input tri id_9,
    output tri0 id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_3
  );
  assign id_3 = id_2;
  wire id_13 = id_2;
endmodule
