#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 29 14:17:35 2019
# Process ID: 12820
# Current directory: E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3360 E:\Exercise\Software\FPGA\V3-High\02_ddr_init\vivado\ddr3_hdmi.xpr
# Log file: E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/vivado.log
# Journal file: E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.xpr
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/new
close [ open E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v w ]
add_files E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name ddr3_clk_gen -dir e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ddr3_clk_gen} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips ddr3_clk_gen]
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -directory E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v w ]
add_files -fileset sim_1 E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/ddr3_model_parameters.vh
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/02_ddr_init/vivado/ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv
update_compile_order -fileset sim_1
launch_simulation
set_property target_simulator ModelSim [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path E:/Material/FPGA/Modeltech64_10.7/win64
close_project
create_project ddr3_hdmi E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design -part xc7a75tfgg484-2
set_property compxlib.modelsim_compiled_library_dir E:/Material/FPGA/Xilinx/Xlib10.7 [current_project]
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.1 -module_name ddr3_ctrl
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips ddr3_ctrl]
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -directory E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/new
close [ open E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v w ]
add_files E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name ddr3_clk_gen -dir e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ddr3_clk_gen} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips ddr3_clk_gen]
generate_target {instantiation_template} [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
generate_target all [get_files  e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -directory E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
file mkdir E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v w ]
add_files -fileset sim_1 E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/ddr3_model_parameters.vh
add_files -fileset sim_1 -norecurse E:/Exercise/Software/FPGA/V3-High/test01_ddr_init/design/ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
update_ip_catalog
launch_simulation -install_path E:/Material/FPGA/Modeltech64_10.7/win64
