{
  "Top": "LS_estimator",
  "RtlTop": "LS_estimator",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.1.0"
    ]},
  "Args": {
    "in_stream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out_stream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "397",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "LS_estimator",
    "Version": "1.1",
    "DisplayName": "Ls_estimator",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/least_squares.cpp"],
    "Vhdl": [
      "impl\/vhdl\/LS_estimator_faddhbi.vhd",
      "impl\/vhdl\/LS_estimator_fdivkbM.vhd",
      "impl\/vhdl\/LS_estimator_fmuljbC.vhd",
      "impl\/vhdl\/LS_estimator_fsubibs.vhd",
      "impl\/vhdl\/LS_estimator_preabkb.vhd",
      "impl\/vhdl\/LS_estimator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/LS_estimator_faddhbi.v",
      "impl\/verilog\/LS_estimator_fdivkbM.v",
      "impl\/verilog\/LS_estimator_fmuljbC.v",
      "impl\/verilog\/LS_estimator_fsubibs.v",
      "impl\/verilog\/LS_estimator_preabkb.v",
      "impl\/verilog\/LS_estimator.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LS_estimator_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/LS_estimator_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/LS_estimator_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/LS_estimator_ap_fsub_3_full_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/IIIT-D\/Independent_Project\/HLS\/least_squares\/2__pipelined\/.autopilot\/db\/LS_estimator.design.xml",
    "DebugDir": "D:\/IIIT-D\/Independent_Project\/HLS\/least_squares\/2__pipelined\/.debug",
    "ProtoInst": ["D:\/IIIT-D\/Independent_Project\/HLS\/least_squares\/2__pipelined\/.debug\/LS_estimator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "LS_estimator_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LS_estimator_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LS_estimator_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LS_estimator_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LS_estimator_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LS_estimator_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LS_estimator_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LS_estimator_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_stream out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "LS_estimator"},
    "Info": {"LS_estimator": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"LS_estimator": {
        "Latency": {
          "LatencyBest": "397",
          "LatencyAvg": "397",
          "LatencyWorst": "397",
          "PipelineII": "398",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "52",
            "Latency": "51",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "52",
            "Latency": "51",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "52",
            "Latency": "51",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "preamble_in",
            "TripCount": "52",
            "Latency": "52",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "LTS_in",
            "TripCount": "52",
            "Latency": "52",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "LS_estimation",
            "TripCount": "52",
            "Latency": "78",
            "PipelineII": "1",
            "PipelineDepth": "28"
          },
          {
            "Name": "out_stream_write",
            "TripCount": "52",
            "Latency": "53",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "24",
          "FF": "3968",
          "LUT": "5867",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "LS_estimator",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-25 12:11:08 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
