TimeQuest Timing Analyzer report for spacewire_top
Sat Dec  9 16:43:55 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'clk50'
 15. Slow 1200mV 85C Model Recovery: 'clk50'
 16. Slow 1200mV 85C Model Removal: 'clk50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'clk50'
 34. Slow 1200mV 0C Model Hold: 'clk50'
 35. Slow 1200mV 0C Model Recovery: 'clk50'
 36. Slow 1200mV 0C Model Removal: 'clk50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'clk50'
 53. Fast 1200mV 0C Model Hold: 'clk50'
 54. Fast 1200mV 0C Model Recovery: 'clk50'
 55. Fast 1200mV 0C Model Removal: 'clk50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; spacewire_top                                                     ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; clock_constraints.sdc ; OK     ; Sat Dec  9 16:43:54 2023 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk50      ; Base ; 18.000 ; 55.56 MHz ; 0.000 ; 9.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 124.86 MHz ; 124.86 MHz      ; clk50      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk50 ; 9.991 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk50 ; 0.284 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk50 ; 13.937 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk50 ; 2.819 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk50 ; 8.486 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.991  ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.378     ; 7.646      ;
; 10.331 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.064     ; 7.620      ;
; 10.355 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.064     ; 7.596      ;
; 10.396 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.378     ; 7.241      ;
; 10.397 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.378     ; 7.240      ;
; 10.397 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.378     ; 7.240      ;
; 10.401 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.378     ; 7.236      ;
; 10.402 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.378     ; 7.235      ;
; 10.444 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.377     ; 7.194      ;
; 10.452 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.062     ; 7.501      ;
; 10.485 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.064     ; 7.466      ;
; 10.555 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.061     ; 7.399      ;
; 10.558 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.061     ; 7.396      ;
; 10.614 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.061     ; 7.340      ;
; 10.617 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.376     ; 7.022      ;
; 10.639 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.064     ; 7.312      ;
; 10.642 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.061     ; 7.312      ;
; 10.659 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.378     ; 6.978      ;
; 10.721 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.061     ; 7.233      ;
; 10.849 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.789      ;
; 10.850 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.788      ;
; 10.850 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.788      ;
; 10.854 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.784      ;
; 10.855 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.783      ;
; 10.951 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.xmit_fct_in                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.059     ; 7.005      ;
; 11.012 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txdiscard                                                                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.062     ; 6.941      ;
; 11.022 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.376     ; 6.617      ;
; 11.023 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.376     ; 6.616      ;
; 11.023 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.376     ; 6.616      ;
; 11.027 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.376     ; 6.612      ;
; 11.028 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.376     ; 6.611      ;
; 11.058 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.061     ; 6.896      ;
; 11.078 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.560      ;
; 11.128 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.062     ; 6.825      ;
; 11.151 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.069     ; 6.795      ;
; 11.153 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.062     ; 6.800      ;
; 11.185 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_char                                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.065     ; 6.765      ;
; 11.213 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.txclken                                                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.064     ; 6.738      ;
; 11.285 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.376     ; 6.354      ;
; 11.286 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                                                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.062     ; 6.667      ;
; 11.330 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.225      ; 6.943      ;
; 11.353 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[15]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.381     ; 6.281      ;
; 11.354 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.225      ; 6.919      ;
; 11.484 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.225      ; 6.789      ;
; 11.523 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.227      ; 6.752      ;
; 11.546 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                                          ; clk50        ; clk50       ; 18.000       ; -0.382     ; 6.087      ;
; 11.555 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.378     ; 6.082      ;
; 11.605 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.671      ;
; 11.609 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.667      ;
; 11.611 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.665      ;
; 11.622 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.377     ; 6.016      ;
; 11.623 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.060     ; 6.332      ;
; 11.624 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.060     ; 6.331      ;
; 11.627 ; streamtest:streamtest_inst|r.txwrite                                                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.062     ; 6.326      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[1]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[10]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[2]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[13]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[5]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[9]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[12]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.629 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[4]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 6.006      ;
; 11.635 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.063     ; 6.317      ;
; 11.635 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.641      ;
; 11.636 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.063     ; 6.316      ;
; 11.638 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_tick                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.065     ; 6.312      ;
; 11.638 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.225      ; 6.635      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[0]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[7]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[3]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[8]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[11]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[14]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.641 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[6]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.994      ;
; 11.666 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.379     ; 5.970      ;
; 11.668 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.608      ;
; 11.678 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.060     ; 6.277      ;
; 11.678 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.094     ; 6.243      ;
; 11.690 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.063     ; 6.262      ;
; 11.697 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.579      ;
; 11.702 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.094     ; 6.219      ;
; 11.765 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.511      ;
; 11.774 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.228      ; 6.502      ;
; 11.804 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.230      ; 6.474      ;
; 11.806 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[15]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.380     ; 5.829      ;
; 11.813 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.094     ; 6.108      ;
; 11.830 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.064     ; 6.121      ;
; 11.831 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.064     ; 6.120      ;
; 11.832 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.094     ; 6.089      ;
; 11.837 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.094     ; 6.084      ;
; 11.852 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[6]                                                         ; clk50        ; clk50       ; 18.000       ; -0.378     ; 5.785      ;
; 11.852 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[5]                                                         ; clk50        ; clk50       ; 18.000       ; -0.378     ; 5.785      ;
; 11.852 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                                         ; clk50        ; clk50       ; 18.000       ; -0.378     ; 5.785      ;
; 11.852 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                                         ; clk50        ; clk50       ; 18.000       ; -0.378     ; 5.785      ;
; 11.871 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.092     ; 6.052      ;
; 11.885 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.064     ; 6.066      ;
; 11.886 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.231      ; 6.393      ;
; 11.890 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.231      ; 6.389      ;
; 11.914 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[5]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.060     ; 6.041      ;
; 11.918 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[0]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.060     ; 6.037      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; streamtest:streamtest_inst|r.txdata[4]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.855      ;
; 0.289 ; streamtest:streamtest_inst|r.txdata[3]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.860      ;
; 0.294 ; streamtest:streamtest_inst|r.txdata[5]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.865      ;
; 0.309 ; streamtest:streamtest_inst|r.txdata[0]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.387      ; 0.883      ;
; 0.314 ; streamtest:streamtest_inst|r.txdata[7]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.883      ;
; 0.317 ; streamtest:streamtest_inst|r.txdata[6]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.888      ;
; 0.319 ; streamtest:streamtest_inst|r.txflag                                                                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.890      ;
; 0.330 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.380      ; 0.897      ;
; 0.331 ; streamtest:streamtest_inst|r.txdata[1]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.387      ; 0.905      ;
; 0.333 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[3]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.377      ; 0.897      ;
; 0.334 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.899      ;
; 0.346 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[2]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.379      ; 0.912      ;
; 0.346 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[1]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.911      ;
; 0.346 ; streamtest:streamtest_inst|r.txdata[2]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.387      ; 0.920      ;
; 0.346 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.377      ; 0.910      ;
; 0.349 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.379      ; 0.915      ;
; 0.349 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[4]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.377      ; 0.913      ;
; 0.351 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[2]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.916      ;
; 0.353 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[7]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.918      ;
; 0.357 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[3]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.379      ; 0.923      ;
; 0.357 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                                           ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; streamtest:streamtest_inst|r.rx_gottick                                                                                  ; streamtest:streamtest_inst|r.rx_gottick                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                            ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                                          ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[20]                                                         ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[20]                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.null_seen                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.null_seen                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.parity                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.parity                                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.escaped                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.escaped                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxpacket                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxpacket                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxeep                                                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxeep                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_state                                                                                    ; streamtest:streamtest_inst|r.rx_state                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txpacket                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txpacket                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.errcred                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.errcred                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                               ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                                                             ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.erresc                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.erresc                                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.errpar                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.errpar                                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.dataerror                                                                                   ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.rx_expecttick                                                                               ; streamtest:streamtest_inst|r.rx_expecttick                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.tx_lfsr[1]                                                                                  ; streamtest:streamtest_inst|r.tx_lfsr[1]                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.tx_state.txst_data                                                                          ; streamtest:streamtest_inst|r.tx_state.txst_data                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|r.txflag                                                                                      ; streamtest:streamtest_inst|r.txflag                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Ready                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Ready                                                                  ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                  ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                   ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                    ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[0]                                                          ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[0]                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; streamtest:streamtest_inst|r.rxread                                                                                      ; streamtest:streamtest_inst|r.rxread                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.580      ;
; 0.369 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.380      ; 0.936      ;
; 0.372 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_fct                                                           ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; s_senddata                                                                                                               ; streamtest:streamtest_inst|r.tx_enabledata                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[2]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[1]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[5]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.938      ;
; 0.373 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_time[4]                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[9]                                                         ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; streamtest:streamtest_inst|r.rx_enabledata                                                                               ; streamtest:streamtest_inst|r.rxread                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                                            ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                            ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[5]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[4]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_time[5]                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[10]                                                        ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; streamtest:streamtest_inst|r.gotdata                                                                                     ; led[4]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; streamtest:streamtest_inst|r.dataerror                                                                                   ; led[6]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]                                         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[7]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[6]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[6]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[5]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[1]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[3]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[2]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[5]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 0.594      ;
; 0.379 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3                               ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                                                     ; clk50        ; clk50       ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid                             ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.599      ;
; 0.384 ; streamtest:streamtest_inst|r.tickerror                                                                                   ; led[7]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.603      ;
; 0.384 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|spw_do                                                                ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.604      ;
; 0.385 ; streamtest:streamtest_inst|r.tx_state.txst_idle                                                                          ; streamtest:streamtest_inst|r.tx_state.txst_prepare                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.604      ;
; 0.388 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[8]                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[7]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.607      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk50'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 13.937 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; clk50        ; clk50       ; 18.000       ; -2.338     ; 1.740      ;
; 14.015 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; clk50        ; clk50       ; 18.000       ; -2.330     ; 1.670      ;
; 14.015 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; clk50        ; clk50       ; 18.000       ; -2.330     ; 1.670      ;
; 14.015 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; clk50        ; clk50       ; 18.000       ; -2.330     ; 1.670      ;
; 14.015 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; clk50        ; clk50       ; 18.000       ; -2.330     ; 1.670      ;
; 14.015 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; clk50        ; clk50       ; 18.000       ; -2.330     ; 1.670      ;
; 14.015 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; clk50        ; clk50       ; 18.000       ; -2.330     ; 1.670      ;
; 14.199 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.490      ;
; 14.199 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                    ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.490      ;
; 14.199 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                    ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.490      ;
; 14.199 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                 ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.490      ;
; 14.199 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.490      ;
; 14.199 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                       ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.490      ;
; 14.405 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.284      ;
; 14.405 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.284      ;
; 14.405 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.284      ;
; 14.405 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.284      ;
; 14.405 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; clk50        ; clk50       ; 18.000       ; -2.326     ; 1.284      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk50'                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.819 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.137      ;
; 2.819 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.137      ;
; 2.819 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.137      ;
; 2.819 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.137      ;
; 2.819 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.137      ;
; 3.008 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.326      ;
; 3.008 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                    ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.326      ;
; 3.008 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                    ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.326      ;
; 3.008 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                 ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.326      ;
; 3.008 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.326      ;
; 3.008 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                       ; clk50        ; clk50       ; 0.000        ; -1.839     ; 1.326      ;
; 3.195 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; clk50        ; clk50       ; 0.000        ; -1.843     ; 1.509      ;
; 3.195 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; clk50        ; clk50       ; 0.000        ; -1.843     ; 1.509      ;
; 3.195 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; clk50        ; clk50       ; 0.000        ; -1.843     ; 1.509      ;
; 3.195 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; clk50        ; clk50       ; 0.000        ; -1.843     ; 1.509      ;
; 3.195 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; clk50        ; clk50       ; 0.000        ; -1.843     ; 1.509      ;
; 3.195 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; clk50        ; clk50       ; 0.000        ; -1.843     ; 1.509      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
; 3.267 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; clk50        ; clk50       ; 0.000        ; -1.851     ; 1.573      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.486 ; 8.716        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 8.486 ; 8.716        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 8.487 ; 8.717        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.487 ; 8.717        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_we_reg       ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_we_reg       ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_we_reg       ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_we_reg       ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                          ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                          ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                          ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                          ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[0]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[10]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[11]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[12]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[15]                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[1]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[2]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[3]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[4]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[5]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[6]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[8]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[9]                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; led[3]~reg0                                                                                                                                            ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_clearbtn                                                                                                                                             ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_linkerrorled                                                                                                                                         ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_linkstart                                                                                                                                            ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_resetbtn                                                                                                                                             ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_rst                                                                                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[0]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[10]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[11]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[12]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[13]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[14]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[15]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[2]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[3]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[4]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[5]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[6]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[7]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[8]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[9]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[0]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[1]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[2]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[3]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[4]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[5]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[6]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[7]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[0]                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[1]                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[2]                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[4]                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[9]                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.rx_credit[0]                                                                   ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.rx_credit[1]                                                                   ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.rx_credit[2]                                                                   ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.rx_credit[3]                                                                   ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.rx_credit[4]                                                                   ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.rx_credit[5]                                                                   ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[0]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[1]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[2]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[3]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[4]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[5]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[6]                                                                     ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+------------+--------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+-------+------------+-----------------+
; acc_interrupt ; clk50      ; 4.424  ; 4.579 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; 4.356  ; 4.897 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; 2.324  ; 2.901 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; -0.146 ; 0.071 ; Rise       ; clk50           ;
; spw_di        ; clk50      ; 2.341  ; 2.711 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; 2.373  ; 2.739 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.631  ; 0.761 ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; 0.631  ; 0.761 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.001  ; 0.183 ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; -0.204 ; 0.043 ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; -0.054 ; 0.160 ; Rise       ; clk50           ;
+---------------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; acc_interrupt ; clk50      ; -2.611 ; -2.763 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; -3.658 ; -4.186 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; -1.914 ; -2.487 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; 0.452  ; 0.223  ; Rise       ; clk50           ;
; spw_di        ; clk50      ; -1.940 ; -2.286 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; -1.971 ; -2.312 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.502  ; 0.264  ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; -0.315 ; -0.450 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.290  ; 0.105  ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; 0.502  ; 0.264  ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; 0.344  ; 0.128  ; Rise       ; clk50           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 4.923  ; 4.868  ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 6.389  ; 6.194  ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 8.758  ; 8.672  ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 10.821 ; 10.776 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 6.574  ; 6.623  ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 6.290  ; 6.272  ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 6.755  ; 6.693  ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 7.168  ; 7.187  ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 7.115  ; 7.122  ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 6.472  ; 6.489  ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 10.821 ; 10.776 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 6.875  ; 6.888  ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 6.888  ; 6.875  ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 6.139  ; 6.284  ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 6.284  ; 6.139  ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 5.463  ; 5.616  ; Fall       ; clk50           ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 4.363  ; 4.314  ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 4.897  ; 5.052  ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 5.361  ; 5.294  ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 6.077  ; 6.056  ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 6.350  ; 6.393  ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 6.077  ; 6.056  ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 6.524  ; 6.460  ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 6.919  ; 6.934  ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 6.872  ; 6.875  ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 6.250  ; 6.262  ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 10.506 ; 10.449 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 6.605  ; 6.618  ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 6.618  ; 6.605  ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 5.899  ; 6.037  ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 6.037  ; 5.899  ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 4.897  ; 5.052  ; Fall       ; clk50           ;
+---------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; acc_spi_data ; clk50      ; 5.598 ; 5.476 ; Rise       ; clk50           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; acc_spi_data ; clk50      ; 4.611 ; 4.489 ; Rise       ; clk50           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; acc_spi_data ; clk50      ; 5.463     ; 5.585     ; Rise       ; clk50           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; acc_spi_data ; clk50      ; 4.635     ; 4.757     ; Rise       ; clk50           ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 139.14 MHz ; 139.14 MHz      ; clk50      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk50 ; 10.813 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk50 ; 0.280 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk50 ; 14.427 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk50 ; 2.488 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk50 ; 8.488 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.813 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.863      ;
; 11.086 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.057     ; 6.872      ;
; 11.109 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.057     ; 6.849      ;
; 11.171 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.505      ;
; 11.172 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.504      ;
; 11.173 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.503      ;
; 11.175 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.501      ;
; 11.175 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.501      ;
; 11.188 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.338     ; 6.489      ;
; 11.222 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.057     ; 6.736      ;
; 11.234 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.055     ; 6.726      ;
; 11.309 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.054     ; 6.652      ;
; 11.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.054     ; 6.649      ;
; 11.346 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.054     ; 6.615      ;
; 11.355 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.336     ; 6.324      ;
; 11.361 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.057     ; 6.597      ;
; 11.383 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.054     ; 6.578      ;
; 11.398 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.339     ; 6.278      ;
; 11.462 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.054     ; 6.499      ;
; 11.556 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.338     ; 6.121      ;
; 11.557 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.338     ; 6.120      ;
; 11.560 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.338     ; 6.117      ;
; 11.562 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.338     ; 6.115      ;
; 11.562 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.338     ; 6.115      ;
; 11.631 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.xmit_fct_in                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.050     ; 6.334      ;
; 11.670 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txdiscard                                                                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.055     ; 6.290      ;
; 11.713 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.336     ; 5.966      ;
; 11.714 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.336     ; 5.965      ;
; 11.715 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.336     ; 5.964      ;
; 11.717 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.336     ; 5.962      ;
; 11.717 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.336     ; 5.962      ;
; 11.753 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.338     ; 5.924      ;
; 11.780 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.055     ; 6.180      ;
; 11.822 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.060     ; 6.133      ;
; 11.849 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.055     ; 6.111      ;
; 11.867 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.055     ; 6.093      ;
; 11.911 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_char                                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.057     ; 6.047      ;
; 11.912 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.txclken                                                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.057     ; 6.046      ;
; 11.950 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.336     ; 5.729      ;
; 11.952 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                                                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.055     ; 6.008      ;
; 11.966 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.194      ; 6.268      ;
; 11.989 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.194      ; 6.245      ;
; 12.032 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[15]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.642      ;
; 12.102 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.194      ; 6.132      ;
; 12.114 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.196      ; 6.122      ;
; 12.189 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 6.048      ;
; 12.192 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 6.045      ;
; 12.192 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                                          ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.483      ;
; 12.218 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 6.019      ;
; 12.223 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.339     ; 5.453      ;
; 12.226 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 6.011      ;
; 12.241 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_tick                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.058     ; 5.716      ;
; 12.241 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.194      ; 5.993      ;
; 12.241 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 5.996      ;
; 12.245 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.337     ; 5.433      ;
; 12.263 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 5.974      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[1]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[10]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[2]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[13]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[5]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[9]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[12]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.284 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[4]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.341     ; 5.390      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[0]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[7]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[3]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[8]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[11]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[14]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[6]                                                                                                                ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.385      ;
; 12.317 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.084     ; 5.614      ;
; 12.328 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.347      ;
; 12.334 ; streamtest:streamtest_inst|r.txwrite                                                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.057     ; 5.624      ;
; 12.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.084     ; 5.591      ;
; 12.342 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 5.895      ;
; 12.349 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.055     ; 5.611      ;
; 12.350 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.055     ; 5.610      ;
; 12.354 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 5.883      ;
; 12.364 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.052     ; 5.599      ;
; 12.365 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.052     ; 5.598      ;
; 12.366 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.199      ; 5.873      ;
; 12.404 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.055     ; 5.556      ;
; 12.419 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.052     ; 5.544      ;
; 12.433 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[15]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.340     ; 5.242      ;
; 12.441 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.200      ; 5.799      ;
; 12.444 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.200      ; 5.796      ;
; 12.446 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.085     ; 5.484      ;
; 12.453 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.084     ; 5.478      ;
; 12.454 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[6]                                                         ; clk50        ; clk50       ; 18.000       ; -0.337     ; 5.224      ;
; 12.454 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[5]                                                         ; clk50        ; clk50       ; 18.000       ; -0.337     ; 5.224      ;
; 12.454 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                                         ; clk50        ; clk50       ; 18.000       ; -0.337     ; 5.224      ;
; 12.454 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                                         ; clk50        ; clk50       ; 18.000       ; -0.337     ; 5.224      ;
; 12.465 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.082     ; 5.468      ;
; 12.469 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.085     ; 5.461      ;
; 12.478 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.200      ; 5.762      ;
; 12.487 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.193      ; 5.746      ;
; 12.493 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.197      ; 5.744      ;
; 12.510 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.193      ; 5.723      ;
; 12.511 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.xmit_fct_in                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.201      ; 5.730      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.280 ; streamtest:streamtest_inst|r.txdata[4]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.344      ; 0.793      ;
; 0.289 ; streamtest:streamtest_inst|r.txdata[3]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.344      ; 0.802      ;
; 0.289 ; streamtest:streamtest_inst|r.txdata[5]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.344      ; 0.802      ;
; 0.300 ; streamtest:streamtest_inst|r.txdata[0]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.348      ; 0.817      ;
; 0.304 ; streamtest:streamtest_inst|r.txdata[7]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.344      ; 0.817      ;
; 0.307 ; streamtest:streamtest_inst|r.txdata[6]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.344      ; 0.820      ;
; 0.311 ; streamtest:streamtest_inst|r.rx_gottick                                                                                  ; streamtest:streamtest_inst|r.rx_gottick                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                   ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                    ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[20]                                                         ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[20]                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.null_seen                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.null_seen                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.escaped                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.escaped                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxpacket                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxpacket                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxeep                                                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxeep                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_state                                                                                    ; streamtest:streamtest_inst|r.rx_state                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                                           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                                                            ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txpacket                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txpacket                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.errcred                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.errcred                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                               ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                                                             ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.erresc                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.erresc                                                                         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.errpar                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.errpar                                                                         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.dataerror                                                                                   ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.rx_expecttick                                                                               ; streamtest:streamtest_inst|r.rx_expecttick                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                            ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                                          ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.tx_lfsr[1]                                                                                  ; streamtest:streamtest_inst|r.tx_lfsr[1]                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.tx_state.txst_data                                                                          ; streamtest:streamtest_inst|r.tx_state.txst_data                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.txflag                                                                                      ; streamtest:streamtest_inst|r.txflag                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|r.txflag                                                                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.824      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Ready                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Ready                                                                  ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                  ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                                                        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.parity                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.parity                                                                         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.511      ;
; 0.316 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.826      ;
; 0.319 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[0]                                                          ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[0]                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; streamtest:streamtest_inst|r.rxread                                                                                      ; streamtest:streamtest_inst|r.rxread                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; streamtest:streamtest_inst|r.txdata[1]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.348      ; 0.837      ;
; 0.325 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.338      ; 0.832      ;
; 0.326 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[3]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.337      ; 0.832      ;
; 0.333 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[2]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.340      ; 0.842      ;
; 0.335 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[1]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.338      ; 0.842      ;
; 0.335 ; streamtest:streamtest_inst|r.txdata[2]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.348      ; 0.852      ;
; 0.336 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.340      ; 0.845      ;
; 0.336 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                                                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[2]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.338      ; 0.844      ;
; 0.337 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                            ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2                               ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[2]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[1]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_time[4]                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[9]                                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                                            ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid                             ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[5]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[4]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_fct                                                           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; streamtest:streamtest_inst|r.dataerror                                                                                   ; led[6]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; streamtest:streamtest_inst|r.rx_enabledata                                                                               ; streamtest:streamtest_inst|r.rxread                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; s_senddata                                                                                                               ; streamtest:streamtest_inst|r.tx_enabledata                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2                               ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[7]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[6]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[6]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[5]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[7]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.338      ; 0.847      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_time[5]                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[10]                                                        ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[5]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; streamtest:streamtest_inst|r.gotdata                                                                                     ; led[4]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[1]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; streamtest:streamtest_inst|r.tx_state.txst_idle                                                                          ; streamtest:streamtest_inst|r.tx_state.txst_prepare                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[4]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.337      ; 0.847      ;
; 0.341 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.337      ; 0.847      ;
; 0.342 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[3]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[2]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[3]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.340      ; 0.852      ;
; 0.344 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3                               ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.543      ;
; 0.347 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[0]                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.timereg[0]                                                                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; streamtest:streamtest_inst|r.tickerror                                                                                   ; led[7]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; streamtest:streamtest_inst|r.tx_lfsr[0]                                                                                  ; streamtest:streamtest_inst|r.tx_lfsr[8]                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; streamtest:streamtest_inst|r.tx_lfsr[8]                                                                                  ; streamtest:streamtest_inst|r.tx_lfsr[14]                                                                                                               ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.547      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk50'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.427 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; clk50        ; clk50       ; 18.000       ; -2.044     ; 1.544      ;
; 14.502 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; clk50        ; clk50       ; 18.000       ; -2.039     ; 1.474      ;
; 14.502 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; clk50        ; clk50       ; 18.000       ; -2.039     ; 1.474      ;
; 14.502 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; clk50        ; clk50       ; 18.000       ; -2.039     ; 1.474      ;
; 14.502 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; clk50        ; clk50       ; 18.000       ; -2.039     ; 1.474      ;
; 14.502 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; clk50        ; clk50       ; 18.000       ; -2.039     ; 1.474      ;
; 14.502 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; clk50        ; clk50       ; 18.000       ; -2.039     ; 1.474      ;
; 14.659 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; clk50        ; clk50       ; 18.000       ; -2.035     ; 1.321      ;
; 14.659 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                    ; clk50        ; clk50       ; 18.000       ; -2.035     ; 1.321      ;
; 14.659 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                    ; clk50        ; clk50       ; 18.000       ; -2.035     ; 1.321      ;
; 14.659 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                 ; clk50        ; clk50       ; 18.000       ; -2.035     ; 1.321      ;
; 14.659 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; clk50        ; clk50       ; 18.000       ; -2.035     ; 1.321      ;
; 14.659 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                       ; clk50        ; clk50       ; 18.000       ; -2.035     ; 1.321      ;
; 14.836 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; clk50        ; clk50       ; 18.000       ; -2.036     ; 1.143      ;
; 14.836 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; clk50        ; clk50       ; 18.000       ; -2.036     ; 1.143      ;
; 14.836 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; clk50        ; clk50       ; 18.000       ; -2.036     ; 1.143      ;
; 14.836 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; clk50        ; clk50       ; 18.000       ; -2.036     ; 1.143      ;
; 14.836 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; clk50        ; clk50       ; 18.000       ; -2.036     ; 1.143      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk50'                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.488 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; clk50        ; clk50       ; 0.000        ; -1.605     ; 1.027      ;
; 2.488 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; clk50        ; clk50       ; 0.000        ; -1.605     ; 1.027      ;
; 2.488 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; clk50        ; clk50       ; 0.000        ; -1.605     ; 1.027      ;
; 2.488 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; clk50        ; clk50       ; 0.000        ; -1.605     ; 1.027      ;
; 2.488 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; clk50        ; clk50       ; 0.000        ; -1.605     ; 1.027      ;
; 2.667 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; clk50        ; clk50       ; 0.000        ; -1.604     ; 1.207      ;
; 2.667 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                    ; clk50        ; clk50       ; 0.000        ; -1.604     ; 1.207      ;
; 2.667 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                    ; clk50        ; clk50       ; 0.000        ; -1.604     ; 1.207      ;
; 2.667 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                 ; clk50        ; clk50       ; 0.000        ; -1.604     ; 1.207      ;
; 2.667 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; clk50        ; clk50       ; 0.000        ; -1.604     ; 1.207      ;
; 2.667 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                       ; clk50        ; clk50       ; 0.000        ; -1.604     ; 1.207      ;
; 2.841 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; clk50        ; clk50       ; 0.000        ; -1.608     ; 1.377      ;
; 2.841 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; clk50        ; clk50       ; 0.000        ; -1.608     ; 1.377      ;
; 2.841 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; clk50        ; clk50       ; 0.000        ; -1.608     ; 1.377      ;
; 2.841 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; clk50        ; clk50       ; 0.000        ; -1.608     ; 1.377      ;
; 2.841 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; clk50        ; clk50       ; 0.000        ; -1.608     ; 1.377      ;
; 2.841 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; clk50        ; clk50       ; 0.000        ; -1.608     ; 1.377      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
; 2.903 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; clk50        ; clk50       ; 0.000        ; -1.613     ; 1.434      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.488 ; 8.718        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_we_reg       ;
; 8.489 ; 8.719        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_we_reg       ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 8.490 ; 8.720        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_we_reg       ;
; 8.491 ; 8.721        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.491 ; 8.721        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.491 ; 8.721        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 8.491 ; 8.721        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_we_reg       ;
; 8.491 ; 8.721        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 8.492 ; 8.722        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 8.492 ; 8.722        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.492 ; 8.722        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 8.493 ; 8.723        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.493 ; 8.723        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                          ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                          ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                          ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                          ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                                                  ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[0]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[10]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[11]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[12]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[15]                                                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[1]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[2]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[3]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[4]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[5]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[6]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[8]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[9]                                                                                ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                                                                  ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                                                 ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                               ;
; 8.561 ; 8.745        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                                                     ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0]                                         ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]                                         ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]                                         ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                         ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                         ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                         ;
; 8.565 ; 8.749        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6]                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                                                                        ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                                                                        ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                                                                        ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                                                                        ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                                                                        ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                                                                         ;
; 8.566 ; 8.750        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                                                                         ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; led[3]~reg0                                                                                                                                            ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_clearbtn                                                                                                                                             ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_linkerrorled                                                                                                                                         ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_resetbtn                                                                                                                                             ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; s_rst                                                                                                                                                  ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[0]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[10]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[11]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[12]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[13]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[14]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[15]                                                                                                               ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[2]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[3]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[4]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[5]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[6]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[7]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[8]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.tx_lfsr[9]                                                                                                                ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[0]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[1]                                                                                                                 ;
; 8.595 ; 8.779        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|r.txdata[2]                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+------------+--------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+-------+------------+-----------------+
; acc_interrupt ; clk50      ; 3.978  ; 4.158 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; 3.797  ; 4.251 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; 2.023  ; 2.495 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; -0.106 ; 0.138 ; Rise       ; clk50           ;
; spw_di        ; clk50      ; 2.042  ; 2.290 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; 2.069  ; 2.316 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.584  ; 0.775 ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; 0.584  ; 0.775 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.010  ; 0.234 ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; -0.171 ; 0.104 ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; -0.037 ; 0.212 ; Rise       ; clk50           ;
+---------------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; acc_interrupt ; clk50      ; -2.326 ; -2.505 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; -3.178 ; -3.622 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; -1.662 ; -2.130 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; 0.380  ; 0.129  ; Rise       ; clk50           ;
; spw_di        ; clk50      ; -1.687 ; -1.918 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; -1.713 ; -1.943 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.438  ; 0.170  ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; -0.301 ; -0.493 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.251  ; 0.027  ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; 0.438  ; 0.170  ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; 0.296  ; 0.047  ; Rise       ; clk50           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 4.441 ; 4.486 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 5.845 ; 5.533 ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 7.967 ; 7.777 ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 9.794 ; 9.463 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 5.938 ; 5.943 ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 5.683 ; 5.624 ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 6.113 ; 6.009 ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 6.489 ; 6.441 ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 6.422 ; 6.313 ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 5.865 ; 5.816 ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 9.794 ; 9.463 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 6.280 ; 6.268 ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 6.268 ; 6.280 ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 5.589 ; 5.636 ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 5.636 ; 5.589 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 5.021 ; 5.071 ; Fall       ; clk50           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 3.933 ; 3.979 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 4.501 ; 4.560 ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 4.936 ; 4.724 ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 5.481 ; 5.420 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 5.724 ; 5.726 ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 5.481 ; 5.420 ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 5.893 ; 5.789 ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 6.253 ; 6.203 ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 6.191 ; 6.082 ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 5.653 ; 5.603 ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 9.496 ; 9.161 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 6.026 ; 6.014 ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 6.014 ; 6.026 ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 5.362 ; 5.407 ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 5.407 ; 5.362 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 4.501 ; 4.560 ; Fall       ; clk50           ;
+---------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; acc_spi_data ; clk50      ; 5.061 ; 4.919 ; Rise       ; clk50           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; acc_spi_data ; clk50      ; 4.188 ; 4.046 ; Rise       ; clk50           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; acc_spi_data ; clk50      ; 4.868     ; 5.010     ; Rise       ; clk50           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; acc_spi_data ; clk50      ; 4.118     ; 4.260     ; Rise       ; clk50           ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk50 ; 13.640 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk50 ; 0.136 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk50 ; 15.607 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk50 ; 1.625 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk50 ; 8.208 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.640 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 4.330      ;
; 13.669 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.223     ; 4.115      ;
; 13.679 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 4.288      ;
; 13.687 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 4.280      ;
; 13.709 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 4.261      ;
; 13.710 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 4.260      ;
; 13.736 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 4.234      ;
; 13.749 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 4.221      ;
; 13.764 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 4.203      ;
; 13.807 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 4.163      ;
; 13.829 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 4.138      ;
; 13.897 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.223     ; 3.887      ;
; 13.898 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.223     ; 3.886      ;
; 13.898 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.223     ; 3.886      ;
; 13.903 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.223     ; 3.881      ;
; 13.904 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.223     ; 3.880      ;
; 13.924 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.861      ;
; 13.977 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.xmit_fct_in                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.034     ; 3.996      ;
; 13.991 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txdiscard                                                                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.979      ;
; 14.012 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.041     ; 3.954      ;
; 14.013 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.957      ;
; 14.034 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.936      ;
; 14.049 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.223     ; 3.735      ;
; 14.052 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[0]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.735      ;
; 14.072 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_char                                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 3.895      ;
; 14.076 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.txclken                                                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 3.891      ;
; 14.085 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.036     ; 3.886      ;
; 14.109 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                                                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.861      ;
; 14.152 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.633      ;
; 14.153 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.632      ;
; 14.153 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.632      ;
; 14.158 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.627      ;
; 14.159 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.626      ;
; 14.194 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.957      ;
; 14.208 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.119      ; 3.940      ;
; 14.224 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.119      ; 3.924      ;
; 14.263 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.888      ;
; 14.264 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.887      ;
; 14.280 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.507      ;
; 14.281 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.506      ;
; 14.281 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.506      ;
; 14.286 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.501      ;
; 14.287 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.500      ;
; 14.290 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.861      ;
; 14.297 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.119      ; 3.851      ;
; 14.303 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.848      ;
; 14.304 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.481      ;
; 14.360 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_tick                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.040     ; 3.607      ;
; 14.361 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.790      ;
; 14.365 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.033     ; 3.609      ;
; 14.366 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.033     ; 3.608      ;
; 14.378 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.124      ; 3.775      ;
; 14.379 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.119      ; 3.769      ;
; 14.392 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.121      ; 3.758      ;
; 14.397 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.033     ; 3.577      ;
; 14.408 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.121      ; 3.742      ;
; 14.419 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.551      ;
; 14.420 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.550      ;
; 14.431 ; streamtest:streamtest_inst|r.txwrite                                                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.036     ; 3.540      ;
; 14.432 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.220     ; 3.355      ;
; 14.447 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.124      ; 3.706      ;
; 14.448 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.124      ; 3.705      ;
; 14.451 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.519      ;
; 14.469 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_lfsr[15]                                                                                                               ; clk50        ; clk50       ; 18.000       ; -0.226     ; 3.312      ;
; 14.470 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.479      ;
; 14.474 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.124      ; 3.679      ;
; 14.481 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.121      ; 3.669      ;
; 14.484 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.061     ; 3.462      ;
; 14.487 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.124      ; 3.666      ;
; 14.498 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[3]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.038     ; 3.471      ;
; 14.499 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[2]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.038     ; 3.470      ;
; 14.500 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.061     ; 3.446      ;
; 14.529 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.224     ; 3.254      ;
; 14.530 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfull                                                                                           ; clk50        ; clk50       ; 18.000       ; -0.038     ; 3.439      ;
; 14.531 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.xmit_fct_in                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.125      ; 3.623      ;
; 14.536 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[5]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.033     ; 3.438      ;
; 14.539 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[0]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.410      ;
; 14.540 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[2]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.409      ;
; 14.541 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.rxchar                                                                         ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxroom[0]                                                                                        ; clk50        ; clk50       ; 18.000       ; -0.033     ; 3.433      ;
; 14.545 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_rvalid                                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_rvalid                                                                                    ; clk50        ; clk50       ; 18.000       ; -0.037     ; 3.425      ;
; 14.545 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txdiscard                                                                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.606      ;
; 14.545 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[1]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.124      ; 3.608      ;
; 14.546 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.119      ; 3.602      ;
; 14.548 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[6]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.401      ;
; 14.553 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.222     ; 3.232      ;
; 14.553 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.396      ;
; 14.560 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[5]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[10]                                                                                 ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.389      ;
; 14.560 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.116      ; 3.585      ;
; 14.563 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[3]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.121      ; 3.587      ;
; 14.566 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[4]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.383      ;
; 14.567 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.584      ;
; 14.567 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.061     ; 3.379      ;
; 14.573 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[1]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.061     ; 3.373      ;
; 14.576 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.116      ; 3.569      ;
; 14.579 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.tx_credit[3]                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[3]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.058     ; 3.370      ;
; 14.582 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 18.000       ; -0.225     ; 3.200      ;
; 14.583 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[2]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.061     ; 3.363      ;
; 14.586 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.138      ; 3.581      ;
; 14.587 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[6]                                                                                  ; clk50        ; clk50       ; 18.000       ; -0.061     ; 3.359      ;
; 14.588 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_rvalid                                                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ; clk50        ; clk50       ; 18.000       ; 0.122      ; 3.563      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; streamtest:streamtest_inst|r.txdata[4]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.464      ;
; 0.138 ; streamtest:streamtest_inst|r.txdata[5]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.466      ;
; 0.139 ; streamtest:streamtest_inst|r.txdata[3]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.467      ;
; 0.149 ; streamtest:streamtest_inst|r.txdata[7]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; streamtest:streamtest_inst|r.txdata[6]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.477      ;
; 0.152 ; streamtest:streamtest_inst|r.txdata[0]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.482      ;
; 0.162 ; streamtest:streamtest_inst|r.txdata[1]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; streamtest:streamtest_inst|r.txflag                                                                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.490      ;
; 0.166 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[3]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[8]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; streamtest:streamtest_inst|r.txdata[2]                                                                                   ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.499      ;
; 0.172 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[1]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[2]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.499      ;
; 0.176 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[3]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[4]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.500      ;
; 0.178 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[7]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.502      ;
; 0.178 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[2]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.501      ;
; 0.186 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[20]                                                         ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[20]                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.null_seen                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.null_seen                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.escaped                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.escaped                                                                        ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxpacket                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxpacket                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxeep                                                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxeep                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_fct                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txpacket                                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txpacket                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitcnt[0]                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                               ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Connecting                                                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.erresc                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.erresc                                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.errpar                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.errpar                                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Run                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|r.rx_badpacket                                                                                ; streamtest:streamtest_inst|r.rx_badpacket                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|r.rx_gottick                                                                                  ; streamtest:streamtest_inst|r.rx_gottick                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|r.rx_expecttick                                                                               ; streamtest:streamtest_inst|r.rx_expecttick                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                            ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_strobe                                                          ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.parity                                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.parity                                                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.rx_state                                                                                    ; streamtest:streamtest_inst|r.rx_state                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.errcred                                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.errcred                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[5]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[1]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[2]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[3]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[4]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                          ; streamtest:streamtest_inst|r.rx_expectglitch[5]                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.dataerror                                                                                   ; streamtest:streamtest_inst|r.dataerror                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.tx_lfsr[1]                                                                                  ; streamtest:streamtest_inst|r.tx_lfsr[1]                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.tx_state.txst_data                                                                          ; streamtest:streamtest_inst|r.tx_state.txst_data                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|r.txflag                                                                                      ; streamtest:streamtest_inst|r.txflag                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Ready                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Ready                                                                  ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                  ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwlink:link_inst|r.state.S_Started                                                                ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                               ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                               ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                               ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                   ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                    ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                                               ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.rxfifo_waddr[0]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.515      ;
; 0.192 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi1 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2                               ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[2]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[1]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[5]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[4]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; streamtest:streamtest_inst|r.rxread                                                                                      ; streamtest:streamtest_inst|r.rxread                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.sent_null                             ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.allow_fct                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_time[4]                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[9]                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[3]                                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; streamtest:streamtest_inst|r.rx_enabledata                                                                               ; streamtest:streamtest_inst|r.rxread                                                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; s_senddata                                                                                                               ; streamtest:streamtest_inst|r.tx_enabledata                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[0]                                                          ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|cont[0]                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[7]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[6]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[6]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[5]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; streamtest:streamtest_inst|r.gotdata                                                                                     ; led[4]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; streamtest:streamtest_inst|r.dataerror                                                                                   ; led[6]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[1]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[0]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                               ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                            ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi1 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwdi2                               ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi3                               ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.pend_time[5]                          ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[10]                                                        ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                                            ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[3]                                        ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitcnt[2]                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[5]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[4]                                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[2]                           ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.bitshift[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_waddr[5]                                                    ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.519      ;
; 0.196 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]           ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                                                     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_spwsi2 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecvfront_generic:\recvfront_sel0:recvfront_generic_inst|s_inbvalid                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|r.out_data                              ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwxmit:\xmit_sel0:xmit_inst|spw_do                                                                ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[8]                                      ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[7]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; streamtest:streamtest_inst|r.tickerror                                                                                   ; led[7]~reg0                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.322      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk50'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.607 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; clk50        ; clk50       ; 18.000       ; -1.390     ; 1.010      ;
; 15.662 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; clk50        ; clk50       ; 18.000       ; -1.386     ; 0.959      ;
; 15.662 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; clk50        ; clk50       ; 18.000       ; -1.386     ; 0.959      ;
; 15.662 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; clk50        ; clk50       ; 18.000       ; -1.386     ; 0.959      ;
; 15.662 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; clk50        ; clk50       ; 18.000       ; -1.386     ; 0.959      ;
; 15.662 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; clk50        ; clk50       ; 18.000       ; -1.386     ; 0.959      ;
; 15.662 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; clk50        ; clk50       ; 18.000       ; -1.386     ; 0.959      ;
; 15.778 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; clk50        ; clk50       ; 18.000       ; -1.383     ; 0.846      ;
; 15.778 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                    ; clk50        ; clk50       ; 18.000       ; -1.383     ; 0.846      ;
; 15.778 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                    ; clk50        ; clk50       ; 18.000       ; -1.383     ; 0.846      ;
; 15.778 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                 ; clk50        ; clk50       ; 18.000       ; -1.383     ; 0.846      ;
; 15.778 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; clk50        ; clk50       ; 18.000       ; -1.383     ; 0.846      ;
; 15.778 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                       ; clk50        ; clk50       ; 18.000       ; -1.383     ; 0.846      ;
; 15.900 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; clk50        ; clk50       ; 18.000       ; -1.384     ; 0.723      ;
; 15.900 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; clk50        ; clk50       ; 18.000       ; -1.384     ; 0.723      ;
; 15.900 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; clk50        ; clk50       ; 18.000       ; -1.384     ; 0.723      ;
; 15.900 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; clk50        ; clk50       ; 18.000       ; -1.384     ; 0.723      ;
; 15.900 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; clk50        ; clk50       ; 18.000       ; -1.384     ; 0.723      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk50'                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.625 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; clk50        ; clk50       ; 0.000        ; -1.089     ; 0.620      ;
; 1.625 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; clk50        ; clk50       ; 0.000        ; -1.089     ; 0.620      ;
; 1.625 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; clk50        ; clk50       ; 0.000        ; -1.089     ; 0.620      ;
; 1.625 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; clk50        ; clk50       ; 0.000        ; -1.089     ; 0.620      ;
; 1.625 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; clk50        ; clk50       ; 0.000        ; -1.089     ; 0.620      ;
; 1.723 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; clk50        ; clk50       ; 0.000        ; -1.088     ; 0.719      ;
; 1.723 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                    ; clk50        ; clk50       ; 0.000        ; -1.088     ; 0.719      ;
; 1.723 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                    ; clk50        ; clk50       ; 0.000        ; -1.088     ; 0.719      ;
; 1.723 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                 ; clk50        ; clk50       ; 0.000        ; -1.088     ; 0.719      ;
; 1.723 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; clk50        ; clk50       ; 0.000        ; -1.088     ; 0.719      ;
; 1.723 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                       ; clk50        ; clk50       ; 0.000        ; -1.088     ; 0.719      ;
; 1.832 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; clk50        ; clk50       ; 0.000        ; -1.092     ; 0.824      ;
; 1.832 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; clk50        ; clk50       ; 0.000        ; -1.092     ; 0.824      ;
; 1.832 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; clk50        ; clk50       ; 0.000        ; -1.092     ; 0.824      ;
; 1.832 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; clk50        ; clk50       ; 0.000        ; -1.092     ; 0.824      ;
; 1.832 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; clk50        ; clk50       ; 0.000        ; -1.092     ; 0.824      ;
; 1.832 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; clk50        ; clk50       ; 0.000        ; -1.092     ; 0.824      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
; 1.871 ; accelerometer:u_accelerometer|reset_delay:u_reset_delay|oRST_T ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; clk50        ; clk50       ; 0.000        ; -1.096     ; 0.859      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.208 ; 8.438        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 8.208 ; 8.438        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_we_reg       ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_we_reg       ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_we_reg       ;
; 8.209 ; 8.439        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_we_reg       ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 8.210 ; 8.440        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 8.211 ; 8.441        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.211 ; 8.441        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 8.211 ; 8.441        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 8.211 ; 8.441        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.211 ; 8.441        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:txmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 8.212 ; 8.442        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwram:rxmem|altsyncram:s_mem_rtl_0|altsyncram_23h1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[0]                                                                          ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                          ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[2]                                                                          ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[1]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[2]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[3]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[0]                                                                                ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[10]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[11]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[12]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[15]                                                                               ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[1]                                                                                ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[2]                                                                                ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[3]                                                                                ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[4]                                                                                ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[5]                                                                                ;
; 8.232 ; 8.416        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[6]                                                                                ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status                                                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|clear_status_d[3]                                                                          ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|high_byte                                                                                  ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|ini_index[0]                                                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[8]                                                                                ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|p2s_data[9]                                                                                ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_back                                                                                  ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_ready                                                                                 ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                               ;
; 8.233 ; 8.417        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_go                                                                                     ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[0]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[10]                                                                        ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[11]                                                                        ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[12]                                                                        ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[13]                                                                        ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[14]                                                                        ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[1]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[2]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[3]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[4]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[5]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[6]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[7]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[8]                                                                         ;
; 8.234 ; 8.418        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|read_idle_count[9]                                                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0]                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1]                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2]                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3]                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4]                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5]                                         ;
; 8.235 ; 8.419        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; accelerometer:u_accelerometer|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6]                                         ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[10]                                                                                 ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[2]                                                                                  ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[8]                                                                                  ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|r.txfifo_raddr[9]                                                                                  ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bit_seen                                                                       ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[0]                                                                    ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[1]                                                                    ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[2]                                                                    ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[3]                                                                    ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.bitshift[4]                                                                    ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.control                                                                        ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.datareg[2]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.datareg[3]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.datareg[4]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.datareg[5]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[0]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[1]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[2]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[3]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[4]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[5]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[6]                                                                     ;
; 8.272 ; 8.456        ; 0.184          ; Low Pulse Width ; clk50 ; Rise       ; streamtest:streamtest_inst|spwstream:spwstream_inst|spwrecv:recv_inst|r.disccnt[7]                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+------------+--------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+-------+------------+-----------------+
; acc_interrupt ; clk50      ; 2.574  ; 3.014 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; 2.529  ; 3.324 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; 1.329  ; 2.156 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; -0.045 ; 0.412 ; Rise       ; clk50           ;
; spw_di        ; clk50      ; 1.539  ; 1.832 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; 1.549  ; 1.854 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.422  ; 0.799 ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; 0.422  ; 0.799 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.016  ; 0.454 ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; -0.111 ; 0.372 ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; -0.037 ; 0.420 ; Rise       ; clk50           ;
+---------------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; acc_interrupt ; clk50      ; -1.561 ; -1.959 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; -2.117 ; -2.904 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; -1.095 ; -1.918 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; 0.219  ; -0.248 ; Rise       ; clk50           ;
; spw_di        ; clk50      ; -1.312 ; -1.587 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; -1.323 ; -1.608 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.278  ; -0.201 ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; -0.240 ; -0.624 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.151  ; -0.292 ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; 0.278  ; -0.201 ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; 0.202  ; -0.259 ; Rise       ; clk50           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 2.974 ; 2.824 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 3.626 ; 3.805 ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 5.018 ; 5.083 ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 6.679 ; 6.767 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 3.896 ; 4.006 ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 3.680 ; 3.744 ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 3.926 ; 4.003 ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 4.203 ; 4.327 ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 4.124 ; 4.239 ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 3.782 ; 3.887 ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 6.679 ; 6.767 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 4.012 ; 4.214 ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 4.214 ; 4.012 ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 3.612 ; 3.785 ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 3.785 ; 3.612 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 3.095 ; 3.805 ; Fall       ; clk50           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 2.635 ; 2.493 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 2.763 ; 3.254 ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 3.065 ; 3.156 ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 3.553 ; 3.613 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 3.760 ; 3.864 ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 3.553 ; 3.613 ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 3.790 ; 3.861 ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 4.055 ; 4.172 ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 3.984 ; 4.092 ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 3.653 ; 3.752 ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 6.494 ; 6.567 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 3.856 ; 4.049 ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 4.049 ; 3.856 ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 3.471 ; 3.637 ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 3.637 ; 3.471 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 2.763 ; 3.466 ; Fall       ; clk50           ;
+---------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; acc_spi_data ; clk50      ; 3.238 ; 3.145 ; Rise       ; clk50           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; acc_spi_data ; clk50      ; 2.648 ; 2.555 ; Rise       ; clk50           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; acc_spi_data ; clk50      ; 3.197     ; 3.290     ; Rise       ; clk50           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; acc_spi_data ; clk50      ; 2.732     ; 2.825     ; Rise       ; clk50           ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 9.991 ; 0.136 ; 13.937   ; 1.625   ; 8.208               ;
;  clk50           ; 9.991 ; 0.136 ; 13.937   ; 1.625   ; 8.208               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+------------+--------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+-------+------------+-----------------+
; acc_interrupt ; clk50      ; 4.424  ; 4.579 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; 4.356  ; 4.897 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; 2.324  ; 2.901 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; -0.045 ; 0.412 ; Rise       ; clk50           ;
; spw_di        ; clk50      ; 2.341  ; 2.711 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; 2.373  ; 2.739 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.631  ; 0.799 ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; 0.631  ; 0.799 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.016  ; 0.454 ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; -0.111 ; 0.372 ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; -0.037 ; 0.420 ; Rise       ; clk50           ;
+---------------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; acc_interrupt ; clk50      ; -1.561 ; -1.959 ; Rise       ; clk50           ;
; acc_spi_data  ; clk50      ; -2.117 ; -2.904 ; Rise       ; clk50           ;
; btn_clear     ; clk50      ; -1.095 ; -1.918 ; Rise       ; clk50           ;
; btn_reset     ; clk50      ; 0.452  ; 0.223  ; Rise       ; clk50           ;
; spw_di        ; clk50      ; -1.312 ; -1.587 ; Rise       ; clk50           ;
; spw_si        ; clk50      ; -1.323 ; -1.608 ; Rise       ; clk50           ;
; switch[*]     ; clk50      ; 0.502  ; 0.264  ; Rise       ; clk50           ;
;  switch[0]    ; clk50      ; -0.240 ; -0.450 ; Rise       ; clk50           ;
;  switch[1]    ; clk50      ; 0.290  ; 0.105  ; Rise       ; clk50           ;
;  switch[2]    ; clk50      ; 0.502  ; 0.264  ; Rise       ; clk50           ;
;  switch[3]    ; clk50      ; 0.344  ; 0.128  ; Rise       ; clk50           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 4.923  ; 4.868  ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 6.389  ; 6.194  ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 8.758  ; 8.672  ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 10.821 ; 10.776 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 6.574  ; 6.623  ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 6.290  ; 6.272  ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 6.755  ; 6.693  ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 7.168  ; 7.187  ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 7.115  ; 7.122  ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 6.472  ; 6.489  ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 10.821 ; 10.776 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 6.875  ; 6.888  ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 6.888  ; 6.875  ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 6.139  ; 6.284  ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 6.284  ; 6.139  ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 5.463  ; 5.616  ; Fall       ; clk50           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; acc_spi_chip_select ; clk50      ; 2.635 ; 2.493 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 2.763 ; 3.254 ; Rise       ; clk50           ;
; acc_spi_data        ; clk50      ; 3.065 ; 3.156 ; Rise       ; clk50           ;
; led[*]              ; clk50      ; 3.553 ; 3.613 ; Rise       ; clk50           ;
;  led[0]             ; clk50      ; 3.760 ; 3.864 ; Rise       ; clk50           ;
;  led[1]             ; clk50      ; 3.553 ; 3.613 ; Rise       ; clk50           ;
;  led[2]             ; clk50      ; 3.790 ; 3.861 ; Rise       ; clk50           ;
;  led[3]             ; clk50      ; 4.055 ; 4.172 ; Rise       ; clk50           ;
;  led[4]             ; clk50      ; 3.984 ; 4.092 ; Rise       ; clk50           ;
;  led[6]             ; clk50      ; 3.653 ; 3.752 ; Rise       ; clk50           ;
;  led[7]             ; clk50      ; 6.494 ; 6.567 ; Rise       ; clk50           ;
; spw_do              ; clk50      ; 3.856 ; 4.049 ; Rise       ; clk50           ;
; spw_do(n)           ; clk50      ; 4.049 ; 3.856 ; Rise       ; clk50           ;
; spw_so              ; clk50      ; 3.471 ; 3.637 ; Rise       ; clk50           ;
; spw_so(n)           ; clk50      ; 3.637 ; 3.471 ; Rise       ; clk50           ;
; acc_spi_clk         ; clk50      ; 2.763 ; 3.466 ; Fall       ; clk50           ;
+---------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; acc_spi_chip_select ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; acc_spi_clk         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spw_do              ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; spw_so              ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; acc_spi_data        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spw_do(n)           ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; spw_so(n)           ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; acc_spi_data            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; acc_interrupt           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; switch[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; switch[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_clear               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; switch[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spw_di                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
; spw_si                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
; switch[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spw_di(n)               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; spw_si(n)               ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; acc_spi_chip_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; acc_spi_clk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; led[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; led[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; spw_do              ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; spw_so              ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; acc_spi_data        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
; spw_do(n)           ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; spw_so(n)           ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; acc_spi_chip_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; acc_spi_clk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; led[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; led[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; spw_do              ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; spw_so              ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; acc_spi_data        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
; spw_do(n)           ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; spw_so(n)           ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; acc_spi_chip_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; acc_spi_clk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; spw_do              ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; spw_so              ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; acc_spi_data        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; spw_do(n)           ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; spw_so(n)           ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 15201    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 15201    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec  9 16:43:53 2023
Info: Command: quartus_sta spacewire_top -c spacewire_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'clock_constraints.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_accelerometer|u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_accelerometer|u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.991         0.000 clk50 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.284         0.000 clk50 
Info (332146): Worst-case recovery slack is 13.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.937         0.000 clk50 
Info (332146): Worst-case removal slack is 2.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.819         0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 8.486
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.486         0.000 clk50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_accelerometer|u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_accelerometer|u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.813
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.813         0.000 clk50 
Info (332146): Worst-case hold slack is 0.280
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.280         0.000 clk50 
Info (332146): Worst-case recovery slack is 14.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.427         0.000 clk50 
Info (332146): Worst-case removal slack is 2.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.488         0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 8.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.488         0.000 clk50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_accelerometer|u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_accelerometer|u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.640         0.000 clk50 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.136         0.000 clk50 
Info (332146): Worst-case recovery slack is 15.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.607         0.000 clk50 
Info (332146): Worst-case removal slack is 1.625
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.625         0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 8.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.208         0.000 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 596 megabytes
    Info: Processing ended: Sat Dec  9 16:43:55 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


