--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: SingleCoreProcessor_synthesis.vhd
-- /___/   /\     Timestamp: Wed Mar 23 15:44:10 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
-- Device	: xc7k70t-2-fbg676
-- Input file	: SingleCoreProcessor.ngc
-- Output file	: /home/filipe/Documents/AAC/lab1/netgen/synthesis/SingleCoreProcessor_synthesis.vhd
-- # of Entities	: 1
-- Design Name	: SingleCoreProcessor
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity SingleCoreProcessor is
  port (
    clk : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    MemWE : out STD_LOGIC; 
    PC : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    MemAdd : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    MemWData : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end SingleCoreProcessor;

architecture Structure of SingleCoreProcessor is
  signal clk_BUFGP_0 : STD_LOGIC; 
  signal reset_IBUF_1 : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_15_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_14_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_13_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_12_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_11_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_10_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_9_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_8_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_7_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_6_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_5_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_4_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_3_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_2_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_1_Q : STD_LOGIC; 
  signal Core0_IF_PC_15_dff_1_0_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_15_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_14_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_13_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_12_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_11_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_10_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_9_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_8_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_7_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_6_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_5_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_4_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_3_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_2_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_1_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_0_Q : STD_LOGIC; 
  signal MemWData_31_OBUF_34 : STD_LOGIC; 
  signal MemWData_30_OBUF_35 : STD_LOGIC; 
  signal MemWData_29_OBUF_36 : STD_LOGIC; 
  signal MemWData_28_OBUF_37 : STD_LOGIC; 
  signal MemWData_27_OBUF_38 : STD_LOGIC; 
  signal MemWData_26_OBUF_39 : STD_LOGIC; 
  signal MemWData_25_OBUF_40 : STD_LOGIC; 
  signal MemWData_24_OBUF_41 : STD_LOGIC; 
  signal MemWData_23_OBUF_42 : STD_LOGIC; 
  signal MemWData_22_OBUF_43 : STD_LOGIC; 
  signal MemWData_21_OBUF_44 : STD_LOGIC; 
  signal MemWData_20_OBUF_45 : STD_LOGIC; 
  signal MemWData_19_OBUF_46 : STD_LOGIC; 
  signal MemWData_18_OBUF_47 : STD_LOGIC; 
  signal MemWData_17_OBUF_48 : STD_LOGIC; 
  signal MemWData_16_OBUF_49 : STD_LOGIC; 
  signal MemWData_15_OBUF_50 : STD_LOGIC; 
  signal MemWData_14_OBUF_51 : STD_LOGIC; 
  signal MemWData_13_OBUF_52 : STD_LOGIC; 
  signal MemWData_12_OBUF_53 : STD_LOGIC; 
  signal MemWData_11_OBUF_54 : STD_LOGIC; 
  signal MemWData_10_OBUF_55 : STD_LOGIC; 
  signal MemWData_9_OBUF_56 : STD_LOGIC; 
  signal MemWData_8_OBUF_57 : STD_LOGIC; 
  signal MemWData_7_OBUF_58 : STD_LOGIC; 
  signal MemWData_6_OBUF_59 : STD_LOGIC; 
  signal MemWData_5_OBUF_60 : STD_LOGIC; 
  signal MemWData_4_OBUF_61 : STD_LOGIC; 
  signal MemWData_3_OBUF_62 : STD_LOGIC; 
  signal MemWData_2_OBUF_63 : STD_LOGIC; 
  signal MemWData_1_OBUF_64 : STD_LOGIC; 
  signal MemWData_0_OBUF_65 : STD_LOGIC; 
  signal Core0_WB_MemCTRL_2_dff_46_2_Q : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin144 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData102_119 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin143_120 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData343 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData162_122 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData342 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData111 : STD_LOGIC; 
  signal Core0_PWR_5_o_PWR_5_o_AND_1249_o : STD_LOGIC; 
  signal Core0_Data_Hazard_INV_3_o : STD_LOGIC; 
  signal Core0_GND_5_o_WB_MemCTRL_2_equal_56_o : STD_LOGIC; 
  signal Core0_Data_Hazard_128 : STD_LOGIC; 
  signal Core0_EX_FlagC : STD_LOGIC; 
  signal Core0_EX_MSR_C_210 : STD_LOGIC; 
  signal Core0_EX_RegWE_211 : STD_LOGIC; 
  signal Core0_EX_MSR_C_WE_212 : STD_LOGIC; 
  signal Core0_EX_OpC_213 : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_0_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_1_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_2_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_3_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_4_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_5_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_6_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_7_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_8_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_9_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_10_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_11_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_12_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_13_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_14_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_15_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_16_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_17_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_18_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_19_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_20_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_21_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_22_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_23_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_24_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_25_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_26_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_27_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_28_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_29_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_30_Q : STD_LOGIC; 
  signal Core0_EX_OpD_31_dff_15_31_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_0_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_1_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_2_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_3_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_4_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_5_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_6_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_7_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_8_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_9_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_10_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_11_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_12_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_13_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_14_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_15_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_16_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_17_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_18_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_19_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_20_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_21_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_22_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_23_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_24_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_25_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_26_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_27_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_28_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_29_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_30_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_31_Q : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_32_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_0_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_1_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_2_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_3_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_4_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_5_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_6_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_7_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_8_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_9_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_10_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_11_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_12_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_13_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_14_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_15_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_16_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_17_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_18_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_19_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_20_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_21_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_22_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_23_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_24_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_25_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_26_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_27_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_28_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_29_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_30_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_31_Q : STD_LOGIC; 
  signal Core0_EX_OpA_32_dff_11_32_Q : STD_LOGIC; 
  signal Core0_EX_MemCTRL_2_dff_17_0_Q : STD_LOGIC; 
  signal Core0_EX_MemCTRL_2_dff_17_1_Q : STD_LOGIC; 
  signal Core0_EX_MemCTRL_2_dff_17_2_Q : STD_LOGIC; 
  signal Core0_EX_CTRL_2_dff_9_0_Q : STD_LOGIC; 
  signal Core0_EX_CTRL_2_dff_9_1_Q : STD_LOGIC; 
  signal Core0_EX_CTRL_2_dff_9_2_Q : STD_LOGIC; 
  signal Core0_ID_STAGE_ENABLE_318 : STD_LOGIC; 
  signal Core0_WB_RegWE_319 : STD_LOGIC; 
  signal Core0_MEM_RegWE_320 : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_16_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_17_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_18_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_19_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_20_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_21_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_22_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_23_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_24_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_25_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_26_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_27_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_28_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_29_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_30_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_31_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_0_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_1_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_2_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_3_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_4_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_5_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_6_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_7_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_8_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_9_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_10_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_11_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_12_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_13_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_14_Q : STD_LOGIC; 
  signal Core0_WB_StoreData_31_dff_44_15_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_2_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_3_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_4_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_5_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_6_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_7_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_8_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_9_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_10_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_11_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_12_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_13_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_14_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_15_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_16_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_17_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_18_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_19_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_20_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_21_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_22_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_23_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_24_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_25_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_26_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_27_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_28_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_29_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_30_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_31_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_0_Q : STD_LOGIC; 
  signal Core0_WB_ExResult_31_dff_42_1_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_0_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_1_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_2_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_3_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_4_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_5_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_6_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_7_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_8_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_9_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_10_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_11_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_12_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_13_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_14_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_15_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_16_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_17_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_18_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_19_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_20_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_21_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_22_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_23_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_24_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_25_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_26_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_27_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_28_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_29_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_30_Q : STD_LOGIC; 
  signal Core0_MEM_DataIn_31_dff_23_31_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_16_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_17_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_18_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_19_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_20_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_21_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_22_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_23_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_24_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_25_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_26_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_27_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_28_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_29_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_30_Q : STD_LOGIC; 
  signal Core0_MEM_ExResult_31_dff_21_31_Q : STD_LOGIC; 
  signal Core0_WB_MemCTRL_2_dff_46_0_Q : STD_LOGIC; 
  signal Core0_WB_MemCTRL_2_dff_46_1_Q : STD_LOGIC; 
  signal Core0_MEM_CTRL_2_dff_19_0_Q : STD_LOGIC; 
  signal Core0_MEM_CTRL_2_dff_19_1_Q : STD_LOGIC; 
  signal Core0_MEM_CTRL_2_dff_19_2_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_0_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_1_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_2_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_3_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_4_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_5_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_6_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_7_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_8_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_9_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_10_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_11_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_12_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_13_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_14_Q : STD_LOGIC; 
  signal Core0_ID_PC_15_dff_4_15_Q : STD_LOGIC; 
  signal Core0_RF_ValidA : STD_LOGIC; 
  signal Core0_ID_MSR_C_WE : STD_LOGIC; 
  signal Core0_ID_ExOpC : STD_LOGIC; 
  signal Core0_ID_RegWE : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB1221 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA234_661 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA105_662 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA233 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA104 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA232 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB241 : STD_LOGIC; 
  signal Core0_uDecoder_PWR_7_o_I_19_AND_4_o2 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB732 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExCTRL31 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA102_670 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA203 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA111_672 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA202 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA211 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA101 : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_INV_155_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_INV_170_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_INV_572_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_346_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_OR_358_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o : STD_LOGIC; 
  signal Core0_uDecoder_GND_7_o_IModifier_0_AND_14_o : STD_LOGIC; 
  signal Core0_uDecoder_n0118 : STD_LOGIC; 
  signal Core0_uDecoder_NewFlagKValue : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_0_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_1_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_2_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_3_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_4_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_5_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_6_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_7_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_8_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_9_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_10_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_11_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_12_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_13_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_14_Q : STD_LOGIC; 
  signal Core0_uDecoder_RImm16_15_dff_532_15_Q : STD_LOGIC; 
  signal Core0_uDecoder_MSR_I_708 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_7_709 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_8_710 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_81_711 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_9_712 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_3_713 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_82_714 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_91_715 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_92_716 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_10_717 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_4_718 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_71_719 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_83_720 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_84_721 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_93_722 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_31_723 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_85_724 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_94_725 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_95_726 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_101_727 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_41_728 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_72_729 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_86_730 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_87_731 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_96_732 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_32_733 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_88_734 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_97_735 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_98_736 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_102_737 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_42_738 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_73_739 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_89_740 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_810_741 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_99_742 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_33_743 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_811_744 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_910_745 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_911_746 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_103_747 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_43_748 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_74_749 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_812_750 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_813_751 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_912_752 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_34_753 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_814_754 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_913_755 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_914_756 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_104_757 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_44_758 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_75_759 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_815_760 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_816_761 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_915_762 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_35_763 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_817_764 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_916_765 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_917_766 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_105_767 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_45_768 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_76_769 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_818_770 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_819_771 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_918_772 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_36_773 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_820_774 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_919_775 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_920_776 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_106_777 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_46_778 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_77_779 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_821_780 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_822_781 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_921_782 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_37_783 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_823_784 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_922_785 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_923_786 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_107_787 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_47_788 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_78_789 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_824_790 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_825_791 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_924_792 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_38_793 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_826_794 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_925_795 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_926_796 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_108_797 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_48_798 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_79_799 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_827_800 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_828_801 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_927_802 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_39_803 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_829_804 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_928_805 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_929_806 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_109_807 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_49_808 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_710_809 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_830_810 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_831_811 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_930_812 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_310_813 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_832_814 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_931_815 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_932_816 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1010_817 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_410_818 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_711_819 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_833_820 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_834_821 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_933_822 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_311_823 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_835_824 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_934_825 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_935_826 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1011_827 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_411_828 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_712_829 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_836_830 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_837_831 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_936_832 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_312_833 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_838_834 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_937_835 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_938_836 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1012_837 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_412_838 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_713_839 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_839_840 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_840_841 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_939_842 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_313_843 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_841_844 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_940_845 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_941_846 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1013_847 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_413_848 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_714_849 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_842_850 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_843_851 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_942_852 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_314_853 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_844_854 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_943_855 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_944_856 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1014_857 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_414_858 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_715_859 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_845_860 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_846_861 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_945_862 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_315_863 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_847_864 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_946_865 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_947_866 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1015_867 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_415_868 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_716_869 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_848_870 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_849_871 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_948_872 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_316_873 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_850_874 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_949_875 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_950_876 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1016_877 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_416_878 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_717_879 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_851_880 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_852_881 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_951_882 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_317_883 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_853_884 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_952_885 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_953_886 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1017_887 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_417_888 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_718_889 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_854_890 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_855_891 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_954_892 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_318_893 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_856_894 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_955_895 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_956_896 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1018_897 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_418_898 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_719_899 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_857_900 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_858_901 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_957_902 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_319_903 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_859_904 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_958_905 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_959_906 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1019_907 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_419_908 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_720_909 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_860_910 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_861_911 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_960_912 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_320_913 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_862_914 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_961_915 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_962_916 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1020_917 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_420_918 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_721_919 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_863_920 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_864_921 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_963_922 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_321_923 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_865_924 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_964_925 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_965_926 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1021_927 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_421_928 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_722_929 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_866_930 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_867_931 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_966_932 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_322_933 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_868_934 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_967_935 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_968_936 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1022_937 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_422_938 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_723_939 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_869_940 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_870_941 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_969_942 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_323_943 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_871_944 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_970_945 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_971_946 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1023_947 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_423_948 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_724_949 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_872_950 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_873_951 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_972_952 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_324_953 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_874_954 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_973_955 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_974_956 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1024_957 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_424_958 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_725_959 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_875_960 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_876_961 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_975_962 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_325_963 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_877_964 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_976_965 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_977_966 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1025_967 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_425_968 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_726_969 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_878_970 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_879_971 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_978_972 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_326_973 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_880_974 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_979_975 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_980_976 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1026_977 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_426_978 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_727_979 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_881_980 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_882_981 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_981_982 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_327_983 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_883_984 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_982_985 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_983_986 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1027_987 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_427_988 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_728_989 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_884_990 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_885_991 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_984_992 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_328_993 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_886_994 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_985_995 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_986_996 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1028_997 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_428_998 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_729_999 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_887_1000 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_888_1001 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_987_1002 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_329_1003 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_889_1004 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_988_1005 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_989_1006 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1029_1007 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_429_1008 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_730_1009 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_890_1010 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_891_1011 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_990_1012 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_330_1013 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_892_1014 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_991_1015 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_992_1016 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1030_1017 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_430_1018 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_731_1019 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_893_1020 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_894_1021 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_993_1022 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_331_1023 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_895_1024 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_994_1025 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_995_1026 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_1031_1027 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutD_431_1028 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_7_1029 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_8_1030 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_81_1031 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_9_1032 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_3_1033 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_82_1034 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_91_1035 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_92_1036 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_10_1037 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_4_1038 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_71_1039 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_83_1040 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_84_1041 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_93_1042 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_31_1043 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_85_1044 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_94_1045 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_95_1046 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_101_1047 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_41_1048 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_72_1049 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_86_1050 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_87_1051 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_96_1052 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_32_1053 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_88_1054 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_97_1055 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_98_1056 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_102_1057 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_42_1058 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_73_1059 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_89_1060 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_810_1061 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_99_1062 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_33_1063 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_811_1064 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_910_1065 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_911_1066 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_103_1067 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_43_1068 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_74_1069 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_812_1070 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_813_1071 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_912_1072 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_34_1073 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_814_1074 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_913_1075 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_914_1076 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_104_1077 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_44_1078 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_75_1079 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_815_1080 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_816_1081 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_915_1082 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_35_1083 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_817_1084 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_916_1085 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_917_1086 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_105_1087 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_45_1088 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_76_1089 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_818_1090 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_819_1091 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_918_1092 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_36_1093 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_820_1094 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_919_1095 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_920_1096 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_106_1097 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_46_1098 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_77_1099 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_821_1100 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_822_1101 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_921_1102 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_37_1103 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_823_1104 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_922_1105 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_923_1106 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_107_1107 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_47_1108 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_78_1109 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_824_1110 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_825_1111 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_924_1112 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_38_1113 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_826_1114 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_925_1115 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_926_1116 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_108_1117 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_48_1118 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_79_1119 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_827_1120 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_828_1121 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_927_1122 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_39_1123 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_829_1124 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_928_1125 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_929_1126 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_109_1127 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_49_1128 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_710_1129 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_830_1130 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_831_1131 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_930_1132 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_310_1133 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_832_1134 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_931_1135 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_932_1136 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1010_1137 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_410_1138 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_711_1139 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_833_1140 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_834_1141 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_933_1142 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_311_1143 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_835_1144 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_934_1145 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_935_1146 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1011_1147 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_411_1148 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_712_1149 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_836_1150 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_837_1151 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_936_1152 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_312_1153 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_838_1154 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_937_1155 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_938_1156 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1012_1157 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_412_1158 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_713_1159 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_839_1160 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_840_1161 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_939_1162 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_313_1163 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_841_1164 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_940_1165 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_941_1166 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1013_1167 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_413_1168 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_714_1169 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_842_1170 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_843_1171 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_942_1172 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_314_1173 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_844_1174 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_943_1175 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_944_1176 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1014_1177 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_414_1178 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_715_1179 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_845_1180 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_846_1181 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_945_1182 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_315_1183 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_847_1184 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_946_1185 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_947_1186 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1015_1187 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_415_1188 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_716_1189 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_848_1190 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_849_1191 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_948_1192 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_316_1193 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_850_1194 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_949_1195 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_950_1196 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1016_1197 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_416_1198 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_717_1199 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_851_1200 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_852_1201 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_951_1202 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_317_1203 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_853_1204 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_952_1205 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_953_1206 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1017_1207 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_417_1208 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_718_1209 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_854_1210 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_855_1211 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_954_1212 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_318_1213 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_856_1214 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_955_1215 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_956_1216 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1018_1217 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_418_1218 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_719_1219 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_857_1220 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_858_1221 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_957_1222 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_319_1223 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_859_1224 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_958_1225 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_959_1226 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1019_1227 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_419_1228 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_720_1229 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_860_1230 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_861_1231 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_960_1232 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_320_1233 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_862_1234 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_961_1235 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_962_1236 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1020_1237 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_420_1238 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_721_1239 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_863_1240 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_864_1241 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_963_1242 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_321_1243 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_865_1244 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_964_1245 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_965_1246 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1021_1247 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_421_1248 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_722_1249 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_866_1250 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_867_1251 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_966_1252 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_322_1253 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_868_1254 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_967_1255 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_968_1256 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1022_1257 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_422_1258 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_723_1259 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_869_1260 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_870_1261 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_969_1262 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_323_1263 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_871_1264 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_970_1265 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_971_1266 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1023_1267 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_423_1268 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_724_1269 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_872_1270 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_873_1271 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_972_1272 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_324_1273 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_874_1274 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_973_1275 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_974_1276 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1024_1277 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_424_1278 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_725_1279 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_875_1280 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_876_1281 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_975_1282 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_325_1283 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_877_1284 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_976_1285 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_977_1286 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1025_1287 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_425_1288 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_726_1289 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_878_1290 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_879_1291 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_978_1292 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_326_1293 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_880_1294 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_979_1295 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_980_1296 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1026_1297 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_426_1298 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_727_1299 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_881_1300 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_882_1301 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_981_1302 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_327_1303 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_883_1304 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_982_1305 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_983_1306 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1027_1307 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_427_1308 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_728_1309 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_884_1310 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_885_1311 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_984_1312 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_328_1313 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_886_1314 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_985_1315 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_986_1316 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1028_1317 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_428_1318 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_729_1319 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_887_1320 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_888_1321 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_987_1322 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_329_1323 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_889_1324 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_988_1325 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_989_1326 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1029_1327 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_429_1328 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_730_1329 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_890_1330 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_891_1331 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_990_1332 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_330_1333 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_892_1334 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_991_1335 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_992_1336 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1030_1337 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_430_1338 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_731_1339 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_893_1340 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_894_1341 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_993_1342 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_331_1343 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_895_1344 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_994_1345 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_995_1346 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_1031_1347 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutB_431_1348 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_7_1349 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_8_1350 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_81_1351 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_9_1352 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_3_1353 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_82_1354 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_91_1355 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_92_1356 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_10_1357 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_4_1358 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_7_1359 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_8_1360 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_81_1361 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_9_1362 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_3_1363 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_82_1364 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_91_1365 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_92_1366 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_10_1367 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_4_1368 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_7_1369 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_8_1370 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_81_1371 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_9_1372 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_3_1373 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_82_1374 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_91_1375 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_92_1376 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_10_1377 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_4_1378 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_7_1379 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_8_1380 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_81_1381 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_9_1382 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_3_1383 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_82_1384 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_91_1385 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_92_1386 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_10_1387 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_4_1388 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_71_1389 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_83_1390 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_84_1391 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_93_1392 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_31_1393 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_85_1394 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_94_1395 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_95_1396 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_101_1397 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_41_1398 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_72_1399 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_86_1400 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_87_1401 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_96_1402 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_32_1403 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_88_1404 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_97_1405 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_98_1406 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_102_1407 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_42_1408 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_73_1409 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_89_1410 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_810_1411 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_99_1412 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_33_1413 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_811_1414 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_910_1415 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_911_1416 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_103_1417 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_43_1418 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_74_1419 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_812_1420 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_813_1421 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_912_1422 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_34_1423 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_814_1424 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_913_1425 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_914_1426 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_104_1427 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_44_1428 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_75_1429 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_815_1430 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_816_1431 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_915_1432 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_35_1433 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_817_1434 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_916_1435 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_917_1436 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_105_1437 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_45_1438 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_76_1439 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_818_1440 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_819_1441 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_918_1442 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_36_1443 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_820_1444 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_919_1445 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_920_1446 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_106_1447 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_46_1448 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_77_1449 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_821_1450 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_822_1451 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_921_1452 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_37_1453 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_823_1454 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_922_1455 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_923_1456 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_107_1457 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_47_1458 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_78_1459 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_824_1460 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_825_1461 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_924_1462 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_38_1463 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_826_1464 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_925_1465 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_926_1466 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_108_1467 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_48_1468 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_79_1469 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_827_1470 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_828_1471 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_927_1472 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_39_1473 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_829_1474 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_928_1475 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_929_1476 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_109_1477 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_49_1478 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_710_1479 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_830_1480 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_831_1481 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_930_1482 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_310_1483 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_832_1484 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_931_1485 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_932_1486 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1010_1487 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_410_1488 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_711_1489 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_833_1490 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_834_1491 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_933_1492 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_311_1493 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_835_1494 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_934_1495 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_935_1496 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1011_1497 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_411_1498 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_712_1499 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_836_1500 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_837_1501 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_936_1502 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_312_1503 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_838_1504 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_937_1505 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_938_1506 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1012_1507 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_412_1508 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_713_1509 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_839_1510 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_840_1511 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_939_1512 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_313_1513 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_841_1514 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_940_1515 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_941_1516 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1013_1517 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_413_1518 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_714_1519 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_842_1520 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_843_1521 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_942_1522 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_314_1523 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_844_1524 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_943_1525 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_944_1526 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1014_1527 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_414_1528 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_715_1529 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_845_1530 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_846_1531 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_945_1532 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_315_1533 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_847_1534 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_946_1535 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_947_1536 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1015_1537 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_415_1538 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_716_1539 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_848_1540 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_849_1541 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_948_1542 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_316_1543 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_850_1544 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_949_1545 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_950_1546 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1016_1547 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_416_1548 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_717_1549 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_851_1550 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_852_1551 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_951_1552 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_317_1553 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_853_1554 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_952_1555 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_953_1556 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1017_1557 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_417_1558 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_718_1559 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_854_1560 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_855_1561 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_954_1562 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_318_1563 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_856_1564 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_955_1565 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_956_1566 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1018_1567 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_418_1568 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_719_1569 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_857_1570 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_858_1571 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_957_1572 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_319_1573 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_859_1574 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_958_1575 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_959_1576 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1019_1577 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_419_1578 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_720_1579 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_860_1580 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_861_1581 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_960_1582 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_320_1583 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_862_1584 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_961_1585 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_962_1586 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1020_1587 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_420_1588 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_721_1589 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_863_1590 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_864_1591 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_963_1592 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_321_1593 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_865_1594 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_964_1595 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_965_1596 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1021_1597 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_421_1598 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_722_1599 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_866_1600 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_867_1601 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_966_1602 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_322_1603 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_868_1604 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_967_1605 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_968_1606 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1022_1607 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_422_1608 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_723_1609 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_869_1610 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_870_1611 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_969_1612 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_323_1613 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_871_1614 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_970_1615 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_971_1616 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1023_1617 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_423_1618 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_724_1619 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_872_1620 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_873_1621 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_972_1622 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_324_1623 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_874_1624 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_973_1625 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_974_1626 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1024_1627 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_424_1628 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_725_1629 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_875_1630 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_876_1631 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_975_1632 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_325_1633 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_877_1634 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_976_1635 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_977_1636 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1025_1637 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_425_1638 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_726_1639 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_878_1640 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_879_1641 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_978_1642 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_326_1643 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_880_1644 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_979_1645 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_980_1646 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1026_1647 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_426_1648 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_727_1649 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_881_1650 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_882_1651 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_981_1652 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_327_1653 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_883_1654 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_982_1655 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_983_1656 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1027_1657 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_427_1658 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_728_1659 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_884_1660 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_885_1661 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_984_1662 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_328_1663 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_886_1664 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_985_1665 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_986_1666 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1028_1667 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_428_1668 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_729_1669 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_887_1670 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_888_1671 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_987_1672 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_329_1673 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_889_1674 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_988_1675 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_989_1676 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1029_1677 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_429_1678 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_730_1679 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_890_1680 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_891_1681 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_990_1682 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_330_1683 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_892_1684 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_991_1685 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_992_1686 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1030_1687 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_430_1688 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_731_1689 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_893_1690 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_894_1691 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_993_1692 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_331_1693 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_895_1694 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_994_1695 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_995_1696 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_1031_1697 : STD_LOGIC; 
  signal Core0_uRF_Mmux_DoutA_431_1698 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_7_1699 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_8_1700 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_81_1701 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_9_1702 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_3_1703 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_82_1704 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_91_1705 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_92_1706 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_10_1707 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_4_1708 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_7_1709 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_8_1710 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_81_1711 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_9_1712 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_3_1713 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_82_1714 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_91_1715 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_92_1716 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_10_1717 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_4_1718 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_7_1719 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_8_1720 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_81_1721 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_9_1722 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_3_1723 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_82_1724 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_91_1725 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_92_1726 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_10_1727 : STD_LOGIC; 
  signal Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_4_1728 : STD_LOGIC; 
  signal Core0_uRF_OpB_4_wbTable_31_Mux_40_o : STD_LOGIC; 
  signal Core0_uRF_OpB_4_memTable_31_Mux_39_o : STD_LOGIC; 
  signal Core0_uRF_OpB_4_exTable_31_Mux_38_o : STD_LOGIC; 
  signal Core0_uRF_OpA_4_wbTable_31_Mux_37_o : STD_LOGIC; 
  signal Core0_uRF_OpA_4_memTable_31_Mux_36_o : STD_LOGIC; 
  signal Core0_uRF_OpA_4_exTable_31_Mux_35_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_102_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_100_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_98_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_96_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_94_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_92_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_90_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_88_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_86_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_84_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_82_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_80_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_78_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_76_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_74_o : STD_LOGIC; 
  signal Core0_uRF_WE_PWR_10_o_AND_72_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_70_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_68_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_66_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_64_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_62_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_60_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_58_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_56_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_54_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_52_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_50_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_48_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_46_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_44_o : STD_LOGIC; 
  signal Core0_uRF_WE_GND_10_o_AND_42_o : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_0_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_1_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_2_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_3_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_4_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_5_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_6_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_7_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_8_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_9_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_10_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_11_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_12_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_13_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_14_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_15_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_16_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_17_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_18_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_19_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_20_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_21_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_22_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_23_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_24_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_25_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_26_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_27_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_28_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_29_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_30_Q : STD_LOGIC; 
  signal Core0_uRF_idTable_31_dff_32_31_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_0_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_1_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_2_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_3_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_4_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_5_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_6_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_7_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_8_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_9_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_10_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_11_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_12_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_13_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_14_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_15_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_16_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_17_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_18_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_19_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_20_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_21_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_22_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_23_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_24_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_25_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_26_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_27_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_28_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_29_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_30_Q : STD_LOGIC; 
  signal Core0_uRF_memTable_31_dff_34_31_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_0_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_1_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_2_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_3_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_4_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_5_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_6_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_7_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_8_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_9_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_10_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_11_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_12_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_13_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_14_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_15_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_16_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_17_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_18_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_19_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_20_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_21_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_22_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_23_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_24_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_25_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_26_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_27_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_28_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_29_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_30_Q : STD_LOGIC; 
  signal Core0_uRF_exTable_31_dff_33_31_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_Mmux_PCIncrement101 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_15_Q_2887 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_14_Q_2888 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_14_Q_2889 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_13_Q_2890 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_13_Q_2891 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_12_Q_2892 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_12_Q_2893 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_11_Q_2894 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_11_Q_2895 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_10_Q_2896 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_10_Q_2897 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_9_Q_2898 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_9_Q_2899 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_8_Q_2900 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_8_Q_2901 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_7_Q_2902 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_7_Q_2903 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_6_Q_2904 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_6_Q_2905 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_5_Q_2906 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_5_Q_2907 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_4_Q_2908 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_4_Q_2909 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_3_Q_2910 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_3_Q_2911 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_2_Q_2912 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_2_Q_2913 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_1_Q_2914 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_1_Q_2915 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_0_Q_2916 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_0_Q_2917 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_0_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_1_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_2_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_3_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_4_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_5_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_6_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_7_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_8_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_9_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_10_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_11_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_12_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_13_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_14_Q : STD_LOGIC; 
  signal Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_15_Q : STD_LOGIC; 
  signal Core0_uALU_Res_24_26_2951 : STD_LOGIC; 
  signal Core0_uALU_n034131_2952 : STD_LOGIC; 
  signal Core0_uALU_Res_24_25 : STD_LOGIC; 
  signal Core0_uALU_n034132_2954 : STD_LOGIC; 
  signal Core0_uALU_n034133_2955 : STD_LOGIC; 
  signal Core0_uALU_Res_24_1_2956 : STD_LOGIC; 
  signal Core0_uALU_Res_20_211 : STD_LOGIC; 
  signal Core0_uALU_Res_19_65 : STD_LOGIC; 
  signal Core0_uALU_Res_19_61 : STD_LOGIC; 
  signal Core0_uALU_Res_17_32 : STD_LOGIC; 
  signal Core0_uALU_Res_20_232 : STD_LOGIC; 
  signal Core0_uALU_Res_20_1_2962 : STD_LOGIC; 
  signal Core0_uALU_Res_24_23 : STD_LOGIC; 
  signal Core0_uALU_Madd_n0164_xor_3_11_2964 : STD_LOGIC; 
  signal Core0_uALU_Res_19_642 : STD_LOGIC; 
  signal Core0_uALU_Res_19_62 : STD_LOGIC; 
  signal Core0_uALU_Res_19_63 : STD_LOGIC; 
  signal Core0_uALU_Res_19_71 : STD_LOGIC; 
  signal Core0_uALU_Res_0_6 : STD_LOGIC; 
  signal Core0_uALU_Res_17_33 : STD_LOGIC; 
  signal Core0_uALU_Res_25_323 : STD_LOGIC; 
  signal Core0_uALU_Res_25_1_2972 : STD_LOGIC; 
  signal Core0_uALU_Res_20_21_2973 : STD_LOGIC; 
  signal Core0_uALU_n034741 : STD_LOGIC; 
  signal Core0_uALU_Res_20_111 : STD_LOGIC; 
  signal Core0_uALU_n0347211 : STD_LOGIC; 
  signal Core0_uALU_Res_17_31 : STD_LOGIC; 
  signal Core0_uALU_Res_17_341 : STD_LOGIC; 
  signal Core0_uALU_Res_17_1_2979 : STD_LOGIC; 
  signal Core0_uALU_Res_17_4_2980 : STD_LOGIC; 
  signal Core0_uALU_Res_21_111 : STD_LOGIC; 
  signal Core0_uALU_n034473_2982 : STD_LOGIC; 
  signal Core0_uALU_n0344751 : STD_LOGIC; 
  signal Core0_uALU_n034472 : STD_LOGIC; 
  signal Core0_uALU_n034471_2985 : STD_LOGIC; 
  signal Core0_uALU_n0344711 : STD_LOGIC; 
  signal Core0_uALU_n0337411 : STD_LOGIC; 
  signal Core0_uALU_Res_24_11_2988 : STD_LOGIC; 
  signal Core0_uALU_n034443_2989 : STD_LOGIC; 
  signal Core0_uALU_Res_25_22_2990 : STD_LOGIC; 
  signal Core0_uALU_n034441_2991 : STD_LOGIC; 
  signal Core0_uALU_Res_19_1 : STD_LOGIC; 
  signal Core0_uALU_Res_17_2 : STD_LOGIC; 
  signal Core0_uALU_n034482_2994 : STD_LOGIC; 
  signal Core0_uALU_n034142_2995 : STD_LOGIC; 
  signal Core0_uALU_Res_25_11 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o311 : STD_LOGIC; 
  signal Core0_uALU_n034711 : STD_LOGIC; 
  signal Core0_uALU_Res_19_4_2999 : STD_LOGIC; 
  signal Core0_uALU_n034481_3000 : STD_LOGIC; 
  signal Core0_uALU_Res_19_3_3001 : STD_LOGIC; 
  signal Core0_uALU_Res_19_2 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o31 : STD_LOGIC; 
  signal Core0_uALU_Res_0_41 : STD_LOGIC; 
  signal Core0_uALU_Madd_n0164_xor_4_12 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7_3006 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8_3007 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81_3008 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_9_3009 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_3_3010 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_82_3011 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_91_3012 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_92_3013 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10_3014 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_4_3015 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_9_3016 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_3_3017 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_82_3018 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_91_3019 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_4_3020 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_9_3021 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_3_3022 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_82_3023 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_91_3024 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_4_3025 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_9_3026 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_3_3027 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_82_3028 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_91_3029 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_92_3030 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_4_3031 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_81_3032 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_9_3033 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_3_3034 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_4_3035 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_81_3036 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_9_3037 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_3_3038 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_4_3039 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_3_3040 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_4_3041 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_6_f7_3042 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_3_3043 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_4_3044 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_6_f7_3045 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_3_3046 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_4_3047 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_6_f7_3049 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_3_3050 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_81 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_9 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_4_3055 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_6_f7_3056 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_3_3057 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_4_3058 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_9 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_10 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_101 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_11 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_7_3063 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_8_3064 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_6_f7_3065 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_7_3066 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_8_3067 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_6_f7_3068 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_9 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_10 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_101 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_11 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_7_3073 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_8_3074 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_6_f7_3075 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_14_Mux_33_o_6_f7_3076 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_3_3077 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_4_3079 : STD_LOGIC; 
  signal Core0_uALU_n0164_1_mmx_out5 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o1_3147 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o2 : STD_LOGIC; 
  signal Core0_uALU_n03471 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_32_3150 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_33 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o3 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_35_3153 : STD_LOGIC; 
  signal Core0_uALU_n03473_3154 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_36_3155 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_10_3156 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_101_3157 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_11_3158 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_37_3159 : STD_LOGIC; 
  signal Core0_uALU_n03474 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_38_3161 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_48_3162 : STD_LOGIC; 
  signal Core0_uALU_n03377 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_102_3164 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_103_3165 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_111_3166 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_39_3167 : STD_LOGIC; 
  signal Core0_uALU_n03378 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_104_3169 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_105_3170 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_112_3171 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_310_3172 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_8_3173 : STD_LOGIC; 
  signal Core0_uALU_n03921 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_9_3175 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_311_3176 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_81_3177 : STD_LOGIC; 
  signal Core0_uALU_n03922_3178 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_91_3179 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_312_3180 : STD_LOGIC; 
  signal Core0_uALU_n03414 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_82_3182 : STD_LOGIC; 
  signal Core0_uALU_n03563 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_92_3184 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_313_3185 : STD_LOGIC; 
  signal Core0_uALU_n03415 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_83_3187 : STD_LOGIC; 
  signal Core0_uALU_n03564 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_314_3189 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o5 : STD_LOGIC; 
  signal Core0_uALU_n03448 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_94_3192 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_316_3193 : STD_LOGIC; 
  signal Core0_uALU_n03449 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_317_3195 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o6 : STD_LOGIC; 
  signal Core0_uALU_n03475 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_319_3198 : STD_LOGIC; 
  signal Core0_uALU_n03476 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_320_3200 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o7_3201 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o8 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_323_3203 : STD_LOGIC; 
  signal Core0_uALU_n03478 : STD_LOGIC; 
  signal Core0_uALU_Mmux_n0202_324_3205 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_47 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_46 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_45 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_44 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_43 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_42 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_41 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_40 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_39 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_38 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_37 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_36 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_35 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_34 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_33 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_32 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_31 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_30 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_29 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_28 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_27 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_26 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_25 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_24 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_23 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_22 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_21 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_20 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_19 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_18 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_17 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_16 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_15 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_14 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_13 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_12 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_11 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_10 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_9 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_8 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_7 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_6 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_5 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_4 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_3 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_2 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_1 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_0 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_29 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_28 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_27 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_26 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_25 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_24 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_23 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_22 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_21 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_20 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_19 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_18 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_17 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_16 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_15 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_14 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_13 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_12 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_11 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_10 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_9 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_8 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_7 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_6 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_5 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_4 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_3 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_2 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_1 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_0 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_47 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_46 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_45 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_44 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_43 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_42 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_41 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_40 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_39 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_38 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_37 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_36 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_35 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_34 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_33 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_32 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_31 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_30 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_29 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_28 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_27 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_26 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_25 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_24 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_23 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_22 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_21 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_20 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_19 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_18 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_17 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_16 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_15 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_14 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_13 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_12 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_11 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_10 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_9 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_8 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_7 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_6 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_5 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_4 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_3 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_2 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_1 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_0 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_47 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_46 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_45 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_44 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_43 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_42 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_41 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_40 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_39 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_38 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_37 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_36 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_35 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_34 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_33 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_32 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_31 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_30 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_29 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_28 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_27 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_26 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_25 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_24 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_23 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_22 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_21 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_20 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_19 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_18 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_17 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_16 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_15 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_14 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_13 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_12 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_11 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_10 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_9 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_8 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_7 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_6 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_5 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_4 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_3 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_2 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_1 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_0 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_29 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_28 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_27 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_26 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_25 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_24 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_23 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_22 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_21 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_20 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_19 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_18 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_17 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_16 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_15 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_14 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_13 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_12 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_11 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_10 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_9 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_8 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_7 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_6 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_5 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_4 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_3 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_2 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_1 : STD_LOGIC; 
  signal Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_0 : STD_LOGIC; 
  signal Core0_uALU_n0347 : STD_LOGIC; 
  signal Core0_uALU_n0344 : STD_LOGIC; 
  signal Core0_uALU_n0341 : STD_LOGIC; 
  signal Core0_uALU_n0418 : STD_LOGIC; 
  signal Core0_uALU_n0450 : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_0_Mux_47_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_1_Mux_46_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_2_Mux_45_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_3_Mux_44_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_4_Mux_43_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_5_Mux_42_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_6_Mux_41_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_7_Mux_40_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_8_Mux_39_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_9_Mux_38_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_10_Mux_37_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_12_Mux_35_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_13_Mux_34_o : STD_LOGIC; 
  signal Core0_uALU_PWR_13_o_OpA_15_Mux_32_o : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin141 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin381 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin36 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin361_3534 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin34 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin341_3536 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin32 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin321_3538 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin30 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin301_3540 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin26 : STD_LOGIC; 
  signal Core0_Mmux_WB_RegDin261_3542 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData32 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData321_3544 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData30 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData301_3546 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData28 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData281_3548 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData26 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData261_3550 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData22 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData221_3552 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData20 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData201_3554 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData18 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData181_3556 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData16 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData161_3558 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData81_3567 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData641 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData621 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData61 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData41 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData141 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData121 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData10 : STD_LOGIC; 
  signal Core0_Mmux_MemWriteData101 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExCTRL2 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB77 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB771_3587 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB772_3588 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB75 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB751_3590 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB752_3591 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpB753_3592 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA2321_3593 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA1041_3595 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA88 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA881_3598 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA882_3599 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpA883_3600 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExCTRL1 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpC1 : STD_LOGIC; 
  signal Core0_uDecoder_Mmux_ExOpC11_3633 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Mmux_PCIncrement18 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Mmux_PCIncrement181_3635 : STD_LOGIC; 
  signal Core0_uBranchCTRL_Mmux_PCIncrement182_3636 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ1_3638 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ2_3639 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ3_3640 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ4_3641 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ5_3642 : STD_LOGIC; 
  signal Core0_uBranchCTRL_FlagZ6_3643 : STD_LOGIC; 
  signal Core0_uALU_n039212_3644 : STD_LOGIC; 
  signal Core0_uALU_n0392 : STD_LOGIC; 
  signal Core0_uALU_n03923_3646 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal Core0_uALU_Res_0_Q : STD_LOGIC; 
  signal Core0_uALU_Res_0_4_3649 : STD_LOGIC; 
  signal Core0_uALU_Res_0_5_3650 : STD_LOGIC; 
  signal Core0_uALU_Res_0_7 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal Core0_uALU_n03447 : STD_LOGIC; 
  signal Core0_uALU_n034474_3654 : STD_LOGIC; 
  signal Core0_uALU_n034475_3655 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal Core0_uALU_n033771_3657 : STD_LOGIC; 
  signal Core0_uALU_n034483_3658 : STD_LOGIC; 
  signal Core0_uALU_n034484_3659 : STD_LOGIC; 
  signal Core0_uALU_n034485 : STD_LOGIC; 
  signal Core0_uALU_n034143_3661 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal Core0_uALU_Res_19_7_3664 : STD_LOGIC; 
  signal Core0_uALU_Res_19_8 : STD_LOGIC; 
  signal Core0_uALU_Res_19_9_3666 : STD_LOGIC; 
  signal Core0_uALU_Res_19_10_3667 : STD_LOGIC; 
  signal Core0_uALU_Res_19_12_3668 : STD_LOGIC; 
  signal Core0_uALU_Res_19_13 : STD_LOGIC; 
  signal Core0_uALU_Res_19_14_3670 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal Core0_uALU_n03444 : STD_LOGIC; 
  signal Core0_uALU_n034442_3673 : STD_LOGIC; 
  signal Core0_uALU_n034444_3674 : STD_LOGIC; 
  signal Core0_uALU_n034445_3675 : STD_LOGIC; 
  signal Core0_uALU_n034446 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal Core0_uALU_Res_25_23_3679 : STD_LOGIC; 
  signal Core0_uALU_Res_25_24 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o21_3683 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o22_3684 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal Core0_uALU_n03413 : STD_LOGIC; 
  signal Core0_uALU_n034134 : STD_LOGIC; 
  signal Core0_uALU_n0164_4_1 : STD_LOGIC; 
  signal Core0_uALU_n0164_4_11_3713 : STD_LOGIC; 
  signal Core0_uALU_Res_20_Q : STD_LOGIC; 
  signal Core0_uALU_Res_20_2_3715 : STD_LOGIC; 
  signal Core0_uALU_Res_20_4_3716 : STD_LOGIC; 
  signal Core0_uALU_Res_20_7_3717 : STD_LOGIC; 
  signal Core0_uALU_Res_20_8_3718 : STD_LOGIC; 
  signal Core0_uALU_n033741 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o3 : STD_LOGIC; 
  signal Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o32 : STD_LOGIC; 
  signal Core0_uALU_n0164_4_2 : STD_LOGIC; 
  signal Core0_uALU_n0164_4_21_3723 : STD_LOGIC; 
  signal Core0_uALU_Res_24_Q : STD_LOGIC; 
  signal Core0_uALU_Res_24_2_3725 : STD_LOGIC; 
  signal Core0_uALU_Res_24_4 : STD_LOGIC; 
  signal Core0_uALU_Res_24_7 : STD_LOGIC; 
  signal Core0_uALU_Res_24_9 : STD_LOGIC; 
  signal Core0_uALU_Res_24_10_3729 : STD_LOGIC; 
  signal Core0_uALU_Res_25_4_3730 : STD_LOGIC; 
  signal Core0_uALU_Res_25_5_3731 : STD_LOGIC; 
  signal Core0_uALU_Res_25_6_3732 : STD_LOGIC; 
  signal Core0_uALU_Res_25_7_3733 : STD_LOGIC; 
  signal Core0_uALU_Res_25_8_3734 : STD_LOGIC; 
  signal Core0_uALU_Res_25_9_3735 : STD_LOGIC; 
  signal Core0_uALU_Res_25_10_3736 : STD_LOGIC; 
  signal Core0_uALU_Res_17_5_3737 : STD_LOGIC; 
  signal Core0_uALU_Res_17_6_3738 : STD_LOGIC; 
  signal Core0_uALU_Res_17_7_3739 : STD_LOGIC; 
  signal Core0_uALU_Res_17_8_3740 : STD_LOGIC; 
  signal Core0_uALU_Res_17_10_3741 : STD_LOGIC; 
  signal Core0_uALU_Res_17_11_3742 : STD_LOGIC; 
  signal Core0_uALU_Res_17_12_3743 : STD_LOGIC; 
  signal Core0_uALU_Res_17_13_3744 : STD_LOGIC; 
  signal Core0_uALU_Res_21_2 : STD_LOGIC; 
  signal Core0_uALU_Res_21_3_3746 : STD_LOGIC; 
  signal Core0_uALU_Res_21_4_3747 : STD_LOGIC; 
  signal Core0_uALU_Res_21_7 : STD_LOGIC; 
  signal Core0_uALU_Res_21_8_3749 : STD_LOGIC; 
  signal Core0_uALU_Res_21_9_3750 : STD_LOGIC; 
  signal Core0_uALU_Res_21_10_3751 : STD_LOGIC; 
  signal Core0_uALU_n03376 : STD_LOGIC; 
  signal Core0_uALU_n034761_3753 : STD_LOGIC; 
  signal Core0_uALU_n034451_3754 : STD_LOGIC; 
  signal Core0_uALU_n034452_3755 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o11 : STD_LOGIC; 
  signal Core0_uALU_OpC_INV_738_o111_3757 : STD_LOGIC; 
  signal Core0_EX_MSR_C_rstpot_3825 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal N217 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal N227 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N239 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N242 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N245 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N248 : STD_LOGIC; 
  signal N249 : STD_LOGIC; 
  signal N251 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal N255 : STD_LOGIC; 
  signal N257 : STD_LOGIC; 
  signal N258 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal N263 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal N267 : STD_LOGIC; 
  signal N269 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal N273 : STD_LOGIC; 
  signal N275 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal N279 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal N293 : STD_LOGIC; 
  signal N295 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_1_1_3887 : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_0_1_3888 : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_3_1_3889 : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_2_1_3890 : STD_LOGIC; 
  signal Core0_EX_OpB_32_dff_13_4_1_3891 : STD_LOGIC; 
  signal N305 : STD_LOGIC; 
  signal N306 : STD_LOGIC; 
  signal N307 : STD_LOGIC; 
  signal N308 : STD_LOGIC; 
  signal N309 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal N312 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal N314 : STD_LOGIC; 
  signal N315 : STD_LOGIC; 
  signal N316 : STD_LOGIC; 
  signal N317 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal N319 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal N324 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal N326 : STD_LOGIC; 
  signal N327 : STD_LOGIC; 
  signal N328 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal N330 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal N334 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal N336 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal N338 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal N340 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N342 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal N344 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal N348 : STD_LOGIC; 
  signal N350 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal N352 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal N354 : STD_LOGIC; 
  signal N355 : STD_LOGIC; 
  signal N356 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal N359 : STD_LOGIC; 
  signal N360 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal N362 : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM2_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM1_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM3_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM4_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM5_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM6_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM7_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM8_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM9_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM10_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM11_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM12_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM13_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM14_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM15_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_INJECTDBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_INJECTSBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_SBITERR_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIADI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIBDI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPADIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPADIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPADIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPADIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPBDIP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPBDIP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPBDIP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DIPBDIP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOADO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOBDO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPADOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPADOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPADOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPADOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPBDOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPBDOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPBDOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_DOPBDOP_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_ECCPARITY_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CoreMem0_Mram_RAM16_RDADDRECC_0_UNCONNECTED : STD_LOGIC; 
  signal I : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MemReadData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_WB_RegDin : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_EX_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_ID_NextPC : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Core0_ID_RegDD : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_ID_RegDB : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_ID_RegDA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_ID_MemCTRL : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Core0_ID_BrPC : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Core0_ID_BrCond : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Core0_ID_ExOpB : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal Core0_ID_ExOpA : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal Core0_ID_ExCTRL : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Core0_uRF_idTable : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_31 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_30 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_29 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_28 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_27 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_26 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_25 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_24 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_23 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_22 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_21 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_20 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_19 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_18 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_17 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_16 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_15 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_14 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_13 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_12 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_11 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_10 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_9 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_8 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_7 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_6 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_5 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_4 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uRF_RegisterTable_1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uBranchCTRL_PCIncrement : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Core0_uALU_Madd_n0164_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal Core0_uALU_n0164 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal Core0_uALU_uAddComp_auxRes : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal Core0_uALU_uMultiplier_auxRes : STD_LOGIC_VECTOR ( 63 downto 0 ); 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  Core0_WB_MemCTRL_2_dff_46_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_CTRL_2_dff_19_2_Q,
      Q => Core0_WB_MemCTRL_2_dff_46_2_Q
    );
  Core0_WB_MemCTRL_2_dff_46_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_CTRL_2_dff_19_1_Q,
      Q => Core0_WB_MemCTRL_2_dff_46_1_Q
    );
  Core0_WB_MemCTRL_2_dff_46_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_CTRL_2_dff_19_0_Q,
      Q => Core0_WB_MemCTRL_2_dff_46_0_Q
    );
  Core0_MEM_CTRL_2_dff_19_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_MemCTRL_2_dff_17_2_Q,
      Q => Core0_MEM_CTRL_2_dff_19_2_Q
    );
  Core0_MEM_CTRL_2_dff_19_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_MemCTRL_2_dff_17_1_Q,
      Q => Core0_MEM_CTRL_2_dff_19_1_Q
    );
  Core0_MEM_CTRL_2_dff_19_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_MemCTRL_2_dff_17_0_Q,
      Q => Core0_MEM_CTRL_2_dff_19_0_Q
    );
  Core0_EX_MemCTRL_2_dff_17_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_MemCTRL(2),
      Q => Core0_EX_MemCTRL_2_dff_17_2_Q
    );
  Core0_EX_MemCTRL_2_dff_17_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_MemCTRL(1),
      Q => Core0_EX_MemCTRL_2_dff_17_1_Q
    );
  Core0_EX_MemCTRL_2_dff_17_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_MemCTRL(0),
      Q => Core0_EX_MemCTRL_2_dff_17_0_Q
    );
  Core0_WB_StoreData_31_dff_44_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_31_Q,
      Q => Core0_WB_StoreData_31_dff_44_31_Q
    );
  Core0_WB_StoreData_31_dff_44_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_30_Q,
      Q => Core0_WB_StoreData_31_dff_44_30_Q
    );
  Core0_WB_StoreData_31_dff_44_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_29_Q,
      Q => Core0_WB_StoreData_31_dff_44_29_Q
    );
  Core0_WB_StoreData_31_dff_44_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_28_Q,
      Q => Core0_WB_StoreData_31_dff_44_28_Q
    );
  Core0_WB_StoreData_31_dff_44_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_27_Q,
      Q => Core0_WB_StoreData_31_dff_44_27_Q
    );
  Core0_WB_StoreData_31_dff_44_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_26_Q,
      Q => Core0_WB_StoreData_31_dff_44_26_Q
    );
  Core0_WB_StoreData_31_dff_44_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_25_Q,
      Q => Core0_WB_StoreData_31_dff_44_25_Q
    );
  Core0_WB_StoreData_31_dff_44_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_24_Q,
      Q => Core0_WB_StoreData_31_dff_44_24_Q
    );
  Core0_WB_StoreData_31_dff_44_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_23_Q,
      Q => Core0_WB_StoreData_31_dff_44_23_Q
    );
  Core0_WB_StoreData_31_dff_44_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_22_Q,
      Q => Core0_WB_StoreData_31_dff_44_22_Q
    );
  Core0_WB_StoreData_31_dff_44_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_21_Q,
      Q => Core0_WB_StoreData_31_dff_44_21_Q
    );
  Core0_WB_StoreData_31_dff_44_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_20_Q,
      Q => Core0_WB_StoreData_31_dff_44_20_Q
    );
  Core0_WB_StoreData_31_dff_44_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_19_Q,
      Q => Core0_WB_StoreData_31_dff_44_19_Q
    );
  Core0_WB_StoreData_31_dff_44_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_18_Q,
      Q => Core0_WB_StoreData_31_dff_44_18_Q
    );
  Core0_WB_StoreData_31_dff_44_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_17_Q,
      Q => Core0_WB_StoreData_31_dff_44_17_Q
    );
  Core0_WB_StoreData_31_dff_44_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_16_Q,
      Q => Core0_WB_StoreData_31_dff_44_16_Q
    );
  Core0_WB_StoreData_31_dff_44_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_15_Q,
      Q => Core0_WB_StoreData_31_dff_44_15_Q
    );
  Core0_WB_StoreData_31_dff_44_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_14_Q,
      Q => Core0_WB_StoreData_31_dff_44_14_Q
    );
  Core0_WB_StoreData_31_dff_44_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_13_Q,
      Q => Core0_WB_StoreData_31_dff_44_13_Q
    );
  Core0_WB_StoreData_31_dff_44_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_12_Q,
      Q => Core0_WB_StoreData_31_dff_44_12_Q
    );
  Core0_WB_StoreData_31_dff_44_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_11_Q,
      Q => Core0_WB_StoreData_31_dff_44_11_Q
    );
  Core0_WB_StoreData_31_dff_44_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_10_Q,
      Q => Core0_WB_StoreData_31_dff_44_10_Q
    );
  Core0_WB_StoreData_31_dff_44_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_9_Q,
      Q => Core0_WB_StoreData_31_dff_44_9_Q
    );
  Core0_WB_StoreData_31_dff_44_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_8_Q,
      Q => Core0_WB_StoreData_31_dff_44_8_Q
    );
  Core0_WB_StoreData_31_dff_44_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_7_Q,
      Q => Core0_WB_StoreData_31_dff_44_7_Q
    );
  Core0_WB_StoreData_31_dff_44_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_6_Q,
      Q => Core0_WB_StoreData_31_dff_44_6_Q
    );
  Core0_WB_StoreData_31_dff_44_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_5_Q,
      Q => Core0_WB_StoreData_31_dff_44_5_Q
    );
  Core0_WB_StoreData_31_dff_44_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_4_Q,
      Q => Core0_WB_StoreData_31_dff_44_4_Q
    );
  Core0_WB_StoreData_31_dff_44_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_3_Q,
      Q => Core0_WB_StoreData_31_dff_44_3_Q
    );
  Core0_WB_StoreData_31_dff_44_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_2_Q,
      Q => Core0_WB_StoreData_31_dff_44_2_Q
    );
  Core0_WB_StoreData_31_dff_44_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_1_Q,
      Q => Core0_WB_StoreData_31_dff_44_1_Q
    );
  Core0_WB_StoreData_31_dff_44_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_DataIn_31_dff_23_0_Q,
      Q => Core0_WB_StoreData_31_dff_44_0_Q
    );
  Core0_ID_PC_15_dff_4_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_15_Q,
      Q => Core0_ID_PC_15_dff_4_15_Q
    );
  Core0_ID_PC_15_dff_4_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_14_Q,
      Q => Core0_ID_PC_15_dff_4_14_Q
    );
  Core0_ID_PC_15_dff_4_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_13_Q,
      Q => Core0_ID_PC_15_dff_4_13_Q
    );
  Core0_ID_PC_15_dff_4_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_12_Q,
      Q => Core0_ID_PC_15_dff_4_12_Q
    );
  Core0_ID_PC_15_dff_4_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_11_Q,
      Q => Core0_ID_PC_15_dff_4_11_Q
    );
  Core0_ID_PC_15_dff_4_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_10_Q,
      Q => Core0_ID_PC_15_dff_4_10_Q
    );
  Core0_ID_PC_15_dff_4_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_9_Q,
      Q => Core0_ID_PC_15_dff_4_9_Q
    );
  Core0_ID_PC_15_dff_4_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_8_Q,
      Q => Core0_ID_PC_15_dff_4_8_Q
    );
  Core0_ID_PC_15_dff_4_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_7_Q,
      Q => Core0_ID_PC_15_dff_4_7_Q
    );
  Core0_ID_PC_15_dff_4_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_6_Q,
      Q => Core0_ID_PC_15_dff_4_6_Q
    );
  Core0_ID_PC_15_dff_4_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_5_Q,
      Q => Core0_ID_PC_15_dff_4_5_Q
    );
  Core0_ID_PC_15_dff_4_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_4_Q,
      Q => Core0_ID_PC_15_dff_4_4_Q
    );
  Core0_ID_PC_15_dff_4_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_3_Q,
      Q => Core0_ID_PC_15_dff_4_3_Q
    );
  Core0_ID_PC_15_dff_4_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_2_Q,
      Q => Core0_ID_PC_15_dff_4_2_Q
    );
  Core0_ID_PC_15_dff_4_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_1_Q,
      Q => Core0_ID_PC_15_dff_4_1_Q
    );
  Core0_ID_PC_15_dff_4_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_IF_PC_15_dff_1_0_Q,
      Q => Core0_ID_PC_15_dff_4_0_Q
    );
  Core0_MEM_DataIn_31_dff_23_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_31_Q,
      Q => Core0_MEM_DataIn_31_dff_23_31_Q
    );
  Core0_MEM_DataIn_31_dff_23_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_30_Q,
      Q => Core0_MEM_DataIn_31_dff_23_30_Q
    );
  Core0_MEM_DataIn_31_dff_23_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_29_Q,
      Q => Core0_MEM_DataIn_31_dff_23_29_Q
    );
  Core0_MEM_DataIn_31_dff_23_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_28_Q,
      Q => Core0_MEM_DataIn_31_dff_23_28_Q
    );
  Core0_MEM_DataIn_31_dff_23_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_27_Q,
      Q => Core0_MEM_DataIn_31_dff_23_27_Q
    );
  Core0_MEM_DataIn_31_dff_23_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_26_Q,
      Q => Core0_MEM_DataIn_31_dff_23_26_Q
    );
  Core0_MEM_DataIn_31_dff_23_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_25_Q,
      Q => Core0_MEM_DataIn_31_dff_23_25_Q
    );
  Core0_MEM_DataIn_31_dff_23_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_24_Q,
      Q => Core0_MEM_DataIn_31_dff_23_24_Q
    );
  Core0_MEM_DataIn_31_dff_23_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_23_Q,
      Q => Core0_MEM_DataIn_31_dff_23_23_Q
    );
  Core0_MEM_DataIn_31_dff_23_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_22_Q,
      Q => Core0_MEM_DataIn_31_dff_23_22_Q
    );
  Core0_MEM_DataIn_31_dff_23_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_21_Q,
      Q => Core0_MEM_DataIn_31_dff_23_21_Q
    );
  Core0_MEM_DataIn_31_dff_23_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_20_Q,
      Q => Core0_MEM_DataIn_31_dff_23_20_Q
    );
  Core0_MEM_DataIn_31_dff_23_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_19_Q,
      Q => Core0_MEM_DataIn_31_dff_23_19_Q
    );
  Core0_MEM_DataIn_31_dff_23_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_18_Q,
      Q => Core0_MEM_DataIn_31_dff_23_18_Q
    );
  Core0_MEM_DataIn_31_dff_23_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_17_Q,
      Q => Core0_MEM_DataIn_31_dff_23_17_Q
    );
  Core0_MEM_DataIn_31_dff_23_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_16_Q,
      Q => Core0_MEM_DataIn_31_dff_23_16_Q
    );
  Core0_MEM_DataIn_31_dff_23_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_15_Q,
      Q => Core0_MEM_DataIn_31_dff_23_15_Q
    );
  Core0_MEM_DataIn_31_dff_23_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_14_Q,
      Q => Core0_MEM_DataIn_31_dff_23_14_Q
    );
  Core0_MEM_DataIn_31_dff_23_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_13_Q,
      Q => Core0_MEM_DataIn_31_dff_23_13_Q
    );
  Core0_MEM_DataIn_31_dff_23_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_12_Q,
      Q => Core0_MEM_DataIn_31_dff_23_12_Q
    );
  Core0_MEM_DataIn_31_dff_23_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_11_Q,
      Q => Core0_MEM_DataIn_31_dff_23_11_Q
    );
  Core0_MEM_DataIn_31_dff_23_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_10_Q,
      Q => Core0_MEM_DataIn_31_dff_23_10_Q
    );
  Core0_MEM_DataIn_31_dff_23_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_9_Q,
      Q => Core0_MEM_DataIn_31_dff_23_9_Q
    );
  Core0_MEM_DataIn_31_dff_23_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_8_Q,
      Q => Core0_MEM_DataIn_31_dff_23_8_Q
    );
  Core0_MEM_DataIn_31_dff_23_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_7_Q,
      Q => Core0_MEM_DataIn_31_dff_23_7_Q
    );
  Core0_MEM_DataIn_31_dff_23_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_6_Q,
      Q => Core0_MEM_DataIn_31_dff_23_6_Q
    );
  Core0_MEM_DataIn_31_dff_23_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_5_Q,
      Q => Core0_MEM_DataIn_31_dff_23_5_Q
    );
  Core0_MEM_DataIn_31_dff_23_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_4_Q,
      Q => Core0_MEM_DataIn_31_dff_23_4_Q
    );
  Core0_MEM_DataIn_31_dff_23_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_3_Q,
      Q => Core0_MEM_DataIn_31_dff_23_3_Q
    );
  Core0_MEM_DataIn_31_dff_23_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_2_Q,
      Q => Core0_MEM_DataIn_31_dff_23_2_Q
    );
  Core0_MEM_DataIn_31_dff_23_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_1_Q,
      Q => Core0_MEM_DataIn_31_dff_23_1_Q
    );
  Core0_MEM_DataIn_31_dff_23_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_OpD_31_dff_15_0_Q,
      Q => Core0_MEM_DataIn_31_dff_23_0_Q
    );
  Core0_IF_PC_15_dff_1_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(15),
      Q => Core0_IF_PC_15_dff_1_15_Q
    );
  Core0_IF_PC_15_dff_1_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(14),
      Q => Core0_IF_PC_15_dff_1_14_Q
    );
  Core0_IF_PC_15_dff_1_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(13),
      Q => Core0_IF_PC_15_dff_1_13_Q
    );
  Core0_IF_PC_15_dff_1_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(12),
      Q => Core0_IF_PC_15_dff_1_12_Q
    );
  Core0_IF_PC_15_dff_1_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(11),
      Q => Core0_IF_PC_15_dff_1_11_Q
    );
  Core0_IF_PC_15_dff_1_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(10),
      Q => Core0_IF_PC_15_dff_1_10_Q
    );
  Core0_IF_PC_15_dff_1_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(9),
      Q => Core0_IF_PC_15_dff_1_9_Q
    );
  Core0_IF_PC_15_dff_1_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(8),
      Q => Core0_IF_PC_15_dff_1_8_Q
    );
  Core0_IF_PC_15_dff_1_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(7),
      Q => Core0_IF_PC_15_dff_1_7_Q
    );
  Core0_IF_PC_15_dff_1_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(6),
      Q => Core0_IF_PC_15_dff_1_6_Q
    );
  Core0_IF_PC_15_dff_1_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(5),
      Q => Core0_IF_PC_15_dff_1_5_Q
    );
  Core0_IF_PC_15_dff_1_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(4),
      Q => Core0_IF_PC_15_dff_1_4_Q
    );
  Core0_IF_PC_15_dff_1_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(3),
      Q => Core0_IF_PC_15_dff_1_3_Q
    );
  Core0_IF_PC_15_dff_1_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(2),
      Q => Core0_IF_PC_15_dff_1_2_Q
    );
  Core0_IF_PC_15_dff_1_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(1),
      Q => Core0_IF_PC_15_dff_1_1_Q
    );
  Core0_IF_PC_15_dff_1_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_ID_NextPC(0),
      Q => Core0_IF_PC_15_dff_1_0_Q
    );
  Core0_EX_OpD_31_dff_15_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(31),
      Q => Core0_EX_OpD_31_dff_15_31_Q
    );
  Core0_EX_OpD_31_dff_15_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(30),
      Q => Core0_EX_OpD_31_dff_15_30_Q
    );
  Core0_EX_OpD_31_dff_15_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(29),
      Q => Core0_EX_OpD_31_dff_15_29_Q
    );
  Core0_EX_OpD_31_dff_15_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(28),
      Q => Core0_EX_OpD_31_dff_15_28_Q
    );
  Core0_EX_OpD_31_dff_15_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(27),
      Q => Core0_EX_OpD_31_dff_15_27_Q
    );
  Core0_EX_OpD_31_dff_15_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(26),
      Q => Core0_EX_OpD_31_dff_15_26_Q
    );
  Core0_EX_OpD_31_dff_15_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(25),
      Q => Core0_EX_OpD_31_dff_15_25_Q
    );
  Core0_EX_OpD_31_dff_15_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(24),
      Q => Core0_EX_OpD_31_dff_15_24_Q
    );
  Core0_EX_OpD_31_dff_15_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(23),
      Q => Core0_EX_OpD_31_dff_15_23_Q
    );
  Core0_EX_OpD_31_dff_15_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(22),
      Q => Core0_EX_OpD_31_dff_15_22_Q
    );
  Core0_EX_OpD_31_dff_15_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(21),
      Q => Core0_EX_OpD_31_dff_15_21_Q
    );
  Core0_EX_OpD_31_dff_15_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(20),
      Q => Core0_EX_OpD_31_dff_15_20_Q
    );
  Core0_EX_OpD_31_dff_15_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(19),
      Q => Core0_EX_OpD_31_dff_15_19_Q
    );
  Core0_EX_OpD_31_dff_15_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(18),
      Q => Core0_EX_OpD_31_dff_15_18_Q
    );
  Core0_EX_OpD_31_dff_15_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(17),
      Q => Core0_EX_OpD_31_dff_15_17_Q
    );
  Core0_EX_OpD_31_dff_15_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(16),
      Q => Core0_EX_OpD_31_dff_15_16_Q
    );
  Core0_EX_OpD_31_dff_15_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(15),
      Q => Core0_EX_OpD_31_dff_15_15_Q
    );
  Core0_EX_OpD_31_dff_15_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(14),
      Q => Core0_EX_OpD_31_dff_15_14_Q
    );
  Core0_EX_OpD_31_dff_15_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(13),
      Q => Core0_EX_OpD_31_dff_15_13_Q
    );
  Core0_EX_OpD_31_dff_15_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(12),
      Q => Core0_EX_OpD_31_dff_15_12_Q
    );
  Core0_EX_OpD_31_dff_15_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(11),
      Q => Core0_EX_OpD_31_dff_15_11_Q
    );
  Core0_EX_OpD_31_dff_15_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(10),
      Q => Core0_EX_OpD_31_dff_15_10_Q
    );
  Core0_EX_OpD_31_dff_15_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(9),
      Q => Core0_EX_OpD_31_dff_15_9_Q
    );
  Core0_EX_OpD_31_dff_15_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(8),
      Q => Core0_EX_OpD_31_dff_15_8_Q
    );
  Core0_EX_OpD_31_dff_15_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(7),
      Q => Core0_EX_OpD_31_dff_15_7_Q
    );
  Core0_EX_OpD_31_dff_15_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(6),
      Q => Core0_EX_OpD_31_dff_15_6_Q
    );
  Core0_EX_OpD_31_dff_15_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(5),
      Q => Core0_EX_OpD_31_dff_15_5_Q
    );
  Core0_EX_OpD_31_dff_15_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(4),
      Q => Core0_EX_OpD_31_dff_15_4_Q
    );
  Core0_EX_OpD_31_dff_15_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(3),
      Q => Core0_EX_OpD_31_dff_15_3_Q
    );
  Core0_EX_OpD_31_dff_15_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(2),
      Q => Core0_EX_OpD_31_dff_15_2_Q
    );
  Core0_EX_OpD_31_dff_15_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(1),
      Q => Core0_EX_OpD_31_dff_15_1_Q
    );
  Core0_EX_OpD_31_dff_15_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegDD(0),
      Q => Core0_EX_OpD_31_dff_15_0_Q
    );
  Core0_WB_ExResult_31_dff_42_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_31_Q,
      Q => Core0_WB_ExResult_31_dff_42_31_Q
    );
  Core0_WB_ExResult_31_dff_42_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_30_Q,
      Q => Core0_WB_ExResult_31_dff_42_30_Q
    );
  Core0_WB_ExResult_31_dff_42_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_29_Q,
      Q => Core0_WB_ExResult_31_dff_42_29_Q
    );
  Core0_WB_ExResult_31_dff_42_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_28_Q,
      Q => Core0_WB_ExResult_31_dff_42_28_Q
    );
  Core0_WB_ExResult_31_dff_42_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_27_Q,
      Q => Core0_WB_ExResult_31_dff_42_27_Q
    );
  Core0_WB_ExResult_31_dff_42_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_26_Q,
      Q => Core0_WB_ExResult_31_dff_42_26_Q
    );
  Core0_WB_ExResult_31_dff_42_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_25_Q,
      Q => Core0_WB_ExResult_31_dff_42_25_Q
    );
  Core0_WB_ExResult_31_dff_42_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_24_Q,
      Q => Core0_WB_ExResult_31_dff_42_24_Q
    );
  Core0_WB_ExResult_31_dff_42_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_23_Q,
      Q => Core0_WB_ExResult_31_dff_42_23_Q
    );
  Core0_WB_ExResult_31_dff_42_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_22_Q,
      Q => Core0_WB_ExResult_31_dff_42_22_Q
    );
  Core0_WB_ExResult_31_dff_42_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_21_Q,
      Q => Core0_WB_ExResult_31_dff_42_21_Q
    );
  Core0_WB_ExResult_31_dff_42_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_20_Q,
      Q => Core0_WB_ExResult_31_dff_42_20_Q
    );
  Core0_WB_ExResult_31_dff_42_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_19_Q,
      Q => Core0_WB_ExResult_31_dff_42_19_Q
    );
  Core0_WB_ExResult_31_dff_42_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_18_Q,
      Q => Core0_WB_ExResult_31_dff_42_18_Q
    );
  Core0_WB_ExResult_31_dff_42_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_17_Q,
      Q => Core0_WB_ExResult_31_dff_42_17_Q
    );
  Core0_WB_ExResult_31_dff_42_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_16_Q,
      Q => Core0_WB_ExResult_31_dff_42_16_Q
    );
  Core0_WB_ExResult_31_dff_42_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_15_Q,
      Q => Core0_WB_ExResult_31_dff_42_15_Q
    );
  Core0_WB_ExResult_31_dff_42_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_14_Q,
      Q => Core0_WB_ExResult_31_dff_42_14_Q
    );
  Core0_WB_ExResult_31_dff_42_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_13_Q,
      Q => Core0_WB_ExResult_31_dff_42_13_Q
    );
  Core0_WB_ExResult_31_dff_42_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_12_Q,
      Q => Core0_WB_ExResult_31_dff_42_12_Q
    );
  Core0_WB_ExResult_31_dff_42_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_11_Q,
      Q => Core0_WB_ExResult_31_dff_42_11_Q
    );
  Core0_WB_ExResult_31_dff_42_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_10_Q,
      Q => Core0_WB_ExResult_31_dff_42_10_Q
    );
  Core0_WB_ExResult_31_dff_42_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_9_Q,
      Q => Core0_WB_ExResult_31_dff_42_9_Q
    );
  Core0_WB_ExResult_31_dff_42_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_8_Q,
      Q => Core0_WB_ExResult_31_dff_42_8_Q
    );
  Core0_WB_ExResult_31_dff_42_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_7_Q,
      Q => Core0_WB_ExResult_31_dff_42_7_Q
    );
  Core0_WB_ExResult_31_dff_42_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_6_Q,
      Q => Core0_WB_ExResult_31_dff_42_6_Q
    );
  Core0_WB_ExResult_31_dff_42_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_5_Q,
      Q => Core0_WB_ExResult_31_dff_42_5_Q
    );
  Core0_WB_ExResult_31_dff_42_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_4_Q,
      Q => Core0_WB_ExResult_31_dff_42_4_Q
    );
  Core0_WB_ExResult_31_dff_42_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_3_Q,
      Q => Core0_WB_ExResult_31_dff_42_3_Q
    );
  Core0_WB_ExResult_31_dff_42_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_2_Q,
      Q => Core0_WB_ExResult_31_dff_42_2_Q
    );
  Core0_WB_ExResult_31_dff_42_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_1_Q,
      Q => Core0_WB_ExResult_31_dff_42_1_Q
    );
  Core0_WB_ExResult_31_dff_42_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_ExResult_31_dff_21_0_Q,
      Q => Core0_WB_ExResult_31_dff_42_0_Q
    );
  Core0_WB_RegWE : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_MEM_RegWE_320,
      Q => Core0_WB_RegWE_319
    );
  Core0_MEM_ExResult_31_dff_21_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(31),
      Q => Core0_MEM_ExResult_31_dff_21_31_Q
    );
  Core0_MEM_ExResult_31_dff_21_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(30),
      Q => Core0_MEM_ExResult_31_dff_21_30_Q
    );
  Core0_MEM_ExResult_31_dff_21_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(29),
      Q => Core0_MEM_ExResult_31_dff_21_29_Q
    );
  Core0_MEM_ExResult_31_dff_21_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(28),
      Q => Core0_MEM_ExResult_31_dff_21_28_Q
    );
  Core0_MEM_ExResult_31_dff_21_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(27),
      Q => Core0_MEM_ExResult_31_dff_21_27_Q
    );
  Core0_MEM_ExResult_31_dff_21_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(26),
      Q => Core0_MEM_ExResult_31_dff_21_26_Q
    );
  Core0_MEM_ExResult_31_dff_21_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(25),
      Q => Core0_MEM_ExResult_31_dff_21_25_Q
    );
  Core0_MEM_ExResult_31_dff_21_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(24),
      Q => Core0_MEM_ExResult_31_dff_21_24_Q
    );
  Core0_MEM_ExResult_31_dff_21_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(23),
      Q => Core0_MEM_ExResult_31_dff_21_23_Q
    );
  Core0_MEM_ExResult_31_dff_21_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(22),
      Q => Core0_MEM_ExResult_31_dff_21_22_Q
    );
  Core0_MEM_ExResult_31_dff_21_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(21),
      Q => Core0_MEM_ExResult_31_dff_21_21_Q
    );
  Core0_MEM_ExResult_31_dff_21_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(20),
      Q => Core0_MEM_ExResult_31_dff_21_20_Q
    );
  Core0_MEM_ExResult_31_dff_21_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(19),
      Q => Core0_MEM_ExResult_31_dff_21_19_Q
    );
  Core0_MEM_ExResult_31_dff_21_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(18),
      Q => Core0_MEM_ExResult_31_dff_21_18_Q
    );
  Core0_MEM_ExResult_31_dff_21_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(17),
      Q => Core0_MEM_ExResult_31_dff_21_17_Q
    );
  Core0_MEM_ExResult_31_dff_21_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(16),
      Q => Core0_MEM_ExResult_31_dff_21_16_Q
    );
  Core0_MEM_ExResult_31_dff_21_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(15),
      Q => Core0_MEM_ExResult_31_dff_21_15_Q
    );
  Core0_MEM_ExResult_31_dff_21_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(14),
      Q => Core0_MEM_ExResult_31_dff_21_14_Q
    );
  Core0_MEM_ExResult_31_dff_21_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(13),
      Q => Core0_MEM_ExResult_31_dff_21_13_Q
    );
  Core0_MEM_ExResult_31_dff_21_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(12),
      Q => Core0_MEM_ExResult_31_dff_21_12_Q
    );
  Core0_MEM_ExResult_31_dff_21_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(11),
      Q => Core0_MEM_ExResult_31_dff_21_11_Q
    );
  Core0_MEM_ExResult_31_dff_21_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(10),
      Q => Core0_MEM_ExResult_31_dff_21_10_Q
    );
  Core0_MEM_ExResult_31_dff_21_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(9),
      Q => Core0_MEM_ExResult_31_dff_21_9_Q
    );
  Core0_MEM_ExResult_31_dff_21_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(8),
      Q => Core0_MEM_ExResult_31_dff_21_8_Q
    );
  Core0_MEM_ExResult_31_dff_21_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(7),
      Q => Core0_MEM_ExResult_31_dff_21_7_Q
    );
  Core0_MEM_ExResult_31_dff_21_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(6),
      Q => Core0_MEM_ExResult_31_dff_21_6_Q
    );
  Core0_MEM_ExResult_31_dff_21_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(5),
      Q => Core0_MEM_ExResult_31_dff_21_5_Q
    );
  Core0_MEM_ExResult_31_dff_21_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(4),
      Q => Core0_MEM_ExResult_31_dff_21_4_Q
    );
  Core0_MEM_ExResult_31_dff_21_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(3),
      Q => Core0_MEM_ExResult_31_dff_21_3_Q
    );
  Core0_MEM_ExResult_31_dff_21_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(2),
      Q => Core0_MEM_ExResult_31_dff_21_2_Q
    );
  Core0_MEM_ExResult_31_dff_21_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(1),
      Q => Core0_MEM_ExResult_31_dff_21_1_Q
    );
  Core0_MEM_ExResult_31_dff_21_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_Result(0),
      Q => Core0_MEM_ExResult_31_dff_21_0_Q
    );
  Core0_MEM_RegWE : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_RegWE_211,
      Q => Core0_MEM_RegWE_320
    );
  Core0_EX_MSR_C_WE : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_MSR_C_WE,
      Q => Core0_EX_MSR_C_WE_212
    );
  Core0_EX_OpC : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpC,
      Q => Core0_EX_OpC_213
    );
  Core0_EX_RegWE : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_RegWE,
      Q => Core0_EX_RegWE_211
    );
  Core0_EX_OpB_32_dff_13_32 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(32),
      Q => Core0_EX_OpB_32_dff_13_32_Q
    );
  Core0_EX_OpB_32_dff_13_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(31),
      Q => Core0_EX_OpB_32_dff_13_31_Q
    );
  Core0_EX_OpB_32_dff_13_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(30),
      Q => Core0_EX_OpB_32_dff_13_30_Q
    );
  Core0_EX_OpB_32_dff_13_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(29),
      Q => Core0_EX_OpB_32_dff_13_29_Q
    );
  Core0_EX_OpB_32_dff_13_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(28),
      Q => Core0_EX_OpB_32_dff_13_28_Q
    );
  Core0_EX_OpB_32_dff_13_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(27),
      Q => Core0_EX_OpB_32_dff_13_27_Q
    );
  Core0_EX_OpB_32_dff_13_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(26),
      Q => Core0_EX_OpB_32_dff_13_26_Q
    );
  Core0_EX_OpB_32_dff_13_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(25),
      Q => Core0_EX_OpB_32_dff_13_25_Q
    );
  Core0_EX_OpB_32_dff_13_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(24),
      Q => Core0_EX_OpB_32_dff_13_24_Q
    );
  Core0_EX_OpB_32_dff_13_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(23),
      Q => Core0_EX_OpB_32_dff_13_23_Q
    );
  Core0_EX_OpB_32_dff_13_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(22),
      Q => Core0_EX_OpB_32_dff_13_22_Q
    );
  Core0_EX_OpB_32_dff_13_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(21),
      Q => Core0_EX_OpB_32_dff_13_21_Q
    );
  Core0_EX_OpB_32_dff_13_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(20),
      Q => Core0_EX_OpB_32_dff_13_20_Q
    );
  Core0_EX_OpB_32_dff_13_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(19),
      Q => Core0_EX_OpB_32_dff_13_19_Q
    );
  Core0_EX_OpB_32_dff_13_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(18),
      Q => Core0_EX_OpB_32_dff_13_18_Q
    );
  Core0_EX_OpB_32_dff_13_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(17),
      Q => Core0_EX_OpB_32_dff_13_17_Q
    );
  Core0_EX_OpB_32_dff_13_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(16),
      Q => Core0_EX_OpB_32_dff_13_16_Q
    );
  Core0_EX_OpB_32_dff_13_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(15),
      Q => Core0_EX_OpB_32_dff_13_15_Q
    );
  Core0_EX_OpB_32_dff_13_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(14),
      Q => Core0_EX_OpB_32_dff_13_14_Q
    );
  Core0_EX_OpB_32_dff_13_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(13),
      Q => Core0_EX_OpB_32_dff_13_13_Q
    );
  Core0_EX_OpB_32_dff_13_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(12),
      Q => Core0_EX_OpB_32_dff_13_12_Q
    );
  Core0_EX_OpB_32_dff_13_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(11),
      Q => Core0_EX_OpB_32_dff_13_11_Q
    );
  Core0_EX_OpB_32_dff_13_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(10),
      Q => Core0_EX_OpB_32_dff_13_10_Q
    );
  Core0_EX_OpB_32_dff_13_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(9),
      Q => Core0_EX_OpB_32_dff_13_9_Q
    );
  Core0_EX_OpB_32_dff_13_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(8),
      Q => Core0_EX_OpB_32_dff_13_8_Q
    );
  Core0_EX_OpB_32_dff_13_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(7),
      Q => Core0_EX_OpB_32_dff_13_7_Q
    );
  Core0_EX_OpB_32_dff_13_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(6),
      Q => Core0_EX_OpB_32_dff_13_6_Q
    );
  Core0_EX_OpB_32_dff_13_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(5),
      Q => Core0_EX_OpB_32_dff_13_5_Q
    );
  Core0_EX_OpB_32_dff_13_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(4),
      Q => Core0_EX_OpB_32_dff_13_4_Q
    );
  Core0_EX_OpB_32_dff_13_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(3),
      Q => Core0_EX_OpB_32_dff_13_3_Q
    );
  Core0_EX_OpB_32_dff_13_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(2),
      Q => Core0_EX_OpB_32_dff_13_2_Q
    );
  Core0_EX_OpB_32_dff_13_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(1),
      Q => Core0_EX_OpB_32_dff_13_1_Q
    );
  Core0_EX_OpB_32_dff_13_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(0),
      Q => Core0_EX_OpB_32_dff_13_0_Q
    );
  Core0_EX_OpA_32_dff_11_32 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(32),
      Q => Core0_EX_OpA_32_dff_11_32_Q
    );
  Core0_EX_OpA_32_dff_11_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(31),
      Q => Core0_EX_OpA_32_dff_11_31_Q
    );
  Core0_EX_OpA_32_dff_11_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(30),
      Q => Core0_EX_OpA_32_dff_11_30_Q
    );
  Core0_EX_OpA_32_dff_11_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(29),
      Q => Core0_EX_OpA_32_dff_11_29_Q
    );
  Core0_EX_OpA_32_dff_11_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(28),
      Q => Core0_EX_OpA_32_dff_11_28_Q
    );
  Core0_EX_OpA_32_dff_11_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(27),
      Q => Core0_EX_OpA_32_dff_11_27_Q
    );
  Core0_EX_OpA_32_dff_11_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(26),
      Q => Core0_EX_OpA_32_dff_11_26_Q
    );
  Core0_EX_OpA_32_dff_11_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(25),
      Q => Core0_EX_OpA_32_dff_11_25_Q
    );
  Core0_EX_OpA_32_dff_11_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(24),
      Q => Core0_EX_OpA_32_dff_11_24_Q
    );
  Core0_EX_OpA_32_dff_11_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(23),
      Q => Core0_EX_OpA_32_dff_11_23_Q
    );
  Core0_EX_OpA_32_dff_11_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(22),
      Q => Core0_EX_OpA_32_dff_11_22_Q
    );
  Core0_EX_OpA_32_dff_11_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(21),
      Q => Core0_EX_OpA_32_dff_11_21_Q
    );
  Core0_EX_OpA_32_dff_11_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(20),
      Q => Core0_EX_OpA_32_dff_11_20_Q
    );
  Core0_EX_OpA_32_dff_11_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(19),
      Q => Core0_EX_OpA_32_dff_11_19_Q
    );
  Core0_EX_OpA_32_dff_11_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(18),
      Q => Core0_EX_OpA_32_dff_11_18_Q
    );
  Core0_EX_OpA_32_dff_11_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(17),
      Q => Core0_EX_OpA_32_dff_11_17_Q
    );
  Core0_EX_OpA_32_dff_11_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(16),
      Q => Core0_EX_OpA_32_dff_11_16_Q
    );
  Core0_EX_OpA_32_dff_11_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(15),
      Q => Core0_EX_OpA_32_dff_11_15_Q
    );
  Core0_EX_OpA_32_dff_11_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(14),
      Q => Core0_EX_OpA_32_dff_11_14_Q
    );
  Core0_EX_OpA_32_dff_11_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(13),
      Q => Core0_EX_OpA_32_dff_11_13_Q
    );
  Core0_EX_OpA_32_dff_11_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(12),
      Q => Core0_EX_OpA_32_dff_11_12_Q
    );
  Core0_EX_OpA_32_dff_11_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(11),
      Q => Core0_EX_OpA_32_dff_11_11_Q
    );
  Core0_EX_OpA_32_dff_11_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(10),
      Q => Core0_EX_OpA_32_dff_11_10_Q
    );
  Core0_EX_OpA_32_dff_11_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(9),
      Q => Core0_EX_OpA_32_dff_11_9_Q
    );
  Core0_EX_OpA_32_dff_11_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(8),
      Q => Core0_EX_OpA_32_dff_11_8_Q
    );
  Core0_EX_OpA_32_dff_11_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(7),
      Q => Core0_EX_OpA_32_dff_11_7_Q
    );
  Core0_EX_OpA_32_dff_11_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(6),
      Q => Core0_EX_OpA_32_dff_11_6_Q
    );
  Core0_EX_OpA_32_dff_11_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(5),
      Q => Core0_EX_OpA_32_dff_11_5_Q
    );
  Core0_EX_OpA_32_dff_11_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(4),
      Q => Core0_EX_OpA_32_dff_11_4_Q
    );
  Core0_EX_OpA_32_dff_11_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(3),
      Q => Core0_EX_OpA_32_dff_11_3_Q
    );
  Core0_EX_OpA_32_dff_11_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(2),
      Q => Core0_EX_OpA_32_dff_11_2_Q
    );
  Core0_EX_OpA_32_dff_11_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(1),
      Q => Core0_EX_OpA_32_dff_11_1_Q
    );
  Core0_EX_OpA_32_dff_11_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpA(0),
      Q => Core0_EX_OpA_32_dff_11_0_Q
    );
  Core0_EX_CTRL_2_dff_9_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExCTRL(2),
      Q => Core0_EX_CTRL_2_dff_9_2_Q
    );
  Core0_EX_CTRL_2_dff_9_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExCTRL(1),
      Q => Core0_EX_CTRL_2_dff_9_1_Q
    );
  Core0_EX_CTRL_2_dff_9_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExCTRL(0),
      Q => Core0_EX_CTRL_2_dff_9_0_Q
    );
  Core0_ID_STAGE_ENABLE : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_Data_Hazard_INV_3_o,
      Q => Core0_ID_STAGE_ENABLE_318
    );
  Core0_uDecoder_MSR_I : FD
    port map (
      C => clk_BUFGP_0,
      D => Core0_uDecoder_NewFlagKValue,
      Q => Core0_uDecoder_MSR_I_708
    );
  Core0_uDecoder_RImm16_15_dff_532_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(15),
      Q => Core0_uDecoder_RImm16_15_dff_532_15_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(14),
      Q => Core0_uDecoder_RImm16_15_dff_532_14_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(13),
      Q => Core0_uDecoder_RImm16_15_dff_532_13_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(12),
      Q => Core0_uDecoder_RImm16_15_dff_532_12_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(11),
      Q => Core0_uDecoder_RImm16_15_dff_532_11_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(10),
      Q => Core0_uDecoder_RImm16_15_dff_532_10_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(9),
      Q => Core0_uDecoder_RImm16_15_dff_532_9_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(8),
      Q => Core0_uDecoder_RImm16_15_dff_532_8_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(7),
      Q => Core0_uDecoder_RImm16_15_dff_532_7_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(6),
      Q => Core0_uDecoder_RImm16_15_dff_532_6_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(5),
      Q => Core0_uDecoder_RImm16_15_dff_532_5_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(4),
      Q => Core0_uDecoder_RImm16_15_dff_532_4_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(3),
      Q => Core0_uDecoder_RImm16_15_dff_532_3_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(2),
      Q => Core0_uDecoder_RImm16_15_dff_532_2_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(1),
      Q => Core0_uDecoder_RImm16_15_dff_532_1_Q
    );
  Core0_uDecoder_RImm16_15_dff_532_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uDecoder_NewFlagKValue,
      CLR => reset_IBUF_1,
      D => I(0),
      Q => Core0_uDecoder_RImm16_15_dff_532_0_Q
    );
  Core0_uRF_Mmux_DoutD_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(0),
      I3 => Core0_uRF_RegisterTable_19(0),
      I4 => Core0_uRF_RegisterTable_17(0),
      I5 => Core0_uRF_RegisterTable_16(0),
      O => Core0_uRF_Mmux_DoutD_7_709
    );
  Core0_uRF_Mmux_DoutD_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(0),
      I3 => Core0_uRF_RegisterTable_23(0),
      I4 => Core0_uRF_RegisterTable_21(0),
      I5 => Core0_uRF_RegisterTable_20(0),
      O => Core0_uRF_Mmux_DoutD_8_710
    );
  Core0_uRF_Mmux_DoutD_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(0),
      I3 => Core0_uRF_RegisterTable_27(0),
      I4 => Core0_uRF_RegisterTable_25(0),
      I5 => Core0_uRF_RegisterTable_24(0),
      O => Core0_uRF_Mmux_DoutD_81_711
    );
  Core0_uRF_Mmux_DoutD_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(0),
      I3 => Core0_uRF_RegisterTable_31(0),
      I4 => Core0_uRF_RegisterTable_29(0),
      I5 => Core0_uRF_RegisterTable_28(0),
      O => Core0_uRF_Mmux_DoutD_9_712
    );
  Core0_uRF_Mmux_DoutD_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_81_711,
      I3 => Core0_uRF_Mmux_DoutD_9_712,
      I4 => Core0_uRF_Mmux_DoutD_8_710,
      I5 => Core0_uRF_Mmux_DoutD_7_709,
      O => Core0_uRF_Mmux_DoutD_3_713
    );
  Core0_uRF_Mmux_DoutD_82 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(0),
      I3 => Core0_uRF_RegisterTable_3(0),
      I4 => Core0_uRF_RegisterTable_1(0),
      O => Core0_uRF_Mmux_DoutD_82_714
    );
  Core0_uRF_Mmux_DoutD_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(0),
      I3 => Core0_uRF_RegisterTable_7(0),
      I4 => Core0_uRF_RegisterTable_5(0),
      I5 => Core0_uRF_RegisterTable_4(0),
      O => Core0_uRF_Mmux_DoutD_91_715
    );
  Core0_uRF_Mmux_DoutD_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(0),
      I3 => Core0_uRF_RegisterTable_11(0),
      I4 => Core0_uRF_RegisterTable_9(0),
      I5 => Core0_uRF_RegisterTable_8(0),
      O => Core0_uRF_Mmux_DoutD_92_716
    );
  Core0_uRF_Mmux_DoutD_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(0),
      I3 => Core0_uRF_RegisterTable_15(0),
      I4 => Core0_uRF_RegisterTable_13(0),
      I5 => Core0_uRF_RegisterTable_12(0),
      O => Core0_uRF_Mmux_DoutD_10_717
    );
  Core0_uRF_Mmux_DoutD_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_92_716,
      I3 => Core0_uRF_Mmux_DoutD_10_717,
      I4 => Core0_uRF_Mmux_DoutD_91_715,
      I5 => Core0_uRF_Mmux_DoutD_82_714,
      O => Core0_uRF_Mmux_DoutD_4_718
    );
  Core0_uRF_Mmux_DoutD_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_4_718,
      I1 => Core0_uRF_Mmux_DoutD_3_713,
      S => I(25),
      O => Core0_ID_RegDD(0)
    );
  Core0_uRF_Mmux_DoutD_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(10),
      I3 => Core0_uRF_RegisterTable_19(10),
      I4 => Core0_uRF_RegisterTable_17(10),
      I5 => Core0_uRF_RegisterTable_16(10),
      O => Core0_uRF_Mmux_DoutD_71_719
    );
  Core0_uRF_Mmux_DoutD_83 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(10),
      I3 => Core0_uRF_RegisterTable_23(10),
      I4 => Core0_uRF_RegisterTable_21(10),
      I5 => Core0_uRF_RegisterTable_20(10),
      O => Core0_uRF_Mmux_DoutD_83_720
    );
  Core0_uRF_Mmux_DoutD_84 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(10),
      I3 => Core0_uRF_RegisterTable_27(10),
      I4 => Core0_uRF_RegisterTable_25(10),
      I5 => Core0_uRF_RegisterTable_24(10),
      O => Core0_uRF_Mmux_DoutD_84_721
    );
  Core0_uRF_Mmux_DoutD_93 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(10),
      I3 => Core0_uRF_RegisterTable_31(10),
      I4 => Core0_uRF_RegisterTable_29(10),
      I5 => Core0_uRF_RegisterTable_28(10),
      O => Core0_uRF_Mmux_DoutD_93_722
    );
  Core0_uRF_Mmux_DoutD_31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_84_721,
      I3 => Core0_uRF_Mmux_DoutD_93_722,
      I4 => Core0_uRF_Mmux_DoutD_83_720,
      I5 => Core0_uRF_Mmux_DoutD_71_719,
      O => Core0_uRF_Mmux_DoutD_31_723
    );
  Core0_uRF_Mmux_DoutD_85 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(10),
      I3 => Core0_uRF_RegisterTable_3(10),
      I4 => Core0_uRF_RegisterTable_1(10),
      O => Core0_uRF_Mmux_DoutD_85_724
    );
  Core0_uRF_Mmux_DoutD_94 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(10),
      I3 => Core0_uRF_RegisterTable_7(10),
      I4 => Core0_uRF_RegisterTable_5(10),
      I5 => Core0_uRF_RegisterTable_4(10),
      O => Core0_uRF_Mmux_DoutD_94_725
    );
  Core0_uRF_Mmux_DoutD_95 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(10),
      I3 => Core0_uRF_RegisterTable_11(10),
      I4 => Core0_uRF_RegisterTable_9(10),
      I5 => Core0_uRF_RegisterTable_8(10),
      O => Core0_uRF_Mmux_DoutD_95_726
    );
  Core0_uRF_Mmux_DoutD_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(10),
      I3 => Core0_uRF_RegisterTable_15(10),
      I4 => Core0_uRF_RegisterTable_13(10),
      I5 => Core0_uRF_RegisterTable_12(10),
      O => Core0_uRF_Mmux_DoutD_101_727
    );
  Core0_uRF_Mmux_DoutD_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_95_726,
      I3 => Core0_uRF_Mmux_DoutD_101_727,
      I4 => Core0_uRF_Mmux_DoutD_94_725,
      I5 => Core0_uRF_Mmux_DoutD_85_724,
      O => Core0_uRF_Mmux_DoutD_41_728
    );
  Core0_uRF_Mmux_DoutD_2_f7_0 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_41_728,
      I1 => Core0_uRF_Mmux_DoutD_31_723,
      S => I(25),
      O => Core0_ID_RegDD(10)
    );
  Core0_uRF_Mmux_DoutD_72 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(11),
      I3 => Core0_uRF_RegisterTable_19(11),
      I4 => Core0_uRF_RegisterTable_17(11),
      I5 => Core0_uRF_RegisterTable_16(11),
      O => Core0_uRF_Mmux_DoutD_72_729
    );
  Core0_uRF_Mmux_DoutD_86 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(11),
      I3 => Core0_uRF_RegisterTable_23(11),
      I4 => Core0_uRF_RegisterTable_21(11),
      I5 => Core0_uRF_RegisterTable_20(11),
      O => Core0_uRF_Mmux_DoutD_86_730
    );
  Core0_uRF_Mmux_DoutD_87 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(11),
      I3 => Core0_uRF_RegisterTable_27(11),
      I4 => Core0_uRF_RegisterTable_25(11),
      I5 => Core0_uRF_RegisterTable_24(11),
      O => Core0_uRF_Mmux_DoutD_87_731
    );
  Core0_uRF_Mmux_DoutD_96 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(11),
      I3 => Core0_uRF_RegisterTable_31(11),
      I4 => Core0_uRF_RegisterTable_29(11),
      I5 => Core0_uRF_RegisterTable_28(11),
      O => Core0_uRF_Mmux_DoutD_96_732
    );
  Core0_uRF_Mmux_DoutD_32 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_87_731,
      I3 => Core0_uRF_Mmux_DoutD_96_732,
      I4 => Core0_uRF_Mmux_DoutD_86_730,
      I5 => Core0_uRF_Mmux_DoutD_72_729,
      O => Core0_uRF_Mmux_DoutD_32_733
    );
  Core0_uRF_Mmux_DoutD_88 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(11),
      I3 => Core0_uRF_RegisterTable_3(11),
      I4 => Core0_uRF_RegisterTable_1(11),
      O => Core0_uRF_Mmux_DoutD_88_734
    );
  Core0_uRF_Mmux_DoutD_97 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(11),
      I3 => Core0_uRF_RegisterTable_7(11),
      I4 => Core0_uRF_RegisterTable_5(11),
      I5 => Core0_uRF_RegisterTable_4(11),
      O => Core0_uRF_Mmux_DoutD_97_735
    );
  Core0_uRF_Mmux_DoutD_98 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(11),
      I3 => Core0_uRF_RegisterTable_11(11),
      I4 => Core0_uRF_RegisterTable_9(11),
      I5 => Core0_uRF_RegisterTable_8(11),
      O => Core0_uRF_Mmux_DoutD_98_736
    );
  Core0_uRF_Mmux_DoutD_102 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(11),
      I3 => Core0_uRF_RegisterTable_15(11),
      I4 => Core0_uRF_RegisterTable_13(11),
      I5 => Core0_uRF_RegisterTable_12(11),
      O => Core0_uRF_Mmux_DoutD_102_737
    );
  Core0_uRF_Mmux_DoutD_42 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_98_736,
      I3 => Core0_uRF_Mmux_DoutD_102_737,
      I4 => Core0_uRF_Mmux_DoutD_97_735,
      I5 => Core0_uRF_Mmux_DoutD_88_734,
      O => Core0_uRF_Mmux_DoutD_42_738
    );
  Core0_uRF_Mmux_DoutD_2_f7_1 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_42_738,
      I1 => Core0_uRF_Mmux_DoutD_32_733,
      S => I(25),
      O => Core0_ID_RegDD(11)
    );
  Core0_uRF_Mmux_DoutD_73 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(12),
      I3 => Core0_uRF_RegisterTable_19(12),
      I4 => Core0_uRF_RegisterTable_17(12),
      I5 => Core0_uRF_RegisterTable_16(12),
      O => Core0_uRF_Mmux_DoutD_73_739
    );
  Core0_uRF_Mmux_DoutD_89 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(12),
      I3 => Core0_uRF_RegisterTable_23(12),
      I4 => Core0_uRF_RegisterTable_21(12),
      I5 => Core0_uRF_RegisterTable_20(12),
      O => Core0_uRF_Mmux_DoutD_89_740
    );
  Core0_uRF_Mmux_DoutD_810 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(12),
      I3 => Core0_uRF_RegisterTable_27(12),
      I4 => Core0_uRF_RegisterTable_25(12),
      I5 => Core0_uRF_RegisterTable_24(12),
      O => Core0_uRF_Mmux_DoutD_810_741
    );
  Core0_uRF_Mmux_DoutD_99 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(12),
      I3 => Core0_uRF_RegisterTable_31(12),
      I4 => Core0_uRF_RegisterTable_29(12),
      I5 => Core0_uRF_RegisterTable_28(12),
      O => Core0_uRF_Mmux_DoutD_99_742
    );
  Core0_uRF_Mmux_DoutD_33 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_810_741,
      I3 => Core0_uRF_Mmux_DoutD_99_742,
      I4 => Core0_uRF_Mmux_DoutD_89_740,
      I5 => Core0_uRF_Mmux_DoutD_73_739,
      O => Core0_uRF_Mmux_DoutD_33_743
    );
  Core0_uRF_Mmux_DoutD_811 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(12),
      I3 => Core0_uRF_RegisterTable_3(12),
      I4 => Core0_uRF_RegisterTable_1(12),
      O => Core0_uRF_Mmux_DoutD_811_744
    );
  Core0_uRF_Mmux_DoutD_910 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(12),
      I3 => Core0_uRF_RegisterTable_7(12),
      I4 => Core0_uRF_RegisterTable_5(12),
      I5 => Core0_uRF_RegisterTable_4(12),
      O => Core0_uRF_Mmux_DoutD_910_745
    );
  Core0_uRF_Mmux_DoutD_911 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(12),
      I3 => Core0_uRF_RegisterTable_11(12),
      I4 => Core0_uRF_RegisterTable_9(12),
      I5 => Core0_uRF_RegisterTable_8(12),
      O => Core0_uRF_Mmux_DoutD_911_746
    );
  Core0_uRF_Mmux_DoutD_103 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(12),
      I3 => Core0_uRF_RegisterTable_15(12),
      I4 => Core0_uRF_RegisterTable_13(12),
      I5 => Core0_uRF_RegisterTable_12(12),
      O => Core0_uRF_Mmux_DoutD_103_747
    );
  Core0_uRF_Mmux_DoutD_43 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_911_746,
      I3 => Core0_uRF_Mmux_DoutD_103_747,
      I4 => Core0_uRF_Mmux_DoutD_910_745,
      I5 => Core0_uRF_Mmux_DoutD_811_744,
      O => Core0_uRF_Mmux_DoutD_43_748
    );
  Core0_uRF_Mmux_DoutD_2_f7_2 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_43_748,
      I1 => Core0_uRF_Mmux_DoutD_33_743,
      S => I(25),
      O => Core0_ID_RegDD(12)
    );
  Core0_uRF_Mmux_DoutD_74 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(13),
      I3 => Core0_uRF_RegisterTable_19(13),
      I4 => Core0_uRF_RegisterTable_17(13),
      I5 => Core0_uRF_RegisterTable_16(13),
      O => Core0_uRF_Mmux_DoutD_74_749
    );
  Core0_uRF_Mmux_DoutD_812 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(13),
      I3 => Core0_uRF_RegisterTable_23(13),
      I4 => Core0_uRF_RegisterTable_21(13),
      I5 => Core0_uRF_RegisterTable_20(13),
      O => Core0_uRF_Mmux_DoutD_812_750
    );
  Core0_uRF_Mmux_DoutD_813 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(13),
      I3 => Core0_uRF_RegisterTable_27(13),
      I4 => Core0_uRF_RegisterTable_25(13),
      I5 => Core0_uRF_RegisterTable_24(13),
      O => Core0_uRF_Mmux_DoutD_813_751
    );
  Core0_uRF_Mmux_DoutD_912 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(13),
      I3 => Core0_uRF_RegisterTable_31(13),
      I4 => Core0_uRF_RegisterTable_29(13),
      I5 => Core0_uRF_RegisterTable_28(13),
      O => Core0_uRF_Mmux_DoutD_912_752
    );
  Core0_uRF_Mmux_DoutD_34 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_813_751,
      I3 => Core0_uRF_Mmux_DoutD_912_752,
      I4 => Core0_uRF_Mmux_DoutD_812_750,
      I5 => Core0_uRF_Mmux_DoutD_74_749,
      O => Core0_uRF_Mmux_DoutD_34_753
    );
  Core0_uRF_Mmux_DoutD_814 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(13),
      I3 => Core0_uRF_RegisterTable_3(13),
      I4 => Core0_uRF_RegisterTable_1(13),
      O => Core0_uRF_Mmux_DoutD_814_754
    );
  Core0_uRF_Mmux_DoutD_913 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(13),
      I3 => Core0_uRF_RegisterTable_7(13),
      I4 => Core0_uRF_RegisterTable_5(13),
      I5 => Core0_uRF_RegisterTable_4(13),
      O => Core0_uRF_Mmux_DoutD_913_755
    );
  Core0_uRF_Mmux_DoutD_914 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(13),
      I3 => Core0_uRF_RegisterTable_11(13),
      I4 => Core0_uRF_RegisterTable_9(13),
      I5 => Core0_uRF_RegisterTable_8(13),
      O => Core0_uRF_Mmux_DoutD_914_756
    );
  Core0_uRF_Mmux_DoutD_104 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(13),
      I3 => Core0_uRF_RegisterTable_15(13),
      I4 => Core0_uRF_RegisterTable_13(13),
      I5 => Core0_uRF_RegisterTable_12(13),
      O => Core0_uRF_Mmux_DoutD_104_757
    );
  Core0_uRF_Mmux_DoutD_44 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_914_756,
      I3 => Core0_uRF_Mmux_DoutD_104_757,
      I4 => Core0_uRF_Mmux_DoutD_913_755,
      I5 => Core0_uRF_Mmux_DoutD_814_754,
      O => Core0_uRF_Mmux_DoutD_44_758
    );
  Core0_uRF_Mmux_DoutD_2_f7_3 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_44_758,
      I1 => Core0_uRF_Mmux_DoutD_34_753,
      S => I(25),
      O => Core0_ID_RegDD(13)
    );
  Core0_uRF_Mmux_DoutD_75 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(14),
      I3 => Core0_uRF_RegisterTable_19(14),
      I4 => Core0_uRF_RegisterTable_17(14),
      I5 => Core0_uRF_RegisterTable_16(14),
      O => Core0_uRF_Mmux_DoutD_75_759
    );
  Core0_uRF_Mmux_DoutD_815 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(14),
      I3 => Core0_uRF_RegisterTable_23(14),
      I4 => Core0_uRF_RegisterTable_21(14),
      I5 => Core0_uRF_RegisterTable_20(14),
      O => Core0_uRF_Mmux_DoutD_815_760
    );
  Core0_uRF_Mmux_DoutD_816 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(14),
      I3 => Core0_uRF_RegisterTable_27(14),
      I4 => Core0_uRF_RegisterTable_25(14),
      I5 => Core0_uRF_RegisterTable_24(14),
      O => Core0_uRF_Mmux_DoutD_816_761
    );
  Core0_uRF_Mmux_DoutD_915 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(14),
      I3 => Core0_uRF_RegisterTable_31(14),
      I4 => Core0_uRF_RegisterTable_29(14),
      I5 => Core0_uRF_RegisterTable_28(14),
      O => Core0_uRF_Mmux_DoutD_915_762
    );
  Core0_uRF_Mmux_DoutD_35 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_816_761,
      I3 => Core0_uRF_Mmux_DoutD_915_762,
      I4 => Core0_uRF_Mmux_DoutD_815_760,
      I5 => Core0_uRF_Mmux_DoutD_75_759,
      O => Core0_uRF_Mmux_DoutD_35_763
    );
  Core0_uRF_Mmux_DoutD_817 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(14),
      I3 => Core0_uRF_RegisterTable_3(14),
      I4 => Core0_uRF_RegisterTable_1(14),
      O => Core0_uRF_Mmux_DoutD_817_764
    );
  Core0_uRF_Mmux_DoutD_916 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(14),
      I3 => Core0_uRF_RegisterTable_7(14),
      I4 => Core0_uRF_RegisterTable_5(14),
      I5 => Core0_uRF_RegisterTable_4(14),
      O => Core0_uRF_Mmux_DoutD_916_765
    );
  Core0_uRF_Mmux_DoutD_917 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(14),
      I3 => Core0_uRF_RegisterTable_11(14),
      I4 => Core0_uRF_RegisterTable_9(14),
      I5 => Core0_uRF_RegisterTable_8(14),
      O => Core0_uRF_Mmux_DoutD_917_766
    );
  Core0_uRF_Mmux_DoutD_105 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(14),
      I3 => Core0_uRF_RegisterTable_15(14),
      I4 => Core0_uRF_RegisterTable_13(14),
      I5 => Core0_uRF_RegisterTable_12(14),
      O => Core0_uRF_Mmux_DoutD_105_767
    );
  Core0_uRF_Mmux_DoutD_45 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_917_766,
      I3 => Core0_uRF_Mmux_DoutD_105_767,
      I4 => Core0_uRF_Mmux_DoutD_916_765,
      I5 => Core0_uRF_Mmux_DoutD_817_764,
      O => Core0_uRF_Mmux_DoutD_45_768
    );
  Core0_uRF_Mmux_DoutD_2_f7_4 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_45_768,
      I1 => Core0_uRF_Mmux_DoutD_35_763,
      S => I(25),
      O => Core0_ID_RegDD(14)
    );
  Core0_uRF_Mmux_DoutD_76 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(15),
      I3 => Core0_uRF_RegisterTable_19(15),
      I4 => Core0_uRF_RegisterTable_17(15),
      I5 => Core0_uRF_RegisterTable_16(15),
      O => Core0_uRF_Mmux_DoutD_76_769
    );
  Core0_uRF_Mmux_DoutD_818 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(15),
      I3 => Core0_uRF_RegisterTable_23(15),
      I4 => Core0_uRF_RegisterTable_21(15),
      I5 => Core0_uRF_RegisterTable_20(15),
      O => Core0_uRF_Mmux_DoutD_818_770
    );
  Core0_uRF_Mmux_DoutD_819 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(15),
      I3 => Core0_uRF_RegisterTable_27(15),
      I4 => Core0_uRF_RegisterTable_25(15),
      I5 => Core0_uRF_RegisterTable_24(15),
      O => Core0_uRF_Mmux_DoutD_819_771
    );
  Core0_uRF_Mmux_DoutD_918 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(15),
      I3 => Core0_uRF_RegisterTable_31(15),
      I4 => Core0_uRF_RegisterTable_29(15),
      I5 => Core0_uRF_RegisterTable_28(15),
      O => Core0_uRF_Mmux_DoutD_918_772
    );
  Core0_uRF_Mmux_DoutD_36 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_819_771,
      I3 => Core0_uRF_Mmux_DoutD_918_772,
      I4 => Core0_uRF_Mmux_DoutD_818_770,
      I5 => Core0_uRF_Mmux_DoutD_76_769,
      O => Core0_uRF_Mmux_DoutD_36_773
    );
  Core0_uRF_Mmux_DoutD_820 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(15),
      I3 => Core0_uRF_RegisterTable_3(15),
      I4 => Core0_uRF_RegisterTable_1(15),
      O => Core0_uRF_Mmux_DoutD_820_774
    );
  Core0_uRF_Mmux_DoutD_919 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(15),
      I3 => Core0_uRF_RegisterTable_7(15),
      I4 => Core0_uRF_RegisterTable_5(15),
      I5 => Core0_uRF_RegisterTable_4(15),
      O => Core0_uRF_Mmux_DoutD_919_775
    );
  Core0_uRF_Mmux_DoutD_920 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(15),
      I3 => Core0_uRF_RegisterTable_11(15),
      I4 => Core0_uRF_RegisterTable_9(15),
      I5 => Core0_uRF_RegisterTable_8(15),
      O => Core0_uRF_Mmux_DoutD_920_776
    );
  Core0_uRF_Mmux_DoutD_106 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(15),
      I3 => Core0_uRF_RegisterTable_15(15),
      I4 => Core0_uRF_RegisterTable_13(15),
      I5 => Core0_uRF_RegisterTable_12(15),
      O => Core0_uRF_Mmux_DoutD_106_777
    );
  Core0_uRF_Mmux_DoutD_46 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_920_776,
      I3 => Core0_uRF_Mmux_DoutD_106_777,
      I4 => Core0_uRF_Mmux_DoutD_919_775,
      I5 => Core0_uRF_Mmux_DoutD_820_774,
      O => Core0_uRF_Mmux_DoutD_46_778
    );
  Core0_uRF_Mmux_DoutD_2_f7_5 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_46_778,
      I1 => Core0_uRF_Mmux_DoutD_36_773,
      S => I(25),
      O => Core0_ID_RegDD(15)
    );
  Core0_uRF_Mmux_DoutD_77 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(16),
      I3 => Core0_uRF_RegisterTable_19(16),
      I4 => Core0_uRF_RegisterTable_17(16),
      I5 => Core0_uRF_RegisterTable_16(16),
      O => Core0_uRF_Mmux_DoutD_77_779
    );
  Core0_uRF_Mmux_DoutD_821 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(16),
      I3 => Core0_uRF_RegisterTable_23(16),
      I4 => Core0_uRF_RegisterTable_21(16),
      I5 => Core0_uRF_RegisterTable_20(16),
      O => Core0_uRF_Mmux_DoutD_821_780
    );
  Core0_uRF_Mmux_DoutD_822 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(16),
      I3 => Core0_uRF_RegisterTable_27(16),
      I4 => Core0_uRF_RegisterTable_25(16),
      I5 => Core0_uRF_RegisterTable_24(16),
      O => Core0_uRF_Mmux_DoutD_822_781
    );
  Core0_uRF_Mmux_DoutD_921 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(16),
      I3 => Core0_uRF_RegisterTable_31(16),
      I4 => Core0_uRF_RegisterTable_29(16),
      I5 => Core0_uRF_RegisterTable_28(16),
      O => Core0_uRF_Mmux_DoutD_921_782
    );
  Core0_uRF_Mmux_DoutD_37 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_822_781,
      I3 => Core0_uRF_Mmux_DoutD_921_782,
      I4 => Core0_uRF_Mmux_DoutD_821_780,
      I5 => Core0_uRF_Mmux_DoutD_77_779,
      O => Core0_uRF_Mmux_DoutD_37_783
    );
  Core0_uRF_Mmux_DoutD_823 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(16),
      I3 => Core0_uRF_RegisterTable_3(16),
      I4 => Core0_uRF_RegisterTable_1(16),
      O => Core0_uRF_Mmux_DoutD_823_784
    );
  Core0_uRF_Mmux_DoutD_922 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(16),
      I3 => Core0_uRF_RegisterTable_7(16),
      I4 => Core0_uRF_RegisterTable_5(16),
      I5 => Core0_uRF_RegisterTable_4(16),
      O => Core0_uRF_Mmux_DoutD_922_785
    );
  Core0_uRF_Mmux_DoutD_923 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(16),
      I3 => Core0_uRF_RegisterTable_11(16),
      I4 => Core0_uRF_RegisterTable_9(16),
      I5 => Core0_uRF_RegisterTable_8(16),
      O => Core0_uRF_Mmux_DoutD_923_786
    );
  Core0_uRF_Mmux_DoutD_107 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(16),
      I3 => Core0_uRF_RegisterTable_15(16),
      I4 => Core0_uRF_RegisterTable_13(16),
      I5 => Core0_uRF_RegisterTable_12(16),
      O => Core0_uRF_Mmux_DoutD_107_787
    );
  Core0_uRF_Mmux_DoutD_47 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_923_786,
      I3 => Core0_uRF_Mmux_DoutD_107_787,
      I4 => Core0_uRF_Mmux_DoutD_922_785,
      I5 => Core0_uRF_Mmux_DoutD_823_784,
      O => Core0_uRF_Mmux_DoutD_47_788
    );
  Core0_uRF_Mmux_DoutD_2_f7_6 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_47_788,
      I1 => Core0_uRF_Mmux_DoutD_37_783,
      S => I(25),
      O => Core0_ID_RegDD(16)
    );
  Core0_uRF_Mmux_DoutD_78 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(17),
      I3 => Core0_uRF_RegisterTable_19(17),
      I4 => Core0_uRF_RegisterTable_17(17),
      I5 => Core0_uRF_RegisterTable_16(17),
      O => Core0_uRF_Mmux_DoutD_78_789
    );
  Core0_uRF_Mmux_DoutD_824 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(17),
      I3 => Core0_uRF_RegisterTable_23(17),
      I4 => Core0_uRF_RegisterTable_21(17),
      I5 => Core0_uRF_RegisterTable_20(17),
      O => Core0_uRF_Mmux_DoutD_824_790
    );
  Core0_uRF_Mmux_DoutD_825 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(17),
      I3 => Core0_uRF_RegisterTable_27(17),
      I4 => Core0_uRF_RegisterTable_25(17),
      I5 => Core0_uRF_RegisterTable_24(17),
      O => Core0_uRF_Mmux_DoutD_825_791
    );
  Core0_uRF_Mmux_DoutD_924 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(17),
      I3 => Core0_uRF_RegisterTable_31(17),
      I4 => Core0_uRF_RegisterTable_29(17),
      I5 => Core0_uRF_RegisterTable_28(17),
      O => Core0_uRF_Mmux_DoutD_924_792
    );
  Core0_uRF_Mmux_DoutD_38 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_825_791,
      I3 => Core0_uRF_Mmux_DoutD_924_792,
      I4 => Core0_uRF_Mmux_DoutD_824_790,
      I5 => Core0_uRF_Mmux_DoutD_78_789,
      O => Core0_uRF_Mmux_DoutD_38_793
    );
  Core0_uRF_Mmux_DoutD_826 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(17),
      I3 => Core0_uRF_RegisterTable_3(17),
      I4 => Core0_uRF_RegisterTable_1(17),
      O => Core0_uRF_Mmux_DoutD_826_794
    );
  Core0_uRF_Mmux_DoutD_925 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(17),
      I3 => Core0_uRF_RegisterTable_7(17),
      I4 => Core0_uRF_RegisterTable_5(17),
      I5 => Core0_uRF_RegisterTable_4(17),
      O => Core0_uRF_Mmux_DoutD_925_795
    );
  Core0_uRF_Mmux_DoutD_926 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(17),
      I3 => Core0_uRF_RegisterTable_11(17),
      I4 => Core0_uRF_RegisterTable_9(17),
      I5 => Core0_uRF_RegisterTable_8(17),
      O => Core0_uRF_Mmux_DoutD_926_796
    );
  Core0_uRF_Mmux_DoutD_108 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(17),
      I3 => Core0_uRF_RegisterTable_15(17),
      I4 => Core0_uRF_RegisterTable_13(17),
      I5 => Core0_uRF_RegisterTable_12(17),
      O => Core0_uRF_Mmux_DoutD_108_797
    );
  Core0_uRF_Mmux_DoutD_48 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_926_796,
      I3 => Core0_uRF_Mmux_DoutD_108_797,
      I4 => Core0_uRF_Mmux_DoutD_925_795,
      I5 => Core0_uRF_Mmux_DoutD_826_794,
      O => Core0_uRF_Mmux_DoutD_48_798
    );
  Core0_uRF_Mmux_DoutD_2_f7_7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_48_798,
      I1 => Core0_uRF_Mmux_DoutD_38_793,
      S => I(25),
      O => Core0_ID_RegDD(17)
    );
  Core0_uRF_Mmux_DoutD_79 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(18),
      I3 => Core0_uRF_RegisterTable_19(18),
      I4 => Core0_uRF_RegisterTable_17(18),
      I5 => Core0_uRF_RegisterTable_16(18),
      O => Core0_uRF_Mmux_DoutD_79_799
    );
  Core0_uRF_Mmux_DoutD_827 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(18),
      I3 => Core0_uRF_RegisterTable_23(18),
      I4 => Core0_uRF_RegisterTable_21(18),
      I5 => Core0_uRF_RegisterTable_20(18),
      O => Core0_uRF_Mmux_DoutD_827_800
    );
  Core0_uRF_Mmux_DoutD_828 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(18),
      I3 => Core0_uRF_RegisterTable_27(18),
      I4 => Core0_uRF_RegisterTable_25(18),
      I5 => Core0_uRF_RegisterTable_24(18),
      O => Core0_uRF_Mmux_DoutD_828_801
    );
  Core0_uRF_Mmux_DoutD_927 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(18),
      I3 => Core0_uRF_RegisterTable_31(18),
      I4 => Core0_uRF_RegisterTable_29(18),
      I5 => Core0_uRF_RegisterTable_28(18),
      O => Core0_uRF_Mmux_DoutD_927_802
    );
  Core0_uRF_Mmux_DoutD_39 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_828_801,
      I3 => Core0_uRF_Mmux_DoutD_927_802,
      I4 => Core0_uRF_Mmux_DoutD_827_800,
      I5 => Core0_uRF_Mmux_DoutD_79_799,
      O => Core0_uRF_Mmux_DoutD_39_803
    );
  Core0_uRF_Mmux_DoutD_829 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(18),
      I3 => Core0_uRF_RegisterTable_3(18),
      I4 => Core0_uRF_RegisterTable_1(18),
      O => Core0_uRF_Mmux_DoutD_829_804
    );
  Core0_uRF_Mmux_DoutD_928 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(18),
      I3 => Core0_uRF_RegisterTable_7(18),
      I4 => Core0_uRF_RegisterTable_5(18),
      I5 => Core0_uRF_RegisterTable_4(18),
      O => Core0_uRF_Mmux_DoutD_928_805
    );
  Core0_uRF_Mmux_DoutD_929 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(18),
      I3 => Core0_uRF_RegisterTable_11(18),
      I4 => Core0_uRF_RegisterTable_9(18),
      I5 => Core0_uRF_RegisterTable_8(18),
      O => Core0_uRF_Mmux_DoutD_929_806
    );
  Core0_uRF_Mmux_DoutD_109 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(18),
      I3 => Core0_uRF_RegisterTable_15(18),
      I4 => Core0_uRF_RegisterTable_13(18),
      I5 => Core0_uRF_RegisterTable_12(18),
      O => Core0_uRF_Mmux_DoutD_109_807
    );
  Core0_uRF_Mmux_DoutD_49 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_929_806,
      I3 => Core0_uRF_Mmux_DoutD_109_807,
      I4 => Core0_uRF_Mmux_DoutD_928_805,
      I5 => Core0_uRF_Mmux_DoutD_829_804,
      O => Core0_uRF_Mmux_DoutD_49_808
    );
  Core0_uRF_Mmux_DoutD_2_f7_8 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_49_808,
      I1 => Core0_uRF_Mmux_DoutD_39_803,
      S => I(25),
      O => Core0_ID_RegDD(18)
    );
  Core0_uRF_Mmux_DoutD_710 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(19),
      I3 => Core0_uRF_RegisterTable_19(19),
      I4 => Core0_uRF_RegisterTable_17(19),
      I5 => Core0_uRF_RegisterTable_16(19),
      O => Core0_uRF_Mmux_DoutD_710_809
    );
  Core0_uRF_Mmux_DoutD_830 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(19),
      I3 => Core0_uRF_RegisterTable_23(19),
      I4 => Core0_uRF_RegisterTable_21(19),
      I5 => Core0_uRF_RegisterTable_20(19),
      O => Core0_uRF_Mmux_DoutD_830_810
    );
  Core0_uRF_Mmux_DoutD_831 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(19),
      I3 => Core0_uRF_RegisterTable_27(19),
      I4 => Core0_uRF_RegisterTable_25(19),
      I5 => Core0_uRF_RegisterTable_24(19),
      O => Core0_uRF_Mmux_DoutD_831_811
    );
  Core0_uRF_Mmux_DoutD_930 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(19),
      I3 => Core0_uRF_RegisterTable_31(19),
      I4 => Core0_uRF_RegisterTable_29(19),
      I5 => Core0_uRF_RegisterTable_28(19),
      O => Core0_uRF_Mmux_DoutD_930_812
    );
  Core0_uRF_Mmux_DoutD_310 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_831_811,
      I3 => Core0_uRF_Mmux_DoutD_930_812,
      I4 => Core0_uRF_Mmux_DoutD_830_810,
      I5 => Core0_uRF_Mmux_DoutD_710_809,
      O => Core0_uRF_Mmux_DoutD_310_813
    );
  Core0_uRF_Mmux_DoutD_832 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(19),
      I3 => Core0_uRF_RegisterTable_3(19),
      I4 => Core0_uRF_RegisterTable_1(19),
      O => Core0_uRF_Mmux_DoutD_832_814
    );
  Core0_uRF_Mmux_DoutD_931 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(19),
      I3 => Core0_uRF_RegisterTable_7(19),
      I4 => Core0_uRF_RegisterTable_5(19),
      I5 => Core0_uRF_RegisterTable_4(19),
      O => Core0_uRF_Mmux_DoutD_931_815
    );
  Core0_uRF_Mmux_DoutD_932 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(19),
      I3 => Core0_uRF_RegisterTable_11(19),
      I4 => Core0_uRF_RegisterTable_9(19),
      I5 => Core0_uRF_RegisterTable_8(19),
      O => Core0_uRF_Mmux_DoutD_932_816
    );
  Core0_uRF_Mmux_DoutD_1010 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(19),
      I3 => Core0_uRF_RegisterTable_15(19),
      I4 => Core0_uRF_RegisterTable_13(19),
      I5 => Core0_uRF_RegisterTable_12(19),
      O => Core0_uRF_Mmux_DoutD_1010_817
    );
  Core0_uRF_Mmux_DoutD_410 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_932_816,
      I3 => Core0_uRF_Mmux_DoutD_1010_817,
      I4 => Core0_uRF_Mmux_DoutD_931_815,
      I5 => Core0_uRF_Mmux_DoutD_832_814,
      O => Core0_uRF_Mmux_DoutD_410_818
    );
  Core0_uRF_Mmux_DoutD_2_f7_9 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_410_818,
      I1 => Core0_uRF_Mmux_DoutD_310_813,
      S => I(25),
      O => Core0_ID_RegDD(19)
    );
  Core0_uRF_Mmux_DoutD_711 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(1),
      I3 => Core0_uRF_RegisterTable_19(1),
      I4 => Core0_uRF_RegisterTable_17(1),
      I5 => Core0_uRF_RegisterTable_16(1),
      O => Core0_uRF_Mmux_DoutD_711_819
    );
  Core0_uRF_Mmux_DoutD_833 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(1),
      I3 => Core0_uRF_RegisterTable_23(1),
      I4 => Core0_uRF_RegisterTable_21(1),
      I5 => Core0_uRF_RegisterTable_20(1),
      O => Core0_uRF_Mmux_DoutD_833_820
    );
  Core0_uRF_Mmux_DoutD_834 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(1),
      I3 => Core0_uRF_RegisterTable_27(1),
      I4 => Core0_uRF_RegisterTable_25(1),
      I5 => Core0_uRF_RegisterTable_24(1),
      O => Core0_uRF_Mmux_DoutD_834_821
    );
  Core0_uRF_Mmux_DoutD_933 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(1),
      I3 => Core0_uRF_RegisterTable_31(1),
      I4 => Core0_uRF_RegisterTable_29(1),
      I5 => Core0_uRF_RegisterTable_28(1),
      O => Core0_uRF_Mmux_DoutD_933_822
    );
  Core0_uRF_Mmux_DoutD_311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_834_821,
      I3 => Core0_uRF_Mmux_DoutD_933_822,
      I4 => Core0_uRF_Mmux_DoutD_833_820,
      I5 => Core0_uRF_Mmux_DoutD_711_819,
      O => Core0_uRF_Mmux_DoutD_311_823
    );
  Core0_uRF_Mmux_DoutD_835 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(1),
      I3 => Core0_uRF_RegisterTable_3(1),
      I4 => Core0_uRF_RegisterTable_1(1),
      O => Core0_uRF_Mmux_DoutD_835_824
    );
  Core0_uRF_Mmux_DoutD_934 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(1),
      I3 => Core0_uRF_RegisterTable_7(1),
      I4 => Core0_uRF_RegisterTable_5(1),
      I5 => Core0_uRF_RegisterTable_4(1),
      O => Core0_uRF_Mmux_DoutD_934_825
    );
  Core0_uRF_Mmux_DoutD_935 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(1),
      I3 => Core0_uRF_RegisterTable_11(1),
      I4 => Core0_uRF_RegisterTable_9(1),
      I5 => Core0_uRF_RegisterTable_8(1),
      O => Core0_uRF_Mmux_DoutD_935_826
    );
  Core0_uRF_Mmux_DoutD_1011 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(1),
      I3 => Core0_uRF_RegisterTable_15(1),
      I4 => Core0_uRF_RegisterTable_13(1),
      I5 => Core0_uRF_RegisterTable_12(1),
      O => Core0_uRF_Mmux_DoutD_1011_827
    );
  Core0_uRF_Mmux_DoutD_411 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_935_826,
      I3 => Core0_uRF_Mmux_DoutD_1011_827,
      I4 => Core0_uRF_Mmux_DoutD_934_825,
      I5 => Core0_uRF_Mmux_DoutD_835_824,
      O => Core0_uRF_Mmux_DoutD_411_828
    );
  Core0_uRF_Mmux_DoutD_2_f7_10 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_411_828,
      I1 => Core0_uRF_Mmux_DoutD_311_823,
      S => I(25),
      O => Core0_ID_RegDD(1)
    );
  Core0_uRF_Mmux_DoutD_712 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(20),
      I3 => Core0_uRF_RegisterTable_19(20),
      I4 => Core0_uRF_RegisterTable_17(20),
      I5 => Core0_uRF_RegisterTable_16(20),
      O => Core0_uRF_Mmux_DoutD_712_829
    );
  Core0_uRF_Mmux_DoutD_836 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(20),
      I3 => Core0_uRF_RegisterTable_23(20),
      I4 => Core0_uRF_RegisterTable_21(20),
      I5 => Core0_uRF_RegisterTable_20(20),
      O => Core0_uRF_Mmux_DoutD_836_830
    );
  Core0_uRF_Mmux_DoutD_837 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(20),
      I3 => Core0_uRF_RegisterTable_27(20),
      I4 => Core0_uRF_RegisterTable_25(20),
      I5 => Core0_uRF_RegisterTable_24(20),
      O => Core0_uRF_Mmux_DoutD_837_831
    );
  Core0_uRF_Mmux_DoutD_936 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(20),
      I3 => Core0_uRF_RegisterTable_31(20),
      I4 => Core0_uRF_RegisterTable_29(20),
      I5 => Core0_uRF_RegisterTable_28(20),
      O => Core0_uRF_Mmux_DoutD_936_832
    );
  Core0_uRF_Mmux_DoutD_312 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_837_831,
      I3 => Core0_uRF_Mmux_DoutD_936_832,
      I4 => Core0_uRF_Mmux_DoutD_836_830,
      I5 => Core0_uRF_Mmux_DoutD_712_829,
      O => Core0_uRF_Mmux_DoutD_312_833
    );
  Core0_uRF_Mmux_DoutD_838 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(20),
      I3 => Core0_uRF_RegisterTable_3(20),
      I4 => Core0_uRF_RegisterTable_1(20),
      O => Core0_uRF_Mmux_DoutD_838_834
    );
  Core0_uRF_Mmux_DoutD_937 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(20),
      I3 => Core0_uRF_RegisterTable_7(20),
      I4 => Core0_uRF_RegisterTable_5(20),
      I5 => Core0_uRF_RegisterTable_4(20),
      O => Core0_uRF_Mmux_DoutD_937_835
    );
  Core0_uRF_Mmux_DoutD_938 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(20),
      I3 => Core0_uRF_RegisterTable_11(20),
      I4 => Core0_uRF_RegisterTable_9(20),
      I5 => Core0_uRF_RegisterTable_8(20),
      O => Core0_uRF_Mmux_DoutD_938_836
    );
  Core0_uRF_Mmux_DoutD_1012 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(20),
      I3 => Core0_uRF_RegisterTable_15(20),
      I4 => Core0_uRF_RegisterTable_13(20),
      I5 => Core0_uRF_RegisterTable_12(20),
      O => Core0_uRF_Mmux_DoutD_1012_837
    );
  Core0_uRF_Mmux_DoutD_412 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_938_836,
      I3 => Core0_uRF_Mmux_DoutD_1012_837,
      I4 => Core0_uRF_Mmux_DoutD_937_835,
      I5 => Core0_uRF_Mmux_DoutD_838_834,
      O => Core0_uRF_Mmux_DoutD_412_838
    );
  Core0_uRF_Mmux_DoutD_2_f7_11 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_412_838,
      I1 => Core0_uRF_Mmux_DoutD_312_833,
      S => I(25),
      O => Core0_ID_RegDD(20)
    );
  Core0_uRF_Mmux_DoutD_713 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(21),
      I3 => Core0_uRF_RegisterTable_19(21),
      I4 => Core0_uRF_RegisterTable_17(21),
      I5 => Core0_uRF_RegisterTable_16(21),
      O => Core0_uRF_Mmux_DoutD_713_839
    );
  Core0_uRF_Mmux_DoutD_839 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(21),
      I3 => Core0_uRF_RegisterTable_23(21),
      I4 => Core0_uRF_RegisterTable_21(21),
      I5 => Core0_uRF_RegisterTable_20(21),
      O => Core0_uRF_Mmux_DoutD_839_840
    );
  Core0_uRF_Mmux_DoutD_840 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(21),
      I3 => Core0_uRF_RegisterTable_27(21),
      I4 => Core0_uRF_RegisterTable_25(21),
      I5 => Core0_uRF_RegisterTable_24(21),
      O => Core0_uRF_Mmux_DoutD_840_841
    );
  Core0_uRF_Mmux_DoutD_939 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(21),
      I3 => Core0_uRF_RegisterTable_31(21),
      I4 => Core0_uRF_RegisterTable_29(21),
      I5 => Core0_uRF_RegisterTable_28(21),
      O => Core0_uRF_Mmux_DoutD_939_842
    );
  Core0_uRF_Mmux_DoutD_313 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_840_841,
      I3 => Core0_uRF_Mmux_DoutD_939_842,
      I4 => Core0_uRF_Mmux_DoutD_839_840,
      I5 => Core0_uRF_Mmux_DoutD_713_839,
      O => Core0_uRF_Mmux_DoutD_313_843
    );
  Core0_uRF_Mmux_DoutD_841 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(21),
      I3 => Core0_uRF_RegisterTable_3(21),
      I4 => Core0_uRF_RegisterTable_1(21),
      O => Core0_uRF_Mmux_DoutD_841_844
    );
  Core0_uRF_Mmux_DoutD_940 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(21),
      I3 => Core0_uRF_RegisterTable_7(21),
      I4 => Core0_uRF_RegisterTable_5(21),
      I5 => Core0_uRF_RegisterTable_4(21),
      O => Core0_uRF_Mmux_DoutD_940_845
    );
  Core0_uRF_Mmux_DoutD_941 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(21),
      I3 => Core0_uRF_RegisterTable_11(21),
      I4 => Core0_uRF_RegisterTable_9(21),
      I5 => Core0_uRF_RegisterTable_8(21),
      O => Core0_uRF_Mmux_DoutD_941_846
    );
  Core0_uRF_Mmux_DoutD_1013 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(21),
      I3 => Core0_uRF_RegisterTable_15(21),
      I4 => Core0_uRF_RegisterTable_13(21),
      I5 => Core0_uRF_RegisterTable_12(21),
      O => Core0_uRF_Mmux_DoutD_1013_847
    );
  Core0_uRF_Mmux_DoutD_413 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_941_846,
      I3 => Core0_uRF_Mmux_DoutD_1013_847,
      I4 => Core0_uRF_Mmux_DoutD_940_845,
      I5 => Core0_uRF_Mmux_DoutD_841_844,
      O => Core0_uRF_Mmux_DoutD_413_848
    );
  Core0_uRF_Mmux_DoutD_2_f7_12 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_413_848,
      I1 => Core0_uRF_Mmux_DoutD_313_843,
      S => I(25),
      O => Core0_ID_RegDD(21)
    );
  Core0_uRF_Mmux_DoutD_714 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(22),
      I3 => Core0_uRF_RegisterTable_19(22),
      I4 => Core0_uRF_RegisterTable_17(22),
      I5 => Core0_uRF_RegisterTable_16(22),
      O => Core0_uRF_Mmux_DoutD_714_849
    );
  Core0_uRF_Mmux_DoutD_842 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(22),
      I3 => Core0_uRF_RegisterTable_23(22),
      I4 => Core0_uRF_RegisterTable_21(22),
      I5 => Core0_uRF_RegisterTable_20(22),
      O => Core0_uRF_Mmux_DoutD_842_850
    );
  Core0_uRF_Mmux_DoutD_843 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(22),
      I3 => Core0_uRF_RegisterTable_27(22),
      I4 => Core0_uRF_RegisterTable_25(22),
      I5 => Core0_uRF_RegisterTable_24(22),
      O => Core0_uRF_Mmux_DoutD_843_851
    );
  Core0_uRF_Mmux_DoutD_942 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(22),
      I3 => Core0_uRF_RegisterTable_31(22),
      I4 => Core0_uRF_RegisterTable_29(22),
      I5 => Core0_uRF_RegisterTable_28(22),
      O => Core0_uRF_Mmux_DoutD_942_852
    );
  Core0_uRF_Mmux_DoutD_314 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_843_851,
      I3 => Core0_uRF_Mmux_DoutD_942_852,
      I4 => Core0_uRF_Mmux_DoutD_842_850,
      I5 => Core0_uRF_Mmux_DoutD_714_849,
      O => Core0_uRF_Mmux_DoutD_314_853
    );
  Core0_uRF_Mmux_DoutD_844 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(22),
      I3 => Core0_uRF_RegisterTable_3(22),
      I4 => Core0_uRF_RegisterTable_1(22),
      O => Core0_uRF_Mmux_DoutD_844_854
    );
  Core0_uRF_Mmux_DoutD_943 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(22),
      I3 => Core0_uRF_RegisterTable_7(22),
      I4 => Core0_uRF_RegisterTable_5(22),
      I5 => Core0_uRF_RegisterTable_4(22),
      O => Core0_uRF_Mmux_DoutD_943_855
    );
  Core0_uRF_Mmux_DoutD_944 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(22),
      I3 => Core0_uRF_RegisterTable_11(22),
      I4 => Core0_uRF_RegisterTable_9(22),
      I5 => Core0_uRF_RegisterTable_8(22),
      O => Core0_uRF_Mmux_DoutD_944_856
    );
  Core0_uRF_Mmux_DoutD_1014 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(22),
      I3 => Core0_uRF_RegisterTable_15(22),
      I4 => Core0_uRF_RegisterTable_13(22),
      I5 => Core0_uRF_RegisterTable_12(22),
      O => Core0_uRF_Mmux_DoutD_1014_857
    );
  Core0_uRF_Mmux_DoutD_414 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_944_856,
      I3 => Core0_uRF_Mmux_DoutD_1014_857,
      I4 => Core0_uRF_Mmux_DoutD_943_855,
      I5 => Core0_uRF_Mmux_DoutD_844_854,
      O => Core0_uRF_Mmux_DoutD_414_858
    );
  Core0_uRF_Mmux_DoutD_2_f7_13 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_414_858,
      I1 => Core0_uRF_Mmux_DoutD_314_853,
      S => I(25),
      O => Core0_ID_RegDD(22)
    );
  Core0_uRF_Mmux_DoutD_715 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(23),
      I3 => Core0_uRF_RegisterTable_19(23),
      I4 => Core0_uRF_RegisterTable_17(23),
      I5 => Core0_uRF_RegisterTable_16(23),
      O => Core0_uRF_Mmux_DoutD_715_859
    );
  Core0_uRF_Mmux_DoutD_845 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(23),
      I3 => Core0_uRF_RegisterTable_23(23),
      I4 => Core0_uRF_RegisterTable_21(23),
      I5 => Core0_uRF_RegisterTable_20(23),
      O => Core0_uRF_Mmux_DoutD_845_860
    );
  Core0_uRF_Mmux_DoutD_846 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(23),
      I3 => Core0_uRF_RegisterTable_27(23),
      I4 => Core0_uRF_RegisterTable_25(23),
      I5 => Core0_uRF_RegisterTable_24(23),
      O => Core0_uRF_Mmux_DoutD_846_861
    );
  Core0_uRF_Mmux_DoutD_945 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(23),
      I3 => Core0_uRF_RegisterTable_31(23),
      I4 => Core0_uRF_RegisterTable_29(23),
      I5 => Core0_uRF_RegisterTable_28(23),
      O => Core0_uRF_Mmux_DoutD_945_862
    );
  Core0_uRF_Mmux_DoutD_315 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_846_861,
      I3 => Core0_uRF_Mmux_DoutD_945_862,
      I4 => Core0_uRF_Mmux_DoutD_845_860,
      I5 => Core0_uRF_Mmux_DoutD_715_859,
      O => Core0_uRF_Mmux_DoutD_315_863
    );
  Core0_uRF_Mmux_DoutD_847 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(23),
      I3 => Core0_uRF_RegisterTable_3(23),
      I4 => Core0_uRF_RegisterTable_1(23),
      O => Core0_uRF_Mmux_DoutD_847_864
    );
  Core0_uRF_Mmux_DoutD_946 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(23),
      I3 => Core0_uRF_RegisterTable_7(23),
      I4 => Core0_uRF_RegisterTable_5(23),
      I5 => Core0_uRF_RegisterTable_4(23),
      O => Core0_uRF_Mmux_DoutD_946_865
    );
  Core0_uRF_Mmux_DoutD_947 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(23),
      I3 => Core0_uRF_RegisterTable_11(23),
      I4 => Core0_uRF_RegisterTable_9(23),
      I5 => Core0_uRF_RegisterTable_8(23),
      O => Core0_uRF_Mmux_DoutD_947_866
    );
  Core0_uRF_Mmux_DoutD_1015 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(23),
      I3 => Core0_uRF_RegisterTable_15(23),
      I4 => Core0_uRF_RegisterTable_13(23),
      I5 => Core0_uRF_RegisterTable_12(23),
      O => Core0_uRF_Mmux_DoutD_1015_867
    );
  Core0_uRF_Mmux_DoutD_415 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_947_866,
      I3 => Core0_uRF_Mmux_DoutD_1015_867,
      I4 => Core0_uRF_Mmux_DoutD_946_865,
      I5 => Core0_uRF_Mmux_DoutD_847_864,
      O => Core0_uRF_Mmux_DoutD_415_868
    );
  Core0_uRF_Mmux_DoutD_2_f7_14 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_415_868,
      I1 => Core0_uRF_Mmux_DoutD_315_863,
      S => I(25),
      O => Core0_ID_RegDD(23)
    );
  Core0_uRF_Mmux_DoutD_716 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(24),
      I3 => Core0_uRF_RegisterTable_19(24),
      I4 => Core0_uRF_RegisterTable_17(24),
      I5 => Core0_uRF_RegisterTable_16(24),
      O => Core0_uRF_Mmux_DoutD_716_869
    );
  Core0_uRF_Mmux_DoutD_848 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(24),
      I3 => Core0_uRF_RegisterTable_23(24),
      I4 => Core0_uRF_RegisterTable_21(24),
      I5 => Core0_uRF_RegisterTable_20(24),
      O => Core0_uRF_Mmux_DoutD_848_870
    );
  Core0_uRF_Mmux_DoutD_849 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(24),
      I3 => Core0_uRF_RegisterTable_27(24),
      I4 => Core0_uRF_RegisterTable_25(24),
      I5 => Core0_uRF_RegisterTable_24(24),
      O => Core0_uRF_Mmux_DoutD_849_871
    );
  Core0_uRF_Mmux_DoutD_948 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(24),
      I3 => Core0_uRF_RegisterTable_31(24),
      I4 => Core0_uRF_RegisterTable_29(24),
      I5 => Core0_uRF_RegisterTable_28(24),
      O => Core0_uRF_Mmux_DoutD_948_872
    );
  Core0_uRF_Mmux_DoutD_316 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_849_871,
      I3 => Core0_uRF_Mmux_DoutD_948_872,
      I4 => Core0_uRF_Mmux_DoutD_848_870,
      I5 => Core0_uRF_Mmux_DoutD_716_869,
      O => Core0_uRF_Mmux_DoutD_316_873
    );
  Core0_uRF_Mmux_DoutD_850 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(24),
      I3 => Core0_uRF_RegisterTable_3(24),
      I4 => Core0_uRF_RegisterTable_1(24),
      O => Core0_uRF_Mmux_DoutD_850_874
    );
  Core0_uRF_Mmux_DoutD_949 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(24),
      I3 => Core0_uRF_RegisterTable_7(24),
      I4 => Core0_uRF_RegisterTable_5(24),
      I5 => Core0_uRF_RegisterTable_4(24),
      O => Core0_uRF_Mmux_DoutD_949_875
    );
  Core0_uRF_Mmux_DoutD_950 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(24),
      I3 => Core0_uRF_RegisterTable_11(24),
      I4 => Core0_uRF_RegisterTable_9(24),
      I5 => Core0_uRF_RegisterTable_8(24),
      O => Core0_uRF_Mmux_DoutD_950_876
    );
  Core0_uRF_Mmux_DoutD_1016 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(24),
      I3 => Core0_uRF_RegisterTable_15(24),
      I4 => Core0_uRF_RegisterTable_13(24),
      I5 => Core0_uRF_RegisterTable_12(24),
      O => Core0_uRF_Mmux_DoutD_1016_877
    );
  Core0_uRF_Mmux_DoutD_416 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_950_876,
      I3 => Core0_uRF_Mmux_DoutD_1016_877,
      I4 => Core0_uRF_Mmux_DoutD_949_875,
      I5 => Core0_uRF_Mmux_DoutD_850_874,
      O => Core0_uRF_Mmux_DoutD_416_878
    );
  Core0_uRF_Mmux_DoutD_2_f7_15 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_416_878,
      I1 => Core0_uRF_Mmux_DoutD_316_873,
      S => I(25),
      O => Core0_ID_RegDD(24)
    );
  Core0_uRF_Mmux_DoutD_717 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(25),
      I3 => Core0_uRF_RegisterTable_19(25),
      I4 => Core0_uRF_RegisterTable_17(25),
      I5 => Core0_uRF_RegisterTable_16(25),
      O => Core0_uRF_Mmux_DoutD_717_879
    );
  Core0_uRF_Mmux_DoutD_851 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(25),
      I3 => Core0_uRF_RegisterTable_23(25),
      I4 => Core0_uRF_RegisterTable_21(25),
      I5 => Core0_uRF_RegisterTable_20(25),
      O => Core0_uRF_Mmux_DoutD_851_880
    );
  Core0_uRF_Mmux_DoutD_852 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(25),
      I3 => Core0_uRF_RegisterTable_27(25),
      I4 => Core0_uRF_RegisterTable_25(25),
      I5 => Core0_uRF_RegisterTable_24(25),
      O => Core0_uRF_Mmux_DoutD_852_881
    );
  Core0_uRF_Mmux_DoutD_951 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(25),
      I3 => Core0_uRF_RegisterTable_31(25),
      I4 => Core0_uRF_RegisterTable_29(25),
      I5 => Core0_uRF_RegisterTable_28(25),
      O => Core0_uRF_Mmux_DoutD_951_882
    );
  Core0_uRF_Mmux_DoutD_317 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_852_881,
      I3 => Core0_uRF_Mmux_DoutD_951_882,
      I4 => Core0_uRF_Mmux_DoutD_851_880,
      I5 => Core0_uRF_Mmux_DoutD_717_879,
      O => Core0_uRF_Mmux_DoutD_317_883
    );
  Core0_uRF_Mmux_DoutD_853 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(25),
      I3 => Core0_uRF_RegisterTable_3(25),
      I4 => Core0_uRF_RegisterTable_1(25),
      O => Core0_uRF_Mmux_DoutD_853_884
    );
  Core0_uRF_Mmux_DoutD_952 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(25),
      I3 => Core0_uRF_RegisterTable_7(25),
      I4 => Core0_uRF_RegisterTable_5(25),
      I5 => Core0_uRF_RegisterTable_4(25),
      O => Core0_uRF_Mmux_DoutD_952_885
    );
  Core0_uRF_Mmux_DoutD_953 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(25),
      I3 => Core0_uRF_RegisterTable_11(25),
      I4 => Core0_uRF_RegisterTable_9(25),
      I5 => Core0_uRF_RegisterTable_8(25),
      O => Core0_uRF_Mmux_DoutD_953_886
    );
  Core0_uRF_Mmux_DoutD_1017 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(25),
      I3 => Core0_uRF_RegisterTable_15(25),
      I4 => Core0_uRF_RegisterTable_13(25),
      I5 => Core0_uRF_RegisterTable_12(25),
      O => Core0_uRF_Mmux_DoutD_1017_887
    );
  Core0_uRF_Mmux_DoutD_417 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_953_886,
      I3 => Core0_uRF_Mmux_DoutD_1017_887,
      I4 => Core0_uRF_Mmux_DoutD_952_885,
      I5 => Core0_uRF_Mmux_DoutD_853_884,
      O => Core0_uRF_Mmux_DoutD_417_888
    );
  Core0_uRF_Mmux_DoutD_2_f7_16 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_417_888,
      I1 => Core0_uRF_Mmux_DoutD_317_883,
      S => I(25),
      O => Core0_ID_RegDD(25)
    );
  Core0_uRF_Mmux_DoutD_718 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(26),
      I3 => Core0_uRF_RegisterTable_19(26),
      I4 => Core0_uRF_RegisterTable_17(26),
      I5 => Core0_uRF_RegisterTable_16(26),
      O => Core0_uRF_Mmux_DoutD_718_889
    );
  Core0_uRF_Mmux_DoutD_854 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(26),
      I3 => Core0_uRF_RegisterTable_23(26),
      I4 => Core0_uRF_RegisterTable_21(26),
      I5 => Core0_uRF_RegisterTable_20(26),
      O => Core0_uRF_Mmux_DoutD_854_890
    );
  Core0_uRF_Mmux_DoutD_855 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(26),
      I3 => Core0_uRF_RegisterTable_27(26),
      I4 => Core0_uRF_RegisterTable_25(26),
      I5 => Core0_uRF_RegisterTable_24(26),
      O => Core0_uRF_Mmux_DoutD_855_891
    );
  Core0_uRF_Mmux_DoutD_954 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(26),
      I3 => Core0_uRF_RegisterTable_31(26),
      I4 => Core0_uRF_RegisterTable_29(26),
      I5 => Core0_uRF_RegisterTable_28(26),
      O => Core0_uRF_Mmux_DoutD_954_892
    );
  Core0_uRF_Mmux_DoutD_318 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_855_891,
      I3 => Core0_uRF_Mmux_DoutD_954_892,
      I4 => Core0_uRF_Mmux_DoutD_854_890,
      I5 => Core0_uRF_Mmux_DoutD_718_889,
      O => Core0_uRF_Mmux_DoutD_318_893
    );
  Core0_uRF_Mmux_DoutD_856 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(26),
      I3 => Core0_uRF_RegisterTable_3(26),
      I4 => Core0_uRF_RegisterTable_1(26),
      O => Core0_uRF_Mmux_DoutD_856_894
    );
  Core0_uRF_Mmux_DoutD_955 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(26),
      I3 => Core0_uRF_RegisterTable_7(26),
      I4 => Core0_uRF_RegisterTable_5(26),
      I5 => Core0_uRF_RegisterTable_4(26),
      O => Core0_uRF_Mmux_DoutD_955_895
    );
  Core0_uRF_Mmux_DoutD_956 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(26),
      I3 => Core0_uRF_RegisterTable_11(26),
      I4 => Core0_uRF_RegisterTable_9(26),
      I5 => Core0_uRF_RegisterTable_8(26),
      O => Core0_uRF_Mmux_DoutD_956_896
    );
  Core0_uRF_Mmux_DoutD_1018 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(26),
      I3 => Core0_uRF_RegisterTable_15(26),
      I4 => Core0_uRF_RegisterTable_13(26),
      I5 => Core0_uRF_RegisterTable_12(26),
      O => Core0_uRF_Mmux_DoutD_1018_897
    );
  Core0_uRF_Mmux_DoutD_418 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_956_896,
      I3 => Core0_uRF_Mmux_DoutD_1018_897,
      I4 => Core0_uRF_Mmux_DoutD_955_895,
      I5 => Core0_uRF_Mmux_DoutD_856_894,
      O => Core0_uRF_Mmux_DoutD_418_898
    );
  Core0_uRF_Mmux_DoutD_2_f7_17 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_418_898,
      I1 => Core0_uRF_Mmux_DoutD_318_893,
      S => I(25),
      O => Core0_ID_RegDD(26)
    );
  Core0_uRF_Mmux_DoutD_719 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(27),
      I3 => Core0_uRF_RegisterTable_19(27),
      I4 => Core0_uRF_RegisterTable_17(27),
      I5 => Core0_uRF_RegisterTable_16(27),
      O => Core0_uRF_Mmux_DoutD_719_899
    );
  Core0_uRF_Mmux_DoutD_857 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(27),
      I3 => Core0_uRF_RegisterTable_23(27),
      I4 => Core0_uRF_RegisterTable_21(27),
      I5 => Core0_uRF_RegisterTable_20(27),
      O => Core0_uRF_Mmux_DoutD_857_900
    );
  Core0_uRF_Mmux_DoutD_858 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(27),
      I3 => Core0_uRF_RegisterTable_27(27),
      I4 => Core0_uRF_RegisterTable_25(27),
      I5 => Core0_uRF_RegisterTable_24(27),
      O => Core0_uRF_Mmux_DoutD_858_901
    );
  Core0_uRF_Mmux_DoutD_957 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(27),
      I3 => Core0_uRF_RegisterTable_31(27),
      I4 => Core0_uRF_RegisterTable_29(27),
      I5 => Core0_uRF_RegisterTable_28(27),
      O => Core0_uRF_Mmux_DoutD_957_902
    );
  Core0_uRF_Mmux_DoutD_319 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_858_901,
      I3 => Core0_uRF_Mmux_DoutD_957_902,
      I4 => Core0_uRF_Mmux_DoutD_857_900,
      I5 => Core0_uRF_Mmux_DoutD_719_899,
      O => Core0_uRF_Mmux_DoutD_319_903
    );
  Core0_uRF_Mmux_DoutD_859 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(27),
      I3 => Core0_uRF_RegisterTable_3(27),
      I4 => Core0_uRF_RegisterTable_1(27),
      O => Core0_uRF_Mmux_DoutD_859_904
    );
  Core0_uRF_Mmux_DoutD_958 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(27),
      I3 => Core0_uRF_RegisterTable_7(27),
      I4 => Core0_uRF_RegisterTable_5(27),
      I5 => Core0_uRF_RegisterTable_4(27),
      O => Core0_uRF_Mmux_DoutD_958_905
    );
  Core0_uRF_Mmux_DoutD_959 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(27),
      I3 => Core0_uRF_RegisterTable_11(27),
      I4 => Core0_uRF_RegisterTable_9(27),
      I5 => Core0_uRF_RegisterTable_8(27),
      O => Core0_uRF_Mmux_DoutD_959_906
    );
  Core0_uRF_Mmux_DoutD_1019 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(27),
      I3 => Core0_uRF_RegisterTable_15(27),
      I4 => Core0_uRF_RegisterTable_13(27),
      I5 => Core0_uRF_RegisterTable_12(27),
      O => Core0_uRF_Mmux_DoutD_1019_907
    );
  Core0_uRF_Mmux_DoutD_419 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_959_906,
      I3 => Core0_uRF_Mmux_DoutD_1019_907,
      I4 => Core0_uRF_Mmux_DoutD_958_905,
      I5 => Core0_uRF_Mmux_DoutD_859_904,
      O => Core0_uRF_Mmux_DoutD_419_908
    );
  Core0_uRF_Mmux_DoutD_2_f7_18 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_419_908,
      I1 => Core0_uRF_Mmux_DoutD_319_903,
      S => I(25),
      O => Core0_ID_RegDD(27)
    );
  Core0_uRF_Mmux_DoutD_720 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(28),
      I3 => Core0_uRF_RegisterTable_19(28),
      I4 => Core0_uRF_RegisterTable_17(28),
      I5 => Core0_uRF_RegisterTable_16(28),
      O => Core0_uRF_Mmux_DoutD_720_909
    );
  Core0_uRF_Mmux_DoutD_860 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(28),
      I3 => Core0_uRF_RegisterTable_23(28),
      I4 => Core0_uRF_RegisterTable_21(28),
      I5 => Core0_uRF_RegisterTable_20(28),
      O => Core0_uRF_Mmux_DoutD_860_910
    );
  Core0_uRF_Mmux_DoutD_861 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(28),
      I3 => Core0_uRF_RegisterTable_27(28),
      I4 => Core0_uRF_RegisterTable_25(28),
      I5 => Core0_uRF_RegisterTable_24(28),
      O => Core0_uRF_Mmux_DoutD_861_911
    );
  Core0_uRF_Mmux_DoutD_960 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(28),
      I3 => Core0_uRF_RegisterTable_31(28),
      I4 => Core0_uRF_RegisterTable_29(28),
      I5 => Core0_uRF_RegisterTable_28(28),
      O => Core0_uRF_Mmux_DoutD_960_912
    );
  Core0_uRF_Mmux_DoutD_320 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_861_911,
      I3 => Core0_uRF_Mmux_DoutD_960_912,
      I4 => Core0_uRF_Mmux_DoutD_860_910,
      I5 => Core0_uRF_Mmux_DoutD_720_909,
      O => Core0_uRF_Mmux_DoutD_320_913
    );
  Core0_uRF_Mmux_DoutD_862 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(28),
      I3 => Core0_uRF_RegisterTable_3(28),
      I4 => Core0_uRF_RegisterTable_1(28),
      O => Core0_uRF_Mmux_DoutD_862_914
    );
  Core0_uRF_Mmux_DoutD_961 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(28),
      I3 => Core0_uRF_RegisterTable_7(28),
      I4 => Core0_uRF_RegisterTable_5(28),
      I5 => Core0_uRF_RegisterTable_4(28),
      O => Core0_uRF_Mmux_DoutD_961_915
    );
  Core0_uRF_Mmux_DoutD_962 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(28),
      I3 => Core0_uRF_RegisterTable_11(28),
      I4 => Core0_uRF_RegisterTable_9(28),
      I5 => Core0_uRF_RegisterTable_8(28),
      O => Core0_uRF_Mmux_DoutD_962_916
    );
  Core0_uRF_Mmux_DoutD_1020 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(28),
      I3 => Core0_uRF_RegisterTable_15(28),
      I4 => Core0_uRF_RegisterTable_13(28),
      I5 => Core0_uRF_RegisterTable_12(28),
      O => Core0_uRF_Mmux_DoutD_1020_917
    );
  Core0_uRF_Mmux_DoutD_420 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_962_916,
      I3 => Core0_uRF_Mmux_DoutD_1020_917,
      I4 => Core0_uRF_Mmux_DoutD_961_915,
      I5 => Core0_uRF_Mmux_DoutD_862_914,
      O => Core0_uRF_Mmux_DoutD_420_918
    );
  Core0_uRF_Mmux_DoutD_2_f7_19 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_420_918,
      I1 => Core0_uRF_Mmux_DoutD_320_913,
      S => I(25),
      O => Core0_ID_RegDD(28)
    );
  Core0_uRF_Mmux_DoutD_721 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(29),
      I3 => Core0_uRF_RegisterTable_19(29),
      I4 => Core0_uRF_RegisterTable_17(29),
      I5 => Core0_uRF_RegisterTable_16(29),
      O => Core0_uRF_Mmux_DoutD_721_919
    );
  Core0_uRF_Mmux_DoutD_863 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(29),
      I3 => Core0_uRF_RegisterTable_23(29),
      I4 => Core0_uRF_RegisterTable_21(29),
      I5 => Core0_uRF_RegisterTable_20(29),
      O => Core0_uRF_Mmux_DoutD_863_920
    );
  Core0_uRF_Mmux_DoutD_864 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(29),
      I3 => Core0_uRF_RegisterTable_27(29),
      I4 => Core0_uRF_RegisterTable_25(29),
      I5 => Core0_uRF_RegisterTable_24(29),
      O => Core0_uRF_Mmux_DoutD_864_921
    );
  Core0_uRF_Mmux_DoutD_963 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(29),
      I3 => Core0_uRF_RegisterTable_31(29),
      I4 => Core0_uRF_RegisterTable_29(29),
      I5 => Core0_uRF_RegisterTable_28(29),
      O => Core0_uRF_Mmux_DoutD_963_922
    );
  Core0_uRF_Mmux_DoutD_321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_864_921,
      I3 => Core0_uRF_Mmux_DoutD_963_922,
      I4 => Core0_uRF_Mmux_DoutD_863_920,
      I5 => Core0_uRF_Mmux_DoutD_721_919,
      O => Core0_uRF_Mmux_DoutD_321_923
    );
  Core0_uRF_Mmux_DoutD_865 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(29),
      I3 => Core0_uRF_RegisterTable_3(29),
      I4 => Core0_uRF_RegisterTable_1(29),
      O => Core0_uRF_Mmux_DoutD_865_924
    );
  Core0_uRF_Mmux_DoutD_964 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(29),
      I3 => Core0_uRF_RegisterTable_7(29),
      I4 => Core0_uRF_RegisterTable_5(29),
      I5 => Core0_uRF_RegisterTable_4(29),
      O => Core0_uRF_Mmux_DoutD_964_925
    );
  Core0_uRF_Mmux_DoutD_965 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(29),
      I3 => Core0_uRF_RegisterTable_11(29),
      I4 => Core0_uRF_RegisterTable_9(29),
      I5 => Core0_uRF_RegisterTable_8(29),
      O => Core0_uRF_Mmux_DoutD_965_926
    );
  Core0_uRF_Mmux_DoutD_1021 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(29),
      I3 => Core0_uRF_RegisterTable_15(29),
      I4 => Core0_uRF_RegisterTable_13(29),
      I5 => Core0_uRF_RegisterTable_12(29),
      O => Core0_uRF_Mmux_DoutD_1021_927
    );
  Core0_uRF_Mmux_DoutD_421 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_965_926,
      I3 => Core0_uRF_Mmux_DoutD_1021_927,
      I4 => Core0_uRF_Mmux_DoutD_964_925,
      I5 => Core0_uRF_Mmux_DoutD_865_924,
      O => Core0_uRF_Mmux_DoutD_421_928
    );
  Core0_uRF_Mmux_DoutD_2_f7_20 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_421_928,
      I1 => Core0_uRF_Mmux_DoutD_321_923,
      S => I(25),
      O => Core0_ID_RegDD(29)
    );
  Core0_uRF_Mmux_DoutD_722 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(2),
      I3 => Core0_uRF_RegisterTable_19(2),
      I4 => Core0_uRF_RegisterTable_17(2),
      I5 => Core0_uRF_RegisterTable_16(2),
      O => Core0_uRF_Mmux_DoutD_722_929
    );
  Core0_uRF_Mmux_DoutD_866 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(2),
      I3 => Core0_uRF_RegisterTable_23(2),
      I4 => Core0_uRF_RegisterTable_21(2),
      I5 => Core0_uRF_RegisterTable_20(2),
      O => Core0_uRF_Mmux_DoutD_866_930
    );
  Core0_uRF_Mmux_DoutD_867 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(2),
      I3 => Core0_uRF_RegisterTable_27(2),
      I4 => Core0_uRF_RegisterTable_25(2),
      I5 => Core0_uRF_RegisterTable_24(2),
      O => Core0_uRF_Mmux_DoutD_867_931
    );
  Core0_uRF_Mmux_DoutD_966 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(2),
      I3 => Core0_uRF_RegisterTable_31(2),
      I4 => Core0_uRF_RegisterTable_29(2),
      I5 => Core0_uRF_RegisterTable_28(2),
      O => Core0_uRF_Mmux_DoutD_966_932
    );
  Core0_uRF_Mmux_DoutD_322 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_867_931,
      I3 => Core0_uRF_Mmux_DoutD_966_932,
      I4 => Core0_uRF_Mmux_DoutD_866_930,
      I5 => Core0_uRF_Mmux_DoutD_722_929,
      O => Core0_uRF_Mmux_DoutD_322_933
    );
  Core0_uRF_Mmux_DoutD_868 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(2),
      I3 => Core0_uRF_RegisterTable_3(2),
      I4 => Core0_uRF_RegisterTable_1(2),
      O => Core0_uRF_Mmux_DoutD_868_934
    );
  Core0_uRF_Mmux_DoutD_967 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(2),
      I3 => Core0_uRF_RegisterTable_7(2),
      I4 => Core0_uRF_RegisterTable_5(2),
      I5 => Core0_uRF_RegisterTable_4(2),
      O => Core0_uRF_Mmux_DoutD_967_935
    );
  Core0_uRF_Mmux_DoutD_968 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(2),
      I3 => Core0_uRF_RegisterTable_11(2),
      I4 => Core0_uRF_RegisterTable_9(2),
      I5 => Core0_uRF_RegisterTable_8(2),
      O => Core0_uRF_Mmux_DoutD_968_936
    );
  Core0_uRF_Mmux_DoutD_1022 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(2),
      I3 => Core0_uRF_RegisterTable_15(2),
      I4 => Core0_uRF_RegisterTable_13(2),
      I5 => Core0_uRF_RegisterTable_12(2),
      O => Core0_uRF_Mmux_DoutD_1022_937
    );
  Core0_uRF_Mmux_DoutD_422 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_968_936,
      I3 => Core0_uRF_Mmux_DoutD_1022_937,
      I4 => Core0_uRF_Mmux_DoutD_967_935,
      I5 => Core0_uRF_Mmux_DoutD_868_934,
      O => Core0_uRF_Mmux_DoutD_422_938
    );
  Core0_uRF_Mmux_DoutD_2_f7_21 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_422_938,
      I1 => Core0_uRF_Mmux_DoutD_322_933,
      S => I(25),
      O => Core0_ID_RegDD(2)
    );
  Core0_uRF_Mmux_DoutD_723 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(30),
      I3 => Core0_uRF_RegisterTable_19(30),
      I4 => Core0_uRF_RegisterTable_17(30),
      I5 => Core0_uRF_RegisterTable_16(30),
      O => Core0_uRF_Mmux_DoutD_723_939
    );
  Core0_uRF_Mmux_DoutD_869 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(30),
      I3 => Core0_uRF_RegisterTable_23(30),
      I4 => Core0_uRF_RegisterTable_21(30),
      I5 => Core0_uRF_RegisterTable_20(30),
      O => Core0_uRF_Mmux_DoutD_869_940
    );
  Core0_uRF_Mmux_DoutD_870 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(30),
      I3 => Core0_uRF_RegisterTable_27(30),
      I4 => Core0_uRF_RegisterTable_25(30),
      I5 => Core0_uRF_RegisterTable_24(30),
      O => Core0_uRF_Mmux_DoutD_870_941
    );
  Core0_uRF_Mmux_DoutD_969 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(30),
      I3 => Core0_uRF_RegisterTable_31(30),
      I4 => Core0_uRF_RegisterTable_29(30),
      I5 => Core0_uRF_RegisterTable_28(30),
      O => Core0_uRF_Mmux_DoutD_969_942
    );
  Core0_uRF_Mmux_DoutD_323 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_870_941,
      I3 => Core0_uRF_Mmux_DoutD_969_942,
      I4 => Core0_uRF_Mmux_DoutD_869_940,
      I5 => Core0_uRF_Mmux_DoutD_723_939,
      O => Core0_uRF_Mmux_DoutD_323_943
    );
  Core0_uRF_Mmux_DoutD_871 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(30),
      I3 => Core0_uRF_RegisterTable_3(30),
      I4 => Core0_uRF_RegisterTable_1(30),
      O => Core0_uRF_Mmux_DoutD_871_944
    );
  Core0_uRF_Mmux_DoutD_970 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(30),
      I3 => Core0_uRF_RegisterTable_7(30),
      I4 => Core0_uRF_RegisterTable_5(30),
      I5 => Core0_uRF_RegisterTable_4(30),
      O => Core0_uRF_Mmux_DoutD_970_945
    );
  Core0_uRF_Mmux_DoutD_971 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(30),
      I3 => Core0_uRF_RegisterTable_11(30),
      I4 => Core0_uRF_RegisterTable_9(30),
      I5 => Core0_uRF_RegisterTable_8(30),
      O => Core0_uRF_Mmux_DoutD_971_946
    );
  Core0_uRF_Mmux_DoutD_1023 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(30),
      I3 => Core0_uRF_RegisterTable_15(30),
      I4 => Core0_uRF_RegisterTable_13(30),
      I5 => Core0_uRF_RegisterTable_12(30),
      O => Core0_uRF_Mmux_DoutD_1023_947
    );
  Core0_uRF_Mmux_DoutD_423 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_971_946,
      I3 => Core0_uRF_Mmux_DoutD_1023_947,
      I4 => Core0_uRF_Mmux_DoutD_970_945,
      I5 => Core0_uRF_Mmux_DoutD_871_944,
      O => Core0_uRF_Mmux_DoutD_423_948
    );
  Core0_uRF_Mmux_DoutD_2_f7_22 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_423_948,
      I1 => Core0_uRF_Mmux_DoutD_323_943,
      S => I(25),
      O => Core0_ID_RegDD(30)
    );
  Core0_uRF_Mmux_DoutD_724 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(31),
      I3 => Core0_uRF_RegisterTable_19(31),
      I4 => Core0_uRF_RegisterTable_17(31),
      I5 => Core0_uRF_RegisterTable_16(31),
      O => Core0_uRF_Mmux_DoutD_724_949
    );
  Core0_uRF_Mmux_DoutD_872 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(31),
      I3 => Core0_uRF_RegisterTable_23(31),
      I4 => Core0_uRF_RegisterTable_21(31),
      I5 => Core0_uRF_RegisterTable_20(31),
      O => Core0_uRF_Mmux_DoutD_872_950
    );
  Core0_uRF_Mmux_DoutD_873 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(31),
      I3 => Core0_uRF_RegisterTable_27(31),
      I4 => Core0_uRF_RegisterTable_25(31),
      I5 => Core0_uRF_RegisterTable_24(31),
      O => Core0_uRF_Mmux_DoutD_873_951
    );
  Core0_uRF_Mmux_DoutD_972 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(31),
      I3 => Core0_uRF_RegisterTable_31(31),
      I4 => Core0_uRF_RegisterTable_29(31),
      I5 => Core0_uRF_RegisterTable_28(31),
      O => Core0_uRF_Mmux_DoutD_972_952
    );
  Core0_uRF_Mmux_DoutD_324 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_873_951,
      I3 => Core0_uRF_Mmux_DoutD_972_952,
      I4 => Core0_uRF_Mmux_DoutD_872_950,
      I5 => Core0_uRF_Mmux_DoutD_724_949,
      O => Core0_uRF_Mmux_DoutD_324_953
    );
  Core0_uRF_Mmux_DoutD_874 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(31),
      I3 => Core0_uRF_RegisterTable_3(31),
      I4 => Core0_uRF_RegisterTable_1(31),
      O => Core0_uRF_Mmux_DoutD_874_954
    );
  Core0_uRF_Mmux_DoutD_973 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(31),
      I3 => Core0_uRF_RegisterTable_7(31),
      I4 => Core0_uRF_RegisterTable_5(31),
      I5 => Core0_uRF_RegisterTable_4(31),
      O => Core0_uRF_Mmux_DoutD_973_955
    );
  Core0_uRF_Mmux_DoutD_974 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(31),
      I3 => Core0_uRF_RegisterTable_11(31),
      I4 => Core0_uRF_RegisterTable_9(31),
      I5 => Core0_uRF_RegisterTable_8(31),
      O => Core0_uRF_Mmux_DoutD_974_956
    );
  Core0_uRF_Mmux_DoutD_1024 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(31),
      I3 => Core0_uRF_RegisterTable_15(31),
      I4 => Core0_uRF_RegisterTable_13(31),
      I5 => Core0_uRF_RegisterTable_12(31),
      O => Core0_uRF_Mmux_DoutD_1024_957
    );
  Core0_uRF_Mmux_DoutD_424 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_974_956,
      I3 => Core0_uRF_Mmux_DoutD_1024_957,
      I4 => Core0_uRF_Mmux_DoutD_973_955,
      I5 => Core0_uRF_Mmux_DoutD_874_954,
      O => Core0_uRF_Mmux_DoutD_424_958
    );
  Core0_uRF_Mmux_DoutD_2_f7_23 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_424_958,
      I1 => Core0_uRF_Mmux_DoutD_324_953,
      S => I(25),
      O => Core0_ID_RegDD(31)
    );
  Core0_uRF_Mmux_DoutD_725 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(3),
      I3 => Core0_uRF_RegisterTable_19(3),
      I4 => Core0_uRF_RegisterTable_17(3),
      I5 => Core0_uRF_RegisterTable_16(3),
      O => Core0_uRF_Mmux_DoutD_725_959
    );
  Core0_uRF_Mmux_DoutD_875 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(3),
      I3 => Core0_uRF_RegisterTable_23(3),
      I4 => Core0_uRF_RegisterTable_21(3),
      I5 => Core0_uRF_RegisterTable_20(3),
      O => Core0_uRF_Mmux_DoutD_875_960
    );
  Core0_uRF_Mmux_DoutD_876 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(3),
      I3 => Core0_uRF_RegisterTable_27(3),
      I4 => Core0_uRF_RegisterTable_25(3),
      I5 => Core0_uRF_RegisterTable_24(3),
      O => Core0_uRF_Mmux_DoutD_876_961
    );
  Core0_uRF_Mmux_DoutD_975 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(3),
      I3 => Core0_uRF_RegisterTable_31(3),
      I4 => Core0_uRF_RegisterTable_29(3),
      I5 => Core0_uRF_RegisterTable_28(3),
      O => Core0_uRF_Mmux_DoutD_975_962
    );
  Core0_uRF_Mmux_DoutD_325 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_876_961,
      I3 => Core0_uRF_Mmux_DoutD_975_962,
      I4 => Core0_uRF_Mmux_DoutD_875_960,
      I5 => Core0_uRF_Mmux_DoutD_725_959,
      O => Core0_uRF_Mmux_DoutD_325_963
    );
  Core0_uRF_Mmux_DoutD_877 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(3),
      I3 => Core0_uRF_RegisterTable_3(3),
      I4 => Core0_uRF_RegisterTable_1(3),
      O => Core0_uRF_Mmux_DoutD_877_964
    );
  Core0_uRF_Mmux_DoutD_976 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(3),
      I3 => Core0_uRF_RegisterTable_7(3),
      I4 => Core0_uRF_RegisterTable_5(3),
      I5 => Core0_uRF_RegisterTable_4(3),
      O => Core0_uRF_Mmux_DoutD_976_965
    );
  Core0_uRF_Mmux_DoutD_977 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(3),
      I3 => Core0_uRF_RegisterTable_11(3),
      I4 => Core0_uRF_RegisterTable_9(3),
      I5 => Core0_uRF_RegisterTable_8(3),
      O => Core0_uRF_Mmux_DoutD_977_966
    );
  Core0_uRF_Mmux_DoutD_1025 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(3),
      I3 => Core0_uRF_RegisterTable_15(3),
      I4 => Core0_uRF_RegisterTable_13(3),
      I5 => Core0_uRF_RegisterTable_12(3),
      O => Core0_uRF_Mmux_DoutD_1025_967
    );
  Core0_uRF_Mmux_DoutD_425 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_977_966,
      I3 => Core0_uRF_Mmux_DoutD_1025_967,
      I4 => Core0_uRF_Mmux_DoutD_976_965,
      I5 => Core0_uRF_Mmux_DoutD_877_964,
      O => Core0_uRF_Mmux_DoutD_425_968
    );
  Core0_uRF_Mmux_DoutD_2_f7_24 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_425_968,
      I1 => Core0_uRF_Mmux_DoutD_325_963,
      S => I(25),
      O => Core0_ID_RegDD(3)
    );
  Core0_uRF_Mmux_DoutD_726 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(4),
      I3 => Core0_uRF_RegisterTable_19(4),
      I4 => Core0_uRF_RegisterTable_17(4),
      I5 => Core0_uRF_RegisterTable_16(4),
      O => Core0_uRF_Mmux_DoutD_726_969
    );
  Core0_uRF_Mmux_DoutD_878 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(4),
      I3 => Core0_uRF_RegisterTable_23(4),
      I4 => Core0_uRF_RegisterTable_21(4),
      I5 => Core0_uRF_RegisterTable_20(4),
      O => Core0_uRF_Mmux_DoutD_878_970
    );
  Core0_uRF_Mmux_DoutD_879 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(4),
      I3 => Core0_uRF_RegisterTable_27(4),
      I4 => Core0_uRF_RegisterTable_25(4),
      I5 => Core0_uRF_RegisterTable_24(4),
      O => Core0_uRF_Mmux_DoutD_879_971
    );
  Core0_uRF_Mmux_DoutD_978 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(4),
      I3 => Core0_uRF_RegisterTable_31(4),
      I4 => Core0_uRF_RegisterTable_29(4),
      I5 => Core0_uRF_RegisterTable_28(4),
      O => Core0_uRF_Mmux_DoutD_978_972
    );
  Core0_uRF_Mmux_DoutD_326 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_879_971,
      I3 => Core0_uRF_Mmux_DoutD_978_972,
      I4 => Core0_uRF_Mmux_DoutD_878_970,
      I5 => Core0_uRF_Mmux_DoutD_726_969,
      O => Core0_uRF_Mmux_DoutD_326_973
    );
  Core0_uRF_Mmux_DoutD_880 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(4),
      I3 => Core0_uRF_RegisterTable_3(4),
      I4 => Core0_uRF_RegisterTable_1(4),
      O => Core0_uRF_Mmux_DoutD_880_974
    );
  Core0_uRF_Mmux_DoutD_979 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(4),
      I3 => Core0_uRF_RegisterTable_7(4),
      I4 => Core0_uRF_RegisterTable_5(4),
      I5 => Core0_uRF_RegisterTable_4(4),
      O => Core0_uRF_Mmux_DoutD_979_975
    );
  Core0_uRF_Mmux_DoutD_980 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(4),
      I3 => Core0_uRF_RegisterTable_11(4),
      I4 => Core0_uRF_RegisterTable_9(4),
      I5 => Core0_uRF_RegisterTable_8(4),
      O => Core0_uRF_Mmux_DoutD_980_976
    );
  Core0_uRF_Mmux_DoutD_1026 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(4),
      I3 => Core0_uRF_RegisterTable_15(4),
      I4 => Core0_uRF_RegisterTable_13(4),
      I5 => Core0_uRF_RegisterTable_12(4),
      O => Core0_uRF_Mmux_DoutD_1026_977
    );
  Core0_uRF_Mmux_DoutD_426 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_980_976,
      I3 => Core0_uRF_Mmux_DoutD_1026_977,
      I4 => Core0_uRF_Mmux_DoutD_979_975,
      I5 => Core0_uRF_Mmux_DoutD_880_974,
      O => Core0_uRF_Mmux_DoutD_426_978
    );
  Core0_uRF_Mmux_DoutD_2_f7_25 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_426_978,
      I1 => Core0_uRF_Mmux_DoutD_326_973,
      S => I(25),
      O => Core0_ID_RegDD(4)
    );
  Core0_uRF_Mmux_DoutD_727 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(5),
      I3 => Core0_uRF_RegisterTable_19(5),
      I4 => Core0_uRF_RegisterTable_17(5),
      I5 => Core0_uRF_RegisterTable_16(5),
      O => Core0_uRF_Mmux_DoutD_727_979
    );
  Core0_uRF_Mmux_DoutD_881 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(5),
      I3 => Core0_uRF_RegisterTable_23(5),
      I4 => Core0_uRF_RegisterTable_21(5),
      I5 => Core0_uRF_RegisterTable_20(5),
      O => Core0_uRF_Mmux_DoutD_881_980
    );
  Core0_uRF_Mmux_DoutD_882 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(5),
      I3 => Core0_uRF_RegisterTable_27(5),
      I4 => Core0_uRF_RegisterTable_25(5),
      I5 => Core0_uRF_RegisterTable_24(5),
      O => Core0_uRF_Mmux_DoutD_882_981
    );
  Core0_uRF_Mmux_DoutD_981 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(5),
      I3 => Core0_uRF_RegisterTable_31(5),
      I4 => Core0_uRF_RegisterTable_29(5),
      I5 => Core0_uRF_RegisterTable_28(5),
      O => Core0_uRF_Mmux_DoutD_981_982
    );
  Core0_uRF_Mmux_DoutD_327 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_882_981,
      I3 => Core0_uRF_Mmux_DoutD_981_982,
      I4 => Core0_uRF_Mmux_DoutD_881_980,
      I5 => Core0_uRF_Mmux_DoutD_727_979,
      O => Core0_uRF_Mmux_DoutD_327_983
    );
  Core0_uRF_Mmux_DoutD_883 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(5),
      I3 => Core0_uRF_RegisterTable_3(5),
      I4 => Core0_uRF_RegisterTable_1(5),
      O => Core0_uRF_Mmux_DoutD_883_984
    );
  Core0_uRF_Mmux_DoutD_982 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(5),
      I3 => Core0_uRF_RegisterTable_7(5),
      I4 => Core0_uRF_RegisterTable_5(5),
      I5 => Core0_uRF_RegisterTable_4(5),
      O => Core0_uRF_Mmux_DoutD_982_985
    );
  Core0_uRF_Mmux_DoutD_983 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(5),
      I3 => Core0_uRF_RegisterTable_11(5),
      I4 => Core0_uRF_RegisterTable_9(5),
      I5 => Core0_uRF_RegisterTable_8(5),
      O => Core0_uRF_Mmux_DoutD_983_986
    );
  Core0_uRF_Mmux_DoutD_1027 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(5),
      I3 => Core0_uRF_RegisterTable_15(5),
      I4 => Core0_uRF_RegisterTable_13(5),
      I5 => Core0_uRF_RegisterTable_12(5),
      O => Core0_uRF_Mmux_DoutD_1027_987
    );
  Core0_uRF_Mmux_DoutD_427 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_983_986,
      I3 => Core0_uRF_Mmux_DoutD_1027_987,
      I4 => Core0_uRF_Mmux_DoutD_982_985,
      I5 => Core0_uRF_Mmux_DoutD_883_984,
      O => Core0_uRF_Mmux_DoutD_427_988
    );
  Core0_uRF_Mmux_DoutD_2_f7_26 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_427_988,
      I1 => Core0_uRF_Mmux_DoutD_327_983,
      S => I(25),
      O => Core0_ID_RegDD(5)
    );
  Core0_uRF_Mmux_DoutD_728 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(6),
      I3 => Core0_uRF_RegisterTable_19(6),
      I4 => Core0_uRF_RegisterTable_17(6),
      I5 => Core0_uRF_RegisterTable_16(6),
      O => Core0_uRF_Mmux_DoutD_728_989
    );
  Core0_uRF_Mmux_DoutD_884 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(6),
      I3 => Core0_uRF_RegisterTable_23(6),
      I4 => Core0_uRF_RegisterTable_21(6),
      I5 => Core0_uRF_RegisterTable_20(6),
      O => Core0_uRF_Mmux_DoutD_884_990
    );
  Core0_uRF_Mmux_DoutD_885 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(6),
      I3 => Core0_uRF_RegisterTable_27(6),
      I4 => Core0_uRF_RegisterTable_25(6),
      I5 => Core0_uRF_RegisterTable_24(6),
      O => Core0_uRF_Mmux_DoutD_885_991
    );
  Core0_uRF_Mmux_DoutD_984 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(6),
      I3 => Core0_uRF_RegisterTable_31(6),
      I4 => Core0_uRF_RegisterTable_29(6),
      I5 => Core0_uRF_RegisterTable_28(6),
      O => Core0_uRF_Mmux_DoutD_984_992
    );
  Core0_uRF_Mmux_DoutD_328 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_885_991,
      I3 => Core0_uRF_Mmux_DoutD_984_992,
      I4 => Core0_uRF_Mmux_DoutD_884_990,
      I5 => Core0_uRF_Mmux_DoutD_728_989,
      O => Core0_uRF_Mmux_DoutD_328_993
    );
  Core0_uRF_Mmux_DoutD_886 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(6),
      I3 => Core0_uRF_RegisterTable_3(6),
      I4 => Core0_uRF_RegisterTable_1(6),
      O => Core0_uRF_Mmux_DoutD_886_994
    );
  Core0_uRF_Mmux_DoutD_985 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(6),
      I3 => Core0_uRF_RegisterTable_7(6),
      I4 => Core0_uRF_RegisterTable_5(6),
      I5 => Core0_uRF_RegisterTable_4(6),
      O => Core0_uRF_Mmux_DoutD_985_995
    );
  Core0_uRF_Mmux_DoutD_986 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(6),
      I3 => Core0_uRF_RegisterTable_11(6),
      I4 => Core0_uRF_RegisterTable_9(6),
      I5 => Core0_uRF_RegisterTable_8(6),
      O => Core0_uRF_Mmux_DoutD_986_996
    );
  Core0_uRF_Mmux_DoutD_1028 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(6),
      I3 => Core0_uRF_RegisterTable_15(6),
      I4 => Core0_uRF_RegisterTable_13(6),
      I5 => Core0_uRF_RegisterTable_12(6),
      O => Core0_uRF_Mmux_DoutD_1028_997
    );
  Core0_uRF_Mmux_DoutD_428 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_986_996,
      I3 => Core0_uRF_Mmux_DoutD_1028_997,
      I4 => Core0_uRF_Mmux_DoutD_985_995,
      I5 => Core0_uRF_Mmux_DoutD_886_994,
      O => Core0_uRF_Mmux_DoutD_428_998
    );
  Core0_uRF_Mmux_DoutD_2_f7_27 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_428_998,
      I1 => Core0_uRF_Mmux_DoutD_328_993,
      S => I(25),
      O => Core0_ID_RegDD(6)
    );
  Core0_uRF_Mmux_DoutD_729 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(7),
      I3 => Core0_uRF_RegisterTable_19(7),
      I4 => Core0_uRF_RegisterTable_17(7),
      I5 => Core0_uRF_RegisterTable_16(7),
      O => Core0_uRF_Mmux_DoutD_729_999
    );
  Core0_uRF_Mmux_DoutD_887 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(7),
      I3 => Core0_uRF_RegisterTable_23(7),
      I4 => Core0_uRF_RegisterTable_21(7),
      I5 => Core0_uRF_RegisterTable_20(7),
      O => Core0_uRF_Mmux_DoutD_887_1000
    );
  Core0_uRF_Mmux_DoutD_888 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(7),
      I3 => Core0_uRF_RegisterTable_27(7),
      I4 => Core0_uRF_RegisterTable_25(7),
      I5 => Core0_uRF_RegisterTable_24(7),
      O => Core0_uRF_Mmux_DoutD_888_1001
    );
  Core0_uRF_Mmux_DoutD_987 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(7),
      I3 => Core0_uRF_RegisterTable_31(7),
      I4 => Core0_uRF_RegisterTable_29(7),
      I5 => Core0_uRF_RegisterTable_28(7),
      O => Core0_uRF_Mmux_DoutD_987_1002
    );
  Core0_uRF_Mmux_DoutD_329 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_888_1001,
      I3 => Core0_uRF_Mmux_DoutD_987_1002,
      I4 => Core0_uRF_Mmux_DoutD_887_1000,
      I5 => Core0_uRF_Mmux_DoutD_729_999,
      O => Core0_uRF_Mmux_DoutD_329_1003
    );
  Core0_uRF_Mmux_DoutD_889 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(7),
      I3 => Core0_uRF_RegisterTable_3(7),
      I4 => Core0_uRF_RegisterTable_1(7),
      O => Core0_uRF_Mmux_DoutD_889_1004
    );
  Core0_uRF_Mmux_DoutD_988 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(7),
      I3 => Core0_uRF_RegisterTable_7(7),
      I4 => Core0_uRF_RegisterTable_5(7),
      I5 => Core0_uRF_RegisterTable_4(7),
      O => Core0_uRF_Mmux_DoutD_988_1005
    );
  Core0_uRF_Mmux_DoutD_989 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(7),
      I3 => Core0_uRF_RegisterTable_11(7),
      I4 => Core0_uRF_RegisterTable_9(7),
      I5 => Core0_uRF_RegisterTable_8(7),
      O => Core0_uRF_Mmux_DoutD_989_1006
    );
  Core0_uRF_Mmux_DoutD_1029 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(7),
      I3 => Core0_uRF_RegisterTable_15(7),
      I4 => Core0_uRF_RegisterTable_13(7),
      I5 => Core0_uRF_RegisterTable_12(7),
      O => Core0_uRF_Mmux_DoutD_1029_1007
    );
  Core0_uRF_Mmux_DoutD_429 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_989_1006,
      I3 => Core0_uRF_Mmux_DoutD_1029_1007,
      I4 => Core0_uRF_Mmux_DoutD_988_1005,
      I5 => Core0_uRF_Mmux_DoutD_889_1004,
      O => Core0_uRF_Mmux_DoutD_429_1008
    );
  Core0_uRF_Mmux_DoutD_2_f7_28 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_429_1008,
      I1 => Core0_uRF_Mmux_DoutD_329_1003,
      S => I(25),
      O => Core0_ID_RegDD(7)
    );
  Core0_uRF_Mmux_DoutD_730 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(8),
      I3 => Core0_uRF_RegisterTable_19(8),
      I4 => Core0_uRF_RegisterTable_17(8),
      I5 => Core0_uRF_RegisterTable_16(8),
      O => Core0_uRF_Mmux_DoutD_730_1009
    );
  Core0_uRF_Mmux_DoutD_890 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(8),
      I3 => Core0_uRF_RegisterTable_23(8),
      I4 => Core0_uRF_RegisterTable_21(8),
      I5 => Core0_uRF_RegisterTable_20(8),
      O => Core0_uRF_Mmux_DoutD_890_1010
    );
  Core0_uRF_Mmux_DoutD_891 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(8),
      I3 => Core0_uRF_RegisterTable_27(8),
      I4 => Core0_uRF_RegisterTable_25(8),
      I5 => Core0_uRF_RegisterTable_24(8),
      O => Core0_uRF_Mmux_DoutD_891_1011
    );
  Core0_uRF_Mmux_DoutD_990 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(8),
      I3 => Core0_uRF_RegisterTable_31(8),
      I4 => Core0_uRF_RegisterTable_29(8),
      I5 => Core0_uRF_RegisterTable_28(8),
      O => Core0_uRF_Mmux_DoutD_990_1012
    );
  Core0_uRF_Mmux_DoutD_330 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_891_1011,
      I3 => Core0_uRF_Mmux_DoutD_990_1012,
      I4 => Core0_uRF_Mmux_DoutD_890_1010,
      I5 => Core0_uRF_Mmux_DoutD_730_1009,
      O => Core0_uRF_Mmux_DoutD_330_1013
    );
  Core0_uRF_Mmux_DoutD_892 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(8),
      I3 => Core0_uRF_RegisterTable_3(8),
      I4 => Core0_uRF_RegisterTable_1(8),
      O => Core0_uRF_Mmux_DoutD_892_1014
    );
  Core0_uRF_Mmux_DoutD_991 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(8),
      I3 => Core0_uRF_RegisterTable_7(8),
      I4 => Core0_uRF_RegisterTable_5(8),
      I5 => Core0_uRF_RegisterTable_4(8),
      O => Core0_uRF_Mmux_DoutD_991_1015
    );
  Core0_uRF_Mmux_DoutD_992 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(8),
      I3 => Core0_uRF_RegisterTable_11(8),
      I4 => Core0_uRF_RegisterTable_9(8),
      I5 => Core0_uRF_RegisterTable_8(8),
      O => Core0_uRF_Mmux_DoutD_992_1016
    );
  Core0_uRF_Mmux_DoutD_1030 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(8),
      I3 => Core0_uRF_RegisterTable_15(8),
      I4 => Core0_uRF_RegisterTable_13(8),
      I5 => Core0_uRF_RegisterTable_12(8),
      O => Core0_uRF_Mmux_DoutD_1030_1017
    );
  Core0_uRF_Mmux_DoutD_430 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_992_1016,
      I3 => Core0_uRF_Mmux_DoutD_1030_1017,
      I4 => Core0_uRF_Mmux_DoutD_991_1015,
      I5 => Core0_uRF_Mmux_DoutD_892_1014,
      O => Core0_uRF_Mmux_DoutD_430_1018
    );
  Core0_uRF_Mmux_DoutD_2_f7_29 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_430_1018,
      I1 => Core0_uRF_Mmux_DoutD_330_1013,
      S => I(25),
      O => Core0_ID_RegDD(8)
    );
  Core0_uRF_Mmux_DoutD_731 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_18(9),
      I3 => Core0_uRF_RegisterTable_19(9),
      I4 => Core0_uRF_RegisterTable_17(9),
      I5 => Core0_uRF_RegisterTable_16(9),
      O => Core0_uRF_Mmux_DoutD_731_1019
    );
  Core0_uRF_Mmux_DoutD_893 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_22(9),
      I3 => Core0_uRF_RegisterTable_23(9),
      I4 => Core0_uRF_RegisterTable_21(9),
      I5 => Core0_uRF_RegisterTable_20(9),
      O => Core0_uRF_Mmux_DoutD_893_1020
    );
  Core0_uRF_Mmux_DoutD_894 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_26(9),
      I3 => Core0_uRF_RegisterTable_27(9),
      I4 => Core0_uRF_RegisterTable_25(9),
      I5 => Core0_uRF_RegisterTable_24(9),
      O => Core0_uRF_Mmux_DoutD_894_1021
    );
  Core0_uRF_Mmux_DoutD_993 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_30(9),
      I3 => Core0_uRF_RegisterTable_31(9),
      I4 => Core0_uRF_RegisterTable_29(9),
      I5 => Core0_uRF_RegisterTable_28(9),
      O => Core0_uRF_Mmux_DoutD_993_1022
    );
  Core0_uRF_Mmux_DoutD_331 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_894_1021,
      I3 => Core0_uRF_Mmux_DoutD_993_1022,
      I4 => Core0_uRF_Mmux_DoutD_893_1020,
      I5 => Core0_uRF_Mmux_DoutD_731_1019,
      O => Core0_uRF_Mmux_DoutD_331_1023
    );
  Core0_uRF_Mmux_DoutD_895 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_2(9),
      I3 => Core0_uRF_RegisterTable_3(9),
      I4 => Core0_uRF_RegisterTable_1(9),
      O => Core0_uRF_Mmux_DoutD_895_1024
    );
  Core0_uRF_Mmux_DoutD_994 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_6(9),
      I3 => Core0_uRF_RegisterTable_7(9),
      I4 => Core0_uRF_RegisterTable_5(9),
      I5 => Core0_uRF_RegisterTable_4(9),
      O => Core0_uRF_Mmux_DoutD_994_1025
    );
  Core0_uRF_Mmux_DoutD_995 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_10(9),
      I3 => Core0_uRF_RegisterTable_11(9),
      I4 => Core0_uRF_RegisterTable_9(9),
      I5 => Core0_uRF_RegisterTable_8(9),
      O => Core0_uRF_Mmux_DoutD_995_1026
    );
  Core0_uRF_Mmux_DoutD_1031 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => Core0_uRF_RegisterTable_14(9),
      I3 => Core0_uRF_RegisterTable_15(9),
      I4 => Core0_uRF_RegisterTable_13(9),
      I5 => Core0_uRF_RegisterTable_12(9),
      O => Core0_uRF_Mmux_DoutD_1031_1027
    );
  Core0_uRF_Mmux_DoutD_431 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(24),
      I1 => I(23),
      I2 => Core0_uRF_Mmux_DoutD_995_1026,
      I3 => Core0_uRF_Mmux_DoutD_1031_1027,
      I4 => Core0_uRF_Mmux_DoutD_994_1025,
      I5 => Core0_uRF_Mmux_DoutD_895_1024,
      O => Core0_uRF_Mmux_DoutD_431_1028
    );
  Core0_uRF_Mmux_DoutD_2_f7_30 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutD_431_1028,
      I1 => Core0_uRF_Mmux_DoutD_331_1023,
      S => I(25),
      O => Core0_ID_RegDD(9)
    );
  Core0_uRF_Mmux_DoutB_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(0),
      I3 => Core0_uRF_RegisterTable_19(0),
      I4 => Core0_uRF_RegisterTable_17(0),
      I5 => Core0_uRF_RegisterTable_16(0),
      O => Core0_uRF_Mmux_DoutB_7_1029
    );
  Core0_uRF_Mmux_DoutB_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(0),
      I3 => Core0_uRF_RegisterTable_23(0),
      I4 => Core0_uRF_RegisterTable_21(0),
      I5 => Core0_uRF_RegisterTable_20(0),
      O => Core0_uRF_Mmux_DoutB_8_1030
    );
  Core0_uRF_Mmux_DoutB_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(0),
      I3 => Core0_uRF_RegisterTable_27(0),
      I4 => Core0_uRF_RegisterTable_25(0),
      I5 => Core0_uRF_RegisterTable_24(0),
      O => Core0_uRF_Mmux_DoutB_81_1031
    );
  Core0_uRF_Mmux_DoutB_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(0),
      I3 => Core0_uRF_RegisterTable_31(0),
      I4 => Core0_uRF_RegisterTable_29(0),
      I5 => Core0_uRF_RegisterTable_28(0),
      O => Core0_uRF_Mmux_DoutB_9_1032
    );
  Core0_uRF_Mmux_DoutB_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_81_1031,
      I3 => Core0_uRF_Mmux_DoutB_9_1032,
      I4 => Core0_uRF_Mmux_DoutB_8_1030,
      I5 => Core0_uRF_Mmux_DoutB_7_1029,
      O => Core0_uRF_Mmux_DoutB_3_1033
    );
  Core0_uRF_Mmux_DoutB_82 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(0),
      I3 => Core0_uRF_RegisterTable_3(0),
      I4 => Core0_uRF_RegisterTable_1(0),
      O => Core0_uRF_Mmux_DoutB_82_1034
    );
  Core0_uRF_Mmux_DoutB_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(0),
      I3 => Core0_uRF_RegisterTable_7(0),
      I4 => Core0_uRF_RegisterTable_5(0),
      I5 => Core0_uRF_RegisterTable_4(0),
      O => Core0_uRF_Mmux_DoutB_91_1035
    );
  Core0_uRF_Mmux_DoutB_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(0),
      I3 => Core0_uRF_RegisterTable_11(0),
      I4 => Core0_uRF_RegisterTable_9(0),
      I5 => Core0_uRF_RegisterTable_8(0),
      O => Core0_uRF_Mmux_DoutB_92_1036
    );
  Core0_uRF_Mmux_DoutB_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(0),
      I3 => Core0_uRF_RegisterTable_15(0),
      I4 => Core0_uRF_RegisterTable_13(0),
      I5 => Core0_uRF_RegisterTable_12(0),
      O => Core0_uRF_Mmux_DoutB_10_1037
    );
  Core0_uRF_Mmux_DoutB_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_92_1036,
      I3 => Core0_uRF_Mmux_DoutB_10_1037,
      I4 => Core0_uRF_Mmux_DoutB_91_1035,
      I5 => Core0_uRF_Mmux_DoutB_82_1034,
      O => Core0_uRF_Mmux_DoutB_4_1038
    );
  Core0_uRF_Mmux_DoutB_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_4_1038,
      I1 => Core0_uRF_Mmux_DoutB_3_1033,
      S => I(15),
      O => Core0_ID_RegDB(0)
    );
  Core0_uRF_Mmux_DoutB_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(10),
      I3 => Core0_uRF_RegisterTable_19(10),
      I4 => Core0_uRF_RegisterTable_17(10),
      I5 => Core0_uRF_RegisterTable_16(10),
      O => Core0_uRF_Mmux_DoutB_71_1039
    );
  Core0_uRF_Mmux_DoutB_83 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(10),
      I3 => Core0_uRF_RegisterTable_23(10),
      I4 => Core0_uRF_RegisterTable_21(10),
      I5 => Core0_uRF_RegisterTable_20(10),
      O => Core0_uRF_Mmux_DoutB_83_1040
    );
  Core0_uRF_Mmux_DoutB_84 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(10),
      I3 => Core0_uRF_RegisterTable_27(10),
      I4 => Core0_uRF_RegisterTable_25(10),
      I5 => Core0_uRF_RegisterTable_24(10),
      O => Core0_uRF_Mmux_DoutB_84_1041
    );
  Core0_uRF_Mmux_DoutB_93 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(10),
      I3 => Core0_uRF_RegisterTable_31(10),
      I4 => Core0_uRF_RegisterTable_29(10),
      I5 => Core0_uRF_RegisterTable_28(10),
      O => Core0_uRF_Mmux_DoutB_93_1042
    );
  Core0_uRF_Mmux_DoutB_31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_84_1041,
      I3 => Core0_uRF_Mmux_DoutB_93_1042,
      I4 => Core0_uRF_Mmux_DoutB_83_1040,
      I5 => Core0_uRF_Mmux_DoutB_71_1039,
      O => Core0_uRF_Mmux_DoutB_31_1043
    );
  Core0_uRF_Mmux_DoutB_85 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(10),
      I3 => Core0_uRF_RegisterTable_3(10),
      I4 => Core0_uRF_RegisterTable_1(10),
      O => Core0_uRF_Mmux_DoutB_85_1044
    );
  Core0_uRF_Mmux_DoutB_94 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(10),
      I3 => Core0_uRF_RegisterTable_7(10),
      I4 => Core0_uRF_RegisterTable_5(10),
      I5 => Core0_uRF_RegisterTable_4(10),
      O => Core0_uRF_Mmux_DoutB_94_1045
    );
  Core0_uRF_Mmux_DoutB_95 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(10),
      I3 => Core0_uRF_RegisterTable_11(10),
      I4 => Core0_uRF_RegisterTable_9(10),
      I5 => Core0_uRF_RegisterTable_8(10),
      O => Core0_uRF_Mmux_DoutB_95_1046
    );
  Core0_uRF_Mmux_DoutB_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(10),
      I3 => Core0_uRF_RegisterTable_15(10),
      I4 => Core0_uRF_RegisterTable_13(10),
      I5 => Core0_uRF_RegisterTable_12(10),
      O => Core0_uRF_Mmux_DoutB_101_1047
    );
  Core0_uRF_Mmux_DoutB_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_95_1046,
      I3 => Core0_uRF_Mmux_DoutB_101_1047,
      I4 => Core0_uRF_Mmux_DoutB_94_1045,
      I5 => Core0_uRF_Mmux_DoutB_85_1044,
      O => Core0_uRF_Mmux_DoutB_41_1048
    );
  Core0_uRF_Mmux_DoutB_2_f7_0 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_41_1048,
      I1 => Core0_uRF_Mmux_DoutB_31_1043,
      S => I(15),
      O => Core0_ID_RegDB(10)
    );
  Core0_uRF_Mmux_DoutB_72 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(11),
      I3 => Core0_uRF_RegisterTable_19(11),
      I4 => Core0_uRF_RegisterTable_17(11),
      I5 => Core0_uRF_RegisterTable_16(11),
      O => Core0_uRF_Mmux_DoutB_72_1049
    );
  Core0_uRF_Mmux_DoutB_86 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(11),
      I3 => Core0_uRF_RegisterTable_23(11),
      I4 => Core0_uRF_RegisterTable_21(11),
      I5 => Core0_uRF_RegisterTable_20(11),
      O => Core0_uRF_Mmux_DoutB_86_1050
    );
  Core0_uRF_Mmux_DoutB_87 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(11),
      I3 => Core0_uRF_RegisterTable_27(11),
      I4 => Core0_uRF_RegisterTable_25(11),
      I5 => Core0_uRF_RegisterTable_24(11),
      O => Core0_uRF_Mmux_DoutB_87_1051
    );
  Core0_uRF_Mmux_DoutB_96 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(11),
      I3 => Core0_uRF_RegisterTable_31(11),
      I4 => Core0_uRF_RegisterTable_29(11),
      I5 => Core0_uRF_RegisterTable_28(11),
      O => Core0_uRF_Mmux_DoutB_96_1052
    );
  Core0_uRF_Mmux_DoutB_32 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_87_1051,
      I3 => Core0_uRF_Mmux_DoutB_96_1052,
      I4 => Core0_uRF_Mmux_DoutB_86_1050,
      I5 => Core0_uRF_Mmux_DoutB_72_1049,
      O => Core0_uRF_Mmux_DoutB_32_1053
    );
  Core0_uRF_Mmux_DoutB_88 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(11),
      I3 => Core0_uRF_RegisterTable_3(11),
      I4 => Core0_uRF_RegisterTable_1(11),
      O => Core0_uRF_Mmux_DoutB_88_1054
    );
  Core0_uRF_Mmux_DoutB_97 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(11),
      I3 => Core0_uRF_RegisterTable_7(11),
      I4 => Core0_uRF_RegisterTable_5(11),
      I5 => Core0_uRF_RegisterTable_4(11),
      O => Core0_uRF_Mmux_DoutB_97_1055
    );
  Core0_uRF_Mmux_DoutB_98 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(11),
      I3 => Core0_uRF_RegisterTable_11(11),
      I4 => Core0_uRF_RegisterTable_9(11),
      I5 => Core0_uRF_RegisterTable_8(11),
      O => Core0_uRF_Mmux_DoutB_98_1056
    );
  Core0_uRF_Mmux_DoutB_102 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(11),
      I3 => Core0_uRF_RegisterTable_15(11),
      I4 => Core0_uRF_RegisterTable_13(11),
      I5 => Core0_uRF_RegisterTable_12(11),
      O => Core0_uRF_Mmux_DoutB_102_1057
    );
  Core0_uRF_Mmux_DoutB_42 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_98_1056,
      I3 => Core0_uRF_Mmux_DoutB_102_1057,
      I4 => Core0_uRF_Mmux_DoutB_97_1055,
      I5 => Core0_uRF_Mmux_DoutB_88_1054,
      O => Core0_uRF_Mmux_DoutB_42_1058
    );
  Core0_uRF_Mmux_DoutB_2_f7_1 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_42_1058,
      I1 => Core0_uRF_Mmux_DoutB_32_1053,
      S => I(15),
      O => Core0_ID_RegDB(11)
    );
  Core0_uRF_Mmux_DoutB_73 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(12),
      I3 => Core0_uRF_RegisterTable_19(12),
      I4 => Core0_uRF_RegisterTable_17(12),
      I5 => Core0_uRF_RegisterTable_16(12),
      O => Core0_uRF_Mmux_DoutB_73_1059
    );
  Core0_uRF_Mmux_DoutB_89 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(12),
      I3 => Core0_uRF_RegisterTable_23(12),
      I4 => Core0_uRF_RegisterTable_21(12),
      I5 => Core0_uRF_RegisterTable_20(12),
      O => Core0_uRF_Mmux_DoutB_89_1060
    );
  Core0_uRF_Mmux_DoutB_810 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(12),
      I3 => Core0_uRF_RegisterTable_27(12),
      I4 => Core0_uRF_RegisterTable_25(12),
      I5 => Core0_uRF_RegisterTable_24(12),
      O => Core0_uRF_Mmux_DoutB_810_1061
    );
  Core0_uRF_Mmux_DoutB_99 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(12),
      I3 => Core0_uRF_RegisterTable_31(12),
      I4 => Core0_uRF_RegisterTable_29(12),
      I5 => Core0_uRF_RegisterTable_28(12),
      O => Core0_uRF_Mmux_DoutB_99_1062
    );
  Core0_uRF_Mmux_DoutB_33 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_810_1061,
      I3 => Core0_uRF_Mmux_DoutB_99_1062,
      I4 => Core0_uRF_Mmux_DoutB_89_1060,
      I5 => Core0_uRF_Mmux_DoutB_73_1059,
      O => Core0_uRF_Mmux_DoutB_33_1063
    );
  Core0_uRF_Mmux_DoutB_811 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(12),
      I3 => Core0_uRF_RegisterTable_3(12),
      I4 => Core0_uRF_RegisterTable_1(12),
      O => Core0_uRF_Mmux_DoutB_811_1064
    );
  Core0_uRF_Mmux_DoutB_910 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(12),
      I3 => Core0_uRF_RegisterTable_7(12),
      I4 => Core0_uRF_RegisterTable_5(12),
      I5 => Core0_uRF_RegisterTable_4(12),
      O => Core0_uRF_Mmux_DoutB_910_1065
    );
  Core0_uRF_Mmux_DoutB_911 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(12),
      I3 => Core0_uRF_RegisterTable_11(12),
      I4 => Core0_uRF_RegisterTable_9(12),
      I5 => Core0_uRF_RegisterTable_8(12),
      O => Core0_uRF_Mmux_DoutB_911_1066
    );
  Core0_uRF_Mmux_DoutB_103 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(12),
      I3 => Core0_uRF_RegisterTable_15(12),
      I4 => Core0_uRF_RegisterTable_13(12),
      I5 => Core0_uRF_RegisterTable_12(12),
      O => Core0_uRF_Mmux_DoutB_103_1067
    );
  Core0_uRF_Mmux_DoutB_43 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_911_1066,
      I3 => Core0_uRF_Mmux_DoutB_103_1067,
      I4 => Core0_uRF_Mmux_DoutB_910_1065,
      I5 => Core0_uRF_Mmux_DoutB_811_1064,
      O => Core0_uRF_Mmux_DoutB_43_1068
    );
  Core0_uRF_Mmux_DoutB_2_f7_2 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_43_1068,
      I1 => Core0_uRF_Mmux_DoutB_33_1063,
      S => I(15),
      O => Core0_ID_RegDB(12)
    );
  Core0_uRF_Mmux_DoutB_74 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(13),
      I3 => Core0_uRF_RegisterTable_19(13),
      I4 => Core0_uRF_RegisterTable_17(13),
      I5 => Core0_uRF_RegisterTable_16(13),
      O => Core0_uRF_Mmux_DoutB_74_1069
    );
  Core0_uRF_Mmux_DoutB_812 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(13),
      I3 => Core0_uRF_RegisterTable_23(13),
      I4 => Core0_uRF_RegisterTable_21(13),
      I5 => Core0_uRF_RegisterTable_20(13),
      O => Core0_uRF_Mmux_DoutB_812_1070
    );
  Core0_uRF_Mmux_DoutB_813 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(13),
      I3 => Core0_uRF_RegisterTable_27(13),
      I4 => Core0_uRF_RegisterTable_25(13),
      I5 => Core0_uRF_RegisterTable_24(13),
      O => Core0_uRF_Mmux_DoutB_813_1071
    );
  Core0_uRF_Mmux_DoutB_912 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(13),
      I3 => Core0_uRF_RegisterTable_31(13),
      I4 => Core0_uRF_RegisterTable_29(13),
      I5 => Core0_uRF_RegisterTable_28(13),
      O => Core0_uRF_Mmux_DoutB_912_1072
    );
  Core0_uRF_Mmux_DoutB_34 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_813_1071,
      I3 => Core0_uRF_Mmux_DoutB_912_1072,
      I4 => Core0_uRF_Mmux_DoutB_812_1070,
      I5 => Core0_uRF_Mmux_DoutB_74_1069,
      O => Core0_uRF_Mmux_DoutB_34_1073
    );
  Core0_uRF_Mmux_DoutB_814 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(13),
      I3 => Core0_uRF_RegisterTable_3(13),
      I4 => Core0_uRF_RegisterTable_1(13),
      O => Core0_uRF_Mmux_DoutB_814_1074
    );
  Core0_uRF_Mmux_DoutB_913 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(13),
      I3 => Core0_uRF_RegisterTable_7(13),
      I4 => Core0_uRF_RegisterTable_5(13),
      I5 => Core0_uRF_RegisterTable_4(13),
      O => Core0_uRF_Mmux_DoutB_913_1075
    );
  Core0_uRF_Mmux_DoutB_914 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(13),
      I3 => Core0_uRF_RegisterTable_11(13),
      I4 => Core0_uRF_RegisterTable_9(13),
      I5 => Core0_uRF_RegisterTable_8(13),
      O => Core0_uRF_Mmux_DoutB_914_1076
    );
  Core0_uRF_Mmux_DoutB_104 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(13),
      I3 => Core0_uRF_RegisterTable_15(13),
      I4 => Core0_uRF_RegisterTable_13(13),
      I5 => Core0_uRF_RegisterTable_12(13),
      O => Core0_uRF_Mmux_DoutB_104_1077
    );
  Core0_uRF_Mmux_DoutB_44 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_914_1076,
      I3 => Core0_uRF_Mmux_DoutB_104_1077,
      I4 => Core0_uRF_Mmux_DoutB_913_1075,
      I5 => Core0_uRF_Mmux_DoutB_814_1074,
      O => Core0_uRF_Mmux_DoutB_44_1078
    );
  Core0_uRF_Mmux_DoutB_2_f7_3 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_44_1078,
      I1 => Core0_uRF_Mmux_DoutB_34_1073,
      S => I(15),
      O => Core0_ID_RegDB(13)
    );
  Core0_uRF_Mmux_DoutB_75 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(14),
      I3 => Core0_uRF_RegisterTable_19(14),
      I4 => Core0_uRF_RegisterTable_17(14),
      I5 => Core0_uRF_RegisterTable_16(14),
      O => Core0_uRF_Mmux_DoutB_75_1079
    );
  Core0_uRF_Mmux_DoutB_815 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(14),
      I3 => Core0_uRF_RegisterTable_23(14),
      I4 => Core0_uRF_RegisterTable_21(14),
      I5 => Core0_uRF_RegisterTable_20(14),
      O => Core0_uRF_Mmux_DoutB_815_1080
    );
  Core0_uRF_Mmux_DoutB_816 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(14),
      I3 => Core0_uRF_RegisterTable_27(14),
      I4 => Core0_uRF_RegisterTable_25(14),
      I5 => Core0_uRF_RegisterTable_24(14),
      O => Core0_uRF_Mmux_DoutB_816_1081
    );
  Core0_uRF_Mmux_DoutB_915 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(14),
      I3 => Core0_uRF_RegisterTable_31(14),
      I4 => Core0_uRF_RegisterTable_29(14),
      I5 => Core0_uRF_RegisterTable_28(14),
      O => Core0_uRF_Mmux_DoutB_915_1082
    );
  Core0_uRF_Mmux_DoutB_35 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_816_1081,
      I3 => Core0_uRF_Mmux_DoutB_915_1082,
      I4 => Core0_uRF_Mmux_DoutB_815_1080,
      I5 => Core0_uRF_Mmux_DoutB_75_1079,
      O => Core0_uRF_Mmux_DoutB_35_1083
    );
  Core0_uRF_Mmux_DoutB_817 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(14),
      I3 => Core0_uRF_RegisterTable_3(14),
      I4 => Core0_uRF_RegisterTable_1(14),
      O => Core0_uRF_Mmux_DoutB_817_1084
    );
  Core0_uRF_Mmux_DoutB_916 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(14),
      I3 => Core0_uRF_RegisterTable_7(14),
      I4 => Core0_uRF_RegisterTable_5(14),
      I5 => Core0_uRF_RegisterTable_4(14),
      O => Core0_uRF_Mmux_DoutB_916_1085
    );
  Core0_uRF_Mmux_DoutB_917 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(14),
      I3 => Core0_uRF_RegisterTable_11(14),
      I4 => Core0_uRF_RegisterTable_9(14),
      I5 => Core0_uRF_RegisterTable_8(14),
      O => Core0_uRF_Mmux_DoutB_917_1086
    );
  Core0_uRF_Mmux_DoutB_105 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(14),
      I3 => Core0_uRF_RegisterTable_15(14),
      I4 => Core0_uRF_RegisterTable_13(14),
      I5 => Core0_uRF_RegisterTable_12(14),
      O => Core0_uRF_Mmux_DoutB_105_1087
    );
  Core0_uRF_Mmux_DoutB_45 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_917_1086,
      I3 => Core0_uRF_Mmux_DoutB_105_1087,
      I4 => Core0_uRF_Mmux_DoutB_916_1085,
      I5 => Core0_uRF_Mmux_DoutB_817_1084,
      O => Core0_uRF_Mmux_DoutB_45_1088
    );
  Core0_uRF_Mmux_DoutB_2_f7_4 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_45_1088,
      I1 => Core0_uRF_Mmux_DoutB_35_1083,
      S => I(15),
      O => Core0_ID_RegDB(14)
    );
  Core0_uRF_Mmux_DoutB_76 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(15),
      I3 => Core0_uRF_RegisterTable_19(15),
      I4 => Core0_uRF_RegisterTable_17(15),
      I5 => Core0_uRF_RegisterTable_16(15),
      O => Core0_uRF_Mmux_DoutB_76_1089
    );
  Core0_uRF_Mmux_DoutB_818 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(15),
      I3 => Core0_uRF_RegisterTable_23(15),
      I4 => Core0_uRF_RegisterTable_21(15),
      I5 => Core0_uRF_RegisterTable_20(15),
      O => Core0_uRF_Mmux_DoutB_818_1090
    );
  Core0_uRF_Mmux_DoutB_819 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(15),
      I3 => Core0_uRF_RegisterTable_27(15),
      I4 => Core0_uRF_RegisterTable_25(15),
      I5 => Core0_uRF_RegisterTable_24(15),
      O => Core0_uRF_Mmux_DoutB_819_1091
    );
  Core0_uRF_Mmux_DoutB_918 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(15),
      I3 => Core0_uRF_RegisterTable_31(15),
      I4 => Core0_uRF_RegisterTable_29(15),
      I5 => Core0_uRF_RegisterTable_28(15),
      O => Core0_uRF_Mmux_DoutB_918_1092
    );
  Core0_uRF_Mmux_DoutB_36 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_819_1091,
      I3 => Core0_uRF_Mmux_DoutB_918_1092,
      I4 => Core0_uRF_Mmux_DoutB_818_1090,
      I5 => Core0_uRF_Mmux_DoutB_76_1089,
      O => Core0_uRF_Mmux_DoutB_36_1093
    );
  Core0_uRF_Mmux_DoutB_820 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(15),
      I3 => Core0_uRF_RegisterTable_3(15),
      I4 => Core0_uRF_RegisterTable_1(15),
      O => Core0_uRF_Mmux_DoutB_820_1094
    );
  Core0_uRF_Mmux_DoutB_919 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(15),
      I3 => Core0_uRF_RegisterTable_7(15),
      I4 => Core0_uRF_RegisterTable_5(15),
      I5 => Core0_uRF_RegisterTable_4(15),
      O => Core0_uRF_Mmux_DoutB_919_1095
    );
  Core0_uRF_Mmux_DoutB_920 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(15),
      I3 => Core0_uRF_RegisterTable_11(15),
      I4 => Core0_uRF_RegisterTable_9(15),
      I5 => Core0_uRF_RegisterTable_8(15),
      O => Core0_uRF_Mmux_DoutB_920_1096
    );
  Core0_uRF_Mmux_DoutB_106 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(15),
      I3 => Core0_uRF_RegisterTable_15(15),
      I4 => Core0_uRF_RegisterTable_13(15),
      I5 => Core0_uRF_RegisterTable_12(15),
      O => Core0_uRF_Mmux_DoutB_106_1097
    );
  Core0_uRF_Mmux_DoutB_46 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_920_1096,
      I3 => Core0_uRF_Mmux_DoutB_106_1097,
      I4 => Core0_uRF_Mmux_DoutB_919_1095,
      I5 => Core0_uRF_Mmux_DoutB_820_1094,
      O => Core0_uRF_Mmux_DoutB_46_1098
    );
  Core0_uRF_Mmux_DoutB_2_f7_5 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_46_1098,
      I1 => Core0_uRF_Mmux_DoutB_36_1093,
      S => I(15),
      O => Core0_ID_RegDB(15)
    );
  Core0_uRF_Mmux_DoutB_77 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(16),
      I3 => Core0_uRF_RegisterTable_19(16),
      I4 => Core0_uRF_RegisterTable_17(16),
      I5 => Core0_uRF_RegisterTable_16(16),
      O => Core0_uRF_Mmux_DoutB_77_1099
    );
  Core0_uRF_Mmux_DoutB_821 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(16),
      I3 => Core0_uRF_RegisterTable_23(16),
      I4 => Core0_uRF_RegisterTable_21(16),
      I5 => Core0_uRF_RegisterTable_20(16),
      O => Core0_uRF_Mmux_DoutB_821_1100
    );
  Core0_uRF_Mmux_DoutB_822 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(16),
      I3 => Core0_uRF_RegisterTable_27(16),
      I4 => Core0_uRF_RegisterTable_25(16),
      I5 => Core0_uRF_RegisterTable_24(16),
      O => Core0_uRF_Mmux_DoutB_822_1101
    );
  Core0_uRF_Mmux_DoutB_921 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(16),
      I3 => Core0_uRF_RegisterTable_31(16),
      I4 => Core0_uRF_RegisterTable_29(16),
      I5 => Core0_uRF_RegisterTable_28(16),
      O => Core0_uRF_Mmux_DoutB_921_1102
    );
  Core0_uRF_Mmux_DoutB_37 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_822_1101,
      I3 => Core0_uRF_Mmux_DoutB_921_1102,
      I4 => Core0_uRF_Mmux_DoutB_821_1100,
      I5 => Core0_uRF_Mmux_DoutB_77_1099,
      O => Core0_uRF_Mmux_DoutB_37_1103
    );
  Core0_uRF_Mmux_DoutB_823 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(16),
      I3 => Core0_uRF_RegisterTable_3(16),
      I4 => Core0_uRF_RegisterTable_1(16),
      O => Core0_uRF_Mmux_DoutB_823_1104
    );
  Core0_uRF_Mmux_DoutB_922 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(16),
      I3 => Core0_uRF_RegisterTable_7(16),
      I4 => Core0_uRF_RegisterTable_5(16),
      I5 => Core0_uRF_RegisterTable_4(16),
      O => Core0_uRF_Mmux_DoutB_922_1105
    );
  Core0_uRF_Mmux_DoutB_923 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(16),
      I3 => Core0_uRF_RegisterTable_11(16),
      I4 => Core0_uRF_RegisterTable_9(16),
      I5 => Core0_uRF_RegisterTable_8(16),
      O => Core0_uRF_Mmux_DoutB_923_1106
    );
  Core0_uRF_Mmux_DoutB_107 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(16),
      I3 => Core0_uRF_RegisterTable_15(16),
      I4 => Core0_uRF_RegisterTable_13(16),
      I5 => Core0_uRF_RegisterTable_12(16),
      O => Core0_uRF_Mmux_DoutB_107_1107
    );
  Core0_uRF_Mmux_DoutB_47 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_923_1106,
      I3 => Core0_uRF_Mmux_DoutB_107_1107,
      I4 => Core0_uRF_Mmux_DoutB_922_1105,
      I5 => Core0_uRF_Mmux_DoutB_823_1104,
      O => Core0_uRF_Mmux_DoutB_47_1108
    );
  Core0_uRF_Mmux_DoutB_2_f7_6 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_47_1108,
      I1 => Core0_uRF_Mmux_DoutB_37_1103,
      S => I(15),
      O => Core0_ID_RegDB(16)
    );
  Core0_uRF_Mmux_DoutB_78 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(17),
      I3 => Core0_uRF_RegisterTable_19(17),
      I4 => Core0_uRF_RegisterTable_17(17),
      I5 => Core0_uRF_RegisterTable_16(17),
      O => Core0_uRF_Mmux_DoutB_78_1109
    );
  Core0_uRF_Mmux_DoutB_824 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(17),
      I3 => Core0_uRF_RegisterTable_23(17),
      I4 => Core0_uRF_RegisterTable_21(17),
      I5 => Core0_uRF_RegisterTable_20(17),
      O => Core0_uRF_Mmux_DoutB_824_1110
    );
  Core0_uRF_Mmux_DoutB_825 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(17),
      I3 => Core0_uRF_RegisterTable_27(17),
      I4 => Core0_uRF_RegisterTable_25(17),
      I5 => Core0_uRF_RegisterTable_24(17),
      O => Core0_uRF_Mmux_DoutB_825_1111
    );
  Core0_uRF_Mmux_DoutB_924 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(17),
      I3 => Core0_uRF_RegisterTable_31(17),
      I4 => Core0_uRF_RegisterTable_29(17),
      I5 => Core0_uRF_RegisterTable_28(17),
      O => Core0_uRF_Mmux_DoutB_924_1112
    );
  Core0_uRF_Mmux_DoutB_38 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_825_1111,
      I3 => Core0_uRF_Mmux_DoutB_924_1112,
      I4 => Core0_uRF_Mmux_DoutB_824_1110,
      I5 => Core0_uRF_Mmux_DoutB_78_1109,
      O => Core0_uRF_Mmux_DoutB_38_1113
    );
  Core0_uRF_Mmux_DoutB_826 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(17),
      I3 => Core0_uRF_RegisterTable_3(17),
      I4 => Core0_uRF_RegisterTable_1(17),
      O => Core0_uRF_Mmux_DoutB_826_1114
    );
  Core0_uRF_Mmux_DoutB_925 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(17),
      I3 => Core0_uRF_RegisterTable_7(17),
      I4 => Core0_uRF_RegisterTable_5(17),
      I5 => Core0_uRF_RegisterTable_4(17),
      O => Core0_uRF_Mmux_DoutB_925_1115
    );
  Core0_uRF_Mmux_DoutB_926 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(17),
      I3 => Core0_uRF_RegisterTable_11(17),
      I4 => Core0_uRF_RegisterTable_9(17),
      I5 => Core0_uRF_RegisterTable_8(17),
      O => Core0_uRF_Mmux_DoutB_926_1116
    );
  Core0_uRF_Mmux_DoutB_108 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(17),
      I3 => Core0_uRF_RegisterTable_15(17),
      I4 => Core0_uRF_RegisterTable_13(17),
      I5 => Core0_uRF_RegisterTable_12(17),
      O => Core0_uRF_Mmux_DoutB_108_1117
    );
  Core0_uRF_Mmux_DoutB_48 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_926_1116,
      I3 => Core0_uRF_Mmux_DoutB_108_1117,
      I4 => Core0_uRF_Mmux_DoutB_925_1115,
      I5 => Core0_uRF_Mmux_DoutB_826_1114,
      O => Core0_uRF_Mmux_DoutB_48_1118
    );
  Core0_uRF_Mmux_DoutB_2_f7_7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_48_1118,
      I1 => Core0_uRF_Mmux_DoutB_38_1113,
      S => I(15),
      O => Core0_ID_RegDB(17)
    );
  Core0_uRF_Mmux_DoutB_79 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(18),
      I3 => Core0_uRF_RegisterTable_19(18),
      I4 => Core0_uRF_RegisterTable_17(18),
      I5 => Core0_uRF_RegisterTable_16(18),
      O => Core0_uRF_Mmux_DoutB_79_1119
    );
  Core0_uRF_Mmux_DoutB_827 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(18),
      I3 => Core0_uRF_RegisterTable_23(18),
      I4 => Core0_uRF_RegisterTable_21(18),
      I5 => Core0_uRF_RegisterTable_20(18),
      O => Core0_uRF_Mmux_DoutB_827_1120
    );
  Core0_uRF_Mmux_DoutB_828 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(18),
      I3 => Core0_uRF_RegisterTable_27(18),
      I4 => Core0_uRF_RegisterTable_25(18),
      I5 => Core0_uRF_RegisterTable_24(18),
      O => Core0_uRF_Mmux_DoutB_828_1121
    );
  Core0_uRF_Mmux_DoutB_927 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(18),
      I3 => Core0_uRF_RegisterTable_31(18),
      I4 => Core0_uRF_RegisterTable_29(18),
      I5 => Core0_uRF_RegisterTable_28(18),
      O => Core0_uRF_Mmux_DoutB_927_1122
    );
  Core0_uRF_Mmux_DoutB_39 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_828_1121,
      I3 => Core0_uRF_Mmux_DoutB_927_1122,
      I4 => Core0_uRF_Mmux_DoutB_827_1120,
      I5 => Core0_uRF_Mmux_DoutB_79_1119,
      O => Core0_uRF_Mmux_DoutB_39_1123
    );
  Core0_uRF_Mmux_DoutB_829 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(18),
      I3 => Core0_uRF_RegisterTable_3(18),
      I4 => Core0_uRF_RegisterTable_1(18),
      O => Core0_uRF_Mmux_DoutB_829_1124
    );
  Core0_uRF_Mmux_DoutB_928 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(18),
      I3 => Core0_uRF_RegisterTable_7(18),
      I4 => Core0_uRF_RegisterTable_5(18),
      I5 => Core0_uRF_RegisterTable_4(18),
      O => Core0_uRF_Mmux_DoutB_928_1125
    );
  Core0_uRF_Mmux_DoutB_929 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(18),
      I3 => Core0_uRF_RegisterTable_11(18),
      I4 => Core0_uRF_RegisterTable_9(18),
      I5 => Core0_uRF_RegisterTable_8(18),
      O => Core0_uRF_Mmux_DoutB_929_1126
    );
  Core0_uRF_Mmux_DoutB_109 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(18),
      I3 => Core0_uRF_RegisterTable_15(18),
      I4 => Core0_uRF_RegisterTable_13(18),
      I5 => Core0_uRF_RegisterTable_12(18),
      O => Core0_uRF_Mmux_DoutB_109_1127
    );
  Core0_uRF_Mmux_DoutB_49 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_929_1126,
      I3 => Core0_uRF_Mmux_DoutB_109_1127,
      I4 => Core0_uRF_Mmux_DoutB_928_1125,
      I5 => Core0_uRF_Mmux_DoutB_829_1124,
      O => Core0_uRF_Mmux_DoutB_49_1128
    );
  Core0_uRF_Mmux_DoutB_2_f7_8 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_49_1128,
      I1 => Core0_uRF_Mmux_DoutB_39_1123,
      S => I(15),
      O => Core0_ID_RegDB(18)
    );
  Core0_uRF_Mmux_DoutB_710 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(19),
      I3 => Core0_uRF_RegisterTable_19(19),
      I4 => Core0_uRF_RegisterTable_17(19),
      I5 => Core0_uRF_RegisterTable_16(19),
      O => Core0_uRF_Mmux_DoutB_710_1129
    );
  Core0_uRF_Mmux_DoutB_830 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(19),
      I3 => Core0_uRF_RegisterTable_23(19),
      I4 => Core0_uRF_RegisterTable_21(19),
      I5 => Core0_uRF_RegisterTable_20(19),
      O => Core0_uRF_Mmux_DoutB_830_1130
    );
  Core0_uRF_Mmux_DoutB_831 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(19),
      I3 => Core0_uRF_RegisterTable_27(19),
      I4 => Core0_uRF_RegisterTable_25(19),
      I5 => Core0_uRF_RegisterTable_24(19),
      O => Core0_uRF_Mmux_DoutB_831_1131
    );
  Core0_uRF_Mmux_DoutB_930 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(19),
      I3 => Core0_uRF_RegisterTable_31(19),
      I4 => Core0_uRF_RegisterTable_29(19),
      I5 => Core0_uRF_RegisterTable_28(19),
      O => Core0_uRF_Mmux_DoutB_930_1132
    );
  Core0_uRF_Mmux_DoutB_310 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_831_1131,
      I3 => Core0_uRF_Mmux_DoutB_930_1132,
      I4 => Core0_uRF_Mmux_DoutB_830_1130,
      I5 => Core0_uRF_Mmux_DoutB_710_1129,
      O => Core0_uRF_Mmux_DoutB_310_1133
    );
  Core0_uRF_Mmux_DoutB_832 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(19),
      I3 => Core0_uRF_RegisterTable_3(19),
      I4 => Core0_uRF_RegisterTable_1(19),
      O => Core0_uRF_Mmux_DoutB_832_1134
    );
  Core0_uRF_Mmux_DoutB_931 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(19),
      I3 => Core0_uRF_RegisterTable_7(19),
      I4 => Core0_uRF_RegisterTable_5(19),
      I5 => Core0_uRF_RegisterTable_4(19),
      O => Core0_uRF_Mmux_DoutB_931_1135
    );
  Core0_uRF_Mmux_DoutB_932 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(19),
      I3 => Core0_uRF_RegisterTable_11(19),
      I4 => Core0_uRF_RegisterTable_9(19),
      I5 => Core0_uRF_RegisterTable_8(19),
      O => Core0_uRF_Mmux_DoutB_932_1136
    );
  Core0_uRF_Mmux_DoutB_1010 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(19),
      I3 => Core0_uRF_RegisterTable_15(19),
      I4 => Core0_uRF_RegisterTable_13(19),
      I5 => Core0_uRF_RegisterTable_12(19),
      O => Core0_uRF_Mmux_DoutB_1010_1137
    );
  Core0_uRF_Mmux_DoutB_410 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_932_1136,
      I3 => Core0_uRF_Mmux_DoutB_1010_1137,
      I4 => Core0_uRF_Mmux_DoutB_931_1135,
      I5 => Core0_uRF_Mmux_DoutB_832_1134,
      O => Core0_uRF_Mmux_DoutB_410_1138
    );
  Core0_uRF_Mmux_DoutB_2_f7_9 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_410_1138,
      I1 => Core0_uRF_Mmux_DoutB_310_1133,
      S => I(15),
      O => Core0_ID_RegDB(19)
    );
  Core0_uRF_Mmux_DoutB_711 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(1),
      I3 => Core0_uRF_RegisterTable_19(1),
      I4 => Core0_uRF_RegisterTable_17(1),
      I5 => Core0_uRF_RegisterTable_16(1),
      O => Core0_uRF_Mmux_DoutB_711_1139
    );
  Core0_uRF_Mmux_DoutB_833 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(1),
      I3 => Core0_uRF_RegisterTable_23(1),
      I4 => Core0_uRF_RegisterTable_21(1),
      I5 => Core0_uRF_RegisterTable_20(1),
      O => Core0_uRF_Mmux_DoutB_833_1140
    );
  Core0_uRF_Mmux_DoutB_834 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(1),
      I3 => Core0_uRF_RegisterTable_27(1),
      I4 => Core0_uRF_RegisterTable_25(1),
      I5 => Core0_uRF_RegisterTable_24(1),
      O => Core0_uRF_Mmux_DoutB_834_1141
    );
  Core0_uRF_Mmux_DoutB_933 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(1),
      I3 => Core0_uRF_RegisterTable_31(1),
      I4 => Core0_uRF_RegisterTable_29(1),
      I5 => Core0_uRF_RegisterTable_28(1),
      O => Core0_uRF_Mmux_DoutB_933_1142
    );
  Core0_uRF_Mmux_DoutB_311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_834_1141,
      I3 => Core0_uRF_Mmux_DoutB_933_1142,
      I4 => Core0_uRF_Mmux_DoutB_833_1140,
      I5 => Core0_uRF_Mmux_DoutB_711_1139,
      O => Core0_uRF_Mmux_DoutB_311_1143
    );
  Core0_uRF_Mmux_DoutB_835 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(1),
      I3 => Core0_uRF_RegisterTable_3(1),
      I4 => Core0_uRF_RegisterTable_1(1),
      O => Core0_uRF_Mmux_DoutB_835_1144
    );
  Core0_uRF_Mmux_DoutB_934 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(1),
      I3 => Core0_uRF_RegisterTable_7(1),
      I4 => Core0_uRF_RegisterTable_5(1),
      I5 => Core0_uRF_RegisterTable_4(1),
      O => Core0_uRF_Mmux_DoutB_934_1145
    );
  Core0_uRF_Mmux_DoutB_935 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(1),
      I3 => Core0_uRF_RegisterTable_11(1),
      I4 => Core0_uRF_RegisterTable_9(1),
      I5 => Core0_uRF_RegisterTable_8(1),
      O => Core0_uRF_Mmux_DoutB_935_1146
    );
  Core0_uRF_Mmux_DoutB_1011 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(1),
      I3 => Core0_uRF_RegisterTable_15(1),
      I4 => Core0_uRF_RegisterTable_13(1),
      I5 => Core0_uRF_RegisterTable_12(1),
      O => Core0_uRF_Mmux_DoutB_1011_1147
    );
  Core0_uRF_Mmux_DoutB_411 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_935_1146,
      I3 => Core0_uRF_Mmux_DoutB_1011_1147,
      I4 => Core0_uRF_Mmux_DoutB_934_1145,
      I5 => Core0_uRF_Mmux_DoutB_835_1144,
      O => Core0_uRF_Mmux_DoutB_411_1148
    );
  Core0_uRF_Mmux_DoutB_2_f7_10 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_411_1148,
      I1 => Core0_uRF_Mmux_DoutB_311_1143,
      S => I(15),
      O => Core0_ID_RegDB(1)
    );
  Core0_uRF_Mmux_DoutB_712 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(20),
      I3 => Core0_uRF_RegisterTable_19(20),
      I4 => Core0_uRF_RegisterTable_17(20),
      I5 => Core0_uRF_RegisterTable_16(20),
      O => Core0_uRF_Mmux_DoutB_712_1149
    );
  Core0_uRF_Mmux_DoutB_836 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(20),
      I3 => Core0_uRF_RegisterTable_23(20),
      I4 => Core0_uRF_RegisterTable_21(20),
      I5 => Core0_uRF_RegisterTable_20(20),
      O => Core0_uRF_Mmux_DoutB_836_1150
    );
  Core0_uRF_Mmux_DoutB_837 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(20),
      I3 => Core0_uRF_RegisterTable_27(20),
      I4 => Core0_uRF_RegisterTable_25(20),
      I5 => Core0_uRF_RegisterTable_24(20),
      O => Core0_uRF_Mmux_DoutB_837_1151
    );
  Core0_uRF_Mmux_DoutB_936 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(20),
      I3 => Core0_uRF_RegisterTable_31(20),
      I4 => Core0_uRF_RegisterTable_29(20),
      I5 => Core0_uRF_RegisterTable_28(20),
      O => Core0_uRF_Mmux_DoutB_936_1152
    );
  Core0_uRF_Mmux_DoutB_312 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_837_1151,
      I3 => Core0_uRF_Mmux_DoutB_936_1152,
      I4 => Core0_uRF_Mmux_DoutB_836_1150,
      I5 => Core0_uRF_Mmux_DoutB_712_1149,
      O => Core0_uRF_Mmux_DoutB_312_1153
    );
  Core0_uRF_Mmux_DoutB_838 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(20),
      I3 => Core0_uRF_RegisterTable_3(20),
      I4 => Core0_uRF_RegisterTable_1(20),
      O => Core0_uRF_Mmux_DoutB_838_1154
    );
  Core0_uRF_Mmux_DoutB_937 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(20),
      I3 => Core0_uRF_RegisterTable_7(20),
      I4 => Core0_uRF_RegisterTable_5(20),
      I5 => Core0_uRF_RegisterTable_4(20),
      O => Core0_uRF_Mmux_DoutB_937_1155
    );
  Core0_uRF_Mmux_DoutB_938 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(20),
      I3 => Core0_uRF_RegisterTable_11(20),
      I4 => Core0_uRF_RegisterTable_9(20),
      I5 => Core0_uRF_RegisterTable_8(20),
      O => Core0_uRF_Mmux_DoutB_938_1156
    );
  Core0_uRF_Mmux_DoutB_1012 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(20),
      I3 => Core0_uRF_RegisterTable_15(20),
      I4 => Core0_uRF_RegisterTable_13(20),
      I5 => Core0_uRF_RegisterTable_12(20),
      O => Core0_uRF_Mmux_DoutB_1012_1157
    );
  Core0_uRF_Mmux_DoutB_412 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_938_1156,
      I3 => Core0_uRF_Mmux_DoutB_1012_1157,
      I4 => Core0_uRF_Mmux_DoutB_937_1155,
      I5 => Core0_uRF_Mmux_DoutB_838_1154,
      O => Core0_uRF_Mmux_DoutB_412_1158
    );
  Core0_uRF_Mmux_DoutB_2_f7_11 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_412_1158,
      I1 => Core0_uRF_Mmux_DoutB_312_1153,
      S => I(15),
      O => Core0_ID_RegDB(20)
    );
  Core0_uRF_Mmux_DoutB_713 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(21),
      I3 => Core0_uRF_RegisterTable_19(21),
      I4 => Core0_uRF_RegisterTable_17(21),
      I5 => Core0_uRF_RegisterTable_16(21),
      O => Core0_uRF_Mmux_DoutB_713_1159
    );
  Core0_uRF_Mmux_DoutB_839 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(21),
      I3 => Core0_uRF_RegisterTable_23(21),
      I4 => Core0_uRF_RegisterTable_21(21),
      I5 => Core0_uRF_RegisterTable_20(21),
      O => Core0_uRF_Mmux_DoutB_839_1160
    );
  Core0_uRF_Mmux_DoutB_840 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(21),
      I3 => Core0_uRF_RegisterTable_27(21),
      I4 => Core0_uRF_RegisterTable_25(21),
      I5 => Core0_uRF_RegisterTable_24(21),
      O => Core0_uRF_Mmux_DoutB_840_1161
    );
  Core0_uRF_Mmux_DoutB_939 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(21),
      I3 => Core0_uRF_RegisterTable_31(21),
      I4 => Core0_uRF_RegisterTable_29(21),
      I5 => Core0_uRF_RegisterTable_28(21),
      O => Core0_uRF_Mmux_DoutB_939_1162
    );
  Core0_uRF_Mmux_DoutB_313 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_840_1161,
      I3 => Core0_uRF_Mmux_DoutB_939_1162,
      I4 => Core0_uRF_Mmux_DoutB_839_1160,
      I5 => Core0_uRF_Mmux_DoutB_713_1159,
      O => Core0_uRF_Mmux_DoutB_313_1163
    );
  Core0_uRF_Mmux_DoutB_841 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(21),
      I3 => Core0_uRF_RegisterTable_3(21),
      I4 => Core0_uRF_RegisterTable_1(21),
      O => Core0_uRF_Mmux_DoutB_841_1164
    );
  Core0_uRF_Mmux_DoutB_940 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(21),
      I3 => Core0_uRF_RegisterTable_7(21),
      I4 => Core0_uRF_RegisterTable_5(21),
      I5 => Core0_uRF_RegisterTable_4(21),
      O => Core0_uRF_Mmux_DoutB_940_1165
    );
  Core0_uRF_Mmux_DoutB_941 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(21),
      I3 => Core0_uRF_RegisterTable_11(21),
      I4 => Core0_uRF_RegisterTable_9(21),
      I5 => Core0_uRF_RegisterTable_8(21),
      O => Core0_uRF_Mmux_DoutB_941_1166
    );
  Core0_uRF_Mmux_DoutB_1013 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(21),
      I3 => Core0_uRF_RegisterTable_15(21),
      I4 => Core0_uRF_RegisterTable_13(21),
      I5 => Core0_uRF_RegisterTable_12(21),
      O => Core0_uRF_Mmux_DoutB_1013_1167
    );
  Core0_uRF_Mmux_DoutB_413 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_941_1166,
      I3 => Core0_uRF_Mmux_DoutB_1013_1167,
      I4 => Core0_uRF_Mmux_DoutB_940_1165,
      I5 => Core0_uRF_Mmux_DoutB_841_1164,
      O => Core0_uRF_Mmux_DoutB_413_1168
    );
  Core0_uRF_Mmux_DoutB_2_f7_12 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_413_1168,
      I1 => Core0_uRF_Mmux_DoutB_313_1163,
      S => I(15),
      O => Core0_ID_RegDB(21)
    );
  Core0_uRF_Mmux_DoutB_714 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(22),
      I3 => Core0_uRF_RegisterTable_19(22),
      I4 => Core0_uRF_RegisterTable_17(22),
      I5 => Core0_uRF_RegisterTable_16(22),
      O => Core0_uRF_Mmux_DoutB_714_1169
    );
  Core0_uRF_Mmux_DoutB_842 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(22),
      I3 => Core0_uRF_RegisterTable_23(22),
      I4 => Core0_uRF_RegisterTable_21(22),
      I5 => Core0_uRF_RegisterTable_20(22),
      O => Core0_uRF_Mmux_DoutB_842_1170
    );
  Core0_uRF_Mmux_DoutB_843 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(22),
      I3 => Core0_uRF_RegisterTable_27(22),
      I4 => Core0_uRF_RegisterTable_25(22),
      I5 => Core0_uRF_RegisterTable_24(22),
      O => Core0_uRF_Mmux_DoutB_843_1171
    );
  Core0_uRF_Mmux_DoutB_942 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(22),
      I3 => Core0_uRF_RegisterTable_31(22),
      I4 => Core0_uRF_RegisterTable_29(22),
      I5 => Core0_uRF_RegisterTable_28(22),
      O => Core0_uRF_Mmux_DoutB_942_1172
    );
  Core0_uRF_Mmux_DoutB_314 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_843_1171,
      I3 => Core0_uRF_Mmux_DoutB_942_1172,
      I4 => Core0_uRF_Mmux_DoutB_842_1170,
      I5 => Core0_uRF_Mmux_DoutB_714_1169,
      O => Core0_uRF_Mmux_DoutB_314_1173
    );
  Core0_uRF_Mmux_DoutB_844 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(22),
      I3 => Core0_uRF_RegisterTable_3(22),
      I4 => Core0_uRF_RegisterTable_1(22),
      O => Core0_uRF_Mmux_DoutB_844_1174
    );
  Core0_uRF_Mmux_DoutB_943 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(22),
      I3 => Core0_uRF_RegisterTable_7(22),
      I4 => Core0_uRF_RegisterTable_5(22),
      I5 => Core0_uRF_RegisterTable_4(22),
      O => Core0_uRF_Mmux_DoutB_943_1175
    );
  Core0_uRF_Mmux_DoutB_944 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(22),
      I3 => Core0_uRF_RegisterTable_11(22),
      I4 => Core0_uRF_RegisterTable_9(22),
      I5 => Core0_uRF_RegisterTable_8(22),
      O => Core0_uRF_Mmux_DoutB_944_1176
    );
  Core0_uRF_Mmux_DoutB_1014 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(22),
      I3 => Core0_uRF_RegisterTable_15(22),
      I4 => Core0_uRF_RegisterTable_13(22),
      I5 => Core0_uRF_RegisterTable_12(22),
      O => Core0_uRF_Mmux_DoutB_1014_1177
    );
  Core0_uRF_Mmux_DoutB_414 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_944_1176,
      I3 => Core0_uRF_Mmux_DoutB_1014_1177,
      I4 => Core0_uRF_Mmux_DoutB_943_1175,
      I5 => Core0_uRF_Mmux_DoutB_844_1174,
      O => Core0_uRF_Mmux_DoutB_414_1178
    );
  Core0_uRF_Mmux_DoutB_2_f7_13 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_414_1178,
      I1 => Core0_uRF_Mmux_DoutB_314_1173,
      S => I(15),
      O => Core0_ID_RegDB(22)
    );
  Core0_uRF_Mmux_DoutB_715 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(23),
      I3 => Core0_uRF_RegisterTable_19(23),
      I4 => Core0_uRF_RegisterTable_17(23),
      I5 => Core0_uRF_RegisterTable_16(23),
      O => Core0_uRF_Mmux_DoutB_715_1179
    );
  Core0_uRF_Mmux_DoutB_845 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(23),
      I3 => Core0_uRF_RegisterTable_23(23),
      I4 => Core0_uRF_RegisterTable_21(23),
      I5 => Core0_uRF_RegisterTable_20(23),
      O => Core0_uRF_Mmux_DoutB_845_1180
    );
  Core0_uRF_Mmux_DoutB_846 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(23),
      I3 => Core0_uRF_RegisterTable_27(23),
      I4 => Core0_uRF_RegisterTable_25(23),
      I5 => Core0_uRF_RegisterTable_24(23),
      O => Core0_uRF_Mmux_DoutB_846_1181
    );
  Core0_uRF_Mmux_DoutB_945 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(23),
      I3 => Core0_uRF_RegisterTable_31(23),
      I4 => Core0_uRF_RegisterTable_29(23),
      I5 => Core0_uRF_RegisterTable_28(23),
      O => Core0_uRF_Mmux_DoutB_945_1182
    );
  Core0_uRF_Mmux_DoutB_315 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_846_1181,
      I3 => Core0_uRF_Mmux_DoutB_945_1182,
      I4 => Core0_uRF_Mmux_DoutB_845_1180,
      I5 => Core0_uRF_Mmux_DoutB_715_1179,
      O => Core0_uRF_Mmux_DoutB_315_1183
    );
  Core0_uRF_Mmux_DoutB_847 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(23),
      I3 => Core0_uRF_RegisterTable_3(23),
      I4 => Core0_uRF_RegisterTable_1(23),
      O => Core0_uRF_Mmux_DoutB_847_1184
    );
  Core0_uRF_Mmux_DoutB_946 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(23),
      I3 => Core0_uRF_RegisterTable_7(23),
      I4 => Core0_uRF_RegisterTable_5(23),
      I5 => Core0_uRF_RegisterTable_4(23),
      O => Core0_uRF_Mmux_DoutB_946_1185
    );
  Core0_uRF_Mmux_DoutB_947 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(23),
      I3 => Core0_uRF_RegisterTable_11(23),
      I4 => Core0_uRF_RegisterTable_9(23),
      I5 => Core0_uRF_RegisterTable_8(23),
      O => Core0_uRF_Mmux_DoutB_947_1186
    );
  Core0_uRF_Mmux_DoutB_1015 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(23),
      I3 => Core0_uRF_RegisterTable_15(23),
      I4 => Core0_uRF_RegisterTable_13(23),
      I5 => Core0_uRF_RegisterTable_12(23),
      O => Core0_uRF_Mmux_DoutB_1015_1187
    );
  Core0_uRF_Mmux_DoutB_415 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_947_1186,
      I3 => Core0_uRF_Mmux_DoutB_1015_1187,
      I4 => Core0_uRF_Mmux_DoutB_946_1185,
      I5 => Core0_uRF_Mmux_DoutB_847_1184,
      O => Core0_uRF_Mmux_DoutB_415_1188
    );
  Core0_uRF_Mmux_DoutB_2_f7_14 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_415_1188,
      I1 => Core0_uRF_Mmux_DoutB_315_1183,
      S => I(15),
      O => Core0_ID_RegDB(23)
    );
  Core0_uRF_Mmux_DoutB_716 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(24),
      I3 => Core0_uRF_RegisterTable_19(24),
      I4 => Core0_uRF_RegisterTable_17(24),
      I5 => Core0_uRF_RegisterTable_16(24),
      O => Core0_uRF_Mmux_DoutB_716_1189
    );
  Core0_uRF_Mmux_DoutB_848 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(24),
      I3 => Core0_uRF_RegisterTable_23(24),
      I4 => Core0_uRF_RegisterTable_21(24),
      I5 => Core0_uRF_RegisterTable_20(24),
      O => Core0_uRF_Mmux_DoutB_848_1190
    );
  Core0_uRF_Mmux_DoutB_849 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(24),
      I3 => Core0_uRF_RegisterTable_27(24),
      I4 => Core0_uRF_RegisterTable_25(24),
      I5 => Core0_uRF_RegisterTable_24(24),
      O => Core0_uRF_Mmux_DoutB_849_1191
    );
  Core0_uRF_Mmux_DoutB_948 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(24),
      I3 => Core0_uRF_RegisterTable_31(24),
      I4 => Core0_uRF_RegisterTable_29(24),
      I5 => Core0_uRF_RegisterTable_28(24),
      O => Core0_uRF_Mmux_DoutB_948_1192
    );
  Core0_uRF_Mmux_DoutB_316 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_849_1191,
      I3 => Core0_uRF_Mmux_DoutB_948_1192,
      I4 => Core0_uRF_Mmux_DoutB_848_1190,
      I5 => Core0_uRF_Mmux_DoutB_716_1189,
      O => Core0_uRF_Mmux_DoutB_316_1193
    );
  Core0_uRF_Mmux_DoutB_850 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(24),
      I3 => Core0_uRF_RegisterTable_3(24),
      I4 => Core0_uRF_RegisterTable_1(24),
      O => Core0_uRF_Mmux_DoutB_850_1194
    );
  Core0_uRF_Mmux_DoutB_949 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(24),
      I3 => Core0_uRF_RegisterTable_7(24),
      I4 => Core0_uRF_RegisterTable_5(24),
      I5 => Core0_uRF_RegisterTable_4(24),
      O => Core0_uRF_Mmux_DoutB_949_1195
    );
  Core0_uRF_Mmux_DoutB_950 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(24),
      I3 => Core0_uRF_RegisterTable_11(24),
      I4 => Core0_uRF_RegisterTable_9(24),
      I5 => Core0_uRF_RegisterTable_8(24),
      O => Core0_uRF_Mmux_DoutB_950_1196
    );
  Core0_uRF_Mmux_DoutB_1016 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(24),
      I3 => Core0_uRF_RegisterTable_15(24),
      I4 => Core0_uRF_RegisterTable_13(24),
      I5 => Core0_uRF_RegisterTable_12(24),
      O => Core0_uRF_Mmux_DoutB_1016_1197
    );
  Core0_uRF_Mmux_DoutB_416 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_950_1196,
      I3 => Core0_uRF_Mmux_DoutB_1016_1197,
      I4 => Core0_uRF_Mmux_DoutB_949_1195,
      I5 => Core0_uRF_Mmux_DoutB_850_1194,
      O => Core0_uRF_Mmux_DoutB_416_1198
    );
  Core0_uRF_Mmux_DoutB_2_f7_15 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_416_1198,
      I1 => Core0_uRF_Mmux_DoutB_316_1193,
      S => I(15),
      O => Core0_ID_RegDB(24)
    );
  Core0_uRF_Mmux_DoutB_717 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(25),
      I3 => Core0_uRF_RegisterTable_19(25),
      I4 => Core0_uRF_RegisterTable_17(25),
      I5 => Core0_uRF_RegisterTable_16(25),
      O => Core0_uRF_Mmux_DoutB_717_1199
    );
  Core0_uRF_Mmux_DoutB_851 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(25),
      I3 => Core0_uRF_RegisterTable_23(25),
      I4 => Core0_uRF_RegisterTable_21(25),
      I5 => Core0_uRF_RegisterTable_20(25),
      O => Core0_uRF_Mmux_DoutB_851_1200
    );
  Core0_uRF_Mmux_DoutB_852 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(25),
      I3 => Core0_uRF_RegisterTable_27(25),
      I4 => Core0_uRF_RegisterTable_25(25),
      I5 => Core0_uRF_RegisterTable_24(25),
      O => Core0_uRF_Mmux_DoutB_852_1201
    );
  Core0_uRF_Mmux_DoutB_951 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(25),
      I3 => Core0_uRF_RegisterTable_31(25),
      I4 => Core0_uRF_RegisterTable_29(25),
      I5 => Core0_uRF_RegisterTable_28(25),
      O => Core0_uRF_Mmux_DoutB_951_1202
    );
  Core0_uRF_Mmux_DoutB_317 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_852_1201,
      I3 => Core0_uRF_Mmux_DoutB_951_1202,
      I4 => Core0_uRF_Mmux_DoutB_851_1200,
      I5 => Core0_uRF_Mmux_DoutB_717_1199,
      O => Core0_uRF_Mmux_DoutB_317_1203
    );
  Core0_uRF_Mmux_DoutB_853 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(25),
      I3 => Core0_uRF_RegisterTable_3(25),
      I4 => Core0_uRF_RegisterTable_1(25),
      O => Core0_uRF_Mmux_DoutB_853_1204
    );
  Core0_uRF_Mmux_DoutB_952 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(25),
      I3 => Core0_uRF_RegisterTable_7(25),
      I4 => Core0_uRF_RegisterTable_5(25),
      I5 => Core0_uRF_RegisterTable_4(25),
      O => Core0_uRF_Mmux_DoutB_952_1205
    );
  Core0_uRF_Mmux_DoutB_953 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(25),
      I3 => Core0_uRF_RegisterTable_11(25),
      I4 => Core0_uRF_RegisterTable_9(25),
      I5 => Core0_uRF_RegisterTable_8(25),
      O => Core0_uRF_Mmux_DoutB_953_1206
    );
  Core0_uRF_Mmux_DoutB_1017 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(25),
      I3 => Core0_uRF_RegisterTable_15(25),
      I4 => Core0_uRF_RegisterTable_13(25),
      I5 => Core0_uRF_RegisterTable_12(25),
      O => Core0_uRF_Mmux_DoutB_1017_1207
    );
  Core0_uRF_Mmux_DoutB_417 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_953_1206,
      I3 => Core0_uRF_Mmux_DoutB_1017_1207,
      I4 => Core0_uRF_Mmux_DoutB_952_1205,
      I5 => Core0_uRF_Mmux_DoutB_853_1204,
      O => Core0_uRF_Mmux_DoutB_417_1208
    );
  Core0_uRF_Mmux_DoutB_2_f7_16 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_417_1208,
      I1 => Core0_uRF_Mmux_DoutB_317_1203,
      S => I(15),
      O => Core0_ID_RegDB(25)
    );
  Core0_uRF_Mmux_DoutB_718 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(26),
      I3 => Core0_uRF_RegisterTable_19(26),
      I4 => Core0_uRF_RegisterTable_17(26),
      I5 => Core0_uRF_RegisterTable_16(26),
      O => Core0_uRF_Mmux_DoutB_718_1209
    );
  Core0_uRF_Mmux_DoutB_854 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(26),
      I3 => Core0_uRF_RegisterTable_23(26),
      I4 => Core0_uRF_RegisterTable_21(26),
      I5 => Core0_uRF_RegisterTable_20(26),
      O => Core0_uRF_Mmux_DoutB_854_1210
    );
  Core0_uRF_Mmux_DoutB_855 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(26),
      I3 => Core0_uRF_RegisterTable_27(26),
      I4 => Core0_uRF_RegisterTable_25(26),
      I5 => Core0_uRF_RegisterTable_24(26),
      O => Core0_uRF_Mmux_DoutB_855_1211
    );
  Core0_uRF_Mmux_DoutB_954 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(26),
      I3 => Core0_uRF_RegisterTable_31(26),
      I4 => Core0_uRF_RegisterTable_29(26),
      I5 => Core0_uRF_RegisterTable_28(26),
      O => Core0_uRF_Mmux_DoutB_954_1212
    );
  Core0_uRF_Mmux_DoutB_318 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_855_1211,
      I3 => Core0_uRF_Mmux_DoutB_954_1212,
      I4 => Core0_uRF_Mmux_DoutB_854_1210,
      I5 => Core0_uRF_Mmux_DoutB_718_1209,
      O => Core0_uRF_Mmux_DoutB_318_1213
    );
  Core0_uRF_Mmux_DoutB_856 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(26),
      I3 => Core0_uRF_RegisterTable_3(26),
      I4 => Core0_uRF_RegisterTable_1(26),
      O => Core0_uRF_Mmux_DoutB_856_1214
    );
  Core0_uRF_Mmux_DoutB_955 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(26),
      I3 => Core0_uRF_RegisterTable_7(26),
      I4 => Core0_uRF_RegisterTable_5(26),
      I5 => Core0_uRF_RegisterTable_4(26),
      O => Core0_uRF_Mmux_DoutB_955_1215
    );
  Core0_uRF_Mmux_DoutB_956 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(26),
      I3 => Core0_uRF_RegisterTable_11(26),
      I4 => Core0_uRF_RegisterTable_9(26),
      I5 => Core0_uRF_RegisterTable_8(26),
      O => Core0_uRF_Mmux_DoutB_956_1216
    );
  Core0_uRF_Mmux_DoutB_1018 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(26),
      I3 => Core0_uRF_RegisterTable_15(26),
      I4 => Core0_uRF_RegisterTable_13(26),
      I5 => Core0_uRF_RegisterTable_12(26),
      O => Core0_uRF_Mmux_DoutB_1018_1217
    );
  Core0_uRF_Mmux_DoutB_418 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_956_1216,
      I3 => Core0_uRF_Mmux_DoutB_1018_1217,
      I4 => Core0_uRF_Mmux_DoutB_955_1215,
      I5 => Core0_uRF_Mmux_DoutB_856_1214,
      O => Core0_uRF_Mmux_DoutB_418_1218
    );
  Core0_uRF_Mmux_DoutB_2_f7_17 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_418_1218,
      I1 => Core0_uRF_Mmux_DoutB_318_1213,
      S => I(15),
      O => Core0_ID_RegDB(26)
    );
  Core0_uRF_Mmux_DoutB_719 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(27),
      I3 => Core0_uRF_RegisterTable_19(27),
      I4 => Core0_uRF_RegisterTable_17(27),
      I5 => Core0_uRF_RegisterTable_16(27),
      O => Core0_uRF_Mmux_DoutB_719_1219
    );
  Core0_uRF_Mmux_DoutB_857 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(27),
      I3 => Core0_uRF_RegisterTable_23(27),
      I4 => Core0_uRF_RegisterTable_21(27),
      I5 => Core0_uRF_RegisterTable_20(27),
      O => Core0_uRF_Mmux_DoutB_857_1220
    );
  Core0_uRF_Mmux_DoutB_858 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(27),
      I3 => Core0_uRF_RegisterTable_27(27),
      I4 => Core0_uRF_RegisterTable_25(27),
      I5 => Core0_uRF_RegisterTable_24(27),
      O => Core0_uRF_Mmux_DoutB_858_1221
    );
  Core0_uRF_Mmux_DoutB_957 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(27),
      I3 => Core0_uRF_RegisterTable_31(27),
      I4 => Core0_uRF_RegisterTable_29(27),
      I5 => Core0_uRF_RegisterTable_28(27),
      O => Core0_uRF_Mmux_DoutB_957_1222
    );
  Core0_uRF_Mmux_DoutB_319 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_858_1221,
      I3 => Core0_uRF_Mmux_DoutB_957_1222,
      I4 => Core0_uRF_Mmux_DoutB_857_1220,
      I5 => Core0_uRF_Mmux_DoutB_719_1219,
      O => Core0_uRF_Mmux_DoutB_319_1223
    );
  Core0_uRF_Mmux_DoutB_859 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(27),
      I3 => Core0_uRF_RegisterTable_3(27),
      I4 => Core0_uRF_RegisterTable_1(27),
      O => Core0_uRF_Mmux_DoutB_859_1224
    );
  Core0_uRF_Mmux_DoutB_958 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(27),
      I3 => Core0_uRF_RegisterTable_7(27),
      I4 => Core0_uRF_RegisterTable_5(27),
      I5 => Core0_uRF_RegisterTable_4(27),
      O => Core0_uRF_Mmux_DoutB_958_1225
    );
  Core0_uRF_Mmux_DoutB_959 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(27),
      I3 => Core0_uRF_RegisterTable_11(27),
      I4 => Core0_uRF_RegisterTable_9(27),
      I5 => Core0_uRF_RegisterTable_8(27),
      O => Core0_uRF_Mmux_DoutB_959_1226
    );
  Core0_uRF_Mmux_DoutB_1019 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(27),
      I3 => Core0_uRF_RegisterTable_15(27),
      I4 => Core0_uRF_RegisterTable_13(27),
      I5 => Core0_uRF_RegisterTable_12(27),
      O => Core0_uRF_Mmux_DoutB_1019_1227
    );
  Core0_uRF_Mmux_DoutB_419 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_959_1226,
      I3 => Core0_uRF_Mmux_DoutB_1019_1227,
      I4 => Core0_uRF_Mmux_DoutB_958_1225,
      I5 => Core0_uRF_Mmux_DoutB_859_1224,
      O => Core0_uRF_Mmux_DoutB_419_1228
    );
  Core0_uRF_Mmux_DoutB_2_f7_18 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_419_1228,
      I1 => Core0_uRF_Mmux_DoutB_319_1223,
      S => I(15),
      O => Core0_ID_RegDB(27)
    );
  Core0_uRF_Mmux_DoutB_720 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(28),
      I3 => Core0_uRF_RegisterTable_19(28),
      I4 => Core0_uRF_RegisterTable_17(28),
      I5 => Core0_uRF_RegisterTable_16(28),
      O => Core0_uRF_Mmux_DoutB_720_1229
    );
  Core0_uRF_Mmux_DoutB_860 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(28),
      I3 => Core0_uRF_RegisterTable_23(28),
      I4 => Core0_uRF_RegisterTable_21(28),
      I5 => Core0_uRF_RegisterTable_20(28),
      O => Core0_uRF_Mmux_DoutB_860_1230
    );
  Core0_uRF_Mmux_DoutB_861 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(28),
      I3 => Core0_uRF_RegisterTable_27(28),
      I4 => Core0_uRF_RegisterTable_25(28),
      I5 => Core0_uRF_RegisterTable_24(28),
      O => Core0_uRF_Mmux_DoutB_861_1231
    );
  Core0_uRF_Mmux_DoutB_960 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(28),
      I3 => Core0_uRF_RegisterTable_31(28),
      I4 => Core0_uRF_RegisterTable_29(28),
      I5 => Core0_uRF_RegisterTable_28(28),
      O => Core0_uRF_Mmux_DoutB_960_1232
    );
  Core0_uRF_Mmux_DoutB_320 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_861_1231,
      I3 => Core0_uRF_Mmux_DoutB_960_1232,
      I4 => Core0_uRF_Mmux_DoutB_860_1230,
      I5 => Core0_uRF_Mmux_DoutB_720_1229,
      O => Core0_uRF_Mmux_DoutB_320_1233
    );
  Core0_uRF_Mmux_DoutB_862 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(28),
      I3 => Core0_uRF_RegisterTable_3(28),
      I4 => Core0_uRF_RegisterTable_1(28),
      O => Core0_uRF_Mmux_DoutB_862_1234
    );
  Core0_uRF_Mmux_DoutB_961 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(28),
      I3 => Core0_uRF_RegisterTable_7(28),
      I4 => Core0_uRF_RegisterTable_5(28),
      I5 => Core0_uRF_RegisterTable_4(28),
      O => Core0_uRF_Mmux_DoutB_961_1235
    );
  Core0_uRF_Mmux_DoutB_962 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(28),
      I3 => Core0_uRF_RegisterTable_11(28),
      I4 => Core0_uRF_RegisterTable_9(28),
      I5 => Core0_uRF_RegisterTable_8(28),
      O => Core0_uRF_Mmux_DoutB_962_1236
    );
  Core0_uRF_Mmux_DoutB_1020 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(28),
      I3 => Core0_uRF_RegisterTable_15(28),
      I4 => Core0_uRF_RegisterTable_13(28),
      I5 => Core0_uRF_RegisterTable_12(28),
      O => Core0_uRF_Mmux_DoutB_1020_1237
    );
  Core0_uRF_Mmux_DoutB_420 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_962_1236,
      I3 => Core0_uRF_Mmux_DoutB_1020_1237,
      I4 => Core0_uRF_Mmux_DoutB_961_1235,
      I5 => Core0_uRF_Mmux_DoutB_862_1234,
      O => Core0_uRF_Mmux_DoutB_420_1238
    );
  Core0_uRF_Mmux_DoutB_2_f7_19 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_420_1238,
      I1 => Core0_uRF_Mmux_DoutB_320_1233,
      S => I(15),
      O => Core0_ID_RegDB(28)
    );
  Core0_uRF_Mmux_DoutB_721 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(29),
      I3 => Core0_uRF_RegisterTable_19(29),
      I4 => Core0_uRF_RegisterTable_17(29),
      I5 => Core0_uRF_RegisterTable_16(29),
      O => Core0_uRF_Mmux_DoutB_721_1239
    );
  Core0_uRF_Mmux_DoutB_863 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(29),
      I3 => Core0_uRF_RegisterTable_23(29),
      I4 => Core0_uRF_RegisterTable_21(29),
      I5 => Core0_uRF_RegisterTable_20(29),
      O => Core0_uRF_Mmux_DoutB_863_1240
    );
  Core0_uRF_Mmux_DoutB_864 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(29),
      I3 => Core0_uRF_RegisterTable_27(29),
      I4 => Core0_uRF_RegisterTable_25(29),
      I5 => Core0_uRF_RegisterTable_24(29),
      O => Core0_uRF_Mmux_DoutB_864_1241
    );
  Core0_uRF_Mmux_DoutB_963 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(29),
      I3 => Core0_uRF_RegisterTable_31(29),
      I4 => Core0_uRF_RegisterTable_29(29),
      I5 => Core0_uRF_RegisterTable_28(29),
      O => Core0_uRF_Mmux_DoutB_963_1242
    );
  Core0_uRF_Mmux_DoutB_321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_864_1241,
      I3 => Core0_uRF_Mmux_DoutB_963_1242,
      I4 => Core0_uRF_Mmux_DoutB_863_1240,
      I5 => Core0_uRF_Mmux_DoutB_721_1239,
      O => Core0_uRF_Mmux_DoutB_321_1243
    );
  Core0_uRF_Mmux_DoutB_865 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(29),
      I3 => Core0_uRF_RegisterTable_3(29),
      I4 => Core0_uRF_RegisterTable_1(29),
      O => Core0_uRF_Mmux_DoutB_865_1244
    );
  Core0_uRF_Mmux_DoutB_964 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(29),
      I3 => Core0_uRF_RegisterTable_7(29),
      I4 => Core0_uRF_RegisterTable_5(29),
      I5 => Core0_uRF_RegisterTable_4(29),
      O => Core0_uRF_Mmux_DoutB_964_1245
    );
  Core0_uRF_Mmux_DoutB_965 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(29),
      I3 => Core0_uRF_RegisterTable_11(29),
      I4 => Core0_uRF_RegisterTable_9(29),
      I5 => Core0_uRF_RegisterTable_8(29),
      O => Core0_uRF_Mmux_DoutB_965_1246
    );
  Core0_uRF_Mmux_DoutB_1021 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(29),
      I3 => Core0_uRF_RegisterTable_15(29),
      I4 => Core0_uRF_RegisterTable_13(29),
      I5 => Core0_uRF_RegisterTable_12(29),
      O => Core0_uRF_Mmux_DoutB_1021_1247
    );
  Core0_uRF_Mmux_DoutB_421 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_965_1246,
      I3 => Core0_uRF_Mmux_DoutB_1021_1247,
      I4 => Core0_uRF_Mmux_DoutB_964_1245,
      I5 => Core0_uRF_Mmux_DoutB_865_1244,
      O => Core0_uRF_Mmux_DoutB_421_1248
    );
  Core0_uRF_Mmux_DoutB_2_f7_20 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_421_1248,
      I1 => Core0_uRF_Mmux_DoutB_321_1243,
      S => I(15),
      O => Core0_ID_RegDB(29)
    );
  Core0_uRF_Mmux_DoutB_722 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(2),
      I3 => Core0_uRF_RegisterTable_19(2),
      I4 => Core0_uRF_RegisterTable_17(2),
      I5 => Core0_uRF_RegisterTable_16(2),
      O => Core0_uRF_Mmux_DoutB_722_1249
    );
  Core0_uRF_Mmux_DoutB_866 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(2),
      I3 => Core0_uRF_RegisterTable_23(2),
      I4 => Core0_uRF_RegisterTable_21(2),
      I5 => Core0_uRF_RegisterTable_20(2),
      O => Core0_uRF_Mmux_DoutB_866_1250
    );
  Core0_uRF_Mmux_DoutB_867 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(2),
      I3 => Core0_uRF_RegisterTable_27(2),
      I4 => Core0_uRF_RegisterTable_25(2),
      I5 => Core0_uRF_RegisterTable_24(2),
      O => Core0_uRF_Mmux_DoutB_867_1251
    );
  Core0_uRF_Mmux_DoutB_966 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(2),
      I3 => Core0_uRF_RegisterTable_31(2),
      I4 => Core0_uRF_RegisterTable_29(2),
      I5 => Core0_uRF_RegisterTable_28(2),
      O => Core0_uRF_Mmux_DoutB_966_1252
    );
  Core0_uRF_Mmux_DoutB_322 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_867_1251,
      I3 => Core0_uRF_Mmux_DoutB_966_1252,
      I4 => Core0_uRF_Mmux_DoutB_866_1250,
      I5 => Core0_uRF_Mmux_DoutB_722_1249,
      O => Core0_uRF_Mmux_DoutB_322_1253
    );
  Core0_uRF_Mmux_DoutB_868 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(2),
      I3 => Core0_uRF_RegisterTable_3(2),
      I4 => Core0_uRF_RegisterTable_1(2),
      O => Core0_uRF_Mmux_DoutB_868_1254
    );
  Core0_uRF_Mmux_DoutB_967 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(2),
      I3 => Core0_uRF_RegisterTable_7(2),
      I4 => Core0_uRF_RegisterTable_5(2),
      I5 => Core0_uRF_RegisterTable_4(2),
      O => Core0_uRF_Mmux_DoutB_967_1255
    );
  Core0_uRF_Mmux_DoutB_968 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(2),
      I3 => Core0_uRF_RegisterTable_11(2),
      I4 => Core0_uRF_RegisterTable_9(2),
      I5 => Core0_uRF_RegisterTable_8(2),
      O => Core0_uRF_Mmux_DoutB_968_1256
    );
  Core0_uRF_Mmux_DoutB_1022 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(2),
      I3 => Core0_uRF_RegisterTable_15(2),
      I4 => Core0_uRF_RegisterTable_13(2),
      I5 => Core0_uRF_RegisterTable_12(2),
      O => Core0_uRF_Mmux_DoutB_1022_1257
    );
  Core0_uRF_Mmux_DoutB_422 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_968_1256,
      I3 => Core0_uRF_Mmux_DoutB_1022_1257,
      I4 => Core0_uRF_Mmux_DoutB_967_1255,
      I5 => Core0_uRF_Mmux_DoutB_868_1254,
      O => Core0_uRF_Mmux_DoutB_422_1258
    );
  Core0_uRF_Mmux_DoutB_2_f7_21 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_422_1258,
      I1 => Core0_uRF_Mmux_DoutB_322_1253,
      S => I(15),
      O => Core0_ID_RegDB(2)
    );
  Core0_uRF_Mmux_DoutB_723 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(30),
      I3 => Core0_uRF_RegisterTable_19(30),
      I4 => Core0_uRF_RegisterTable_17(30),
      I5 => Core0_uRF_RegisterTable_16(30),
      O => Core0_uRF_Mmux_DoutB_723_1259
    );
  Core0_uRF_Mmux_DoutB_869 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(30),
      I3 => Core0_uRF_RegisterTable_23(30),
      I4 => Core0_uRF_RegisterTable_21(30),
      I5 => Core0_uRF_RegisterTable_20(30),
      O => Core0_uRF_Mmux_DoutB_869_1260
    );
  Core0_uRF_Mmux_DoutB_870 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(30),
      I3 => Core0_uRF_RegisterTable_27(30),
      I4 => Core0_uRF_RegisterTable_25(30),
      I5 => Core0_uRF_RegisterTable_24(30),
      O => Core0_uRF_Mmux_DoutB_870_1261
    );
  Core0_uRF_Mmux_DoutB_969 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(30),
      I3 => Core0_uRF_RegisterTable_31(30),
      I4 => Core0_uRF_RegisterTable_29(30),
      I5 => Core0_uRF_RegisterTable_28(30),
      O => Core0_uRF_Mmux_DoutB_969_1262
    );
  Core0_uRF_Mmux_DoutB_323 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_870_1261,
      I3 => Core0_uRF_Mmux_DoutB_969_1262,
      I4 => Core0_uRF_Mmux_DoutB_869_1260,
      I5 => Core0_uRF_Mmux_DoutB_723_1259,
      O => Core0_uRF_Mmux_DoutB_323_1263
    );
  Core0_uRF_Mmux_DoutB_871 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(30),
      I3 => Core0_uRF_RegisterTable_3(30),
      I4 => Core0_uRF_RegisterTable_1(30),
      O => Core0_uRF_Mmux_DoutB_871_1264
    );
  Core0_uRF_Mmux_DoutB_970 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(30),
      I3 => Core0_uRF_RegisterTable_7(30),
      I4 => Core0_uRF_RegisterTable_5(30),
      I5 => Core0_uRF_RegisterTable_4(30),
      O => Core0_uRF_Mmux_DoutB_970_1265
    );
  Core0_uRF_Mmux_DoutB_971 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(30),
      I3 => Core0_uRF_RegisterTable_11(30),
      I4 => Core0_uRF_RegisterTable_9(30),
      I5 => Core0_uRF_RegisterTable_8(30),
      O => Core0_uRF_Mmux_DoutB_971_1266
    );
  Core0_uRF_Mmux_DoutB_1023 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(30),
      I3 => Core0_uRF_RegisterTable_15(30),
      I4 => Core0_uRF_RegisterTable_13(30),
      I5 => Core0_uRF_RegisterTable_12(30),
      O => Core0_uRF_Mmux_DoutB_1023_1267
    );
  Core0_uRF_Mmux_DoutB_423 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_971_1266,
      I3 => Core0_uRF_Mmux_DoutB_1023_1267,
      I4 => Core0_uRF_Mmux_DoutB_970_1265,
      I5 => Core0_uRF_Mmux_DoutB_871_1264,
      O => Core0_uRF_Mmux_DoutB_423_1268
    );
  Core0_uRF_Mmux_DoutB_2_f7_22 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_423_1268,
      I1 => Core0_uRF_Mmux_DoutB_323_1263,
      S => I(15),
      O => Core0_ID_RegDB(30)
    );
  Core0_uRF_Mmux_DoutB_724 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(31),
      I3 => Core0_uRF_RegisterTable_19(31),
      I4 => Core0_uRF_RegisterTable_17(31),
      I5 => Core0_uRF_RegisterTable_16(31),
      O => Core0_uRF_Mmux_DoutB_724_1269
    );
  Core0_uRF_Mmux_DoutB_872 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(31),
      I3 => Core0_uRF_RegisterTable_23(31),
      I4 => Core0_uRF_RegisterTable_21(31),
      I5 => Core0_uRF_RegisterTable_20(31),
      O => Core0_uRF_Mmux_DoutB_872_1270
    );
  Core0_uRF_Mmux_DoutB_873 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(31),
      I3 => Core0_uRF_RegisterTable_27(31),
      I4 => Core0_uRF_RegisterTable_25(31),
      I5 => Core0_uRF_RegisterTable_24(31),
      O => Core0_uRF_Mmux_DoutB_873_1271
    );
  Core0_uRF_Mmux_DoutB_972 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(31),
      I3 => Core0_uRF_RegisterTable_31(31),
      I4 => Core0_uRF_RegisterTable_29(31),
      I5 => Core0_uRF_RegisterTable_28(31),
      O => Core0_uRF_Mmux_DoutB_972_1272
    );
  Core0_uRF_Mmux_DoutB_324 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_873_1271,
      I3 => Core0_uRF_Mmux_DoutB_972_1272,
      I4 => Core0_uRF_Mmux_DoutB_872_1270,
      I5 => Core0_uRF_Mmux_DoutB_724_1269,
      O => Core0_uRF_Mmux_DoutB_324_1273
    );
  Core0_uRF_Mmux_DoutB_874 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(31),
      I3 => Core0_uRF_RegisterTable_3(31),
      I4 => Core0_uRF_RegisterTable_1(31),
      O => Core0_uRF_Mmux_DoutB_874_1274
    );
  Core0_uRF_Mmux_DoutB_973 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(31),
      I3 => Core0_uRF_RegisterTable_7(31),
      I4 => Core0_uRF_RegisterTable_5(31),
      I5 => Core0_uRF_RegisterTable_4(31),
      O => Core0_uRF_Mmux_DoutB_973_1275
    );
  Core0_uRF_Mmux_DoutB_974 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(31),
      I3 => Core0_uRF_RegisterTable_11(31),
      I4 => Core0_uRF_RegisterTable_9(31),
      I5 => Core0_uRF_RegisterTable_8(31),
      O => Core0_uRF_Mmux_DoutB_974_1276
    );
  Core0_uRF_Mmux_DoutB_1024 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(31),
      I3 => Core0_uRF_RegisterTable_15(31),
      I4 => Core0_uRF_RegisterTable_13(31),
      I5 => Core0_uRF_RegisterTable_12(31),
      O => Core0_uRF_Mmux_DoutB_1024_1277
    );
  Core0_uRF_Mmux_DoutB_424 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_974_1276,
      I3 => Core0_uRF_Mmux_DoutB_1024_1277,
      I4 => Core0_uRF_Mmux_DoutB_973_1275,
      I5 => Core0_uRF_Mmux_DoutB_874_1274,
      O => Core0_uRF_Mmux_DoutB_424_1278
    );
  Core0_uRF_Mmux_DoutB_2_f7_23 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_424_1278,
      I1 => Core0_uRF_Mmux_DoutB_324_1273,
      S => I(15),
      O => Core0_ID_RegDB(31)
    );
  Core0_uRF_Mmux_DoutB_725 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(3),
      I3 => Core0_uRF_RegisterTable_19(3),
      I4 => Core0_uRF_RegisterTable_17(3),
      I5 => Core0_uRF_RegisterTable_16(3),
      O => Core0_uRF_Mmux_DoutB_725_1279
    );
  Core0_uRF_Mmux_DoutB_875 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(3),
      I3 => Core0_uRF_RegisterTable_23(3),
      I4 => Core0_uRF_RegisterTable_21(3),
      I5 => Core0_uRF_RegisterTable_20(3),
      O => Core0_uRF_Mmux_DoutB_875_1280
    );
  Core0_uRF_Mmux_DoutB_876 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(3),
      I3 => Core0_uRF_RegisterTable_27(3),
      I4 => Core0_uRF_RegisterTable_25(3),
      I5 => Core0_uRF_RegisterTable_24(3),
      O => Core0_uRF_Mmux_DoutB_876_1281
    );
  Core0_uRF_Mmux_DoutB_975 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(3),
      I3 => Core0_uRF_RegisterTable_31(3),
      I4 => Core0_uRF_RegisterTable_29(3),
      I5 => Core0_uRF_RegisterTable_28(3),
      O => Core0_uRF_Mmux_DoutB_975_1282
    );
  Core0_uRF_Mmux_DoutB_325 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_876_1281,
      I3 => Core0_uRF_Mmux_DoutB_975_1282,
      I4 => Core0_uRF_Mmux_DoutB_875_1280,
      I5 => Core0_uRF_Mmux_DoutB_725_1279,
      O => Core0_uRF_Mmux_DoutB_325_1283
    );
  Core0_uRF_Mmux_DoutB_877 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(3),
      I3 => Core0_uRF_RegisterTable_3(3),
      I4 => Core0_uRF_RegisterTable_1(3),
      O => Core0_uRF_Mmux_DoutB_877_1284
    );
  Core0_uRF_Mmux_DoutB_976 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(3),
      I3 => Core0_uRF_RegisterTable_7(3),
      I4 => Core0_uRF_RegisterTable_5(3),
      I5 => Core0_uRF_RegisterTable_4(3),
      O => Core0_uRF_Mmux_DoutB_976_1285
    );
  Core0_uRF_Mmux_DoutB_977 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(3),
      I3 => Core0_uRF_RegisterTable_11(3),
      I4 => Core0_uRF_RegisterTable_9(3),
      I5 => Core0_uRF_RegisterTable_8(3),
      O => Core0_uRF_Mmux_DoutB_977_1286
    );
  Core0_uRF_Mmux_DoutB_1025 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(3),
      I3 => Core0_uRF_RegisterTable_15(3),
      I4 => Core0_uRF_RegisterTable_13(3),
      I5 => Core0_uRF_RegisterTable_12(3),
      O => Core0_uRF_Mmux_DoutB_1025_1287
    );
  Core0_uRF_Mmux_DoutB_425 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_977_1286,
      I3 => Core0_uRF_Mmux_DoutB_1025_1287,
      I4 => Core0_uRF_Mmux_DoutB_976_1285,
      I5 => Core0_uRF_Mmux_DoutB_877_1284,
      O => Core0_uRF_Mmux_DoutB_425_1288
    );
  Core0_uRF_Mmux_DoutB_2_f7_24 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_425_1288,
      I1 => Core0_uRF_Mmux_DoutB_325_1283,
      S => I(15),
      O => Core0_ID_RegDB(3)
    );
  Core0_uRF_Mmux_DoutB_726 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(4),
      I3 => Core0_uRF_RegisterTable_19(4),
      I4 => Core0_uRF_RegisterTable_17(4),
      I5 => Core0_uRF_RegisterTable_16(4),
      O => Core0_uRF_Mmux_DoutB_726_1289
    );
  Core0_uRF_Mmux_DoutB_878 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(4),
      I3 => Core0_uRF_RegisterTable_23(4),
      I4 => Core0_uRF_RegisterTable_21(4),
      I5 => Core0_uRF_RegisterTable_20(4),
      O => Core0_uRF_Mmux_DoutB_878_1290
    );
  Core0_uRF_Mmux_DoutB_879 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(4),
      I3 => Core0_uRF_RegisterTable_27(4),
      I4 => Core0_uRF_RegisterTable_25(4),
      I5 => Core0_uRF_RegisterTable_24(4),
      O => Core0_uRF_Mmux_DoutB_879_1291
    );
  Core0_uRF_Mmux_DoutB_978 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(4),
      I3 => Core0_uRF_RegisterTable_31(4),
      I4 => Core0_uRF_RegisterTable_29(4),
      I5 => Core0_uRF_RegisterTable_28(4),
      O => Core0_uRF_Mmux_DoutB_978_1292
    );
  Core0_uRF_Mmux_DoutB_326 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_879_1291,
      I3 => Core0_uRF_Mmux_DoutB_978_1292,
      I4 => Core0_uRF_Mmux_DoutB_878_1290,
      I5 => Core0_uRF_Mmux_DoutB_726_1289,
      O => Core0_uRF_Mmux_DoutB_326_1293
    );
  Core0_uRF_Mmux_DoutB_880 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(4),
      I3 => Core0_uRF_RegisterTable_3(4),
      I4 => Core0_uRF_RegisterTable_1(4),
      O => Core0_uRF_Mmux_DoutB_880_1294
    );
  Core0_uRF_Mmux_DoutB_979 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(4),
      I3 => Core0_uRF_RegisterTable_7(4),
      I4 => Core0_uRF_RegisterTable_5(4),
      I5 => Core0_uRF_RegisterTable_4(4),
      O => Core0_uRF_Mmux_DoutB_979_1295
    );
  Core0_uRF_Mmux_DoutB_980 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(4),
      I3 => Core0_uRF_RegisterTable_11(4),
      I4 => Core0_uRF_RegisterTable_9(4),
      I5 => Core0_uRF_RegisterTable_8(4),
      O => Core0_uRF_Mmux_DoutB_980_1296
    );
  Core0_uRF_Mmux_DoutB_1026 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(4),
      I3 => Core0_uRF_RegisterTable_15(4),
      I4 => Core0_uRF_RegisterTable_13(4),
      I5 => Core0_uRF_RegisterTable_12(4),
      O => Core0_uRF_Mmux_DoutB_1026_1297
    );
  Core0_uRF_Mmux_DoutB_426 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_980_1296,
      I3 => Core0_uRF_Mmux_DoutB_1026_1297,
      I4 => Core0_uRF_Mmux_DoutB_979_1295,
      I5 => Core0_uRF_Mmux_DoutB_880_1294,
      O => Core0_uRF_Mmux_DoutB_426_1298
    );
  Core0_uRF_Mmux_DoutB_2_f7_25 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_426_1298,
      I1 => Core0_uRF_Mmux_DoutB_326_1293,
      S => I(15),
      O => Core0_ID_RegDB(4)
    );
  Core0_uRF_Mmux_DoutB_727 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(5),
      I3 => Core0_uRF_RegisterTable_19(5),
      I4 => Core0_uRF_RegisterTable_17(5),
      I5 => Core0_uRF_RegisterTable_16(5),
      O => Core0_uRF_Mmux_DoutB_727_1299
    );
  Core0_uRF_Mmux_DoutB_881 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(5),
      I3 => Core0_uRF_RegisterTable_23(5),
      I4 => Core0_uRF_RegisterTable_21(5),
      I5 => Core0_uRF_RegisterTable_20(5),
      O => Core0_uRF_Mmux_DoutB_881_1300
    );
  Core0_uRF_Mmux_DoutB_882 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(5),
      I3 => Core0_uRF_RegisterTable_27(5),
      I4 => Core0_uRF_RegisterTable_25(5),
      I5 => Core0_uRF_RegisterTable_24(5),
      O => Core0_uRF_Mmux_DoutB_882_1301
    );
  Core0_uRF_Mmux_DoutB_981 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(5),
      I3 => Core0_uRF_RegisterTable_31(5),
      I4 => Core0_uRF_RegisterTable_29(5),
      I5 => Core0_uRF_RegisterTable_28(5),
      O => Core0_uRF_Mmux_DoutB_981_1302
    );
  Core0_uRF_Mmux_DoutB_327 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_882_1301,
      I3 => Core0_uRF_Mmux_DoutB_981_1302,
      I4 => Core0_uRF_Mmux_DoutB_881_1300,
      I5 => Core0_uRF_Mmux_DoutB_727_1299,
      O => Core0_uRF_Mmux_DoutB_327_1303
    );
  Core0_uRF_Mmux_DoutB_883 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(5),
      I3 => Core0_uRF_RegisterTable_3(5),
      I4 => Core0_uRF_RegisterTable_1(5),
      O => Core0_uRF_Mmux_DoutB_883_1304
    );
  Core0_uRF_Mmux_DoutB_982 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(5),
      I3 => Core0_uRF_RegisterTable_7(5),
      I4 => Core0_uRF_RegisterTable_5(5),
      I5 => Core0_uRF_RegisterTable_4(5),
      O => Core0_uRF_Mmux_DoutB_982_1305
    );
  Core0_uRF_Mmux_DoutB_983 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(5),
      I3 => Core0_uRF_RegisterTable_11(5),
      I4 => Core0_uRF_RegisterTable_9(5),
      I5 => Core0_uRF_RegisterTable_8(5),
      O => Core0_uRF_Mmux_DoutB_983_1306
    );
  Core0_uRF_Mmux_DoutB_1027 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(5),
      I3 => Core0_uRF_RegisterTable_15(5),
      I4 => Core0_uRF_RegisterTable_13(5),
      I5 => Core0_uRF_RegisterTable_12(5),
      O => Core0_uRF_Mmux_DoutB_1027_1307
    );
  Core0_uRF_Mmux_DoutB_427 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_983_1306,
      I3 => Core0_uRF_Mmux_DoutB_1027_1307,
      I4 => Core0_uRF_Mmux_DoutB_982_1305,
      I5 => Core0_uRF_Mmux_DoutB_883_1304,
      O => Core0_uRF_Mmux_DoutB_427_1308
    );
  Core0_uRF_Mmux_DoutB_2_f7_26 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_427_1308,
      I1 => Core0_uRF_Mmux_DoutB_327_1303,
      S => I(15),
      O => Core0_ID_RegDB(5)
    );
  Core0_uRF_Mmux_DoutB_728 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(6),
      I3 => Core0_uRF_RegisterTable_19(6),
      I4 => Core0_uRF_RegisterTable_17(6),
      I5 => Core0_uRF_RegisterTable_16(6),
      O => Core0_uRF_Mmux_DoutB_728_1309
    );
  Core0_uRF_Mmux_DoutB_884 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(6),
      I3 => Core0_uRF_RegisterTable_23(6),
      I4 => Core0_uRF_RegisterTable_21(6),
      I5 => Core0_uRF_RegisterTable_20(6),
      O => Core0_uRF_Mmux_DoutB_884_1310
    );
  Core0_uRF_Mmux_DoutB_885 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(6),
      I3 => Core0_uRF_RegisterTable_27(6),
      I4 => Core0_uRF_RegisterTable_25(6),
      I5 => Core0_uRF_RegisterTable_24(6),
      O => Core0_uRF_Mmux_DoutB_885_1311
    );
  Core0_uRF_Mmux_DoutB_984 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(6),
      I3 => Core0_uRF_RegisterTable_31(6),
      I4 => Core0_uRF_RegisterTable_29(6),
      I5 => Core0_uRF_RegisterTable_28(6),
      O => Core0_uRF_Mmux_DoutB_984_1312
    );
  Core0_uRF_Mmux_DoutB_328 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_885_1311,
      I3 => Core0_uRF_Mmux_DoutB_984_1312,
      I4 => Core0_uRF_Mmux_DoutB_884_1310,
      I5 => Core0_uRF_Mmux_DoutB_728_1309,
      O => Core0_uRF_Mmux_DoutB_328_1313
    );
  Core0_uRF_Mmux_DoutB_886 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(6),
      I3 => Core0_uRF_RegisterTable_3(6),
      I4 => Core0_uRF_RegisterTable_1(6),
      O => Core0_uRF_Mmux_DoutB_886_1314
    );
  Core0_uRF_Mmux_DoutB_985 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(6),
      I3 => Core0_uRF_RegisterTable_7(6),
      I4 => Core0_uRF_RegisterTable_5(6),
      I5 => Core0_uRF_RegisterTable_4(6),
      O => Core0_uRF_Mmux_DoutB_985_1315
    );
  Core0_uRF_Mmux_DoutB_986 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(6),
      I3 => Core0_uRF_RegisterTable_11(6),
      I4 => Core0_uRF_RegisterTable_9(6),
      I5 => Core0_uRF_RegisterTable_8(6),
      O => Core0_uRF_Mmux_DoutB_986_1316
    );
  Core0_uRF_Mmux_DoutB_1028 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(6),
      I3 => Core0_uRF_RegisterTable_15(6),
      I4 => Core0_uRF_RegisterTable_13(6),
      I5 => Core0_uRF_RegisterTable_12(6),
      O => Core0_uRF_Mmux_DoutB_1028_1317
    );
  Core0_uRF_Mmux_DoutB_428 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_986_1316,
      I3 => Core0_uRF_Mmux_DoutB_1028_1317,
      I4 => Core0_uRF_Mmux_DoutB_985_1315,
      I5 => Core0_uRF_Mmux_DoutB_886_1314,
      O => Core0_uRF_Mmux_DoutB_428_1318
    );
  Core0_uRF_Mmux_DoutB_2_f7_27 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_428_1318,
      I1 => Core0_uRF_Mmux_DoutB_328_1313,
      S => I(15),
      O => Core0_ID_RegDB(6)
    );
  Core0_uRF_Mmux_DoutB_729 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(7),
      I3 => Core0_uRF_RegisterTable_19(7),
      I4 => Core0_uRF_RegisterTable_17(7),
      I5 => Core0_uRF_RegisterTable_16(7),
      O => Core0_uRF_Mmux_DoutB_729_1319
    );
  Core0_uRF_Mmux_DoutB_887 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(7),
      I3 => Core0_uRF_RegisterTable_23(7),
      I4 => Core0_uRF_RegisterTable_21(7),
      I5 => Core0_uRF_RegisterTable_20(7),
      O => Core0_uRF_Mmux_DoutB_887_1320
    );
  Core0_uRF_Mmux_DoutB_888 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(7),
      I3 => Core0_uRF_RegisterTable_27(7),
      I4 => Core0_uRF_RegisterTable_25(7),
      I5 => Core0_uRF_RegisterTable_24(7),
      O => Core0_uRF_Mmux_DoutB_888_1321
    );
  Core0_uRF_Mmux_DoutB_987 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(7),
      I3 => Core0_uRF_RegisterTable_31(7),
      I4 => Core0_uRF_RegisterTable_29(7),
      I5 => Core0_uRF_RegisterTable_28(7),
      O => Core0_uRF_Mmux_DoutB_987_1322
    );
  Core0_uRF_Mmux_DoutB_329 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_888_1321,
      I3 => Core0_uRF_Mmux_DoutB_987_1322,
      I4 => Core0_uRF_Mmux_DoutB_887_1320,
      I5 => Core0_uRF_Mmux_DoutB_729_1319,
      O => Core0_uRF_Mmux_DoutB_329_1323
    );
  Core0_uRF_Mmux_DoutB_889 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(7),
      I3 => Core0_uRF_RegisterTable_3(7),
      I4 => Core0_uRF_RegisterTable_1(7),
      O => Core0_uRF_Mmux_DoutB_889_1324
    );
  Core0_uRF_Mmux_DoutB_988 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(7),
      I3 => Core0_uRF_RegisterTable_7(7),
      I4 => Core0_uRF_RegisterTable_5(7),
      I5 => Core0_uRF_RegisterTable_4(7),
      O => Core0_uRF_Mmux_DoutB_988_1325
    );
  Core0_uRF_Mmux_DoutB_989 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(7),
      I3 => Core0_uRF_RegisterTable_11(7),
      I4 => Core0_uRF_RegisterTable_9(7),
      I5 => Core0_uRF_RegisterTable_8(7),
      O => Core0_uRF_Mmux_DoutB_989_1326
    );
  Core0_uRF_Mmux_DoutB_1029 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(7),
      I3 => Core0_uRF_RegisterTable_15(7),
      I4 => Core0_uRF_RegisterTable_13(7),
      I5 => Core0_uRF_RegisterTable_12(7),
      O => Core0_uRF_Mmux_DoutB_1029_1327
    );
  Core0_uRF_Mmux_DoutB_429 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_989_1326,
      I3 => Core0_uRF_Mmux_DoutB_1029_1327,
      I4 => Core0_uRF_Mmux_DoutB_988_1325,
      I5 => Core0_uRF_Mmux_DoutB_889_1324,
      O => Core0_uRF_Mmux_DoutB_429_1328
    );
  Core0_uRF_Mmux_DoutB_2_f7_28 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_429_1328,
      I1 => Core0_uRF_Mmux_DoutB_329_1323,
      S => I(15),
      O => Core0_ID_RegDB(7)
    );
  Core0_uRF_Mmux_DoutB_730 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(8),
      I3 => Core0_uRF_RegisterTable_19(8),
      I4 => Core0_uRF_RegisterTable_17(8),
      I5 => Core0_uRF_RegisterTable_16(8),
      O => Core0_uRF_Mmux_DoutB_730_1329
    );
  Core0_uRF_Mmux_DoutB_890 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(8),
      I3 => Core0_uRF_RegisterTable_23(8),
      I4 => Core0_uRF_RegisterTable_21(8),
      I5 => Core0_uRF_RegisterTable_20(8),
      O => Core0_uRF_Mmux_DoutB_890_1330
    );
  Core0_uRF_Mmux_DoutB_891 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(8),
      I3 => Core0_uRF_RegisterTable_27(8),
      I4 => Core0_uRF_RegisterTable_25(8),
      I5 => Core0_uRF_RegisterTable_24(8),
      O => Core0_uRF_Mmux_DoutB_891_1331
    );
  Core0_uRF_Mmux_DoutB_990 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(8),
      I3 => Core0_uRF_RegisterTable_31(8),
      I4 => Core0_uRF_RegisterTable_29(8),
      I5 => Core0_uRF_RegisterTable_28(8),
      O => Core0_uRF_Mmux_DoutB_990_1332
    );
  Core0_uRF_Mmux_DoutB_330 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_891_1331,
      I3 => Core0_uRF_Mmux_DoutB_990_1332,
      I4 => Core0_uRF_Mmux_DoutB_890_1330,
      I5 => Core0_uRF_Mmux_DoutB_730_1329,
      O => Core0_uRF_Mmux_DoutB_330_1333
    );
  Core0_uRF_Mmux_DoutB_892 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(8),
      I3 => Core0_uRF_RegisterTable_3(8),
      I4 => Core0_uRF_RegisterTable_1(8),
      O => Core0_uRF_Mmux_DoutB_892_1334
    );
  Core0_uRF_Mmux_DoutB_991 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(8),
      I3 => Core0_uRF_RegisterTable_7(8),
      I4 => Core0_uRF_RegisterTable_5(8),
      I5 => Core0_uRF_RegisterTable_4(8),
      O => Core0_uRF_Mmux_DoutB_991_1335
    );
  Core0_uRF_Mmux_DoutB_992 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(8),
      I3 => Core0_uRF_RegisterTable_11(8),
      I4 => Core0_uRF_RegisterTable_9(8),
      I5 => Core0_uRF_RegisterTable_8(8),
      O => Core0_uRF_Mmux_DoutB_992_1336
    );
  Core0_uRF_Mmux_DoutB_1030 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(8),
      I3 => Core0_uRF_RegisterTable_15(8),
      I4 => Core0_uRF_RegisterTable_13(8),
      I5 => Core0_uRF_RegisterTable_12(8),
      O => Core0_uRF_Mmux_DoutB_1030_1337
    );
  Core0_uRF_Mmux_DoutB_430 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_992_1336,
      I3 => Core0_uRF_Mmux_DoutB_1030_1337,
      I4 => Core0_uRF_Mmux_DoutB_991_1335,
      I5 => Core0_uRF_Mmux_DoutB_892_1334,
      O => Core0_uRF_Mmux_DoutB_430_1338
    );
  Core0_uRF_Mmux_DoutB_2_f7_29 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_430_1338,
      I1 => Core0_uRF_Mmux_DoutB_330_1333,
      S => I(15),
      O => Core0_ID_RegDB(8)
    );
  Core0_uRF_Mmux_DoutB_731 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_18(9),
      I3 => Core0_uRF_RegisterTable_19(9),
      I4 => Core0_uRF_RegisterTable_17(9),
      I5 => Core0_uRF_RegisterTable_16(9),
      O => Core0_uRF_Mmux_DoutB_731_1339
    );
  Core0_uRF_Mmux_DoutB_893 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_22(9),
      I3 => Core0_uRF_RegisterTable_23(9),
      I4 => Core0_uRF_RegisterTable_21(9),
      I5 => Core0_uRF_RegisterTable_20(9),
      O => Core0_uRF_Mmux_DoutB_893_1340
    );
  Core0_uRF_Mmux_DoutB_894 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_26(9),
      I3 => Core0_uRF_RegisterTable_27(9),
      I4 => Core0_uRF_RegisterTable_25(9),
      I5 => Core0_uRF_RegisterTable_24(9),
      O => Core0_uRF_Mmux_DoutB_894_1341
    );
  Core0_uRF_Mmux_DoutB_993 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_30(9),
      I3 => Core0_uRF_RegisterTable_31(9),
      I4 => Core0_uRF_RegisterTable_29(9),
      I5 => Core0_uRF_RegisterTable_28(9),
      O => Core0_uRF_Mmux_DoutB_993_1342
    );
  Core0_uRF_Mmux_DoutB_331 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_894_1341,
      I3 => Core0_uRF_Mmux_DoutB_993_1342,
      I4 => Core0_uRF_Mmux_DoutB_893_1340,
      I5 => Core0_uRF_Mmux_DoutB_731_1339,
      O => Core0_uRF_Mmux_DoutB_331_1343
    );
  Core0_uRF_Mmux_DoutB_895 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_2(9),
      I3 => Core0_uRF_RegisterTable_3(9),
      I4 => Core0_uRF_RegisterTable_1(9),
      O => Core0_uRF_Mmux_DoutB_895_1344
    );
  Core0_uRF_Mmux_DoutB_994 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_6(9),
      I3 => Core0_uRF_RegisterTable_7(9),
      I4 => Core0_uRF_RegisterTable_5(9),
      I5 => Core0_uRF_RegisterTable_4(9),
      O => Core0_uRF_Mmux_DoutB_994_1345
    );
  Core0_uRF_Mmux_DoutB_995 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_10(9),
      I3 => Core0_uRF_RegisterTable_11(9),
      I4 => Core0_uRF_RegisterTable_9(9),
      I5 => Core0_uRF_RegisterTable_8(9),
      O => Core0_uRF_Mmux_DoutB_995_1346
    );
  Core0_uRF_Mmux_DoutB_1031 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_RegisterTable_14(9),
      I3 => Core0_uRF_RegisterTable_15(9),
      I4 => Core0_uRF_RegisterTable_13(9),
      I5 => Core0_uRF_RegisterTable_12(9),
      O => Core0_uRF_Mmux_DoutB_1031_1347
    );
  Core0_uRF_Mmux_DoutB_431 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_DoutB_995_1346,
      I3 => Core0_uRF_Mmux_DoutB_1031_1347,
      I4 => Core0_uRF_Mmux_DoutB_994_1345,
      I5 => Core0_uRF_Mmux_DoutB_895_1344,
      O => Core0_uRF_Mmux_DoutB_431_1348
    );
  Core0_uRF_Mmux_DoutB_2_f7_30 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutB_431_1348,
      I1 => Core0_uRF_Mmux_DoutB_331_1343,
      S => I(15),
      O => Core0_ID_RegDB(9)
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_18_Q,
      I3 => Core0_uRF_memTable_31_dff_34_19_Q,
      I4 => Core0_uRF_memTable_31_dff_34_17_Q,
      I5 => Core0_uRF_memTable_31_dff_34_16_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_7_1349
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_22_Q,
      I3 => Core0_uRF_memTable_31_dff_34_23_Q,
      I4 => Core0_uRF_memTable_31_dff_34_21_Q,
      I5 => Core0_uRF_memTable_31_dff_34_20_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_8_1350
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_26_Q,
      I3 => Core0_uRF_memTable_31_dff_34_27_Q,
      I4 => Core0_uRF_memTable_31_dff_34_25_Q,
      I5 => Core0_uRF_memTable_31_dff_34_24_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_81_1351
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_30_Q,
      I3 => Core0_uRF_memTable_31_dff_34_31_Q,
      I4 => Core0_uRF_memTable_31_dff_34_29_Q,
      I5 => Core0_uRF_memTable_31_dff_34_28_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_9_1352
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_81_1351,
      I3 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_9_1352,
      I4 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_8_1350,
      I5 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_7_1349,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_3_1353
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_2_Q,
      I3 => Core0_uRF_memTable_31_dff_34_3_Q,
      I4 => Core0_uRF_memTable_31_dff_34_1_Q,
      I5 => Core0_uRF_memTable_31_dff_34_0_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_82_1354
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_6_Q,
      I3 => Core0_uRF_memTable_31_dff_34_7_Q,
      I4 => Core0_uRF_memTable_31_dff_34_5_Q,
      I5 => Core0_uRF_memTable_31_dff_34_4_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_91_1355
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_10_Q,
      I3 => Core0_uRF_memTable_31_dff_34_11_Q,
      I4 => Core0_uRF_memTable_31_dff_34_9_Q,
      I5 => Core0_uRF_memTable_31_dff_34_8_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_92_1356
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_memTable_31_dff_34_14_Q,
      I3 => Core0_uRF_memTable_31_dff_34_15_Q,
      I4 => Core0_uRF_memTable_31_dff_34_13_Q,
      I5 => Core0_uRF_memTable_31_dff_34_12_Q,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_10_1357
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_92_1356,
      I3 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_10_1357,
      I4 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_91_1355,
      I5 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_82_1354,
      O => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_4_1358
    );
  Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_4_1358,
      I1 => Core0_uRF_Mmux_OpB_4_wbTable_31_Mux_40_o_3_1353,
      S => I(15),
      O => Core0_uRF_OpB_4_wbTable_31_Mux_40_o
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_18_Q,
      I3 => Core0_uRF_exTable_31_dff_33_19_Q,
      I4 => Core0_uRF_exTable_31_dff_33_17_Q,
      I5 => Core0_uRF_exTable_31_dff_33_16_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_7_1359
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_22_Q,
      I3 => Core0_uRF_exTable_31_dff_33_23_Q,
      I4 => Core0_uRF_exTable_31_dff_33_21_Q,
      I5 => Core0_uRF_exTable_31_dff_33_20_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_8_1360
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_26_Q,
      I3 => Core0_uRF_exTable_31_dff_33_27_Q,
      I4 => Core0_uRF_exTable_31_dff_33_25_Q,
      I5 => Core0_uRF_exTable_31_dff_33_24_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_81_1361
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_30_Q,
      I3 => Core0_uRF_exTable_31_dff_33_31_Q,
      I4 => Core0_uRF_exTable_31_dff_33_29_Q,
      I5 => Core0_uRF_exTable_31_dff_33_28_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_9_1362
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_81_1361,
      I3 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_9_1362,
      I4 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_8_1360,
      I5 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_7_1359,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_3_1363
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_2_Q,
      I3 => Core0_uRF_exTable_31_dff_33_3_Q,
      I4 => Core0_uRF_exTable_31_dff_33_1_Q,
      I5 => Core0_uRF_exTable_31_dff_33_0_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_82_1364
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_6_Q,
      I3 => Core0_uRF_exTable_31_dff_33_7_Q,
      I4 => Core0_uRF_exTable_31_dff_33_5_Q,
      I5 => Core0_uRF_exTable_31_dff_33_4_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_91_1365
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_10_Q,
      I3 => Core0_uRF_exTable_31_dff_33_11_Q,
      I4 => Core0_uRF_exTable_31_dff_33_9_Q,
      I5 => Core0_uRF_exTable_31_dff_33_8_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_92_1366
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_exTable_31_dff_33_14_Q,
      I3 => Core0_uRF_exTable_31_dff_33_15_Q,
      I4 => Core0_uRF_exTable_31_dff_33_13_Q,
      I5 => Core0_uRF_exTable_31_dff_33_12_Q,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_10_1367
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_92_1366,
      I3 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_10_1367,
      I4 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_91_1365,
      I5 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_82_1364,
      O => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_4_1368
    );
  Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_4_1368,
      I1 => Core0_uRF_Mmux_OpB_4_memTable_31_Mux_39_o_3_1363,
      S => I(15),
      O => Core0_uRF_OpB_4_memTable_31_Mux_39_o
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_18_Q,
      I3 => Core0_uRF_idTable_31_dff_32_19_Q,
      I4 => Core0_uRF_idTable_31_dff_32_17_Q,
      I5 => Core0_uRF_idTable_31_dff_32_16_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_7_1369
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_22_Q,
      I3 => Core0_uRF_idTable_31_dff_32_23_Q,
      I4 => Core0_uRF_idTable_31_dff_32_21_Q,
      I5 => Core0_uRF_idTable_31_dff_32_20_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_8_1370
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_26_Q,
      I3 => Core0_uRF_idTable_31_dff_32_27_Q,
      I4 => Core0_uRF_idTable_31_dff_32_25_Q,
      I5 => Core0_uRF_idTable_31_dff_32_24_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_81_1371
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_30_Q,
      I3 => Core0_uRF_idTable_31_dff_32_31_Q,
      I4 => Core0_uRF_idTable_31_dff_32_29_Q,
      I5 => Core0_uRF_idTable_31_dff_32_28_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_9_1372
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_81_1371,
      I3 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_9_1372,
      I4 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_8_1370,
      I5 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_7_1369,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_3_1373
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_2_Q,
      I3 => Core0_uRF_idTable_31_dff_32_3_Q,
      I4 => Core0_uRF_idTable_31_dff_32_1_Q,
      I5 => Core0_uRF_idTable_31_dff_32_0_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_82_1374
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_6_Q,
      I3 => Core0_uRF_idTable_31_dff_32_7_Q,
      I4 => Core0_uRF_idTable_31_dff_32_5_Q,
      I5 => Core0_uRF_idTable_31_dff_32_4_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_91_1375
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_10_Q,
      I3 => Core0_uRF_idTable_31_dff_32_11_Q,
      I4 => Core0_uRF_idTable_31_dff_32_9_Q,
      I5 => Core0_uRF_idTable_31_dff_32_8_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_92_1376
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(12),
      I1 => I(11),
      I2 => Core0_uRF_idTable_31_dff_32_14_Q,
      I3 => Core0_uRF_idTable_31_dff_32_15_Q,
      I4 => Core0_uRF_idTable_31_dff_32_13_Q,
      I5 => Core0_uRF_idTable_31_dff_32_12_Q,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_10_1377
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(14),
      I1 => I(13),
      I2 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_92_1376,
      I3 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_10_1377,
      I4 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_91_1375,
      I5 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_82_1374,
      O => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_4_1378
    );
  Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_4_1378,
      I1 => Core0_uRF_Mmux_OpB_4_exTable_31_Mux_38_o_3_1373,
      S => I(15),
      O => Core0_uRF_OpB_4_exTable_31_Mux_38_o
    );
  Core0_uRF_Mmux_DoutA_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(0),
      I3 => Core0_uRF_RegisterTable_19(0),
      I4 => Core0_uRF_RegisterTable_17(0),
      I5 => Core0_uRF_RegisterTable_16(0),
      O => Core0_uRF_Mmux_DoutA_7_1379
    );
  Core0_uRF_Mmux_DoutA_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(0),
      I3 => Core0_uRF_RegisterTable_23(0),
      I4 => Core0_uRF_RegisterTable_21(0),
      I5 => Core0_uRF_RegisterTable_20(0),
      O => Core0_uRF_Mmux_DoutA_8_1380
    );
  Core0_uRF_Mmux_DoutA_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(0),
      I3 => Core0_uRF_RegisterTable_27(0),
      I4 => Core0_uRF_RegisterTable_25(0),
      I5 => Core0_uRF_RegisterTable_24(0),
      O => Core0_uRF_Mmux_DoutA_81_1381
    );
  Core0_uRF_Mmux_DoutA_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(0),
      I3 => Core0_uRF_RegisterTable_31(0),
      I4 => Core0_uRF_RegisterTable_29(0),
      I5 => Core0_uRF_RegisterTable_28(0),
      O => Core0_uRF_Mmux_DoutA_9_1382
    );
  Core0_uRF_Mmux_DoutA_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_81_1381,
      I3 => Core0_uRF_Mmux_DoutA_9_1382,
      I4 => Core0_uRF_Mmux_DoutA_8_1380,
      I5 => Core0_uRF_Mmux_DoutA_7_1379,
      O => Core0_uRF_Mmux_DoutA_3_1383
    );
  Core0_uRF_Mmux_DoutA_82 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(0),
      I3 => Core0_uRF_RegisterTable_3(0),
      I4 => Core0_uRF_RegisterTable_1(0),
      O => Core0_uRF_Mmux_DoutA_82_1384
    );
  Core0_uRF_Mmux_DoutA_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(0),
      I3 => Core0_uRF_RegisterTable_7(0),
      I4 => Core0_uRF_RegisterTable_5(0),
      I5 => Core0_uRF_RegisterTable_4(0),
      O => Core0_uRF_Mmux_DoutA_91_1385
    );
  Core0_uRF_Mmux_DoutA_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(0),
      I3 => Core0_uRF_RegisterTable_11(0),
      I4 => Core0_uRF_RegisterTable_9(0),
      I5 => Core0_uRF_RegisterTable_8(0),
      O => Core0_uRF_Mmux_DoutA_92_1386
    );
  Core0_uRF_Mmux_DoutA_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(0),
      I3 => Core0_uRF_RegisterTable_15(0),
      I4 => Core0_uRF_RegisterTable_13(0),
      I5 => Core0_uRF_RegisterTable_12(0),
      O => Core0_uRF_Mmux_DoutA_10_1387
    );
  Core0_uRF_Mmux_DoutA_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_92_1386,
      I3 => Core0_uRF_Mmux_DoutA_10_1387,
      I4 => Core0_uRF_Mmux_DoutA_91_1385,
      I5 => Core0_uRF_Mmux_DoutA_82_1384,
      O => Core0_uRF_Mmux_DoutA_4_1388
    );
  Core0_uRF_Mmux_DoutA_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_4_1388,
      I1 => Core0_uRF_Mmux_DoutA_3_1383,
      S => I(20),
      O => Core0_ID_RegDA(0)
    );
  Core0_uRF_Mmux_DoutA_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(10),
      I3 => Core0_uRF_RegisterTable_19(10),
      I4 => Core0_uRF_RegisterTable_17(10),
      I5 => Core0_uRF_RegisterTable_16(10),
      O => Core0_uRF_Mmux_DoutA_71_1389
    );
  Core0_uRF_Mmux_DoutA_83 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(10),
      I3 => Core0_uRF_RegisterTable_23(10),
      I4 => Core0_uRF_RegisterTable_21(10),
      I5 => Core0_uRF_RegisterTable_20(10),
      O => Core0_uRF_Mmux_DoutA_83_1390
    );
  Core0_uRF_Mmux_DoutA_84 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(10),
      I3 => Core0_uRF_RegisterTable_27(10),
      I4 => Core0_uRF_RegisterTable_25(10),
      I5 => Core0_uRF_RegisterTable_24(10),
      O => Core0_uRF_Mmux_DoutA_84_1391
    );
  Core0_uRF_Mmux_DoutA_93 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(10),
      I3 => Core0_uRF_RegisterTable_31(10),
      I4 => Core0_uRF_RegisterTable_29(10),
      I5 => Core0_uRF_RegisterTable_28(10),
      O => Core0_uRF_Mmux_DoutA_93_1392
    );
  Core0_uRF_Mmux_DoutA_31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_84_1391,
      I3 => Core0_uRF_Mmux_DoutA_93_1392,
      I4 => Core0_uRF_Mmux_DoutA_83_1390,
      I5 => Core0_uRF_Mmux_DoutA_71_1389,
      O => Core0_uRF_Mmux_DoutA_31_1393
    );
  Core0_uRF_Mmux_DoutA_85 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(10),
      I3 => Core0_uRF_RegisterTable_3(10),
      I4 => Core0_uRF_RegisterTable_1(10),
      O => Core0_uRF_Mmux_DoutA_85_1394
    );
  Core0_uRF_Mmux_DoutA_94 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(10),
      I3 => Core0_uRF_RegisterTable_7(10),
      I4 => Core0_uRF_RegisterTable_5(10),
      I5 => Core0_uRF_RegisterTable_4(10),
      O => Core0_uRF_Mmux_DoutA_94_1395
    );
  Core0_uRF_Mmux_DoutA_95 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(10),
      I3 => Core0_uRF_RegisterTable_11(10),
      I4 => Core0_uRF_RegisterTable_9(10),
      I5 => Core0_uRF_RegisterTable_8(10),
      O => Core0_uRF_Mmux_DoutA_95_1396
    );
  Core0_uRF_Mmux_DoutA_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(10),
      I3 => Core0_uRF_RegisterTable_15(10),
      I4 => Core0_uRF_RegisterTable_13(10),
      I5 => Core0_uRF_RegisterTable_12(10),
      O => Core0_uRF_Mmux_DoutA_101_1397
    );
  Core0_uRF_Mmux_DoutA_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_95_1396,
      I3 => Core0_uRF_Mmux_DoutA_101_1397,
      I4 => Core0_uRF_Mmux_DoutA_94_1395,
      I5 => Core0_uRF_Mmux_DoutA_85_1394,
      O => Core0_uRF_Mmux_DoutA_41_1398
    );
  Core0_uRF_Mmux_DoutA_2_f7_0 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_41_1398,
      I1 => Core0_uRF_Mmux_DoutA_31_1393,
      S => I(20),
      O => Core0_ID_RegDA(10)
    );
  Core0_uRF_Mmux_DoutA_72 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(11),
      I3 => Core0_uRF_RegisterTable_19(11),
      I4 => Core0_uRF_RegisterTable_17(11),
      I5 => Core0_uRF_RegisterTable_16(11),
      O => Core0_uRF_Mmux_DoutA_72_1399
    );
  Core0_uRF_Mmux_DoutA_86 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(11),
      I3 => Core0_uRF_RegisterTable_23(11),
      I4 => Core0_uRF_RegisterTable_21(11),
      I5 => Core0_uRF_RegisterTable_20(11),
      O => Core0_uRF_Mmux_DoutA_86_1400
    );
  Core0_uRF_Mmux_DoutA_87 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(11),
      I3 => Core0_uRF_RegisterTable_27(11),
      I4 => Core0_uRF_RegisterTable_25(11),
      I5 => Core0_uRF_RegisterTable_24(11),
      O => Core0_uRF_Mmux_DoutA_87_1401
    );
  Core0_uRF_Mmux_DoutA_96 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(11),
      I3 => Core0_uRF_RegisterTable_31(11),
      I4 => Core0_uRF_RegisterTable_29(11),
      I5 => Core0_uRF_RegisterTable_28(11),
      O => Core0_uRF_Mmux_DoutA_96_1402
    );
  Core0_uRF_Mmux_DoutA_32 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_87_1401,
      I3 => Core0_uRF_Mmux_DoutA_96_1402,
      I4 => Core0_uRF_Mmux_DoutA_86_1400,
      I5 => Core0_uRF_Mmux_DoutA_72_1399,
      O => Core0_uRF_Mmux_DoutA_32_1403
    );
  Core0_uRF_Mmux_DoutA_88 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(11),
      I3 => Core0_uRF_RegisterTable_3(11),
      I4 => Core0_uRF_RegisterTable_1(11),
      O => Core0_uRF_Mmux_DoutA_88_1404
    );
  Core0_uRF_Mmux_DoutA_97 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(11),
      I3 => Core0_uRF_RegisterTable_7(11),
      I4 => Core0_uRF_RegisterTable_5(11),
      I5 => Core0_uRF_RegisterTable_4(11),
      O => Core0_uRF_Mmux_DoutA_97_1405
    );
  Core0_uRF_Mmux_DoutA_98 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(11),
      I3 => Core0_uRF_RegisterTable_11(11),
      I4 => Core0_uRF_RegisterTable_9(11),
      I5 => Core0_uRF_RegisterTable_8(11),
      O => Core0_uRF_Mmux_DoutA_98_1406
    );
  Core0_uRF_Mmux_DoutA_102 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(11),
      I3 => Core0_uRF_RegisterTable_15(11),
      I4 => Core0_uRF_RegisterTable_13(11),
      I5 => Core0_uRF_RegisterTable_12(11),
      O => Core0_uRF_Mmux_DoutA_102_1407
    );
  Core0_uRF_Mmux_DoutA_42 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_98_1406,
      I3 => Core0_uRF_Mmux_DoutA_102_1407,
      I4 => Core0_uRF_Mmux_DoutA_97_1405,
      I5 => Core0_uRF_Mmux_DoutA_88_1404,
      O => Core0_uRF_Mmux_DoutA_42_1408
    );
  Core0_uRF_Mmux_DoutA_2_f7_1 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_42_1408,
      I1 => Core0_uRF_Mmux_DoutA_32_1403,
      S => I(20),
      O => Core0_ID_RegDA(11)
    );
  Core0_uRF_Mmux_DoutA_73 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(12),
      I3 => Core0_uRF_RegisterTable_19(12),
      I4 => Core0_uRF_RegisterTable_17(12),
      I5 => Core0_uRF_RegisterTable_16(12),
      O => Core0_uRF_Mmux_DoutA_73_1409
    );
  Core0_uRF_Mmux_DoutA_89 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(12),
      I3 => Core0_uRF_RegisterTable_23(12),
      I4 => Core0_uRF_RegisterTable_21(12),
      I5 => Core0_uRF_RegisterTable_20(12),
      O => Core0_uRF_Mmux_DoutA_89_1410
    );
  Core0_uRF_Mmux_DoutA_810 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(12),
      I3 => Core0_uRF_RegisterTable_27(12),
      I4 => Core0_uRF_RegisterTable_25(12),
      I5 => Core0_uRF_RegisterTable_24(12),
      O => Core0_uRF_Mmux_DoutA_810_1411
    );
  Core0_uRF_Mmux_DoutA_99 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(12),
      I3 => Core0_uRF_RegisterTable_31(12),
      I4 => Core0_uRF_RegisterTable_29(12),
      I5 => Core0_uRF_RegisterTable_28(12),
      O => Core0_uRF_Mmux_DoutA_99_1412
    );
  Core0_uRF_Mmux_DoutA_33 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_810_1411,
      I3 => Core0_uRF_Mmux_DoutA_99_1412,
      I4 => Core0_uRF_Mmux_DoutA_89_1410,
      I5 => Core0_uRF_Mmux_DoutA_73_1409,
      O => Core0_uRF_Mmux_DoutA_33_1413
    );
  Core0_uRF_Mmux_DoutA_811 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(12),
      I3 => Core0_uRF_RegisterTable_3(12),
      I4 => Core0_uRF_RegisterTable_1(12),
      O => Core0_uRF_Mmux_DoutA_811_1414
    );
  Core0_uRF_Mmux_DoutA_910 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(12),
      I3 => Core0_uRF_RegisterTable_7(12),
      I4 => Core0_uRF_RegisterTable_5(12),
      I5 => Core0_uRF_RegisterTable_4(12),
      O => Core0_uRF_Mmux_DoutA_910_1415
    );
  Core0_uRF_Mmux_DoutA_911 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(12),
      I3 => Core0_uRF_RegisterTable_11(12),
      I4 => Core0_uRF_RegisterTable_9(12),
      I5 => Core0_uRF_RegisterTable_8(12),
      O => Core0_uRF_Mmux_DoutA_911_1416
    );
  Core0_uRF_Mmux_DoutA_103 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(12),
      I3 => Core0_uRF_RegisterTable_15(12),
      I4 => Core0_uRF_RegisterTable_13(12),
      I5 => Core0_uRF_RegisterTable_12(12),
      O => Core0_uRF_Mmux_DoutA_103_1417
    );
  Core0_uRF_Mmux_DoutA_43 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_911_1416,
      I3 => Core0_uRF_Mmux_DoutA_103_1417,
      I4 => Core0_uRF_Mmux_DoutA_910_1415,
      I5 => Core0_uRF_Mmux_DoutA_811_1414,
      O => Core0_uRF_Mmux_DoutA_43_1418
    );
  Core0_uRF_Mmux_DoutA_2_f7_2 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_43_1418,
      I1 => Core0_uRF_Mmux_DoutA_33_1413,
      S => I(20),
      O => Core0_ID_RegDA(12)
    );
  Core0_uRF_Mmux_DoutA_74 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(13),
      I3 => Core0_uRF_RegisterTable_19(13),
      I4 => Core0_uRF_RegisterTable_17(13),
      I5 => Core0_uRF_RegisterTable_16(13),
      O => Core0_uRF_Mmux_DoutA_74_1419
    );
  Core0_uRF_Mmux_DoutA_812 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(13),
      I3 => Core0_uRF_RegisterTable_23(13),
      I4 => Core0_uRF_RegisterTable_21(13),
      I5 => Core0_uRF_RegisterTable_20(13),
      O => Core0_uRF_Mmux_DoutA_812_1420
    );
  Core0_uRF_Mmux_DoutA_813 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(13),
      I3 => Core0_uRF_RegisterTable_27(13),
      I4 => Core0_uRF_RegisterTable_25(13),
      I5 => Core0_uRF_RegisterTable_24(13),
      O => Core0_uRF_Mmux_DoutA_813_1421
    );
  Core0_uRF_Mmux_DoutA_912 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(13),
      I3 => Core0_uRF_RegisterTable_31(13),
      I4 => Core0_uRF_RegisterTable_29(13),
      I5 => Core0_uRF_RegisterTable_28(13),
      O => Core0_uRF_Mmux_DoutA_912_1422
    );
  Core0_uRF_Mmux_DoutA_34 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_813_1421,
      I3 => Core0_uRF_Mmux_DoutA_912_1422,
      I4 => Core0_uRF_Mmux_DoutA_812_1420,
      I5 => Core0_uRF_Mmux_DoutA_74_1419,
      O => Core0_uRF_Mmux_DoutA_34_1423
    );
  Core0_uRF_Mmux_DoutA_814 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(13),
      I3 => Core0_uRF_RegisterTable_3(13),
      I4 => Core0_uRF_RegisterTable_1(13),
      O => Core0_uRF_Mmux_DoutA_814_1424
    );
  Core0_uRF_Mmux_DoutA_913 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(13),
      I3 => Core0_uRF_RegisterTable_7(13),
      I4 => Core0_uRF_RegisterTable_5(13),
      I5 => Core0_uRF_RegisterTable_4(13),
      O => Core0_uRF_Mmux_DoutA_913_1425
    );
  Core0_uRF_Mmux_DoutA_914 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(13),
      I3 => Core0_uRF_RegisterTable_11(13),
      I4 => Core0_uRF_RegisterTable_9(13),
      I5 => Core0_uRF_RegisterTable_8(13),
      O => Core0_uRF_Mmux_DoutA_914_1426
    );
  Core0_uRF_Mmux_DoutA_104 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(13),
      I3 => Core0_uRF_RegisterTable_15(13),
      I4 => Core0_uRF_RegisterTable_13(13),
      I5 => Core0_uRF_RegisterTable_12(13),
      O => Core0_uRF_Mmux_DoutA_104_1427
    );
  Core0_uRF_Mmux_DoutA_44 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_914_1426,
      I3 => Core0_uRF_Mmux_DoutA_104_1427,
      I4 => Core0_uRF_Mmux_DoutA_913_1425,
      I5 => Core0_uRF_Mmux_DoutA_814_1424,
      O => Core0_uRF_Mmux_DoutA_44_1428
    );
  Core0_uRF_Mmux_DoutA_2_f7_3 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_44_1428,
      I1 => Core0_uRF_Mmux_DoutA_34_1423,
      S => I(20),
      O => Core0_ID_RegDA(13)
    );
  Core0_uRF_Mmux_DoutA_75 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(14),
      I3 => Core0_uRF_RegisterTable_19(14),
      I4 => Core0_uRF_RegisterTable_17(14),
      I5 => Core0_uRF_RegisterTable_16(14),
      O => Core0_uRF_Mmux_DoutA_75_1429
    );
  Core0_uRF_Mmux_DoutA_815 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(14),
      I3 => Core0_uRF_RegisterTable_23(14),
      I4 => Core0_uRF_RegisterTable_21(14),
      I5 => Core0_uRF_RegisterTable_20(14),
      O => Core0_uRF_Mmux_DoutA_815_1430
    );
  Core0_uRF_Mmux_DoutA_816 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(14),
      I3 => Core0_uRF_RegisterTable_27(14),
      I4 => Core0_uRF_RegisterTable_25(14),
      I5 => Core0_uRF_RegisterTable_24(14),
      O => Core0_uRF_Mmux_DoutA_816_1431
    );
  Core0_uRF_Mmux_DoutA_915 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(14),
      I3 => Core0_uRF_RegisterTable_31(14),
      I4 => Core0_uRF_RegisterTable_29(14),
      I5 => Core0_uRF_RegisterTable_28(14),
      O => Core0_uRF_Mmux_DoutA_915_1432
    );
  Core0_uRF_Mmux_DoutA_35 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_816_1431,
      I3 => Core0_uRF_Mmux_DoutA_915_1432,
      I4 => Core0_uRF_Mmux_DoutA_815_1430,
      I5 => Core0_uRF_Mmux_DoutA_75_1429,
      O => Core0_uRF_Mmux_DoutA_35_1433
    );
  Core0_uRF_Mmux_DoutA_817 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(14),
      I3 => Core0_uRF_RegisterTable_3(14),
      I4 => Core0_uRF_RegisterTable_1(14),
      O => Core0_uRF_Mmux_DoutA_817_1434
    );
  Core0_uRF_Mmux_DoutA_916 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(14),
      I3 => Core0_uRF_RegisterTable_7(14),
      I4 => Core0_uRF_RegisterTable_5(14),
      I5 => Core0_uRF_RegisterTable_4(14),
      O => Core0_uRF_Mmux_DoutA_916_1435
    );
  Core0_uRF_Mmux_DoutA_917 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(14),
      I3 => Core0_uRF_RegisterTable_11(14),
      I4 => Core0_uRF_RegisterTable_9(14),
      I5 => Core0_uRF_RegisterTable_8(14),
      O => Core0_uRF_Mmux_DoutA_917_1436
    );
  Core0_uRF_Mmux_DoutA_105 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(14),
      I3 => Core0_uRF_RegisterTable_15(14),
      I4 => Core0_uRF_RegisterTable_13(14),
      I5 => Core0_uRF_RegisterTable_12(14),
      O => Core0_uRF_Mmux_DoutA_105_1437
    );
  Core0_uRF_Mmux_DoutA_45 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_917_1436,
      I3 => Core0_uRF_Mmux_DoutA_105_1437,
      I4 => Core0_uRF_Mmux_DoutA_916_1435,
      I5 => Core0_uRF_Mmux_DoutA_817_1434,
      O => Core0_uRF_Mmux_DoutA_45_1438
    );
  Core0_uRF_Mmux_DoutA_2_f7_4 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_45_1438,
      I1 => Core0_uRF_Mmux_DoutA_35_1433,
      S => I(20),
      O => Core0_ID_RegDA(14)
    );
  Core0_uRF_Mmux_DoutA_76 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(15),
      I3 => Core0_uRF_RegisterTable_19(15),
      I4 => Core0_uRF_RegisterTable_17(15),
      I5 => Core0_uRF_RegisterTable_16(15),
      O => Core0_uRF_Mmux_DoutA_76_1439
    );
  Core0_uRF_Mmux_DoutA_818 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(15),
      I3 => Core0_uRF_RegisterTable_23(15),
      I4 => Core0_uRF_RegisterTable_21(15),
      I5 => Core0_uRF_RegisterTable_20(15),
      O => Core0_uRF_Mmux_DoutA_818_1440
    );
  Core0_uRF_Mmux_DoutA_819 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(15),
      I3 => Core0_uRF_RegisterTable_27(15),
      I4 => Core0_uRF_RegisterTable_25(15),
      I5 => Core0_uRF_RegisterTable_24(15),
      O => Core0_uRF_Mmux_DoutA_819_1441
    );
  Core0_uRF_Mmux_DoutA_918 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(15),
      I3 => Core0_uRF_RegisterTable_31(15),
      I4 => Core0_uRF_RegisterTable_29(15),
      I5 => Core0_uRF_RegisterTable_28(15),
      O => Core0_uRF_Mmux_DoutA_918_1442
    );
  Core0_uRF_Mmux_DoutA_36 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_819_1441,
      I3 => Core0_uRF_Mmux_DoutA_918_1442,
      I4 => Core0_uRF_Mmux_DoutA_818_1440,
      I5 => Core0_uRF_Mmux_DoutA_76_1439,
      O => Core0_uRF_Mmux_DoutA_36_1443
    );
  Core0_uRF_Mmux_DoutA_820 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(15),
      I3 => Core0_uRF_RegisterTable_3(15),
      I4 => Core0_uRF_RegisterTable_1(15),
      O => Core0_uRF_Mmux_DoutA_820_1444
    );
  Core0_uRF_Mmux_DoutA_919 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(15),
      I3 => Core0_uRF_RegisterTable_7(15),
      I4 => Core0_uRF_RegisterTable_5(15),
      I5 => Core0_uRF_RegisterTable_4(15),
      O => Core0_uRF_Mmux_DoutA_919_1445
    );
  Core0_uRF_Mmux_DoutA_920 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(15),
      I3 => Core0_uRF_RegisterTable_11(15),
      I4 => Core0_uRF_RegisterTable_9(15),
      I5 => Core0_uRF_RegisterTable_8(15),
      O => Core0_uRF_Mmux_DoutA_920_1446
    );
  Core0_uRF_Mmux_DoutA_106 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(15),
      I3 => Core0_uRF_RegisterTable_15(15),
      I4 => Core0_uRF_RegisterTable_13(15),
      I5 => Core0_uRF_RegisterTable_12(15),
      O => Core0_uRF_Mmux_DoutA_106_1447
    );
  Core0_uRF_Mmux_DoutA_46 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_920_1446,
      I3 => Core0_uRF_Mmux_DoutA_106_1447,
      I4 => Core0_uRF_Mmux_DoutA_919_1445,
      I5 => Core0_uRF_Mmux_DoutA_820_1444,
      O => Core0_uRF_Mmux_DoutA_46_1448
    );
  Core0_uRF_Mmux_DoutA_2_f7_5 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_46_1448,
      I1 => Core0_uRF_Mmux_DoutA_36_1443,
      S => I(20),
      O => Core0_ID_RegDA(15)
    );
  Core0_uRF_Mmux_DoutA_77 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(16),
      I3 => Core0_uRF_RegisterTable_19(16),
      I4 => Core0_uRF_RegisterTable_17(16),
      I5 => Core0_uRF_RegisterTable_16(16),
      O => Core0_uRF_Mmux_DoutA_77_1449
    );
  Core0_uRF_Mmux_DoutA_821 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(16),
      I3 => Core0_uRF_RegisterTable_23(16),
      I4 => Core0_uRF_RegisterTable_21(16),
      I5 => Core0_uRF_RegisterTable_20(16),
      O => Core0_uRF_Mmux_DoutA_821_1450
    );
  Core0_uRF_Mmux_DoutA_822 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(16),
      I3 => Core0_uRF_RegisterTable_27(16),
      I4 => Core0_uRF_RegisterTable_25(16),
      I5 => Core0_uRF_RegisterTable_24(16),
      O => Core0_uRF_Mmux_DoutA_822_1451
    );
  Core0_uRF_Mmux_DoutA_921 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(16),
      I3 => Core0_uRF_RegisterTable_31(16),
      I4 => Core0_uRF_RegisterTable_29(16),
      I5 => Core0_uRF_RegisterTable_28(16),
      O => Core0_uRF_Mmux_DoutA_921_1452
    );
  Core0_uRF_Mmux_DoutA_37 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_822_1451,
      I3 => Core0_uRF_Mmux_DoutA_921_1452,
      I4 => Core0_uRF_Mmux_DoutA_821_1450,
      I5 => Core0_uRF_Mmux_DoutA_77_1449,
      O => Core0_uRF_Mmux_DoutA_37_1453
    );
  Core0_uRF_Mmux_DoutA_823 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(16),
      I3 => Core0_uRF_RegisterTable_3(16),
      I4 => Core0_uRF_RegisterTable_1(16),
      O => Core0_uRF_Mmux_DoutA_823_1454
    );
  Core0_uRF_Mmux_DoutA_922 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(16),
      I3 => Core0_uRF_RegisterTable_7(16),
      I4 => Core0_uRF_RegisterTable_5(16),
      I5 => Core0_uRF_RegisterTable_4(16),
      O => Core0_uRF_Mmux_DoutA_922_1455
    );
  Core0_uRF_Mmux_DoutA_923 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(16),
      I3 => Core0_uRF_RegisterTable_11(16),
      I4 => Core0_uRF_RegisterTable_9(16),
      I5 => Core0_uRF_RegisterTable_8(16),
      O => Core0_uRF_Mmux_DoutA_923_1456
    );
  Core0_uRF_Mmux_DoutA_107 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(16),
      I3 => Core0_uRF_RegisterTable_15(16),
      I4 => Core0_uRF_RegisterTable_13(16),
      I5 => Core0_uRF_RegisterTable_12(16),
      O => Core0_uRF_Mmux_DoutA_107_1457
    );
  Core0_uRF_Mmux_DoutA_47 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_923_1456,
      I3 => Core0_uRF_Mmux_DoutA_107_1457,
      I4 => Core0_uRF_Mmux_DoutA_922_1455,
      I5 => Core0_uRF_Mmux_DoutA_823_1454,
      O => Core0_uRF_Mmux_DoutA_47_1458
    );
  Core0_uRF_Mmux_DoutA_2_f7_6 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_47_1458,
      I1 => Core0_uRF_Mmux_DoutA_37_1453,
      S => I(20),
      O => Core0_ID_RegDA(16)
    );
  Core0_uRF_Mmux_DoutA_78 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(17),
      I3 => Core0_uRF_RegisterTable_19(17),
      I4 => Core0_uRF_RegisterTable_17(17),
      I5 => Core0_uRF_RegisterTable_16(17),
      O => Core0_uRF_Mmux_DoutA_78_1459
    );
  Core0_uRF_Mmux_DoutA_824 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(17),
      I3 => Core0_uRF_RegisterTable_23(17),
      I4 => Core0_uRF_RegisterTable_21(17),
      I5 => Core0_uRF_RegisterTable_20(17),
      O => Core0_uRF_Mmux_DoutA_824_1460
    );
  Core0_uRF_Mmux_DoutA_825 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(17),
      I3 => Core0_uRF_RegisterTable_27(17),
      I4 => Core0_uRF_RegisterTable_25(17),
      I5 => Core0_uRF_RegisterTable_24(17),
      O => Core0_uRF_Mmux_DoutA_825_1461
    );
  Core0_uRF_Mmux_DoutA_924 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(17),
      I3 => Core0_uRF_RegisterTable_31(17),
      I4 => Core0_uRF_RegisterTable_29(17),
      I5 => Core0_uRF_RegisterTable_28(17),
      O => Core0_uRF_Mmux_DoutA_924_1462
    );
  Core0_uRF_Mmux_DoutA_38 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_825_1461,
      I3 => Core0_uRF_Mmux_DoutA_924_1462,
      I4 => Core0_uRF_Mmux_DoutA_824_1460,
      I5 => Core0_uRF_Mmux_DoutA_78_1459,
      O => Core0_uRF_Mmux_DoutA_38_1463
    );
  Core0_uRF_Mmux_DoutA_826 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(17),
      I3 => Core0_uRF_RegisterTable_3(17),
      I4 => Core0_uRF_RegisterTable_1(17),
      O => Core0_uRF_Mmux_DoutA_826_1464
    );
  Core0_uRF_Mmux_DoutA_925 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(17),
      I3 => Core0_uRF_RegisterTable_7(17),
      I4 => Core0_uRF_RegisterTable_5(17),
      I5 => Core0_uRF_RegisterTable_4(17),
      O => Core0_uRF_Mmux_DoutA_925_1465
    );
  Core0_uRF_Mmux_DoutA_926 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(17),
      I3 => Core0_uRF_RegisterTable_11(17),
      I4 => Core0_uRF_RegisterTable_9(17),
      I5 => Core0_uRF_RegisterTable_8(17),
      O => Core0_uRF_Mmux_DoutA_926_1466
    );
  Core0_uRF_Mmux_DoutA_108 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(17),
      I3 => Core0_uRF_RegisterTable_15(17),
      I4 => Core0_uRF_RegisterTable_13(17),
      I5 => Core0_uRF_RegisterTable_12(17),
      O => Core0_uRF_Mmux_DoutA_108_1467
    );
  Core0_uRF_Mmux_DoutA_48 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_926_1466,
      I3 => Core0_uRF_Mmux_DoutA_108_1467,
      I4 => Core0_uRF_Mmux_DoutA_925_1465,
      I5 => Core0_uRF_Mmux_DoutA_826_1464,
      O => Core0_uRF_Mmux_DoutA_48_1468
    );
  Core0_uRF_Mmux_DoutA_2_f7_7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_48_1468,
      I1 => Core0_uRF_Mmux_DoutA_38_1463,
      S => I(20),
      O => Core0_ID_RegDA(17)
    );
  Core0_uRF_Mmux_DoutA_79 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(18),
      I3 => Core0_uRF_RegisterTable_19(18),
      I4 => Core0_uRF_RegisterTable_17(18),
      I5 => Core0_uRF_RegisterTable_16(18),
      O => Core0_uRF_Mmux_DoutA_79_1469
    );
  Core0_uRF_Mmux_DoutA_827 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(18),
      I3 => Core0_uRF_RegisterTable_23(18),
      I4 => Core0_uRF_RegisterTable_21(18),
      I5 => Core0_uRF_RegisterTable_20(18),
      O => Core0_uRF_Mmux_DoutA_827_1470
    );
  Core0_uRF_Mmux_DoutA_828 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(18),
      I3 => Core0_uRF_RegisterTable_27(18),
      I4 => Core0_uRF_RegisterTable_25(18),
      I5 => Core0_uRF_RegisterTable_24(18),
      O => Core0_uRF_Mmux_DoutA_828_1471
    );
  Core0_uRF_Mmux_DoutA_927 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(18),
      I3 => Core0_uRF_RegisterTable_31(18),
      I4 => Core0_uRF_RegisterTable_29(18),
      I5 => Core0_uRF_RegisterTable_28(18),
      O => Core0_uRF_Mmux_DoutA_927_1472
    );
  Core0_uRF_Mmux_DoutA_39 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_828_1471,
      I3 => Core0_uRF_Mmux_DoutA_927_1472,
      I4 => Core0_uRF_Mmux_DoutA_827_1470,
      I5 => Core0_uRF_Mmux_DoutA_79_1469,
      O => Core0_uRF_Mmux_DoutA_39_1473
    );
  Core0_uRF_Mmux_DoutA_829 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(18),
      I3 => Core0_uRF_RegisterTable_3(18),
      I4 => Core0_uRF_RegisterTable_1(18),
      O => Core0_uRF_Mmux_DoutA_829_1474
    );
  Core0_uRF_Mmux_DoutA_928 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(18),
      I3 => Core0_uRF_RegisterTable_7(18),
      I4 => Core0_uRF_RegisterTable_5(18),
      I5 => Core0_uRF_RegisterTable_4(18),
      O => Core0_uRF_Mmux_DoutA_928_1475
    );
  Core0_uRF_Mmux_DoutA_929 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(18),
      I3 => Core0_uRF_RegisterTable_11(18),
      I4 => Core0_uRF_RegisterTable_9(18),
      I5 => Core0_uRF_RegisterTable_8(18),
      O => Core0_uRF_Mmux_DoutA_929_1476
    );
  Core0_uRF_Mmux_DoutA_109 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(18),
      I3 => Core0_uRF_RegisterTable_15(18),
      I4 => Core0_uRF_RegisterTable_13(18),
      I5 => Core0_uRF_RegisterTable_12(18),
      O => Core0_uRF_Mmux_DoutA_109_1477
    );
  Core0_uRF_Mmux_DoutA_49 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_929_1476,
      I3 => Core0_uRF_Mmux_DoutA_109_1477,
      I4 => Core0_uRF_Mmux_DoutA_928_1475,
      I5 => Core0_uRF_Mmux_DoutA_829_1474,
      O => Core0_uRF_Mmux_DoutA_49_1478
    );
  Core0_uRF_Mmux_DoutA_2_f7_8 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_49_1478,
      I1 => Core0_uRF_Mmux_DoutA_39_1473,
      S => I(20),
      O => Core0_ID_RegDA(18)
    );
  Core0_uRF_Mmux_DoutA_710 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(19),
      I3 => Core0_uRF_RegisterTable_19(19),
      I4 => Core0_uRF_RegisterTable_17(19),
      I5 => Core0_uRF_RegisterTable_16(19),
      O => Core0_uRF_Mmux_DoutA_710_1479
    );
  Core0_uRF_Mmux_DoutA_830 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(19),
      I3 => Core0_uRF_RegisterTable_23(19),
      I4 => Core0_uRF_RegisterTable_21(19),
      I5 => Core0_uRF_RegisterTable_20(19),
      O => Core0_uRF_Mmux_DoutA_830_1480
    );
  Core0_uRF_Mmux_DoutA_831 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(19),
      I3 => Core0_uRF_RegisterTable_27(19),
      I4 => Core0_uRF_RegisterTable_25(19),
      I5 => Core0_uRF_RegisterTable_24(19),
      O => Core0_uRF_Mmux_DoutA_831_1481
    );
  Core0_uRF_Mmux_DoutA_930 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(19),
      I3 => Core0_uRF_RegisterTable_31(19),
      I4 => Core0_uRF_RegisterTable_29(19),
      I5 => Core0_uRF_RegisterTable_28(19),
      O => Core0_uRF_Mmux_DoutA_930_1482
    );
  Core0_uRF_Mmux_DoutA_310 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_831_1481,
      I3 => Core0_uRF_Mmux_DoutA_930_1482,
      I4 => Core0_uRF_Mmux_DoutA_830_1480,
      I5 => Core0_uRF_Mmux_DoutA_710_1479,
      O => Core0_uRF_Mmux_DoutA_310_1483
    );
  Core0_uRF_Mmux_DoutA_832 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(19),
      I3 => Core0_uRF_RegisterTable_3(19),
      I4 => Core0_uRF_RegisterTable_1(19),
      O => Core0_uRF_Mmux_DoutA_832_1484
    );
  Core0_uRF_Mmux_DoutA_931 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(19),
      I3 => Core0_uRF_RegisterTable_7(19),
      I4 => Core0_uRF_RegisterTable_5(19),
      I5 => Core0_uRF_RegisterTable_4(19),
      O => Core0_uRF_Mmux_DoutA_931_1485
    );
  Core0_uRF_Mmux_DoutA_932 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(19),
      I3 => Core0_uRF_RegisterTable_11(19),
      I4 => Core0_uRF_RegisterTable_9(19),
      I5 => Core0_uRF_RegisterTable_8(19),
      O => Core0_uRF_Mmux_DoutA_932_1486
    );
  Core0_uRF_Mmux_DoutA_1010 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(19),
      I3 => Core0_uRF_RegisterTable_15(19),
      I4 => Core0_uRF_RegisterTable_13(19),
      I5 => Core0_uRF_RegisterTable_12(19),
      O => Core0_uRF_Mmux_DoutA_1010_1487
    );
  Core0_uRF_Mmux_DoutA_410 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_932_1486,
      I3 => Core0_uRF_Mmux_DoutA_1010_1487,
      I4 => Core0_uRF_Mmux_DoutA_931_1485,
      I5 => Core0_uRF_Mmux_DoutA_832_1484,
      O => Core0_uRF_Mmux_DoutA_410_1488
    );
  Core0_uRF_Mmux_DoutA_2_f7_9 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_410_1488,
      I1 => Core0_uRF_Mmux_DoutA_310_1483,
      S => I(20),
      O => Core0_ID_RegDA(19)
    );
  Core0_uRF_Mmux_DoutA_711 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(1),
      I3 => Core0_uRF_RegisterTable_19(1),
      I4 => Core0_uRF_RegisterTable_17(1),
      I5 => Core0_uRF_RegisterTable_16(1),
      O => Core0_uRF_Mmux_DoutA_711_1489
    );
  Core0_uRF_Mmux_DoutA_833 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(1),
      I3 => Core0_uRF_RegisterTable_23(1),
      I4 => Core0_uRF_RegisterTable_21(1),
      I5 => Core0_uRF_RegisterTable_20(1),
      O => Core0_uRF_Mmux_DoutA_833_1490
    );
  Core0_uRF_Mmux_DoutA_834 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(1),
      I3 => Core0_uRF_RegisterTable_27(1),
      I4 => Core0_uRF_RegisterTable_25(1),
      I5 => Core0_uRF_RegisterTable_24(1),
      O => Core0_uRF_Mmux_DoutA_834_1491
    );
  Core0_uRF_Mmux_DoutA_933 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(1),
      I3 => Core0_uRF_RegisterTable_31(1),
      I4 => Core0_uRF_RegisterTable_29(1),
      I5 => Core0_uRF_RegisterTable_28(1),
      O => Core0_uRF_Mmux_DoutA_933_1492
    );
  Core0_uRF_Mmux_DoutA_311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_834_1491,
      I3 => Core0_uRF_Mmux_DoutA_933_1492,
      I4 => Core0_uRF_Mmux_DoutA_833_1490,
      I5 => Core0_uRF_Mmux_DoutA_711_1489,
      O => Core0_uRF_Mmux_DoutA_311_1493
    );
  Core0_uRF_Mmux_DoutA_835 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(1),
      I3 => Core0_uRF_RegisterTable_3(1),
      I4 => Core0_uRF_RegisterTable_1(1),
      O => Core0_uRF_Mmux_DoutA_835_1494
    );
  Core0_uRF_Mmux_DoutA_934 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(1),
      I3 => Core0_uRF_RegisterTable_7(1),
      I4 => Core0_uRF_RegisterTable_5(1),
      I5 => Core0_uRF_RegisterTable_4(1),
      O => Core0_uRF_Mmux_DoutA_934_1495
    );
  Core0_uRF_Mmux_DoutA_935 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(1),
      I3 => Core0_uRF_RegisterTable_11(1),
      I4 => Core0_uRF_RegisterTable_9(1),
      I5 => Core0_uRF_RegisterTable_8(1),
      O => Core0_uRF_Mmux_DoutA_935_1496
    );
  Core0_uRF_Mmux_DoutA_1011 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(1),
      I3 => Core0_uRF_RegisterTable_15(1),
      I4 => Core0_uRF_RegisterTable_13(1),
      I5 => Core0_uRF_RegisterTable_12(1),
      O => Core0_uRF_Mmux_DoutA_1011_1497
    );
  Core0_uRF_Mmux_DoutA_411 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_935_1496,
      I3 => Core0_uRF_Mmux_DoutA_1011_1497,
      I4 => Core0_uRF_Mmux_DoutA_934_1495,
      I5 => Core0_uRF_Mmux_DoutA_835_1494,
      O => Core0_uRF_Mmux_DoutA_411_1498
    );
  Core0_uRF_Mmux_DoutA_2_f7_10 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_411_1498,
      I1 => Core0_uRF_Mmux_DoutA_311_1493,
      S => I(20),
      O => Core0_ID_RegDA(1)
    );
  Core0_uRF_Mmux_DoutA_712 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(20),
      I3 => Core0_uRF_RegisterTable_19(20),
      I4 => Core0_uRF_RegisterTable_17(20),
      I5 => Core0_uRF_RegisterTable_16(20),
      O => Core0_uRF_Mmux_DoutA_712_1499
    );
  Core0_uRF_Mmux_DoutA_836 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(20),
      I3 => Core0_uRF_RegisterTable_23(20),
      I4 => Core0_uRF_RegisterTable_21(20),
      I5 => Core0_uRF_RegisterTable_20(20),
      O => Core0_uRF_Mmux_DoutA_836_1500
    );
  Core0_uRF_Mmux_DoutA_837 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(20),
      I3 => Core0_uRF_RegisterTable_27(20),
      I4 => Core0_uRF_RegisterTable_25(20),
      I5 => Core0_uRF_RegisterTable_24(20),
      O => Core0_uRF_Mmux_DoutA_837_1501
    );
  Core0_uRF_Mmux_DoutA_936 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(20),
      I3 => Core0_uRF_RegisterTable_31(20),
      I4 => Core0_uRF_RegisterTable_29(20),
      I5 => Core0_uRF_RegisterTable_28(20),
      O => Core0_uRF_Mmux_DoutA_936_1502
    );
  Core0_uRF_Mmux_DoutA_312 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_837_1501,
      I3 => Core0_uRF_Mmux_DoutA_936_1502,
      I4 => Core0_uRF_Mmux_DoutA_836_1500,
      I5 => Core0_uRF_Mmux_DoutA_712_1499,
      O => Core0_uRF_Mmux_DoutA_312_1503
    );
  Core0_uRF_Mmux_DoutA_838 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(20),
      I3 => Core0_uRF_RegisterTable_3(20),
      I4 => Core0_uRF_RegisterTable_1(20),
      O => Core0_uRF_Mmux_DoutA_838_1504
    );
  Core0_uRF_Mmux_DoutA_937 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(20),
      I3 => Core0_uRF_RegisterTable_7(20),
      I4 => Core0_uRF_RegisterTable_5(20),
      I5 => Core0_uRF_RegisterTable_4(20),
      O => Core0_uRF_Mmux_DoutA_937_1505
    );
  Core0_uRF_Mmux_DoutA_938 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(20),
      I3 => Core0_uRF_RegisterTable_11(20),
      I4 => Core0_uRF_RegisterTable_9(20),
      I5 => Core0_uRF_RegisterTable_8(20),
      O => Core0_uRF_Mmux_DoutA_938_1506
    );
  Core0_uRF_Mmux_DoutA_1012 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(20),
      I3 => Core0_uRF_RegisterTable_15(20),
      I4 => Core0_uRF_RegisterTable_13(20),
      I5 => Core0_uRF_RegisterTable_12(20),
      O => Core0_uRF_Mmux_DoutA_1012_1507
    );
  Core0_uRF_Mmux_DoutA_412 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_938_1506,
      I3 => Core0_uRF_Mmux_DoutA_1012_1507,
      I4 => Core0_uRF_Mmux_DoutA_937_1505,
      I5 => Core0_uRF_Mmux_DoutA_838_1504,
      O => Core0_uRF_Mmux_DoutA_412_1508
    );
  Core0_uRF_Mmux_DoutA_2_f7_11 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_412_1508,
      I1 => Core0_uRF_Mmux_DoutA_312_1503,
      S => I(20),
      O => Core0_ID_RegDA(20)
    );
  Core0_uRF_Mmux_DoutA_713 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(21),
      I3 => Core0_uRF_RegisterTable_19(21),
      I4 => Core0_uRF_RegisterTable_17(21),
      I5 => Core0_uRF_RegisterTable_16(21),
      O => Core0_uRF_Mmux_DoutA_713_1509
    );
  Core0_uRF_Mmux_DoutA_839 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(21),
      I3 => Core0_uRF_RegisterTable_23(21),
      I4 => Core0_uRF_RegisterTable_21(21),
      I5 => Core0_uRF_RegisterTable_20(21),
      O => Core0_uRF_Mmux_DoutA_839_1510
    );
  Core0_uRF_Mmux_DoutA_840 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(21),
      I3 => Core0_uRF_RegisterTable_27(21),
      I4 => Core0_uRF_RegisterTable_25(21),
      I5 => Core0_uRF_RegisterTable_24(21),
      O => Core0_uRF_Mmux_DoutA_840_1511
    );
  Core0_uRF_Mmux_DoutA_939 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(21),
      I3 => Core0_uRF_RegisterTable_31(21),
      I4 => Core0_uRF_RegisterTable_29(21),
      I5 => Core0_uRF_RegisterTable_28(21),
      O => Core0_uRF_Mmux_DoutA_939_1512
    );
  Core0_uRF_Mmux_DoutA_313 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_840_1511,
      I3 => Core0_uRF_Mmux_DoutA_939_1512,
      I4 => Core0_uRF_Mmux_DoutA_839_1510,
      I5 => Core0_uRF_Mmux_DoutA_713_1509,
      O => Core0_uRF_Mmux_DoutA_313_1513
    );
  Core0_uRF_Mmux_DoutA_841 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(21),
      I3 => Core0_uRF_RegisterTable_3(21),
      I4 => Core0_uRF_RegisterTable_1(21),
      O => Core0_uRF_Mmux_DoutA_841_1514
    );
  Core0_uRF_Mmux_DoutA_940 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(21),
      I3 => Core0_uRF_RegisterTable_7(21),
      I4 => Core0_uRF_RegisterTable_5(21),
      I5 => Core0_uRF_RegisterTable_4(21),
      O => Core0_uRF_Mmux_DoutA_940_1515
    );
  Core0_uRF_Mmux_DoutA_941 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(21),
      I3 => Core0_uRF_RegisterTable_11(21),
      I4 => Core0_uRF_RegisterTable_9(21),
      I5 => Core0_uRF_RegisterTable_8(21),
      O => Core0_uRF_Mmux_DoutA_941_1516
    );
  Core0_uRF_Mmux_DoutA_1013 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(21),
      I3 => Core0_uRF_RegisterTable_15(21),
      I4 => Core0_uRF_RegisterTable_13(21),
      I5 => Core0_uRF_RegisterTable_12(21),
      O => Core0_uRF_Mmux_DoutA_1013_1517
    );
  Core0_uRF_Mmux_DoutA_413 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_941_1516,
      I3 => Core0_uRF_Mmux_DoutA_1013_1517,
      I4 => Core0_uRF_Mmux_DoutA_940_1515,
      I5 => Core0_uRF_Mmux_DoutA_841_1514,
      O => Core0_uRF_Mmux_DoutA_413_1518
    );
  Core0_uRF_Mmux_DoutA_2_f7_12 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_413_1518,
      I1 => Core0_uRF_Mmux_DoutA_313_1513,
      S => I(20),
      O => Core0_ID_RegDA(21)
    );
  Core0_uRF_Mmux_DoutA_714 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(22),
      I3 => Core0_uRF_RegisterTable_19(22),
      I4 => Core0_uRF_RegisterTable_17(22),
      I5 => Core0_uRF_RegisterTable_16(22),
      O => Core0_uRF_Mmux_DoutA_714_1519
    );
  Core0_uRF_Mmux_DoutA_842 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(22),
      I3 => Core0_uRF_RegisterTable_23(22),
      I4 => Core0_uRF_RegisterTable_21(22),
      I5 => Core0_uRF_RegisterTable_20(22),
      O => Core0_uRF_Mmux_DoutA_842_1520
    );
  Core0_uRF_Mmux_DoutA_843 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(22),
      I3 => Core0_uRF_RegisterTable_27(22),
      I4 => Core0_uRF_RegisterTable_25(22),
      I5 => Core0_uRF_RegisterTable_24(22),
      O => Core0_uRF_Mmux_DoutA_843_1521
    );
  Core0_uRF_Mmux_DoutA_942 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(22),
      I3 => Core0_uRF_RegisterTable_31(22),
      I4 => Core0_uRF_RegisterTable_29(22),
      I5 => Core0_uRF_RegisterTable_28(22),
      O => Core0_uRF_Mmux_DoutA_942_1522
    );
  Core0_uRF_Mmux_DoutA_314 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_843_1521,
      I3 => Core0_uRF_Mmux_DoutA_942_1522,
      I4 => Core0_uRF_Mmux_DoutA_842_1520,
      I5 => Core0_uRF_Mmux_DoutA_714_1519,
      O => Core0_uRF_Mmux_DoutA_314_1523
    );
  Core0_uRF_Mmux_DoutA_844 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(22),
      I3 => Core0_uRF_RegisterTable_3(22),
      I4 => Core0_uRF_RegisterTable_1(22),
      O => Core0_uRF_Mmux_DoutA_844_1524
    );
  Core0_uRF_Mmux_DoutA_943 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(22),
      I3 => Core0_uRF_RegisterTable_7(22),
      I4 => Core0_uRF_RegisterTable_5(22),
      I5 => Core0_uRF_RegisterTable_4(22),
      O => Core0_uRF_Mmux_DoutA_943_1525
    );
  Core0_uRF_Mmux_DoutA_944 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(22),
      I3 => Core0_uRF_RegisterTable_11(22),
      I4 => Core0_uRF_RegisterTable_9(22),
      I5 => Core0_uRF_RegisterTable_8(22),
      O => Core0_uRF_Mmux_DoutA_944_1526
    );
  Core0_uRF_Mmux_DoutA_1014 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(22),
      I3 => Core0_uRF_RegisterTable_15(22),
      I4 => Core0_uRF_RegisterTable_13(22),
      I5 => Core0_uRF_RegisterTable_12(22),
      O => Core0_uRF_Mmux_DoutA_1014_1527
    );
  Core0_uRF_Mmux_DoutA_414 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_944_1526,
      I3 => Core0_uRF_Mmux_DoutA_1014_1527,
      I4 => Core0_uRF_Mmux_DoutA_943_1525,
      I5 => Core0_uRF_Mmux_DoutA_844_1524,
      O => Core0_uRF_Mmux_DoutA_414_1528
    );
  Core0_uRF_Mmux_DoutA_2_f7_13 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_414_1528,
      I1 => Core0_uRF_Mmux_DoutA_314_1523,
      S => I(20),
      O => Core0_ID_RegDA(22)
    );
  Core0_uRF_Mmux_DoutA_715 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(23),
      I3 => Core0_uRF_RegisterTable_19(23),
      I4 => Core0_uRF_RegisterTable_17(23),
      I5 => Core0_uRF_RegisterTable_16(23),
      O => Core0_uRF_Mmux_DoutA_715_1529
    );
  Core0_uRF_Mmux_DoutA_845 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(23),
      I3 => Core0_uRF_RegisterTable_23(23),
      I4 => Core0_uRF_RegisterTable_21(23),
      I5 => Core0_uRF_RegisterTable_20(23),
      O => Core0_uRF_Mmux_DoutA_845_1530
    );
  Core0_uRF_Mmux_DoutA_846 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(23),
      I3 => Core0_uRF_RegisterTable_27(23),
      I4 => Core0_uRF_RegisterTable_25(23),
      I5 => Core0_uRF_RegisterTable_24(23),
      O => Core0_uRF_Mmux_DoutA_846_1531
    );
  Core0_uRF_Mmux_DoutA_945 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(23),
      I3 => Core0_uRF_RegisterTable_31(23),
      I4 => Core0_uRF_RegisterTable_29(23),
      I5 => Core0_uRF_RegisterTable_28(23),
      O => Core0_uRF_Mmux_DoutA_945_1532
    );
  Core0_uRF_Mmux_DoutA_315 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_846_1531,
      I3 => Core0_uRF_Mmux_DoutA_945_1532,
      I4 => Core0_uRF_Mmux_DoutA_845_1530,
      I5 => Core0_uRF_Mmux_DoutA_715_1529,
      O => Core0_uRF_Mmux_DoutA_315_1533
    );
  Core0_uRF_Mmux_DoutA_847 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(23),
      I3 => Core0_uRF_RegisterTable_3(23),
      I4 => Core0_uRF_RegisterTable_1(23),
      O => Core0_uRF_Mmux_DoutA_847_1534
    );
  Core0_uRF_Mmux_DoutA_946 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(23),
      I3 => Core0_uRF_RegisterTable_7(23),
      I4 => Core0_uRF_RegisterTable_5(23),
      I5 => Core0_uRF_RegisterTable_4(23),
      O => Core0_uRF_Mmux_DoutA_946_1535
    );
  Core0_uRF_Mmux_DoutA_947 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(23),
      I3 => Core0_uRF_RegisterTable_11(23),
      I4 => Core0_uRF_RegisterTable_9(23),
      I5 => Core0_uRF_RegisterTable_8(23),
      O => Core0_uRF_Mmux_DoutA_947_1536
    );
  Core0_uRF_Mmux_DoutA_1015 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(23),
      I3 => Core0_uRF_RegisterTable_15(23),
      I4 => Core0_uRF_RegisterTable_13(23),
      I5 => Core0_uRF_RegisterTable_12(23),
      O => Core0_uRF_Mmux_DoutA_1015_1537
    );
  Core0_uRF_Mmux_DoutA_415 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_947_1536,
      I3 => Core0_uRF_Mmux_DoutA_1015_1537,
      I4 => Core0_uRF_Mmux_DoutA_946_1535,
      I5 => Core0_uRF_Mmux_DoutA_847_1534,
      O => Core0_uRF_Mmux_DoutA_415_1538
    );
  Core0_uRF_Mmux_DoutA_2_f7_14 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_415_1538,
      I1 => Core0_uRF_Mmux_DoutA_315_1533,
      S => I(20),
      O => Core0_ID_RegDA(23)
    );
  Core0_uRF_Mmux_DoutA_716 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(24),
      I3 => Core0_uRF_RegisterTable_19(24),
      I4 => Core0_uRF_RegisterTable_17(24),
      I5 => Core0_uRF_RegisterTable_16(24),
      O => Core0_uRF_Mmux_DoutA_716_1539
    );
  Core0_uRF_Mmux_DoutA_848 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(24),
      I3 => Core0_uRF_RegisterTable_23(24),
      I4 => Core0_uRF_RegisterTable_21(24),
      I5 => Core0_uRF_RegisterTable_20(24),
      O => Core0_uRF_Mmux_DoutA_848_1540
    );
  Core0_uRF_Mmux_DoutA_849 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(24),
      I3 => Core0_uRF_RegisterTable_27(24),
      I4 => Core0_uRF_RegisterTable_25(24),
      I5 => Core0_uRF_RegisterTable_24(24),
      O => Core0_uRF_Mmux_DoutA_849_1541
    );
  Core0_uRF_Mmux_DoutA_948 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(24),
      I3 => Core0_uRF_RegisterTable_31(24),
      I4 => Core0_uRF_RegisterTable_29(24),
      I5 => Core0_uRF_RegisterTable_28(24),
      O => Core0_uRF_Mmux_DoutA_948_1542
    );
  Core0_uRF_Mmux_DoutA_316 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_849_1541,
      I3 => Core0_uRF_Mmux_DoutA_948_1542,
      I4 => Core0_uRF_Mmux_DoutA_848_1540,
      I5 => Core0_uRF_Mmux_DoutA_716_1539,
      O => Core0_uRF_Mmux_DoutA_316_1543
    );
  Core0_uRF_Mmux_DoutA_850 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(24),
      I3 => Core0_uRF_RegisterTable_3(24),
      I4 => Core0_uRF_RegisterTable_1(24),
      O => Core0_uRF_Mmux_DoutA_850_1544
    );
  Core0_uRF_Mmux_DoutA_949 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(24),
      I3 => Core0_uRF_RegisterTable_7(24),
      I4 => Core0_uRF_RegisterTable_5(24),
      I5 => Core0_uRF_RegisterTable_4(24),
      O => Core0_uRF_Mmux_DoutA_949_1545
    );
  Core0_uRF_Mmux_DoutA_950 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(24),
      I3 => Core0_uRF_RegisterTable_11(24),
      I4 => Core0_uRF_RegisterTable_9(24),
      I5 => Core0_uRF_RegisterTable_8(24),
      O => Core0_uRF_Mmux_DoutA_950_1546
    );
  Core0_uRF_Mmux_DoutA_1016 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(24),
      I3 => Core0_uRF_RegisterTable_15(24),
      I4 => Core0_uRF_RegisterTable_13(24),
      I5 => Core0_uRF_RegisterTable_12(24),
      O => Core0_uRF_Mmux_DoutA_1016_1547
    );
  Core0_uRF_Mmux_DoutA_416 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_950_1546,
      I3 => Core0_uRF_Mmux_DoutA_1016_1547,
      I4 => Core0_uRF_Mmux_DoutA_949_1545,
      I5 => Core0_uRF_Mmux_DoutA_850_1544,
      O => Core0_uRF_Mmux_DoutA_416_1548
    );
  Core0_uRF_Mmux_DoutA_2_f7_15 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_416_1548,
      I1 => Core0_uRF_Mmux_DoutA_316_1543,
      S => I(20),
      O => Core0_ID_RegDA(24)
    );
  Core0_uRF_Mmux_DoutA_717 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(25),
      I3 => Core0_uRF_RegisterTable_19(25),
      I4 => Core0_uRF_RegisterTable_17(25),
      I5 => Core0_uRF_RegisterTable_16(25),
      O => Core0_uRF_Mmux_DoutA_717_1549
    );
  Core0_uRF_Mmux_DoutA_851 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(25),
      I3 => Core0_uRF_RegisterTable_23(25),
      I4 => Core0_uRF_RegisterTable_21(25),
      I5 => Core0_uRF_RegisterTable_20(25),
      O => Core0_uRF_Mmux_DoutA_851_1550
    );
  Core0_uRF_Mmux_DoutA_852 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(25),
      I3 => Core0_uRF_RegisterTable_27(25),
      I4 => Core0_uRF_RegisterTable_25(25),
      I5 => Core0_uRF_RegisterTable_24(25),
      O => Core0_uRF_Mmux_DoutA_852_1551
    );
  Core0_uRF_Mmux_DoutA_951 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(25),
      I3 => Core0_uRF_RegisterTable_31(25),
      I4 => Core0_uRF_RegisterTable_29(25),
      I5 => Core0_uRF_RegisterTable_28(25),
      O => Core0_uRF_Mmux_DoutA_951_1552
    );
  Core0_uRF_Mmux_DoutA_317 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_852_1551,
      I3 => Core0_uRF_Mmux_DoutA_951_1552,
      I4 => Core0_uRF_Mmux_DoutA_851_1550,
      I5 => Core0_uRF_Mmux_DoutA_717_1549,
      O => Core0_uRF_Mmux_DoutA_317_1553
    );
  Core0_uRF_Mmux_DoutA_853 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(25),
      I3 => Core0_uRF_RegisterTable_3(25),
      I4 => Core0_uRF_RegisterTable_1(25),
      O => Core0_uRF_Mmux_DoutA_853_1554
    );
  Core0_uRF_Mmux_DoutA_952 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(25),
      I3 => Core0_uRF_RegisterTable_7(25),
      I4 => Core0_uRF_RegisterTable_5(25),
      I5 => Core0_uRF_RegisterTable_4(25),
      O => Core0_uRF_Mmux_DoutA_952_1555
    );
  Core0_uRF_Mmux_DoutA_953 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(25),
      I3 => Core0_uRF_RegisterTable_11(25),
      I4 => Core0_uRF_RegisterTable_9(25),
      I5 => Core0_uRF_RegisterTable_8(25),
      O => Core0_uRF_Mmux_DoutA_953_1556
    );
  Core0_uRF_Mmux_DoutA_1017 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(25),
      I3 => Core0_uRF_RegisterTable_15(25),
      I4 => Core0_uRF_RegisterTable_13(25),
      I5 => Core0_uRF_RegisterTable_12(25),
      O => Core0_uRF_Mmux_DoutA_1017_1557
    );
  Core0_uRF_Mmux_DoutA_417 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_953_1556,
      I3 => Core0_uRF_Mmux_DoutA_1017_1557,
      I4 => Core0_uRF_Mmux_DoutA_952_1555,
      I5 => Core0_uRF_Mmux_DoutA_853_1554,
      O => Core0_uRF_Mmux_DoutA_417_1558
    );
  Core0_uRF_Mmux_DoutA_2_f7_16 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_417_1558,
      I1 => Core0_uRF_Mmux_DoutA_317_1553,
      S => I(20),
      O => Core0_ID_RegDA(25)
    );
  Core0_uRF_Mmux_DoutA_718 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(26),
      I3 => Core0_uRF_RegisterTable_19(26),
      I4 => Core0_uRF_RegisterTable_17(26),
      I5 => Core0_uRF_RegisterTable_16(26),
      O => Core0_uRF_Mmux_DoutA_718_1559
    );
  Core0_uRF_Mmux_DoutA_854 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(26),
      I3 => Core0_uRF_RegisterTable_23(26),
      I4 => Core0_uRF_RegisterTable_21(26),
      I5 => Core0_uRF_RegisterTable_20(26),
      O => Core0_uRF_Mmux_DoutA_854_1560
    );
  Core0_uRF_Mmux_DoutA_855 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(26),
      I3 => Core0_uRF_RegisterTable_27(26),
      I4 => Core0_uRF_RegisterTable_25(26),
      I5 => Core0_uRF_RegisterTable_24(26),
      O => Core0_uRF_Mmux_DoutA_855_1561
    );
  Core0_uRF_Mmux_DoutA_954 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(26),
      I3 => Core0_uRF_RegisterTable_31(26),
      I4 => Core0_uRF_RegisterTable_29(26),
      I5 => Core0_uRF_RegisterTable_28(26),
      O => Core0_uRF_Mmux_DoutA_954_1562
    );
  Core0_uRF_Mmux_DoutA_318 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_855_1561,
      I3 => Core0_uRF_Mmux_DoutA_954_1562,
      I4 => Core0_uRF_Mmux_DoutA_854_1560,
      I5 => Core0_uRF_Mmux_DoutA_718_1559,
      O => Core0_uRF_Mmux_DoutA_318_1563
    );
  Core0_uRF_Mmux_DoutA_856 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(26),
      I3 => Core0_uRF_RegisterTable_3(26),
      I4 => Core0_uRF_RegisterTable_1(26),
      O => Core0_uRF_Mmux_DoutA_856_1564
    );
  Core0_uRF_Mmux_DoutA_955 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(26),
      I3 => Core0_uRF_RegisterTable_7(26),
      I4 => Core0_uRF_RegisterTable_5(26),
      I5 => Core0_uRF_RegisterTable_4(26),
      O => Core0_uRF_Mmux_DoutA_955_1565
    );
  Core0_uRF_Mmux_DoutA_956 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(26),
      I3 => Core0_uRF_RegisterTable_11(26),
      I4 => Core0_uRF_RegisterTable_9(26),
      I5 => Core0_uRF_RegisterTable_8(26),
      O => Core0_uRF_Mmux_DoutA_956_1566
    );
  Core0_uRF_Mmux_DoutA_1018 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(26),
      I3 => Core0_uRF_RegisterTable_15(26),
      I4 => Core0_uRF_RegisterTable_13(26),
      I5 => Core0_uRF_RegisterTable_12(26),
      O => Core0_uRF_Mmux_DoutA_1018_1567
    );
  Core0_uRF_Mmux_DoutA_418 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_956_1566,
      I3 => Core0_uRF_Mmux_DoutA_1018_1567,
      I4 => Core0_uRF_Mmux_DoutA_955_1565,
      I5 => Core0_uRF_Mmux_DoutA_856_1564,
      O => Core0_uRF_Mmux_DoutA_418_1568
    );
  Core0_uRF_Mmux_DoutA_2_f7_17 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_418_1568,
      I1 => Core0_uRF_Mmux_DoutA_318_1563,
      S => I(20),
      O => Core0_ID_RegDA(26)
    );
  Core0_uRF_Mmux_DoutA_719 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(27),
      I3 => Core0_uRF_RegisterTable_19(27),
      I4 => Core0_uRF_RegisterTable_17(27),
      I5 => Core0_uRF_RegisterTable_16(27),
      O => Core0_uRF_Mmux_DoutA_719_1569
    );
  Core0_uRF_Mmux_DoutA_857 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(27),
      I3 => Core0_uRF_RegisterTable_23(27),
      I4 => Core0_uRF_RegisterTable_21(27),
      I5 => Core0_uRF_RegisterTable_20(27),
      O => Core0_uRF_Mmux_DoutA_857_1570
    );
  Core0_uRF_Mmux_DoutA_858 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(27),
      I3 => Core0_uRF_RegisterTable_27(27),
      I4 => Core0_uRF_RegisterTable_25(27),
      I5 => Core0_uRF_RegisterTable_24(27),
      O => Core0_uRF_Mmux_DoutA_858_1571
    );
  Core0_uRF_Mmux_DoutA_957 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(27),
      I3 => Core0_uRF_RegisterTable_31(27),
      I4 => Core0_uRF_RegisterTable_29(27),
      I5 => Core0_uRF_RegisterTable_28(27),
      O => Core0_uRF_Mmux_DoutA_957_1572
    );
  Core0_uRF_Mmux_DoutA_319 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_858_1571,
      I3 => Core0_uRF_Mmux_DoutA_957_1572,
      I4 => Core0_uRF_Mmux_DoutA_857_1570,
      I5 => Core0_uRF_Mmux_DoutA_719_1569,
      O => Core0_uRF_Mmux_DoutA_319_1573
    );
  Core0_uRF_Mmux_DoutA_859 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(27),
      I3 => Core0_uRF_RegisterTable_3(27),
      I4 => Core0_uRF_RegisterTable_1(27),
      O => Core0_uRF_Mmux_DoutA_859_1574
    );
  Core0_uRF_Mmux_DoutA_958 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(27),
      I3 => Core0_uRF_RegisterTable_7(27),
      I4 => Core0_uRF_RegisterTable_5(27),
      I5 => Core0_uRF_RegisterTable_4(27),
      O => Core0_uRF_Mmux_DoutA_958_1575
    );
  Core0_uRF_Mmux_DoutA_959 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(27),
      I3 => Core0_uRF_RegisterTable_11(27),
      I4 => Core0_uRF_RegisterTable_9(27),
      I5 => Core0_uRF_RegisterTable_8(27),
      O => Core0_uRF_Mmux_DoutA_959_1576
    );
  Core0_uRF_Mmux_DoutA_1019 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(27),
      I3 => Core0_uRF_RegisterTable_15(27),
      I4 => Core0_uRF_RegisterTable_13(27),
      I5 => Core0_uRF_RegisterTable_12(27),
      O => Core0_uRF_Mmux_DoutA_1019_1577
    );
  Core0_uRF_Mmux_DoutA_419 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_959_1576,
      I3 => Core0_uRF_Mmux_DoutA_1019_1577,
      I4 => Core0_uRF_Mmux_DoutA_958_1575,
      I5 => Core0_uRF_Mmux_DoutA_859_1574,
      O => Core0_uRF_Mmux_DoutA_419_1578
    );
  Core0_uRF_Mmux_DoutA_2_f7_18 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_419_1578,
      I1 => Core0_uRF_Mmux_DoutA_319_1573,
      S => I(20),
      O => Core0_ID_RegDA(27)
    );
  Core0_uRF_Mmux_DoutA_720 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(28),
      I3 => Core0_uRF_RegisterTable_19(28),
      I4 => Core0_uRF_RegisterTable_17(28),
      I5 => Core0_uRF_RegisterTable_16(28),
      O => Core0_uRF_Mmux_DoutA_720_1579
    );
  Core0_uRF_Mmux_DoutA_860 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(28),
      I3 => Core0_uRF_RegisterTable_23(28),
      I4 => Core0_uRF_RegisterTable_21(28),
      I5 => Core0_uRF_RegisterTable_20(28),
      O => Core0_uRF_Mmux_DoutA_860_1580
    );
  Core0_uRF_Mmux_DoutA_861 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(28),
      I3 => Core0_uRF_RegisterTable_27(28),
      I4 => Core0_uRF_RegisterTable_25(28),
      I5 => Core0_uRF_RegisterTable_24(28),
      O => Core0_uRF_Mmux_DoutA_861_1581
    );
  Core0_uRF_Mmux_DoutA_960 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(28),
      I3 => Core0_uRF_RegisterTable_31(28),
      I4 => Core0_uRF_RegisterTable_29(28),
      I5 => Core0_uRF_RegisterTable_28(28),
      O => Core0_uRF_Mmux_DoutA_960_1582
    );
  Core0_uRF_Mmux_DoutA_320 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_861_1581,
      I3 => Core0_uRF_Mmux_DoutA_960_1582,
      I4 => Core0_uRF_Mmux_DoutA_860_1580,
      I5 => Core0_uRF_Mmux_DoutA_720_1579,
      O => Core0_uRF_Mmux_DoutA_320_1583
    );
  Core0_uRF_Mmux_DoutA_862 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(28),
      I3 => Core0_uRF_RegisterTable_3(28),
      I4 => Core0_uRF_RegisterTable_1(28),
      O => Core0_uRF_Mmux_DoutA_862_1584
    );
  Core0_uRF_Mmux_DoutA_961 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(28),
      I3 => Core0_uRF_RegisterTable_7(28),
      I4 => Core0_uRF_RegisterTable_5(28),
      I5 => Core0_uRF_RegisterTable_4(28),
      O => Core0_uRF_Mmux_DoutA_961_1585
    );
  Core0_uRF_Mmux_DoutA_962 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(28),
      I3 => Core0_uRF_RegisterTable_11(28),
      I4 => Core0_uRF_RegisterTable_9(28),
      I5 => Core0_uRF_RegisterTable_8(28),
      O => Core0_uRF_Mmux_DoutA_962_1586
    );
  Core0_uRF_Mmux_DoutA_1020 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(28),
      I3 => Core0_uRF_RegisterTable_15(28),
      I4 => Core0_uRF_RegisterTable_13(28),
      I5 => Core0_uRF_RegisterTable_12(28),
      O => Core0_uRF_Mmux_DoutA_1020_1587
    );
  Core0_uRF_Mmux_DoutA_420 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_962_1586,
      I3 => Core0_uRF_Mmux_DoutA_1020_1587,
      I4 => Core0_uRF_Mmux_DoutA_961_1585,
      I5 => Core0_uRF_Mmux_DoutA_862_1584,
      O => Core0_uRF_Mmux_DoutA_420_1588
    );
  Core0_uRF_Mmux_DoutA_2_f7_19 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_420_1588,
      I1 => Core0_uRF_Mmux_DoutA_320_1583,
      S => I(20),
      O => Core0_ID_RegDA(28)
    );
  Core0_uRF_Mmux_DoutA_721 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(29),
      I3 => Core0_uRF_RegisterTable_19(29),
      I4 => Core0_uRF_RegisterTable_17(29),
      I5 => Core0_uRF_RegisterTable_16(29),
      O => Core0_uRF_Mmux_DoutA_721_1589
    );
  Core0_uRF_Mmux_DoutA_863 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(29),
      I3 => Core0_uRF_RegisterTable_23(29),
      I4 => Core0_uRF_RegisterTable_21(29),
      I5 => Core0_uRF_RegisterTable_20(29),
      O => Core0_uRF_Mmux_DoutA_863_1590
    );
  Core0_uRF_Mmux_DoutA_864 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(29),
      I3 => Core0_uRF_RegisterTable_27(29),
      I4 => Core0_uRF_RegisterTable_25(29),
      I5 => Core0_uRF_RegisterTable_24(29),
      O => Core0_uRF_Mmux_DoutA_864_1591
    );
  Core0_uRF_Mmux_DoutA_963 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(29),
      I3 => Core0_uRF_RegisterTable_31(29),
      I4 => Core0_uRF_RegisterTable_29(29),
      I5 => Core0_uRF_RegisterTable_28(29),
      O => Core0_uRF_Mmux_DoutA_963_1592
    );
  Core0_uRF_Mmux_DoutA_321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_864_1591,
      I3 => Core0_uRF_Mmux_DoutA_963_1592,
      I4 => Core0_uRF_Mmux_DoutA_863_1590,
      I5 => Core0_uRF_Mmux_DoutA_721_1589,
      O => Core0_uRF_Mmux_DoutA_321_1593
    );
  Core0_uRF_Mmux_DoutA_865 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(29),
      I3 => Core0_uRF_RegisterTable_3(29),
      I4 => Core0_uRF_RegisterTable_1(29),
      O => Core0_uRF_Mmux_DoutA_865_1594
    );
  Core0_uRF_Mmux_DoutA_964 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(29),
      I3 => Core0_uRF_RegisterTable_7(29),
      I4 => Core0_uRF_RegisterTable_5(29),
      I5 => Core0_uRF_RegisterTable_4(29),
      O => Core0_uRF_Mmux_DoutA_964_1595
    );
  Core0_uRF_Mmux_DoutA_965 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(29),
      I3 => Core0_uRF_RegisterTable_11(29),
      I4 => Core0_uRF_RegisterTable_9(29),
      I5 => Core0_uRF_RegisterTable_8(29),
      O => Core0_uRF_Mmux_DoutA_965_1596
    );
  Core0_uRF_Mmux_DoutA_1021 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(29),
      I3 => Core0_uRF_RegisterTable_15(29),
      I4 => Core0_uRF_RegisterTable_13(29),
      I5 => Core0_uRF_RegisterTable_12(29),
      O => Core0_uRF_Mmux_DoutA_1021_1597
    );
  Core0_uRF_Mmux_DoutA_421 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_965_1596,
      I3 => Core0_uRF_Mmux_DoutA_1021_1597,
      I4 => Core0_uRF_Mmux_DoutA_964_1595,
      I5 => Core0_uRF_Mmux_DoutA_865_1594,
      O => Core0_uRF_Mmux_DoutA_421_1598
    );
  Core0_uRF_Mmux_DoutA_2_f7_20 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_421_1598,
      I1 => Core0_uRF_Mmux_DoutA_321_1593,
      S => I(20),
      O => Core0_ID_RegDA(29)
    );
  Core0_uRF_Mmux_DoutA_722 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(2),
      I3 => Core0_uRF_RegisterTable_19(2),
      I4 => Core0_uRF_RegisterTable_17(2),
      I5 => Core0_uRF_RegisterTable_16(2),
      O => Core0_uRF_Mmux_DoutA_722_1599
    );
  Core0_uRF_Mmux_DoutA_866 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(2),
      I3 => Core0_uRF_RegisterTable_23(2),
      I4 => Core0_uRF_RegisterTable_21(2),
      I5 => Core0_uRF_RegisterTable_20(2),
      O => Core0_uRF_Mmux_DoutA_866_1600
    );
  Core0_uRF_Mmux_DoutA_867 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(2),
      I3 => Core0_uRF_RegisterTable_27(2),
      I4 => Core0_uRF_RegisterTable_25(2),
      I5 => Core0_uRF_RegisterTable_24(2),
      O => Core0_uRF_Mmux_DoutA_867_1601
    );
  Core0_uRF_Mmux_DoutA_966 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(2),
      I3 => Core0_uRF_RegisterTable_31(2),
      I4 => Core0_uRF_RegisterTable_29(2),
      I5 => Core0_uRF_RegisterTable_28(2),
      O => Core0_uRF_Mmux_DoutA_966_1602
    );
  Core0_uRF_Mmux_DoutA_322 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_867_1601,
      I3 => Core0_uRF_Mmux_DoutA_966_1602,
      I4 => Core0_uRF_Mmux_DoutA_866_1600,
      I5 => Core0_uRF_Mmux_DoutA_722_1599,
      O => Core0_uRF_Mmux_DoutA_322_1603
    );
  Core0_uRF_Mmux_DoutA_868 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(2),
      I3 => Core0_uRF_RegisterTable_3(2),
      I4 => Core0_uRF_RegisterTable_1(2),
      O => Core0_uRF_Mmux_DoutA_868_1604
    );
  Core0_uRF_Mmux_DoutA_967 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(2),
      I3 => Core0_uRF_RegisterTable_7(2),
      I4 => Core0_uRF_RegisterTable_5(2),
      I5 => Core0_uRF_RegisterTable_4(2),
      O => Core0_uRF_Mmux_DoutA_967_1605
    );
  Core0_uRF_Mmux_DoutA_968 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(2),
      I3 => Core0_uRF_RegisterTable_11(2),
      I4 => Core0_uRF_RegisterTable_9(2),
      I5 => Core0_uRF_RegisterTable_8(2),
      O => Core0_uRF_Mmux_DoutA_968_1606
    );
  Core0_uRF_Mmux_DoutA_1022 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(2),
      I3 => Core0_uRF_RegisterTable_15(2),
      I4 => Core0_uRF_RegisterTable_13(2),
      I5 => Core0_uRF_RegisterTable_12(2),
      O => Core0_uRF_Mmux_DoutA_1022_1607
    );
  Core0_uRF_Mmux_DoutA_422 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_968_1606,
      I3 => Core0_uRF_Mmux_DoutA_1022_1607,
      I4 => Core0_uRF_Mmux_DoutA_967_1605,
      I5 => Core0_uRF_Mmux_DoutA_868_1604,
      O => Core0_uRF_Mmux_DoutA_422_1608
    );
  Core0_uRF_Mmux_DoutA_2_f7_21 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_422_1608,
      I1 => Core0_uRF_Mmux_DoutA_322_1603,
      S => I(20),
      O => Core0_ID_RegDA(2)
    );
  Core0_uRF_Mmux_DoutA_723 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(30),
      I3 => Core0_uRF_RegisterTable_19(30),
      I4 => Core0_uRF_RegisterTable_17(30),
      I5 => Core0_uRF_RegisterTable_16(30),
      O => Core0_uRF_Mmux_DoutA_723_1609
    );
  Core0_uRF_Mmux_DoutA_869 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(30),
      I3 => Core0_uRF_RegisterTable_23(30),
      I4 => Core0_uRF_RegisterTable_21(30),
      I5 => Core0_uRF_RegisterTable_20(30),
      O => Core0_uRF_Mmux_DoutA_869_1610
    );
  Core0_uRF_Mmux_DoutA_870 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(30),
      I3 => Core0_uRF_RegisterTable_27(30),
      I4 => Core0_uRF_RegisterTable_25(30),
      I5 => Core0_uRF_RegisterTable_24(30),
      O => Core0_uRF_Mmux_DoutA_870_1611
    );
  Core0_uRF_Mmux_DoutA_969 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(30),
      I3 => Core0_uRF_RegisterTable_31(30),
      I4 => Core0_uRF_RegisterTable_29(30),
      I5 => Core0_uRF_RegisterTable_28(30),
      O => Core0_uRF_Mmux_DoutA_969_1612
    );
  Core0_uRF_Mmux_DoutA_323 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_870_1611,
      I3 => Core0_uRF_Mmux_DoutA_969_1612,
      I4 => Core0_uRF_Mmux_DoutA_869_1610,
      I5 => Core0_uRF_Mmux_DoutA_723_1609,
      O => Core0_uRF_Mmux_DoutA_323_1613
    );
  Core0_uRF_Mmux_DoutA_871 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(30),
      I3 => Core0_uRF_RegisterTable_3(30),
      I4 => Core0_uRF_RegisterTable_1(30),
      O => Core0_uRF_Mmux_DoutA_871_1614
    );
  Core0_uRF_Mmux_DoutA_970 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(30),
      I3 => Core0_uRF_RegisterTable_7(30),
      I4 => Core0_uRF_RegisterTable_5(30),
      I5 => Core0_uRF_RegisterTable_4(30),
      O => Core0_uRF_Mmux_DoutA_970_1615
    );
  Core0_uRF_Mmux_DoutA_971 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(30),
      I3 => Core0_uRF_RegisterTable_11(30),
      I4 => Core0_uRF_RegisterTable_9(30),
      I5 => Core0_uRF_RegisterTable_8(30),
      O => Core0_uRF_Mmux_DoutA_971_1616
    );
  Core0_uRF_Mmux_DoutA_1023 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(30),
      I3 => Core0_uRF_RegisterTable_15(30),
      I4 => Core0_uRF_RegisterTable_13(30),
      I5 => Core0_uRF_RegisterTable_12(30),
      O => Core0_uRF_Mmux_DoutA_1023_1617
    );
  Core0_uRF_Mmux_DoutA_423 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_971_1616,
      I3 => Core0_uRF_Mmux_DoutA_1023_1617,
      I4 => Core0_uRF_Mmux_DoutA_970_1615,
      I5 => Core0_uRF_Mmux_DoutA_871_1614,
      O => Core0_uRF_Mmux_DoutA_423_1618
    );
  Core0_uRF_Mmux_DoutA_2_f7_22 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_423_1618,
      I1 => Core0_uRF_Mmux_DoutA_323_1613,
      S => I(20),
      O => Core0_ID_RegDA(30)
    );
  Core0_uRF_Mmux_DoutA_724 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(31),
      I3 => Core0_uRF_RegisterTable_19(31),
      I4 => Core0_uRF_RegisterTable_17(31),
      I5 => Core0_uRF_RegisterTable_16(31),
      O => Core0_uRF_Mmux_DoutA_724_1619
    );
  Core0_uRF_Mmux_DoutA_872 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(31),
      I3 => Core0_uRF_RegisterTable_23(31),
      I4 => Core0_uRF_RegisterTable_21(31),
      I5 => Core0_uRF_RegisterTable_20(31),
      O => Core0_uRF_Mmux_DoutA_872_1620
    );
  Core0_uRF_Mmux_DoutA_873 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(31),
      I3 => Core0_uRF_RegisterTable_27(31),
      I4 => Core0_uRF_RegisterTable_25(31),
      I5 => Core0_uRF_RegisterTable_24(31),
      O => Core0_uRF_Mmux_DoutA_873_1621
    );
  Core0_uRF_Mmux_DoutA_972 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(31),
      I3 => Core0_uRF_RegisterTable_31(31),
      I4 => Core0_uRF_RegisterTable_29(31),
      I5 => Core0_uRF_RegisterTable_28(31),
      O => Core0_uRF_Mmux_DoutA_972_1622
    );
  Core0_uRF_Mmux_DoutA_324 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_873_1621,
      I3 => Core0_uRF_Mmux_DoutA_972_1622,
      I4 => Core0_uRF_Mmux_DoutA_872_1620,
      I5 => Core0_uRF_Mmux_DoutA_724_1619,
      O => Core0_uRF_Mmux_DoutA_324_1623
    );
  Core0_uRF_Mmux_DoutA_874 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(31),
      I3 => Core0_uRF_RegisterTable_3(31),
      I4 => Core0_uRF_RegisterTable_1(31),
      O => Core0_uRF_Mmux_DoutA_874_1624
    );
  Core0_uRF_Mmux_DoutA_973 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(31),
      I3 => Core0_uRF_RegisterTable_7(31),
      I4 => Core0_uRF_RegisterTable_5(31),
      I5 => Core0_uRF_RegisterTable_4(31),
      O => Core0_uRF_Mmux_DoutA_973_1625
    );
  Core0_uRF_Mmux_DoutA_974 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(31),
      I3 => Core0_uRF_RegisterTable_11(31),
      I4 => Core0_uRF_RegisterTable_9(31),
      I5 => Core0_uRF_RegisterTable_8(31),
      O => Core0_uRF_Mmux_DoutA_974_1626
    );
  Core0_uRF_Mmux_DoutA_1024 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(31),
      I3 => Core0_uRF_RegisterTable_15(31),
      I4 => Core0_uRF_RegisterTable_13(31),
      I5 => Core0_uRF_RegisterTable_12(31),
      O => Core0_uRF_Mmux_DoutA_1024_1627
    );
  Core0_uRF_Mmux_DoutA_424 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_974_1626,
      I3 => Core0_uRF_Mmux_DoutA_1024_1627,
      I4 => Core0_uRF_Mmux_DoutA_973_1625,
      I5 => Core0_uRF_Mmux_DoutA_874_1624,
      O => Core0_uRF_Mmux_DoutA_424_1628
    );
  Core0_uRF_Mmux_DoutA_2_f7_23 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_424_1628,
      I1 => Core0_uRF_Mmux_DoutA_324_1623,
      S => I(20),
      O => Core0_ID_RegDA(31)
    );
  Core0_uRF_Mmux_DoutA_725 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(3),
      I3 => Core0_uRF_RegisterTable_19(3),
      I4 => Core0_uRF_RegisterTable_17(3),
      I5 => Core0_uRF_RegisterTable_16(3),
      O => Core0_uRF_Mmux_DoutA_725_1629
    );
  Core0_uRF_Mmux_DoutA_875 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(3),
      I3 => Core0_uRF_RegisterTable_23(3),
      I4 => Core0_uRF_RegisterTable_21(3),
      I5 => Core0_uRF_RegisterTable_20(3),
      O => Core0_uRF_Mmux_DoutA_875_1630
    );
  Core0_uRF_Mmux_DoutA_876 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(3),
      I3 => Core0_uRF_RegisterTable_27(3),
      I4 => Core0_uRF_RegisterTable_25(3),
      I5 => Core0_uRF_RegisterTable_24(3),
      O => Core0_uRF_Mmux_DoutA_876_1631
    );
  Core0_uRF_Mmux_DoutA_975 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(3),
      I3 => Core0_uRF_RegisterTable_31(3),
      I4 => Core0_uRF_RegisterTable_29(3),
      I5 => Core0_uRF_RegisterTable_28(3),
      O => Core0_uRF_Mmux_DoutA_975_1632
    );
  Core0_uRF_Mmux_DoutA_325 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_876_1631,
      I3 => Core0_uRF_Mmux_DoutA_975_1632,
      I4 => Core0_uRF_Mmux_DoutA_875_1630,
      I5 => Core0_uRF_Mmux_DoutA_725_1629,
      O => Core0_uRF_Mmux_DoutA_325_1633
    );
  Core0_uRF_Mmux_DoutA_877 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(3),
      I3 => Core0_uRF_RegisterTable_3(3),
      I4 => Core0_uRF_RegisterTable_1(3),
      O => Core0_uRF_Mmux_DoutA_877_1634
    );
  Core0_uRF_Mmux_DoutA_976 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(3),
      I3 => Core0_uRF_RegisterTable_7(3),
      I4 => Core0_uRF_RegisterTable_5(3),
      I5 => Core0_uRF_RegisterTable_4(3),
      O => Core0_uRF_Mmux_DoutA_976_1635
    );
  Core0_uRF_Mmux_DoutA_977 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(3),
      I3 => Core0_uRF_RegisterTable_11(3),
      I4 => Core0_uRF_RegisterTable_9(3),
      I5 => Core0_uRF_RegisterTable_8(3),
      O => Core0_uRF_Mmux_DoutA_977_1636
    );
  Core0_uRF_Mmux_DoutA_1025 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(3),
      I3 => Core0_uRF_RegisterTable_15(3),
      I4 => Core0_uRF_RegisterTable_13(3),
      I5 => Core0_uRF_RegisterTable_12(3),
      O => Core0_uRF_Mmux_DoutA_1025_1637
    );
  Core0_uRF_Mmux_DoutA_425 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_977_1636,
      I3 => Core0_uRF_Mmux_DoutA_1025_1637,
      I4 => Core0_uRF_Mmux_DoutA_976_1635,
      I5 => Core0_uRF_Mmux_DoutA_877_1634,
      O => Core0_uRF_Mmux_DoutA_425_1638
    );
  Core0_uRF_Mmux_DoutA_2_f7_24 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_425_1638,
      I1 => Core0_uRF_Mmux_DoutA_325_1633,
      S => I(20),
      O => Core0_ID_RegDA(3)
    );
  Core0_uRF_Mmux_DoutA_726 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(4),
      I3 => Core0_uRF_RegisterTable_19(4),
      I4 => Core0_uRF_RegisterTable_17(4),
      I5 => Core0_uRF_RegisterTable_16(4),
      O => Core0_uRF_Mmux_DoutA_726_1639
    );
  Core0_uRF_Mmux_DoutA_878 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(4),
      I3 => Core0_uRF_RegisterTable_23(4),
      I4 => Core0_uRF_RegisterTable_21(4),
      I5 => Core0_uRF_RegisterTable_20(4),
      O => Core0_uRF_Mmux_DoutA_878_1640
    );
  Core0_uRF_Mmux_DoutA_879 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(4),
      I3 => Core0_uRF_RegisterTable_27(4),
      I4 => Core0_uRF_RegisterTable_25(4),
      I5 => Core0_uRF_RegisterTable_24(4),
      O => Core0_uRF_Mmux_DoutA_879_1641
    );
  Core0_uRF_Mmux_DoutA_978 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(4),
      I3 => Core0_uRF_RegisterTable_31(4),
      I4 => Core0_uRF_RegisterTable_29(4),
      I5 => Core0_uRF_RegisterTable_28(4),
      O => Core0_uRF_Mmux_DoutA_978_1642
    );
  Core0_uRF_Mmux_DoutA_326 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_879_1641,
      I3 => Core0_uRF_Mmux_DoutA_978_1642,
      I4 => Core0_uRF_Mmux_DoutA_878_1640,
      I5 => Core0_uRF_Mmux_DoutA_726_1639,
      O => Core0_uRF_Mmux_DoutA_326_1643
    );
  Core0_uRF_Mmux_DoutA_880 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(4),
      I3 => Core0_uRF_RegisterTable_3(4),
      I4 => Core0_uRF_RegisterTable_1(4),
      O => Core0_uRF_Mmux_DoutA_880_1644
    );
  Core0_uRF_Mmux_DoutA_979 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(4),
      I3 => Core0_uRF_RegisterTable_7(4),
      I4 => Core0_uRF_RegisterTable_5(4),
      I5 => Core0_uRF_RegisterTable_4(4),
      O => Core0_uRF_Mmux_DoutA_979_1645
    );
  Core0_uRF_Mmux_DoutA_980 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(4),
      I3 => Core0_uRF_RegisterTable_11(4),
      I4 => Core0_uRF_RegisterTable_9(4),
      I5 => Core0_uRF_RegisterTable_8(4),
      O => Core0_uRF_Mmux_DoutA_980_1646
    );
  Core0_uRF_Mmux_DoutA_1026 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(4),
      I3 => Core0_uRF_RegisterTable_15(4),
      I4 => Core0_uRF_RegisterTable_13(4),
      I5 => Core0_uRF_RegisterTable_12(4),
      O => Core0_uRF_Mmux_DoutA_1026_1647
    );
  Core0_uRF_Mmux_DoutA_426 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_980_1646,
      I3 => Core0_uRF_Mmux_DoutA_1026_1647,
      I4 => Core0_uRF_Mmux_DoutA_979_1645,
      I5 => Core0_uRF_Mmux_DoutA_880_1644,
      O => Core0_uRF_Mmux_DoutA_426_1648
    );
  Core0_uRF_Mmux_DoutA_2_f7_25 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_426_1648,
      I1 => Core0_uRF_Mmux_DoutA_326_1643,
      S => I(20),
      O => Core0_ID_RegDA(4)
    );
  Core0_uRF_Mmux_DoutA_727 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(5),
      I3 => Core0_uRF_RegisterTable_19(5),
      I4 => Core0_uRF_RegisterTable_17(5),
      I5 => Core0_uRF_RegisterTable_16(5),
      O => Core0_uRF_Mmux_DoutA_727_1649
    );
  Core0_uRF_Mmux_DoutA_881 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(5),
      I3 => Core0_uRF_RegisterTable_23(5),
      I4 => Core0_uRF_RegisterTable_21(5),
      I5 => Core0_uRF_RegisterTable_20(5),
      O => Core0_uRF_Mmux_DoutA_881_1650
    );
  Core0_uRF_Mmux_DoutA_882 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(5),
      I3 => Core0_uRF_RegisterTable_27(5),
      I4 => Core0_uRF_RegisterTable_25(5),
      I5 => Core0_uRF_RegisterTable_24(5),
      O => Core0_uRF_Mmux_DoutA_882_1651
    );
  Core0_uRF_Mmux_DoutA_981 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(5),
      I3 => Core0_uRF_RegisterTable_31(5),
      I4 => Core0_uRF_RegisterTable_29(5),
      I5 => Core0_uRF_RegisterTable_28(5),
      O => Core0_uRF_Mmux_DoutA_981_1652
    );
  Core0_uRF_Mmux_DoutA_327 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_882_1651,
      I3 => Core0_uRF_Mmux_DoutA_981_1652,
      I4 => Core0_uRF_Mmux_DoutA_881_1650,
      I5 => Core0_uRF_Mmux_DoutA_727_1649,
      O => Core0_uRF_Mmux_DoutA_327_1653
    );
  Core0_uRF_Mmux_DoutA_883 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(5),
      I3 => Core0_uRF_RegisterTable_3(5),
      I4 => Core0_uRF_RegisterTable_1(5),
      O => Core0_uRF_Mmux_DoutA_883_1654
    );
  Core0_uRF_Mmux_DoutA_982 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(5),
      I3 => Core0_uRF_RegisterTable_7(5),
      I4 => Core0_uRF_RegisterTable_5(5),
      I5 => Core0_uRF_RegisterTable_4(5),
      O => Core0_uRF_Mmux_DoutA_982_1655
    );
  Core0_uRF_Mmux_DoutA_983 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(5),
      I3 => Core0_uRF_RegisterTable_11(5),
      I4 => Core0_uRF_RegisterTable_9(5),
      I5 => Core0_uRF_RegisterTable_8(5),
      O => Core0_uRF_Mmux_DoutA_983_1656
    );
  Core0_uRF_Mmux_DoutA_1027 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(5),
      I3 => Core0_uRF_RegisterTable_15(5),
      I4 => Core0_uRF_RegisterTable_13(5),
      I5 => Core0_uRF_RegisterTable_12(5),
      O => Core0_uRF_Mmux_DoutA_1027_1657
    );
  Core0_uRF_Mmux_DoutA_427 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_983_1656,
      I3 => Core0_uRF_Mmux_DoutA_1027_1657,
      I4 => Core0_uRF_Mmux_DoutA_982_1655,
      I5 => Core0_uRF_Mmux_DoutA_883_1654,
      O => Core0_uRF_Mmux_DoutA_427_1658
    );
  Core0_uRF_Mmux_DoutA_2_f7_26 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_427_1658,
      I1 => Core0_uRF_Mmux_DoutA_327_1653,
      S => I(20),
      O => Core0_ID_RegDA(5)
    );
  Core0_uRF_Mmux_DoutA_728 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(6),
      I3 => Core0_uRF_RegisterTable_19(6),
      I4 => Core0_uRF_RegisterTable_17(6),
      I5 => Core0_uRF_RegisterTable_16(6),
      O => Core0_uRF_Mmux_DoutA_728_1659
    );
  Core0_uRF_Mmux_DoutA_884 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(6),
      I3 => Core0_uRF_RegisterTable_23(6),
      I4 => Core0_uRF_RegisterTable_21(6),
      I5 => Core0_uRF_RegisterTable_20(6),
      O => Core0_uRF_Mmux_DoutA_884_1660
    );
  Core0_uRF_Mmux_DoutA_885 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(6),
      I3 => Core0_uRF_RegisterTable_27(6),
      I4 => Core0_uRF_RegisterTable_25(6),
      I5 => Core0_uRF_RegisterTable_24(6),
      O => Core0_uRF_Mmux_DoutA_885_1661
    );
  Core0_uRF_Mmux_DoutA_984 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(6),
      I3 => Core0_uRF_RegisterTable_31(6),
      I4 => Core0_uRF_RegisterTable_29(6),
      I5 => Core0_uRF_RegisterTable_28(6),
      O => Core0_uRF_Mmux_DoutA_984_1662
    );
  Core0_uRF_Mmux_DoutA_328 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_885_1661,
      I3 => Core0_uRF_Mmux_DoutA_984_1662,
      I4 => Core0_uRF_Mmux_DoutA_884_1660,
      I5 => Core0_uRF_Mmux_DoutA_728_1659,
      O => Core0_uRF_Mmux_DoutA_328_1663
    );
  Core0_uRF_Mmux_DoutA_886 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(6),
      I3 => Core0_uRF_RegisterTable_3(6),
      I4 => Core0_uRF_RegisterTable_1(6),
      O => Core0_uRF_Mmux_DoutA_886_1664
    );
  Core0_uRF_Mmux_DoutA_985 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(6),
      I3 => Core0_uRF_RegisterTable_7(6),
      I4 => Core0_uRF_RegisterTable_5(6),
      I5 => Core0_uRF_RegisterTable_4(6),
      O => Core0_uRF_Mmux_DoutA_985_1665
    );
  Core0_uRF_Mmux_DoutA_986 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(6),
      I3 => Core0_uRF_RegisterTable_11(6),
      I4 => Core0_uRF_RegisterTable_9(6),
      I5 => Core0_uRF_RegisterTable_8(6),
      O => Core0_uRF_Mmux_DoutA_986_1666
    );
  Core0_uRF_Mmux_DoutA_1028 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(6),
      I3 => Core0_uRF_RegisterTable_15(6),
      I4 => Core0_uRF_RegisterTable_13(6),
      I5 => Core0_uRF_RegisterTable_12(6),
      O => Core0_uRF_Mmux_DoutA_1028_1667
    );
  Core0_uRF_Mmux_DoutA_428 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_986_1666,
      I3 => Core0_uRF_Mmux_DoutA_1028_1667,
      I4 => Core0_uRF_Mmux_DoutA_985_1665,
      I5 => Core0_uRF_Mmux_DoutA_886_1664,
      O => Core0_uRF_Mmux_DoutA_428_1668
    );
  Core0_uRF_Mmux_DoutA_2_f7_27 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_428_1668,
      I1 => Core0_uRF_Mmux_DoutA_328_1663,
      S => I(20),
      O => Core0_ID_RegDA(6)
    );
  Core0_uRF_Mmux_DoutA_729 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(7),
      I3 => Core0_uRF_RegisterTable_19(7),
      I4 => Core0_uRF_RegisterTable_17(7),
      I5 => Core0_uRF_RegisterTable_16(7),
      O => Core0_uRF_Mmux_DoutA_729_1669
    );
  Core0_uRF_Mmux_DoutA_887 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(7),
      I3 => Core0_uRF_RegisterTable_23(7),
      I4 => Core0_uRF_RegisterTable_21(7),
      I5 => Core0_uRF_RegisterTable_20(7),
      O => Core0_uRF_Mmux_DoutA_887_1670
    );
  Core0_uRF_Mmux_DoutA_888 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(7),
      I3 => Core0_uRF_RegisterTable_27(7),
      I4 => Core0_uRF_RegisterTable_25(7),
      I5 => Core0_uRF_RegisterTable_24(7),
      O => Core0_uRF_Mmux_DoutA_888_1671
    );
  Core0_uRF_Mmux_DoutA_987 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(7),
      I3 => Core0_uRF_RegisterTable_31(7),
      I4 => Core0_uRF_RegisterTable_29(7),
      I5 => Core0_uRF_RegisterTable_28(7),
      O => Core0_uRF_Mmux_DoutA_987_1672
    );
  Core0_uRF_Mmux_DoutA_329 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_888_1671,
      I3 => Core0_uRF_Mmux_DoutA_987_1672,
      I4 => Core0_uRF_Mmux_DoutA_887_1670,
      I5 => Core0_uRF_Mmux_DoutA_729_1669,
      O => Core0_uRF_Mmux_DoutA_329_1673
    );
  Core0_uRF_Mmux_DoutA_889 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(7),
      I3 => Core0_uRF_RegisterTable_3(7),
      I4 => Core0_uRF_RegisterTable_1(7),
      O => Core0_uRF_Mmux_DoutA_889_1674
    );
  Core0_uRF_Mmux_DoutA_988 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(7),
      I3 => Core0_uRF_RegisterTable_7(7),
      I4 => Core0_uRF_RegisterTable_5(7),
      I5 => Core0_uRF_RegisterTable_4(7),
      O => Core0_uRF_Mmux_DoutA_988_1675
    );
  Core0_uRF_Mmux_DoutA_989 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(7),
      I3 => Core0_uRF_RegisterTable_11(7),
      I4 => Core0_uRF_RegisterTable_9(7),
      I5 => Core0_uRF_RegisterTable_8(7),
      O => Core0_uRF_Mmux_DoutA_989_1676
    );
  Core0_uRF_Mmux_DoutA_1029 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(7),
      I3 => Core0_uRF_RegisterTable_15(7),
      I4 => Core0_uRF_RegisterTable_13(7),
      I5 => Core0_uRF_RegisterTable_12(7),
      O => Core0_uRF_Mmux_DoutA_1029_1677
    );
  Core0_uRF_Mmux_DoutA_429 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_989_1676,
      I3 => Core0_uRF_Mmux_DoutA_1029_1677,
      I4 => Core0_uRF_Mmux_DoutA_988_1675,
      I5 => Core0_uRF_Mmux_DoutA_889_1674,
      O => Core0_uRF_Mmux_DoutA_429_1678
    );
  Core0_uRF_Mmux_DoutA_2_f7_28 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_429_1678,
      I1 => Core0_uRF_Mmux_DoutA_329_1673,
      S => I(20),
      O => Core0_ID_RegDA(7)
    );
  Core0_uRF_Mmux_DoutA_730 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(8),
      I3 => Core0_uRF_RegisterTable_19(8),
      I4 => Core0_uRF_RegisterTable_17(8),
      I5 => Core0_uRF_RegisterTable_16(8),
      O => Core0_uRF_Mmux_DoutA_730_1679
    );
  Core0_uRF_Mmux_DoutA_890 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(8),
      I3 => Core0_uRF_RegisterTable_23(8),
      I4 => Core0_uRF_RegisterTable_21(8),
      I5 => Core0_uRF_RegisterTable_20(8),
      O => Core0_uRF_Mmux_DoutA_890_1680
    );
  Core0_uRF_Mmux_DoutA_891 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(8),
      I3 => Core0_uRF_RegisterTable_27(8),
      I4 => Core0_uRF_RegisterTable_25(8),
      I5 => Core0_uRF_RegisterTable_24(8),
      O => Core0_uRF_Mmux_DoutA_891_1681
    );
  Core0_uRF_Mmux_DoutA_990 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(8),
      I3 => Core0_uRF_RegisterTable_31(8),
      I4 => Core0_uRF_RegisterTable_29(8),
      I5 => Core0_uRF_RegisterTable_28(8),
      O => Core0_uRF_Mmux_DoutA_990_1682
    );
  Core0_uRF_Mmux_DoutA_330 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_891_1681,
      I3 => Core0_uRF_Mmux_DoutA_990_1682,
      I4 => Core0_uRF_Mmux_DoutA_890_1680,
      I5 => Core0_uRF_Mmux_DoutA_730_1679,
      O => Core0_uRF_Mmux_DoutA_330_1683
    );
  Core0_uRF_Mmux_DoutA_892 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(8),
      I3 => Core0_uRF_RegisterTable_3(8),
      I4 => Core0_uRF_RegisterTable_1(8),
      O => Core0_uRF_Mmux_DoutA_892_1684
    );
  Core0_uRF_Mmux_DoutA_991 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(8),
      I3 => Core0_uRF_RegisterTable_7(8),
      I4 => Core0_uRF_RegisterTable_5(8),
      I5 => Core0_uRF_RegisterTable_4(8),
      O => Core0_uRF_Mmux_DoutA_991_1685
    );
  Core0_uRF_Mmux_DoutA_992 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(8),
      I3 => Core0_uRF_RegisterTable_11(8),
      I4 => Core0_uRF_RegisterTable_9(8),
      I5 => Core0_uRF_RegisterTable_8(8),
      O => Core0_uRF_Mmux_DoutA_992_1686
    );
  Core0_uRF_Mmux_DoutA_1030 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(8),
      I3 => Core0_uRF_RegisterTable_15(8),
      I4 => Core0_uRF_RegisterTable_13(8),
      I5 => Core0_uRF_RegisterTable_12(8),
      O => Core0_uRF_Mmux_DoutA_1030_1687
    );
  Core0_uRF_Mmux_DoutA_430 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_992_1686,
      I3 => Core0_uRF_Mmux_DoutA_1030_1687,
      I4 => Core0_uRF_Mmux_DoutA_991_1685,
      I5 => Core0_uRF_Mmux_DoutA_892_1684,
      O => Core0_uRF_Mmux_DoutA_430_1688
    );
  Core0_uRF_Mmux_DoutA_2_f7_29 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_430_1688,
      I1 => Core0_uRF_Mmux_DoutA_330_1683,
      S => I(20),
      O => Core0_ID_RegDA(8)
    );
  Core0_uRF_Mmux_DoutA_731 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_18(9),
      I3 => Core0_uRF_RegisterTable_19(9),
      I4 => Core0_uRF_RegisterTable_17(9),
      I5 => Core0_uRF_RegisterTable_16(9),
      O => Core0_uRF_Mmux_DoutA_731_1689
    );
  Core0_uRF_Mmux_DoutA_893 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_22(9),
      I3 => Core0_uRF_RegisterTable_23(9),
      I4 => Core0_uRF_RegisterTable_21(9),
      I5 => Core0_uRF_RegisterTable_20(9),
      O => Core0_uRF_Mmux_DoutA_893_1690
    );
  Core0_uRF_Mmux_DoutA_894 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_26(9),
      I3 => Core0_uRF_RegisterTable_27(9),
      I4 => Core0_uRF_RegisterTable_25(9),
      I5 => Core0_uRF_RegisterTable_24(9),
      O => Core0_uRF_Mmux_DoutA_894_1691
    );
  Core0_uRF_Mmux_DoutA_993 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_30(9),
      I3 => Core0_uRF_RegisterTable_31(9),
      I4 => Core0_uRF_RegisterTable_29(9),
      I5 => Core0_uRF_RegisterTable_28(9),
      O => Core0_uRF_Mmux_DoutA_993_1692
    );
  Core0_uRF_Mmux_DoutA_331 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_894_1691,
      I3 => Core0_uRF_Mmux_DoutA_993_1692,
      I4 => Core0_uRF_Mmux_DoutA_893_1690,
      I5 => Core0_uRF_Mmux_DoutA_731_1689,
      O => Core0_uRF_Mmux_DoutA_331_1693
    );
  Core0_uRF_Mmux_DoutA_895 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_2(9),
      I3 => Core0_uRF_RegisterTable_3(9),
      I4 => Core0_uRF_RegisterTable_1(9),
      O => Core0_uRF_Mmux_DoutA_895_1694
    );
  Core0_uRF_Mmux_DoutA_994 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_6(9),
      I3 => Core0_uRF_RegisterTable_7(9),
      I4 => Core0_uRF_RegisterTable_5(9),
      I5 => Core0_uRF_RegisterTable_4(9),
      O => Core0_uRF_Mmux_DoutA_994_1695
    );
  Core0_uRF_Mmux_DoutA_995 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_10(9),
      I3 => Core0_uRF_RegisterTable_11(9),
      I4 => Core0_uRF_RegisterTable_9(9),
      I5 => Core0_uRF_RegisterTable_8(9),
      O => Core0_uRF_Mmux_DoutA_995_1696
    );
  Core0_uRF_Mmux_DoutA_1031 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_RegisterTable_14(9),
      I3 => Core0_uRF_RegisterTable_15(9),
      I4 => Core0_uRF_RegisterTable_13(9),
      I5 => Core0_uRF_RegisterTable_12(9),
      O => Core0_uRF_Mmux_DoutA_1031_1697
    );
  Core0_uRF_Mmux_DoutA_431 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_DoutA_995_1696,
      I3 => Core0_uRF_Mmux_DoutA_1031_1697,
      I4 => Core0_uRF_Mmux_DoutA_994_1695,
      I5 => Core0_uRF_Mmux_DoutA_895_1694,
      O => Core0_uRF_Mmux_DoutA_431_1698
    );
  Core0_uRF_Mmux_DoutA_2_f7_30 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_DoutA_431_1698,
      I1 => Core0_uRF_Mmux_DoutA_331_1693,
      S => I(20),
      O => Core0_ID_RegDA(9)
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_18_Q,
      I3 => Core0_uRF_exTable_31_dff_33_19_Q,
      I4 => Core0_uRF_exTable_31_dff_33_17_Q,
      I5 => Core0_uRF_exTable_31_dff_33_16_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_7_1699
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_22_Q,
      I3 => Core0_uRF_exTable_31_dff_33_23_Q,
      I4 => Core0_uRF_exTable_31_dff_33_21_Q,
      I5 => Core0_uRF_exTable_31_dff_33_20_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_8_1700
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_26_Q,
      I3 => Core0_uRF_exTable_31_dff_33_27_Q,
      I4 => Core0_uRF_exTable_31_dff_33_25_Q,
      I5 => Core0_uRF_exTable_31_dff_33_24_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_81_1701
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_30_Q,
      I3 => Core0_uRF_exTable_31_dff_33_31_Q,
      I4 => Core0_uRF_exTable_31_dff_33_29_Q,
      I5 => Core0_uRF_exTable_31_dff_33_28_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_9_1702
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_81_1701,
      I3 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_9_1702,
      I4 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_8_1700,
      I5 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_7_1699,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_3_1703
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_2_Q,
      I3 => Core0_uRF_exTable_31_dff_33_3_Q,
      I4 => Core0_uRF_exTable_31_dff_33_1_Q,
      I5 => Core0_uRF_exTable_31_dff_33_0_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_82_1704
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_6_Q,
      I3 => Core0_uRF_exTable_31_dff_33_7_Q,
      I4 => Core0_uRF_exTable_31_dff_33_5_Q,
      I5 => Core0_uRF_exTable_31_dff_33_4_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_91_1705
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_10_Q,
      I3 => Core0_uRF_exTable_31_dff_33_11_Q,
      I4 => Core0_uRF_exTable_31_dff_33_9_Q,
      I5 => Core0_uRF_exTable_31_dff_33_8_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_92_1706
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_exTable_31_dff_33_14_Q,
      I3 => Core0_uRF_exTable_31_dff_33_15_Q,
      I4 => Core0_uRF_exTable_31_dff_33_13_Q,
      I5 => Core0_uRF_exTable_31_dff_33_12_Q,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_10_1707
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_92_1706,
      I3 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_10_1707,
      I4 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_91_1705,
      I5 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_82_1704,
      O => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_4_1708
    );
  Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_4_1708,
      I1 => Core0_uRF_Mmux_OpA_4_memTable_31_Mux_36_o_3_1703,
      S => I(20),
      O => Core0_uRF_OpA_4_memTable_31_Mux_36_o
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_18_Q,
      I3 => Core0_uRF_idTable_31_dff_32_19_Q,
      I4 => Core0_uRF_idTable_31_dff_32_17_Q,
      I5 => Core0_uRF_idTable_31_dff_32_16_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_7_1709
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_22_Q,
      I3 => Core0_uRF_idTable_31_dff_32_23_Q,
      I4 => Core0_uRF_idTable_31_dff_32_21_Q,
      I5 => Core0_uRF_idTable_31_dff_32_20_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_8_1710
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_26_Q,
      I3 => Core0_uRF_idTable_31_dff_32_27_Q,
      I4 => Core0_uRF_idTable_31_dff_32_25_Q,
      I5 => Core0_uRF_idTable_31_dff_32_24_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_81_1711
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_30_Q,
      I3 => Core0_uRF_idTable_31_dff_32_31_Q,
      I4 => Core0_uRF_idTable_31_dff_32_29_Q,
      I5 => Core0_uRF_idTable_31_dff_32_28_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_9_1712
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_81_1711,
      I3 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_9_1712,
      I4 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_8_1710,
      I5 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_7_1709,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_3_1713
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_2_Q,
      I3 => Core0_uRF_idTable_31_dff_32_3_Q,
      I4 => Core0_uRF_idTable_31_dff_32_1_Q,
      I5 => Core0_uRF_idTable_31_dff_32_0_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_82_1714
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_6_Q,
      I3 => Core0_uRF_idTable_31_dff_32_7_Q,
      I4 => Core0_uRF_idTable_31_dff_32_5_Q,
      I5 => Core0_uRF_idTable_31_dff_32_4_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_91_1715
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_10_Q,
      I3 => Core0_uRF_idTable_31_dff_32_11_Q,
      I4 => Core0_uRF_idTable_31_dff_32_9_Q,
      I5 => Core0_uRF_idTable_31_dff_32_8_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_92_1716
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_idTable_31_dff_32_14_Q,
      I3 => Core0_uRF_idTable_31_dff_32_15_Q,
      I4 => Core0_uRF_idTable_31_dff_32_13_Q,
      I5 => Core0_uRF_idTable_31_dff_32_12_Q,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_10_1717
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_92_1716,
      I3 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_10_1717,
      I4 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_91_1715,
      I5 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_82_1714,
      O => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_4_1718
    );
  Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_4_1718,
      I1 => Core0_uRF_Mmux_OpA_4_exTable_31_Mux_35_o_3_1713,
      S => I(20),
      O => Core0_uRF_OpA_4_exTable_31_Mux_35_o
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_18_Q,
      I3 => Core0_uRF_memTable_31_dff_34_19_Q,
      I4 => Core0_uRF_memTable_31_dff_34_17_Q,
      I5 => Core0_uRF_memTable_31_dff_34_16_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_7_1719
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_22_Q,
      I3 => Core0_uRF_memTable_31_dff_34_23_Q,
      I4 => Core0_uRF_memTable_31_dff_34_21_Q,
      I5 => Core0_uRF_memTable_31_dff_34_20_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_8_1720
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_26_Q,
      I3 => Core0_uRF_memTable_31_dff_34_27_Q,
      I4 => Core0_uRF_memTable_31_dff_34_25_Q,
      I5 => Core0_uRF_memTable_31_dff_34_24_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_81_1721
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_30_Q,
      I3 => Core0_uRF_memTable_31_dff_34_31_Q,
      I4 => Core0_uRF_memTable_31_dff_34_29_Q,
      I5 => Core0_uRF_memTable_31_dff_34_28_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_9_1722
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_81_1721,
      I3 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_9_1722,
      I4 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_8_1720,
      I5 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_7_1719,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_3_1723
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_2_Q,
      I3 => Core0_uRF_memTable_31_dff_34_3_Q,
      I4 => Core0_uRF_memTable_31_dff_34_1_Q,
      I5 => Core0_uRF_memTable_31_dff_34_0_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_82_1724
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_6_Q,
      I3 => Core0_uRF_memTable_31_dff_34_7_Q,
      I4 => Core0_uRF_memTable_31_dff_34_5_Q,
      I5 => Core0_uRF_memTable_31_dff_34_4_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_91_1725
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_10_Q,
      I3 => Core0_uRF_memTable_31_dff_34_11_Q,
      I4 => Core0_uRF_memTable_31_dff_34_9_Q,
      I5 => Core0_uRF_memTable_31_dff_34_8_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_92_1726
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(17),
      I1 => I(16),
      I2 => Core0_uRF_memTable_31_dff_34_14_Q,
      I3 => Core0_uRF_memTable_31_dff_34_15_Q,
      I4 => Core0_uRF_memTable_31_dff_34_13_Q,
      I5 => Core0_uRF_memTable_31_dff_34_12_Q,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_10_1727
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => I(19),
      I1 => I(18),
      I2 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_92_1726,
      I3 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_10_1727,
      I4 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_91_1725,
      I5 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_82_1724,
      O => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_4_1728
    );
  Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_4_1728,
      I1 => Core0_uRF_Mmux_OpA_4_wbTable_31_Mux_37_o_3_1723,
      S => I(20),
      O => Core0_uRF_OpA_4_wbTable_31_Mux_37_o
    );
  Core0_uRF_memTable_31_dff_34_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_31_Q,
      Q => Core0_uRF_memTable_31_dff_34_31_Q
    );
  Core0_uRF_memTable_31_dff_34_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_30_Q,
      Q => Core0_uRF_memTable_31_dff_34_30_Q
    );
  Core0_uRF_memTable_31_dff_34_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_29_Q,
      Q => Core0_uRF_memTable_31_dff_34_29_Q
    );
  Core0_uRF_memTable_31_dff_34_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_28_Q,
      Q => Core0_uRF_memTable_31_dff_34_28_Q
    );
  Core0_uRF_memTable_31_dff_34_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_27_Q,
      Q => Core0_uRF_memTable_31_dff_34_27_Q
    );
  Core0_uRF_memTable_31_dff_34_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_26_Q,
      Q => Core0_uRF_memTable_31_dff_34_26_Q
    );
  Core0_uRF_memTable_31_dff_34_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_25_Q,
      Q => Core0_uRF_memTable_31_dff_34_25_Q
    );
  Core0_uRF_memTable_31_dff_34_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_24_Q,
      Q => Core0_uRF_memTable_31_dff_34_24_Q
    );
  Core0_uRF_memTable_31_dff_34_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_23_Q,
      Q => Core0_uRF_memTable_31_dff_34_23_Q
    );
  Core0_uRF_memTable_31_dff_34_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_22_Q,
      Q => Core0_uRF_memTable_31_dff_34_22_Q
    );
  Core0_uRF_memTable_31_dff_34_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_21_Q,
      Q => Core0_uRF_memTable_31_dff_34_21_Q
    );
  Core0_uRF_memTable_31_dff_34_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_20_Q,
      Q => Core0_uRF_memTable_31_dff_34_20_Q
    );
  Core0_uRF_memTable_31_dff_34_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_19_Q,
      Q => Core0_uRF_memTable_31_dff_34_19_Q
    );
  Core0_uRF_memTable_31_dff_34_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_18_Q,
      Q => Core0_uRF_memTable_31_dff_34_18_Q
    );
  Core0_uRF_memTable_31_dff_34_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_17_Q,
      Q => Core0_uRF_memTable_31_dff_34_17_Q
    );
  Core0_uRF_memTable_31_dff_34_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_16_Q,
      Q => Core0_uRF_memTable_31_dff_34_16_Q
    );
  Core0_uRF_memTable_31_dff_34_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_15_Q,
      Q => Core0_uRF_memTable_31_dff_34_15_Q
    );
  Core0_uRF_memTable_31_dff_34_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_14_Q,
      Q => Core0_uRF_memTable_31_dff_34_14_Q
    );
  Core0_uRF_memTable_31_dff_34_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_13_Q,
      Q => Core0_uRF_memTable_31_dff_34_13_Q
    );
  Core0_uRF_memTable_31_dff_34_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_12_Q,
      Q => Core0_uRF_memTable_31_dff_34_12_Q
    );
  Core0_uRF_memTable_31_dff_34_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_11_Q,
      Q => Core0_uRF_memTable_31_dff_34_11_Q
    );
  Core0_uRF_memTable_31_dff_34_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_10_Q,
      Q => Core0_uRF_memTable_31_dff_34_10_Q
    );
  Core0_uRF_memTable_31_dff_34_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_9_Q,
      Q => Core0_uRF_memTable_31_dff_34_9_Q
    );
  Core0_uRF_memTable_31_dff_34_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_8_Q,
      Q => Core0_uRF_memTable_31_dff_34_8_Q
    );
  Core0_uRF_memTable_31_dff_34_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_7_Q,
      Q => Core0_uRF_memTable_31_dff_34_7_Q
    );
  Core0_uRF_memTable_31_dff_34_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_6_Q,
      Q => Core0_uRF_memTable_31_dff_34_6_Q
    );
  Core0_uRF_memTable_31_dff_34_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_5_Q,
      Q => Core0_uRF_memTable_31_dff_34_5_Q
    );
  Core0_uRF_memTable_31_dff_34_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_4_Q,
      Q => Core0_uRF_memTable_31_dff_34_4_Q
    );
  Core0_uRF_memTable_31_dff_34_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_3_Q,
      Q => Core0_uRF_memTable_31_dff_34_3_Q
    );
  Core0_uRF_memTable_31_dff_34_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_2_Q,
      Q => Core0_uRF_memTable_31_dff_34_2_Q
    );
  Core0_uRF_memTable_31_dff_34_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_1_Q,
      Q => Core0_uRF_memTable_31_dff_34_1_Q
    );
  Core0_uRF_memTable_31_dff_34_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_exTable_31_dff_33_0_Q,
      Q => Core0_uRF_memTable_31_dff_34_0_Q
    );
  Core0_uRF_exTable_31_dff_33_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_31_Q,
      Q => Core0_uRF_exTable_31_dff_33_31_Q
    );
  Core0_uRF_exTable_31_dff_33_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_30_Q,
      Q => Core0_uRF_exTable_31_dff_33_30_Q
    );
  Core0_uRF_exTable_31_dff_33_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_29_Q,
      Q => Core0_uRF_exTable_31_dff_33_29_Q
    );
  Core0_uRF_exTable_31_dff_33_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_28_Q,
      Q => Core0_uRF_exTable_31_dff_33_28_Q
    );
  Core0_uRF_exTable_31_dff_33_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_27_Q,
      Q => Core0_uRF_exTable_31_dff_33_27_Q
    );
  Core0_uRF_exTable_31_dff_33_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_26_Q,
      Q => Core0_uRF_exTable_31_dff_33_26_Q
    );
  Core0_uRF_exTable_31_dff_33_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_25_Q,
      Q => Core0_uRF_exTable_31_dff_33_25_Q
    );
  Core0_uRF_exTable_31_dff_33_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_24_Q,
      Q => Core0_uRF_exTable_31_dff_33_24_Q
    );
  Core0_uRF_exTable_31_dff_33_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_23_Q,
      Q => Core0_uRF_exTable_31_dff_33_23_Q
    );
  Core0_uRF_exTable_31_dff_33_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_22_Q,
      Q => Core0_uRF_exTable_31_dff_33_22_Q
    );
  Core0_uRF_exTable_31_dff_33_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_21_Q,
      Q => Core0_uRF_exTable_31_dff_33_21_Q
    );
  Core0_uRF_exTable_31_dff_33_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_20_Q,
      Q => Core0_uRF_exTable_31_dff_33_20_Q
    );
  Core0_uRF_exTable_31_dff_33_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_19_Q,
      Q => Core0_uRF_exTable_31_dff_33_19_Q
    );
  Core0_uRF_exTable_31_dff_33_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_18_Q,
      Q => Core0_uRF_exTable_31_dff_33_18_Q
    );
  Core0_uRF_exTable_31_dff_33_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_17_Q,
      Q => Core0_uRF_exTable_31_dff_33_17_Q
    );
  Core0_uRF_exTable_31_dff_33_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_16_Q,
      Q => Core0_uRF_exTable_31_dff_33_16_Q
    );
  Core0_uRF_exTable_31_dff_33_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_15_Q,
      Q => Core0_uRF_exTable_31_dff_33_15_Q
    );
  Core0_uRF_exTable_31_dff_33_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_14_Q,
      Q => Core0_uRF_exTable_31_dff_33_14_Q
    );
  Core0_uRF_exTable_31_dff_33_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_13_Q,
      Q => Core0_uRF_exTable_31_dff_33_13_Q
    );
  Core0_uRF_exTable_31_dff_33_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_12_Q,
      Q => Core0_uRF_exTable_31_dff_33_12_Q
    );
  Core0_uRF_exTable_31_dff_33_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_11_Q,
      Q => Core0_uRF_exTable_31_dff_33_11_Q
    );
  Core0_uRF_exTable_31_dff_33_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_10_Q,
      Q => Core0_uRF_exTable_31_dff_33_10_Q
    );
  Core0_uRF_exTable_31_dff_33_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_9_Q,
      Q => Core0_uRF_exTable_31_dff_33_9_Q
    );
  Core0_uRF_exTable_31_dff_33_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_8_Q,
      Q => Core0_uRF_exTable_31_dff_33_8_Q
    );
  Core0_uRF_exTable_31_dff_33_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_7_Q,
      Q => Core0_uRF_exTable_31_dff_33_7_Q
    );
  Core0_uRF_exTable_31_dff_33_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_6_Q,
      Q => Core0_uRF_exTable_31_dff_33_6_Q
    );
  Core0_uRF_exTable_31_dff_33_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_5_Q,
      Q => Core0_uRF_exTable_31_dff_33_5_Q
    );
  Core0_uRF_exTable_31_dff_33_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_4_Q,
      Q => Core0_uRF_exTable_31_dff_33_4_Q
    );
  Core0_uRF_exTable_31_dff_33_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_3_Q,
      Q => Core0_uRF_exTable_31_dff_33_3_Q
    );
  Core0_uRF_exTable_31_dff_33_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_2_Q,
      Q => Core0_uRF_exTable_31_dff_33_2_Q
    );
  Core0_uRF_exTable_31_dff_33_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_1_Q,
      Q => Core0_uRF_exTable_31_dff_33_1_Q
    );
  Core0_uRF_exTable_31_dff_33_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable_31_dff_32_0_Q,
      Q => Core0_uRF_exTable_31_dff_33_0_Q
    );
  Core0_uRF_idTable_31_dff_32_31 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(31),
      Q => Core0_uRF_idTable_31_dff_32_31_Q
    );
  Core0_uRF_idTable_31_dff_32_30 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(30),
      Q => Core0_uRF_idTable_31_dff_32_30_Q
    );
  Core0_uRF_idTable_31_dff_32_29 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(29),
      Q => Core0_uRF_idTable_31_dff_32_29_Q
    );
  Core0_uRF_idTable_31_dff_32_28 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(28),
      Q => Core0_uRF_idTable_31_dff_32_28_Q
    );
  Core0_uRF_idTable_31_dff_32_27 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(27),
      Q => Core0_uRF_idTable_31_dff_32_27_Q
    );
  Core0_uRF_idTable_31_dff_32_26 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(26),
      Q => Core0_uRF_idTable_31_dff_32_26_Q
    );
  Core0_uRF_idTable_31_dff_32_25 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(25),
      Q => Core0_uRF_idTable_31_dff_32_25_Q
    );
  Core0_uRF_idTable_31_dff_32_24 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(24),
      Q => Core0_uRF_idTable_31_dff_32_24_Q
    );
  Core0_uRF_idTable_31_dff_32_23 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(23),
      Q => Core0_uRF_idTable_31_dff_32_23_Q
    );
  Core0_uRF_idTable_31_dff_32_22 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(22),
      Q => Core0_uRF_idTable_31_dff_32_22_Q
    );
  Core0_uRF_idTable_31_dff_32_21 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(21),
      Q => Core0_uRF_idTable_31_dff_32_21_Q
    );
  Core0_uRF_idTable_31_dff_32_20 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(20),
      Q => Core0_uRF_idTable_31_dff_32_20_Q
    );
  Core0_uRF_idTable_31_dff_32_19 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(19),
      Q => Core0_uRF_idTable_31_dff_32_19_Q
    );
  Core0_uRF_idTable_31_dff_32_18 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(18),
      Q => Core0_uRF_idTable_31_dff_32_18_Q
    );
  Core0_uRF_idTable_31_dff_32_17 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(17),
      Q => Core0_uRF_idTable_31_dff_32_17_Q
    );
  Core0_uRF_idTable_31_dff_32_16 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(16),
      Q => Core0_uRF_idTable_31_dff_32_16_Q
    );
  Core0_uRF_idTable_31_dff_32_15 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(15),
      Q => Core0_uRF_idTable_31_dff_32_15_Q
    );
  Core0_uRF_idTable_31_dff_32_14 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(14),
      Q => Core0_uRF_idTable_31_dff_32_14_Q
    );
  Core0_uRF_idTable_31_dff_32_13 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(13),
      Q => Core0_uRF_idTable_31_dff_32_13_Q
    );
  Core0_uRF_idTable_31_dff_32_12 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(12),
      Q => Core0_uRF_idTable_31_dff_32_12_Q
    );
  Core0_uRF_idTable_31_dff_32_11 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(11),
      Q => Core0_uRF_idTable_31_dff_32_11_Q
    );
  Core0_uRF_idTable_31_dff_32_10 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(10),
      Q => Core0_uRF_idTable_31_dff_32_10_Q
    );
  Core0_uRF_idTable_31_dff_32_9 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(9),
      Q => Core0_uRF_idTable_31_dff_32_9_Q
    );
  Core0_uRF_idTable_31_dff_32_8 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(8),
      Q => Core0_uRF_idTable_31_dff_32_8_Q
    );
  Core0_uRF_idTable_31_dff_32_7 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(7),
      Q => Core0_uRF_idTable_31_dff_32_7_Q
    );
  Core0_uRF_idTable_31_dff_32_6 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(6),
      Q => Core0_uRF_idTable_31_dff_32_6_Q
    );
  Core0_uRF_idTable_31_dff_32_5 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(5),
      Q => Core0_uRF_idTable_31_dff_32_5_Q
    );
  Core0_uRF_idTable_31_dff_32_4 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(4),
      Q => Core0_uRF_idTable_31_dff_32_4_Q
    );
  Core0_uRF_idTable_31_dff_32_3 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(3),
      Q => Core0_uRF_idTable_31_dff_32_3_Q
    );
  Core0_uRF_idTable_31_dff_32_2 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(2),
      Q => Core0_uRF_idTable_31_dff_32_2_Q
    );
  Core0_uRF_idTable_31_dff_32_1 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(1),
      Q => Core0_uRF_idTable_31_dff_32_1_Q
    );
  Core0_uRF_idTable_31_dff_32_0 : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_uRF_idTable(0),
      Q => Core0_uRF_idTable_31_dff_32_0_Q
    );
  Core0_uRF_RegisterTable_30_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_30(31)
    );
  Core0_uRF_RegisterTable_30_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_30(30)
    );
  Core0_uRF_RegisterTable_30_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_30(29)
    );
  Core0_uRF_RegisterTable_30_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_30(28)
    );
  Core0_uRF_RegisterTable_30_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_30(27)
    );
  Core0_uRF_RegisterTable_30_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_30(26)
    );
  Core0_uRF_RegisterTable_30_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_30(25)
    );
  Core0_uRF_RegisterTable_30_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_30(24)
    );
  Core0_uRF_RegisterTable_30_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_30(23)
    );
  Core0_uRF_RegisterTable_30_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_30(22)
    );
  Core0_uRF_RegisterTable_30_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_30(21)
    );
  Core0_uRF_RegisterTable_30_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_30(20)
    );
  Core0_uRF_RegisterTable_30_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_30(19)
    );
  Core0_uRF_RegisterTable_30_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_30(18)
    );
  Core0_uRF_RegisterTable_30_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_30(17)
    );
  Core0_uRF_RegisterTable_30_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_30(16)
    );
  Core0_uRF_RegisterTable_30_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_30(15)
    );
  Core0_uRF_RegisterTable_30_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_30(14)
    );
  Core0_uRF_RegisterTable_30_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_30(13)
    );
  Core0_uRF_RegisterTable_30_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_30(12)
    );
  Core0_uRF_RegisterTable_30_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_30(11)
    );
  Core0_uRF_RegisterTable_30_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_30(10)
    );
  Core0_uRF_RegisterTable_30_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_30(9)
    );
  Core0_uRF_RegisterTable_30_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_30(8)
    );
  Core0_uRF_RegisterTable_30_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_30(7)
    );
  Core0_uRF_RegisterTable_30_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_30(6)
    );
  Core0_uRF_RegisterTable_30_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_30(5)
    );
  Core0_uRF_RegisterTable_30_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_30(4)
    );
  Core0_uRF_RegisterTable_30_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_30(3)
    );
  Core0_uRF_RegisterTable_30_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_30(2)
    );
  Core0_uRF_RegisterTable_30_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_30(1)
    );
  Core0_uRF_RegisterTable_30_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_100_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_30(0)
    );
  Core0_uRF_RegisterTable_29_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_29(31)
    );
  Core0_uRF_RegisterTable_29_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_29(30)
    );
  Core0_uRF_RegisterTable_29_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_29(29)
    );
  Core0_uRF_RegisterTable_29_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_29(28)
    );
  Core0_uRF_RegisterTable_29_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_29(27)
    );
  Core0_uRF_RegisterTable_29_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_29(26)
    );
  Core0_uRF_RegisterTable_29_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_29(25)
    );
  Core0_uRF_RegisterTable_29_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_29(24)
    );
  Core0_uRF_RegisterTable_29_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_29(23)
    );
  Core0_uRF_RegisterTable_29_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_29(22)
    );
  Core0_uRF_RegisterTable_29_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_29(21)
    );
  Core0_uRF_RegisterTable_29_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_29(20)
    );
  Core0_uRF_RegisterTable_29_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_29(19)
    );
  Core0_uRF_RegisterTable_29_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_29(18)
    );
  Core0_uRF_RegisterTable_29_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_29(17)
    );
  Core0_uRF_RegisterTable_29_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_29(16)
    );
  Core0_uRF_RegisterTable_29_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_29(15)
    );
  Core0_uRF_RegisterTable_29_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_29(14)
    );
  Core0_uRF_RegisterTable_29_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_29(13)
    );
  Core0_uRF_RegisterTable_29_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_29(12)
    );
  Core0_uRF_RegisterTable_29_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_29(11)
    );
  Core0_uRF_RegisterTable_29_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_29(10)
    );
  Core0_uRF_RegisterTable_29_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_29(9)
    );
  Core0_uRF_RegisterTable_29_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_29(8)
    );
  Core0_uRF_RegisterTable_29_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_29(7)
    );
  Core0_uRF_RegisterTable_29_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_29(6)
    );
  Core0_uRF_RegisterTable_29_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_29(5)
    );
  Core0_uRF_RegisterTable_29_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_29(4)
    );
  Core0_uRF_RegisterTable_29_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_29(3)
    );
  Core0_uRF_RegisterTable_29_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_29(2)
    );
  Core0_uRF_RegisterTable_29_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_29(1)
    );
  Core0_uRF_RegisterTable_29_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_98_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_29(0)
    );
  Core0_uRF_RegisterTable_31_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_31(31)
    );
  Core0_uRF_RegisterTable_31_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_31(30)
    );
  Core0_uRF_RegisterTable_31_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_31(29)
    );
  Core0_uRF_RegisterTable_31_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_31(28)
    );
  Core0_uRF_RegisterTable_31_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_31(27)
    );
  Core0_uRF_RegisterTable_31_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_31(26)
    );
  Core0_uRF_RegisterTable_31_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_31(25)
    );
  Core0_uRF_RegisterTable_31_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_31(24)
    );
  Core0_uRF_RegisterTable_31_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_31(23)
    );
  Core0_uRF_RegisterTable_31_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_31(22)
    );
  Core0_uRF_RegisterTable_31_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_31(21)
    );
  Core0_uRF_RegisterTable_31_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_31(20)
    );
  Core0_uRF_RegisterTable_31_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_31(19)
    );
  Core0_uRF_RegisterTable_31_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_31(18)
    );
  Core0_uRF_RegisterTable_31_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_31(17)
    );
  Core0_uRF_RegisterTable_31_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_31(16)
    );
  Core0_uRF_RegisterTable_31_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_31(15)
    );
  Core0_uRF_RegisterTable_31_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_31(14)
    );
  Core0_uRF_RegisterTable_31_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_31(13)
    );
  Core0_uRF_RegisterTable_31_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_31(12)
    );
  Core0_uRF_RegisterTable_31_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_31(11)
    );
  Core0_uRF_RegisterTable_31_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_31(10)
    );
  Core0_uRF_RegisterTable_31_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_31(9)
    );
  Core0_uRF_RegisterTable_31_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_31(8)
    );
  Core0_uRF_RegisterTable_31_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_31(7)
    );
  Core0_uRF_RegisterTable_31_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_31(6)
    );
  Core0_uRF_RegisterTable_31_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_31(5)
    );
  Core0_uRF_RegisterTable_31_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_31(4)
    );
  Core0_uRF_RegisterTable_31_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_31(3)
    );
  Core0_uRF_RegisterTable_31_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_31(2)
    );
  Core0_uRF_RegisterTable_31_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_31(1)
    );
  Core0_uRF_RegisterTable_31_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_102_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_31(0)
    );
  Core0_uRF_RegisterTable_27_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_27(31)
    );
  Core0_uRF_RegisterTable_27_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_27(30)
    );
  Core0_uRF_RegisterTable_27_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_27(29)
    );
  Core0_uRF_RegisterTable_27_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_27(28)
    );
  Core0_uRF_RegisterTable_27_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_27(27)
    );
  Core0_uRF_RegisterTable_27_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_27(26)
    );
  Core0_uRF_RegisterTable_27_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_27(25)
    );
  Core0_uRF_RegisterTable_27_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_27(24)
    );
  Core0_uRF_RegisterTable_27_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_27(23)
    );
  Core0_uRF_RegisterTable_27_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_27(22)
    );
  Core0_uRF_RegisterTable_27_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_27(21)
    );
  Core0_uRF_RegisterTable_27_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_27(20)
    );
  Core0_uRF_RegisterTable_27_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_27(19)
    );
  Core0_uRF_RegisterTable_27_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_27(18)
    );
  Core0_uRF_RegisterTable_27_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_27(17)
    );
  Core0_uRF_RegisterTable_27_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_27(16)
    );
  Core0_uRF_RegisterTable_27_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_27(15)
    );
  Core0_uRF_RegisterTable_27_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_27(14)
    );
  Core0_uRF_RegisterTable_27_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_27(13)
    );
  Core0_uRF_RegisterTable_27_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_27(12)
    );
  Core0_uRF_RegisterTable_27_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_27(11)
    );
  Core0_uRF_RegisterTable_27_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_27(10)
    );
  Core0_uRF_RegisterTable_27_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_27(9)
    );
  Core0_uRF_RegisterTable_27_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_27(8)
    );
  Core0_uRF_RegisterTable_27_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_27(7)
    );
  Core0_uRF_RegisterTable_27_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_27(6)
    );
  Core0_uRF_RegisterTable_27_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_27(5)
    );
  Core0_uRF_RegisterTable_27_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_27(4)
    );
  Core0_uRF_RegisterTable_27_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_27(3)
    );
  Core0_uRF_RegisterTable_27_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_27(2)
    );
  Core0_uRF_RegisterTable_27_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_27(1)
    );
  Core0_uRF_RegisterTable_27_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_94_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_27(0)
    );
  Core0_uRF_RegisterTable_26_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_26(31)
    );
  Core0_uRF_RegisterTable_26_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_26(30)
    );
  Core0_uRF_RegisterTable_26_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_26(29)
    );
  Core0_uRF_RegisterTable_26_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_26(28)
    );
  Core0_uRF_RegisterTable_26_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_26(27)
    );
  Core0_uRF_RegisterTable_26_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_26(26)
    );
  Core0_uRF_RegisterTable_26_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_26(25)
    );
  Core0_uRF_RegisterTable_26_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_26(24)
    );
  Core0_uRF_RegisterTable_26_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_26(23)
    );
  Core0_uRF_RegisterTable_26_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_26(22)
    );
  Core0_uRF_RegisterTable_26_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_26(21)
    );
  Core0_uRF_RegisterTable_26_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_26(20)
    );
  Core0_uRF_RegisterTable_26_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_26(19)
    );
  Core0_uRF_RegisterTable_26_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_26(18)
    );
  Core0_uRF_RegisterTable_26_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_26(17)
    );
  Core0_uRF_RegisterTable_26_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_26(16)
    );
  Core0_uRF_RegisterTable_26_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_26(15)
    );
  Core0_uRF_RegisterTable_26_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_26(14)
    );
  Core0_uRF_RegisterTable_26_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_26(13)
    );
  Core0_uRF_RegisterTable_26_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_26(12)
    );
  Core0_uRF_RegisterTable_26_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_26(11)
    );
  Core0_uRF_RegisterTable_26_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_26(10)
    );
  Core0_uRF_RegisterTable_26_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_26(9)
    );
  Core0_uRF_RegisterTable_26_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_26(8)
    );
  Core0_uRF_RegisterTable_26_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_26(7)
    );
  Core0_uRF_RegisterTable_26_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_26(6)
    );
  Core0_uRF_RegisterTable_26_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_26(5)
    );
  Core0_uRF_RegisterTable_26_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_26(4)
    );
  Core0_uRF_RegisterTable_26_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_26(3)
    );
  Core0_uRF_RegisterTable_26_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_26(2)
    );
  Core0_uRF_RegisterTable_26_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_26(1)
    );
  Core0_uRF_RegisterTable_26_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_92_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_26(0)
    );
  Core0_uRF_RegisterTable_28_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_28(31)
    );
  Core0_uRF_RegisterTable_28_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_28(30)
    );
  Core0_uRF_RegisterTable_28_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_28(29)
    );
  Core0_uRF_RegisterTable_28_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_28(28)
    );
  Core0_uRF_RegisterTable_28_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_28(27)
    );
  Core0_uRF_RegisterTable_28_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_28(26)
    );
  Core0_uRF_RegisterTable_28_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_28(25)
    );
  Core0_uRF_RegisterTable_28_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_28(24)
    );
  Core0_uRF_RegisterTable_28_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_28(23)
    );
  Core0_uRF_RegisterTable_28_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_28(22)
    );
  Core0_uRF_RegisterTable_28_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_28(21)
    );
  Core0_uRF_RegisterTable_28_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_28(20)
    );
  Core0_uRF_RegisterTable_28_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_28(19)
    );
  Core0_uRF_RegisterTable_28_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_28(18)
    );
  Core0_uRF_RegisterTable_28_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_28(17)
    );
  Core0_uRF_RegisterTable_28_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_28(16)
    );
  Core0_uRF_RegisterTable_28_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_28(15)
    );
  Core0_uRF_RegisterTable_28_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_28(14)
    );
  Core0_uRF_RegisterTable_28_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_28(13)
    );
  Core0_uRF_RegisterTable_28_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_28(12)
    );
  Core0_uRF_RegisterTable_28_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_28(11)
    );
  Core0_uRF_RegisterTable_28_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_28(10)
    );
  Core0_uRF_RegisterTable_28_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_28(9)
    );
  Core0_uRF_RegisterTable_28_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_28(8)
    );
  Core0_uRF_RegisterTable_28_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_28(7)
    );
  Core0_uRF_RegisterTable_28_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_28(6)
    );
  Core0_uRF_RegisterTable_28_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_28(5)
    );
  Core0_uRF_RegisterTable_28_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_28(4)
    );
  Core0_uRF_RegisterTable_28_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_28(3)
    );
  Core0_uRF_RegisterTable_28_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_28(2)
    );
  Core0_uRF_RegisterTable_28_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_28(1)
    );
  Core0_uRF_RegisterTable_28_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_96_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_28(0)
    );
  Core0_uRF_RegisterTable_24_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_24(31)
    );
  Core0_uRF_RegisterTable_24_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_24(30)
    );
  Core0_uRF_RegisterTable_24_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_24(29)
    );
  Core0_uRF_RegisterTable_24_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_24(28)
    );
  Core0_uRF_RegisterTable_24_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_24(27)
    );
  Core0_uRF_RegisterTable_24_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_24(26)
    );
  Core0_uRF_RegisterTable_24_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_24(25)
    );
  Core0_uRF_RegisterTable_24_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_24(24)
    );
  Core0_uRF_RegisterTable_24_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_24(23)
    );
  Core0_uRF_RegisterTable_24_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_24(22)
    );
  Core0_uRF_RegisterTable_24_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_24(21)
    );
  Core0_uRF_RegisterTable_24_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_24(20)
    );
  Core0_uRF_RegisterTable_24_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_24(19)
    );
  Core0_uRF_RegisterTable_24_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_24(18)
    );
  Core0_uRF_RegisterTable_24_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_24(17)
    );
  Core0_uRF_RegisterTable_24_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_24(16)
    );
  Core0_uRF_RegisterTable_24_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_24(15)
    );
  Core0_uRF_RegisterTable_24_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_24(14)
    );
  Core0_uRF_RegisterTable_24_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_24(13)
    );
  Core0_uRF_RegisterTable_24_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_24(12)
    );
  Core0_uRF_RegisterTable_24_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_24(11)
    );
  Core0_uRF_RegisterTable_24_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_24(10)
    );
  Core0_uRF_RegisterTable_24_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_24(9)
    );
  Core0_uRF_RegisterTable_24_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_24(8)
    );
  Core0_uRF_RegisterTable_24_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_24(7)
    );
  Core0_uRF_RegisterTable_24_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_24(6)
    );
  Core0_uRF_RegisterTable_24_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_24(5)
    );
  Core0_uRF_RegisterTable_24_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_24(4)
    );
  Core0_uRF_RegisterTable_24_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_24(3)
    );
  Core0_uRF_RegisterTable_24_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_24(2)
    );
  Core0_uRF_RegisterTable_24_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_24(1)
    );
  Core0_uRF_RegisterTable_24_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_88_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_24(0)
    );
  Core0_uRF_RegisterTable_23_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_23(31)
    );
  Core0_uRF_RegisterTable_23_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_23(30)
    );
  Core0_uRF_RegisterTable_23_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_23(29)
    );
  Core0_uRF_RegisterTable_23_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_23(28)
    );
  Core0_uRF_RegisterTable_23_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_23(27)
    );
  Core0_uRF_RegisterTable_23_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_23(26)
    );
  Core0_uRF_RegisterTable_23_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_23(25)
    );
  Core0_uRF_RegisterTable_23_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_23(24)
    );
  Core0_uRF_RegisterTable_23_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_23(23)
    );
  Core0_uRF_RegisterTable_23_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_23(22)
    );
  Core0_uRF_RegisterTable_23_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_23(21)
    );
  Core0_uRF_RegisterTable_23_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_23(20)
    );
  Core0_uRF_RegisterTable_23_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_23(19)
    );
  Core0_uRF_RegisterTable_23_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_23(18)
    );
  Core0_uRF_RegisterTable_23_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_23(17)
    );
  Core0_uRF_RegisterTable_23_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_23(16)
    );
  Core0_uRF_RegisterTable_23_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_23(15)
    );
  Core0_uRF_RegisterTable_23_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_23(14)
    );
  Core0_uRF_RegisterTable_23_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_23(13)
    );
  Core0_uRF_RegisterTable_23_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_23(12)
    );
  Core0_uRF_RegisterTable_23_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_23(11)
    );
  Core0_uRF_RegisterTable_23_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_23(10)
    );
  Core0_uRF_RegisterTable_23_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_23(9)
    );
  Core0_uRF_RegisterTable_23_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_23(8)
    );
  Core0_uRF_RegisterTable_23_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_23(7)
    );
  Core0_uRF_RegisterTable_23_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_23(6)
    );
  Core0_uRF_RegisterTable_23_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_23(5)
    );
  Core0_uRF_RegisterTable_23_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_23(4)
    );
  Core0_uRF_RegisterTable_23_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_23(3)
    );
  Core0_uRF_RegisterTable_23_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_23(2)
    );
  Core0_uRF_RegisterTable_23_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_23(1)
    );
  Core0_uRF_RegisterTable_23_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_86_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_23(0)
    );
  Core0_uRF_RegisterTable_25_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_25(31)
    );
  Core0_uRF_RegisterTable_25_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_25(30)
    );
  Core0_uRF_RegisterTable_25_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_25(29)
    );
  Core0_uRF_RegisterTable_25_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_25(28)
    );
  Core0_uRF_RegisterTable_25_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_25(27)
    );
  Core0_uRF_RegisterTable_25_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_25(26)
    );
  Core0_uRF_RegisterTable_25_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_25(25)
    );
  Core0_uRF_RegisterTable_25_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_25(24)
    );
  Core0_uRF_RegisterTable_25_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_25(23)
    );
  Core0_uRF_RegisterTable_25_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_25(22)
    );
  Core0_uRF_RegisterTable_25_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_25(21)
    );
  Core0_uRF_RegisterTable_25_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_25(20)
    );
  Core0_uRF_RegisterTable_25_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_25(19)
    );
  Core0_uRF_RegisterTable_25_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_25(18)
    );
  Core0_uRF_RegisterTable_25_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_25(17)
    );
  Core0_uRF_RegisterTable_25_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_25(16)
    );
  Core0_uRF_RegisterTable_25_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_25(15)
    );
  Core0_uRF_RegisterTable_25_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_25(14)
    );
  Core0_uRF_RegisterTable_25_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_25(13)
    );
  Core0_uRF_RegisterTable_25_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_25(12)
    );
  Core0_uRF_RegisterTable_25_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_25(11)
    );
  Core0_uRF_RegisterTable_25_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_25(10)
    );
  Core0_uRF_RegisterTable_25_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_25(9)
    );
  Core0_uRF_RegisterTable_25_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_25(8)
    );
  Core0_uRF_RegisterTable_25_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_25(7)
    );
  Core0_uRF_RegisterTable_25_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_25(6)
    );
  Core0_uRF_RegisterTable_25_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_25(5)
    );
  Core0_uRF_RegisterTable_25_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_25(4)
    );
  Core0_uRF_RegisterTable_25_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_25(3)
    );
  Core0_uRF_RegisterTable_25_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_25(2)
    );
  Core0_uRF_RegisterTable_25_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_25(1)
    );
  Core0_uRF_RegisterTable_25_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_90_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_25(0)
    );
  Core0_uRF_RegisterTable_22_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_22(31)
    );
  Core0_uRF_RegisterTable_22_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_22(30)
    );
  Core0_uRF_RegisterTable_22_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_22(29)
    );
  Core0_uRF_RegisterTable_22_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_22(28)
    );
  Core0_uRF_RegisterTable_22_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_22(27)
    );
  Core0_uRF_RegisterTable_22_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_22(26)
    );
  Core0_uRF_RegisterTable_22_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_22(25)
    );
  Core0_uRF_RegisterTable_22_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_22(24)
    );
  Core0_uRF_RegisterTable_22_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_22(23)
    );
  Core0_uRF_RegisterTable_22_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_22(22)
    );
  Core0_uRF_RegisterTable_22_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_22(21)
    );
  Core0_uRF_RegisterTable_22_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_22(20)
    );
  Core0_uRF_RegisterTable_22_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_22(19)
    );
  Core0_uRF_RegisterTable_22_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_22(18)
    );
  Core0_uRF_RegisterTable_22_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_22(17)
    );
  Core0_uRF_RegisterTable_22_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_22(16)
    );
  Core0_uRF_RegisterTable_22_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_22(15)
    );
  Core0_uRF_RegisterTable_22_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_22(14)
    );
  Core0_uRF_RegisterTable_22_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_22(13)
    );
  Core0_uRF_RegisterTable_22_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_22(12)
    );
  Core0_uRF_RegisterTable_22_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_22(11)
    );
  Core0_uRF_RegisterTable_22_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_22(10)
    );
  Core0_uRF_RegisterTable_22_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_22(9)
    );
  Core0_uRF_RegisterTable_22_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_22(8)
    );
  Core0_uRF_RegisterTable_22_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_22(7)
    );
  Core0_uRF_RegisterTable_22_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_22(6)
    );
  Core0_uRF_RegisterTable_22_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_22(5)
    );
  Core0_uRF_RegisterTable_22_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_22(4)
    );
  Core0_uRF_RegisterTable_22_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_22(3)
    );
  Core0_uRF_RegisterTable_22_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_22(2)
    );
  Core0_uRF_RegisterTable_22_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_22(1)
    );
  Core0_uRF_RegisterTable_22_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_84_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_22(0)
    );
  Core0_uRF_RegisterTable_21_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_21(31)
    );
  Core0_uRF_RegisterTable_21_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_21(30)
    );
  Core0_uRF_RegisterTable_21_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_21(29)
    );
  Core0_uRF_RegisterTable_21_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_21(28)
    );
  Core0_uRF_RegisterTable_21_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_21(27)
    );
  Core0_uRF_RegisterTable_21_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_21(26)
    );
  Core0_uRF_RegisterTable_21_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_21(25)
    );
  Core0_uRF_RegisterTable_21_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_21(24)
    );
  Core0_uRF_RegisterTable_21_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_21(23)
    );
  Core0_uRF_RegisterTable_21_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_21(22)
    );
  Core0_uRF_RegisterTable_21_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_21(21)
    );
  Core0_uRF_RegisterTable_21_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_21(20)
    );
  Core0_uRF_RegisterTable_21_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_21(19)
    );
  Core0_uRF_RegisterTable_21_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_21(18)
    );
  Core0_uRF_RegisterTable_21_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_21(17)
    );
  Core0_uRF_RegisterTable_21_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_21(16)
    );
  Core0_uRF_RegisterTable_21_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_21(15)
    );
  Core0_uRF_RegisterTable_21_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_21(14)
    );
  Core0_uRF_RegisterTable_21_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_21(13)
    );
  Core0_uRF_RegisterTable_21_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_21(12)
    );
  Core0_uRF_RegisterTable_21_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_21(11)
    );
  Core0_uRF_RegisterTable_21_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_21(10)
    );
  Core0_uRF_RegisterTable_21_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_21(9)
    );
  Core0_uRF_RegisterTable_21_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_21(8)
    );
  Core0_uRF_RegisterTable_21_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_21(7)
    );
  Core0_uRF_RegisterTable_21_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_21(6)
    );
  Core0_uRF_RegisterTable_21_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_21(5)
    );
  Core0_uRF_RegisterTable_21_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_21(4)
    );
  Core0_uRF_RegisterTable_21_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_21(3)
    );
  Core0_uRF_RegisterTable_21_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_21(2)
    );
  Core0_uRF_RegisterTable_21_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_21(1)
    );
  Core0_uRF_RegisterTable_21_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_82_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_21(0)
    );
  Core0_uRF_RegisterTable_19_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_19(31)
    );
  Core0_uRF_RegisterTable_19_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_19(30)
    );
  Core0_uRF_RegisterTable_19_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_19(29)
    );
  Core0_uRF_RegisterTable_19_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_19(28)
    );
  Core0_uRF_RegisterTable_19_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_19(27)
    );
  Core0_uRF_RegisterTable_19_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_19(26)
    );
  Core0_uRF_RegisterTable_19_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_19(25)
    );
  Core0_uRF_RegisterTable_19_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_19(24)
    );
  Core0_uRF_RegisterTable_19_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_19(23)
    );
  Core0_uRF_RegisterTable_19_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_19(22)
    );
  Core0_uRF_RegisterTable_19_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_19(21)
    );
  Core0_uRF_RegisterTable_19_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_19(20)
    );
  Core0_uRF_RegisterTable_19_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_19(19)
    );
  Core0_uRF_RegisterTable_19_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_19(18)
    );
  Core0_uRF_RegisterTable_19_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_19(17)
    );
  Core0_uRF_RegisterTable_19_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_19(16)
    );
  Core0_uRF_RegisterTable_19_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_19(15)
    );
  Core0_uRF_RegisterTable_19_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_19(14)
    );
  Core0_uRF_RegisterTable_19_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_19(13)
    );
  Core0_uRF_RegisterTable_19_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_19(12)
    );
  Core0_uRF_RegisterTable_19_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_19(11)
    );
  Core0_uRF_RegisterTable_19_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_19(10)
    );
  Core0_uRF_RegisterTable_19_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_19(9)
    );
  Core0_uRF_RegisterTable_19_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_19(8)
    );
  Core0_uRF_RegisterTable_19_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_19(7)
    );
  Core0_uRF_RegisterTable_19_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_19(6)
    );
  Core0_uRF_RegisterTable_19_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_19(5)
    );
  Core0_uRF_RegisterTable_19_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_19(4)
    );
  Core0_uRF_RegisterTable_19_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_19(3)
    );
  Core0_uRF_RegisterTable_19_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_19(2)
    );
  Core0_uRF_RegisterTable_19_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_19(1)
    );
  Core0_uRF_RegisterTable_19_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_78_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_19(0)
    );
  Core0_uRF_RegisterTable_18_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_18(31)
    );
  Core0_uRF_RegisterTable_18_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_18(30)
    );
  Core0_uRF_RegisterTable_18_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_18(29)
    );
  Core0_uRF_RegisterTable_18_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_18(28)
    );
  Core0_uRF_RegisterTable_18_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_18(27)
    );
  Core0_uRF_RegisterTable_18_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_18(26)
    );
  Core0_uRF_RegisterTable_18_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_18(25)
    );
  Core0_uRF_RegisterTable_18_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_18(24)
    );
  Core0_uRF_RegisterTable_18_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_18(23)
    );
  Core0_uRF_RegisterTable_18_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_18(22)
    );
  Core0_uRF_RegisterTable_18_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_18(21)
    );
  Core0_uRF_RegisterTable_18_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_18(20)
    );
  Core0_uRF_RegisterTable_18_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_18(19)
    );
  Core0_uRF_RegisterTable_18_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_18(18)
    );
  Core0_uRF_RegisterTable_18_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_18(17)
    );
  Core0_uRF_RegisterTable_18_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_18(16)
    );
  Core0_uRF_RegisterTable_18_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_18(15)
    );
  Core0_uRF_RegisterTable_18_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_18(14)
    );
  Core0_uRF_RegisterTable_18_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_18(13)
    );
  Core0_uRF_RegisterTable_18_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_18(12)
    );
  Core0_uRF_RegisterTable_18_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_18(11)
    );
  Core0_uRF_RegisterTable_18_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_18(10)
    );
  Core0_uRF_RegisterTable_18_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_18(9)
    );
  Core0_uRF_RegisterTable_18_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_18(8)
    );
  Core0_uRF_RegisterTable_18_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_18(7)
    );
  Core0_uRF_RegisterTable_18_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_18(6)
    );
  Core0_uRF_RegisterTable_18_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_18(5)
    );
  Core0_uRF_RegisterTable_18_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_18(4)
    );
  Core0_uRF_RegisterTable_18_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_18(3)
    );
  Core0_uRF_RegisterTable_18_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_18(2)
    );
  Core0_uRF_RegisterTable_18_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_18(1)
    );
  Core0_uRF_RegisterTable_18_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_76_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_18(0)
    );
  Core0_uRF_RegisterTable_20_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_20(31)
    );
  Core0_uRF_RegisterTable_20_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_20(30)
    );
  Core0_uRF_RegisterTable_20_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_20(29)
    );
  Core0_uRF_RegisterTable_20_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_20(28)
    );
  Core0_uRF_RegisterTable_20_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_20(27)
    );
  Core0_uRF_RegisterTable_20_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_20(26)
    );
  Core0_uRF_RegisterTable_20_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_20(25)
    );
  Core0_uRF_RegisterTable_20_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_20(24)
    );
  Core0_uRF_RegisterTable_20_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_20(23)
    );
  Core0_uRF_RegisterTable_20_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_20(22)
    );
  Core0_uRF_RegisterTable_20_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_20(21)
    );
  Core0_uRF_RegisterTable_20_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_20(20)
    );
  Core0_uRF_RegisterTable_20_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_20(19)
    );
  Core0_uRF_RegisterTable_20_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_20(18)
    );
  Core0_uRF_RegisterTable_20_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_20(17)
    );
  Core0_uRF_RegisterTable_20_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_20(16)
    );
  Core0_uRF_RegisterTable_20_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_20(15)
    );
  Core0_uRF_RegisterTable_20_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_20(14)
    );
  Core0_uRF_RegisterTable_20_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_20(13)
    );
  Core0_uRF_RegisterTable_20_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_20(12)
    );
  Core0_uRF_RegisterTable_20_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_20(11)
    );
  Core0_uRF_RegisterTable_20_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_20(10)
    );
  Core0_uRF_RegisterTable_20_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_20(9)
    );
  Core0_uRF_RegisterTable_20_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_20(8)
    );
  Core0_uRF_RegisterTable_20_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_20(7)
    );
  Core0_uRF_RegisterTable_20_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_20(6)
    );
  Core0_uRF_RegisterTable_20_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_20(5)
    );
  Core0_uRF_RegisterTable_20_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_20(4)
    );
  Core0_uRF_RegisterTable_20_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_20(3)
    );
  Core0_uRF_RegisterTable_20_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_20(2)
    );
  Core0_uRF_RegisterTable_20_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_20(1)
    );
  Core0_uRF_RegisterTable_20_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_80_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_20(0)
    );
  Core0_uRF_RegisterTable_16_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_16(31)
    );
  Core0_uRF_RegisterTable_16_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_16(30)
    );
  Core0_uRF_RegisterTable_16_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_16(29)
    );
  Core0_uRF_RegisterTable_16_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_16(28)
    );
  Core0_uRF_RegisterTable_16_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_16(27)
    );
  Core0_uRF_RegisterTable_16_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_16(26)
    );
  Core0_uRF_RegisterTable_16_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_16(25)
    );
  Core0_uRF_RegisterTable_16_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_16(24)
    );
  Core0_uRF_RegisterTable_16_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_16(23)
    );
  Core0_uRF_RegisterTable_16_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_16(22)
    );
  Core0_uRF_RegisterTable_16_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_16(21)
    );
  Core0_uRF_RegisterTable_16_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_16(20)
    );
  Core0_uRF_RegisterTable_16_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_16(19)
    );
  Core0_uRF_RegisterTable_16_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_16(18)
    );
  Core0_uRF_RegisterTable_16_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_16(17)
    );
  Core0_uRF_RegisterTable_16_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_16(16)
    );
  Core0_uRF_RegisterTable_16_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_16(15)
    );
  Core0_uRF_RegisterTable_16_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_16(14)
    );
  Core0_uRF_RegisterTable_16_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_16(13)
    );
  Core0_uRF_RegisterTable_16_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_16(12)
    );
  Core0_uRF_RegisterTable_16_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_16(11)
    );
  Core0_uRF_RegisterTable_16_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_16(10)
    );
  Core0_uRF_RegisterTable_16_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_16(9)
    );
  Core0_uRF_RegisterTable_16_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_16(8)
    );
  Core0_uRF_RegisterTable_16_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_16(7)
    );
  Core0_uRF_RegisterTable_16_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_16(6)
    );
  Core0_uRF_RegisterTable_16_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_16(5)
    );
  Core0_uRF_RegisterTable_16_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_16(4)
    );
  Core0_uRF_RegisterTable_16_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_16(3)
    );
  Core0_uRF_RegisterTable_16_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_16(2)
    );
  Core0_uRF_RegisterTable_16_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_16(1)
    );
  Core0_uRF_RegisterTable_16_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_72_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_16(0)
    );
  Core0_uRF_RegisterTable_15_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_15(31)
    );
  Core0_uRF_RegisterTable_15_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_15(30)
    );
  Core0_uRF_RegisterTable_15_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_15(29)
    );
  Core0_uRF_RegisterTable_15_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_15(28)
    );
  Core0_uRF_RegisterTable_15_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_15(27)
    );
  Core0_uRF_RegisterTable_15_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_15(26)
    );
  Core0_uRF_RegisterTable_15_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_15(25)
    );
  Core0_uRF_RegisterTable_15_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_15(24)
    );
  Core0_uRF_RegisterTable_15_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_15(23)
    );
  Core0_uRF_RegisterTable_15_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_15(22)
    );
  Core0_uRF_RegisterTable_15_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_15(21)
    );
  Core0_uRF_RegisterTable_15_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_15(20)
    );
  Core0_uRF_RegisterTable_15_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_15(19)
    );
  Core0_uRF_RegisterTable_15_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_15(18)
    );
  Core0_uRF_RegisterTable_15_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_15(17)
    );
  Core0_uRF_RegisterTable_15_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_15(16)
    );
  Core0_uRF_RegisterTable_15_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_15(15)
    );
  Core0_uRF_RegisterTable_15_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_15(14)
    );
  Core0_uRF_RegisterTable_15_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_15(13)
    );
  Core0_uRF_RegisterTable_15_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_15(12)
    );
  Core0_uRF_RegisterTable_15_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_15(11)
    );
  Core0_uRF_RegisterTable_15_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_15(10)
    );
  Core0_uRF_RegisterTable_15_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_15(9)
    );
  Core0_uRF_RegisterTable_15_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_15(8)
    );
  Core0_uRF_RegisterTable_15_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_15(7)
    );
  Core0_uRF_RegisterTable_15_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_15(6)
    );
  Core0_uRF_RegisterTable_15_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_15(5)
    );
  Core0_uRF_RegisterTable_15_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_15(4)
    );
  Core0_uRF_RegisterTable_15_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_15(3)
    );
  Core0_uRF_RegisterTable_15_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_15(2)
    );
  Core0_uRF_RegisterTable_15_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_15(1)
    );
  Core0_uRF_RegisterTable_15_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_70_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_15(0)
    );
  Core0_uRF_RegisterTable_17_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_17(31)
    );
  Core0_uRF_RegisterTable_17_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_17(30)
    );
  Core0_uRF_RegisterTable_17_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_17(29)
    );
  Core0_uRF_RegisterTable_17_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_17(28)
    );
  Core0_uRF_RegisterTable_17_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_17(27)
    );
  Core0_uRF_RegisterTable_17_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_17(26)
    );
  Core0_uRF_RegisterTable_17_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_17(25)
    );
  Core0_uRF_RegisterTable_17_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_17(24)
    );
  Core0_uRF_RegisterTable_17_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_17(23)
    );
  Core0_uRF_RegisterTable_17_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_17(22)
    );
  Core0_uRF_RegisterTable_17_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_17(21)
    );
  Core0_uRF_RegisterTable_17_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_17(20)
    );
  Core0_uRF_RegisterTable_17_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_17(19)
    );
  Core0_uRF_RegisterTable_17_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_17(18)
    );
  Core0_uRF_RegisterTable_17_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_17(17)
    );
  Core0_uRF_RegisterTable_17_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_17(16)
    );
  Core0_uRF_RegisterTable_17_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_17(15)
    );
  Core0_uRF_RegisterTable_17_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_17(14)
    );
  Core0_uRF_RegisterTable_17_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_17(13)
    );
  Core0_uRF_RegisterTable_17_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_17(12)
    );
  Core0_uRF_RegisterTable_17_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_17(11)
    );
  Core0_uRF_RegisterTable_17_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_17(10)
    );
  Core0_uRF_RegisterTable_17_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_17(9)
    );
  Core0_uRF_RegisterTable_17_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_17(8)
    );
  Core0_uRF_RegisterTable_17_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_17(7)
    );
  Core0_uRF_RegisterTable_17_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_17(6)
    );
  Core0_uRF_RegisterTable_17_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_17(5)
    );
  Core0_uRF_RegisterTable_17_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_17(4)
    );
  Core0_uRF_RegisterTable_17_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_17(3)
    );
  Core0_uRF_RegisterTable_17_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_17(2)
    );
  Core0_uRF_RegisterTable_17_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_17(1)
    );
  Core0_uRF_RegisterTable_17_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_PWR_10_o_AND_74_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_17(0)
    );
  Core0_uRF_RegisterTable_13_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_13(31)
    );
  Core0_uRF_RegisterTable_13_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_13(30)
    );
  Core0_uRF_RegisterTable_13_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_13(29)
    );
  Core0_uRF_RegisterTable_13_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_13(28)
    );
  Core0_uRF_RegisterTable_13_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_13(27)
    );
  Core0_uRF_RegisterTable_13_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_13(26)
    );
  Core0_uRF_RegisterTable_13_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_13(25)
    );
  Core0_uRF_RegisterTable_13_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_13(24)
    );
  Core0_uRF_RegisterTable_13_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_13(23)
    );
  Core0_uRF_RegisterTable_13_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_13(22)
    );
  Core0_uRF_RegisterTable_13_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_13(21)
    );
  Core0_uRF_RegisterTable_13_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_13(20)
    );
  Core0_uRF_RegisterTable_13_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_13(19)
    );
  Core0_uRF_RegisterTable_13_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_13(18)
    );
  Core0_uRF_RegisterTable_13_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_13(17)
    );
  Core0_uRF_RegisterTable_13_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_13(16)
    );
  Core0_uRF_RegisterTable_13_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_13(15)
    );
  Core0_uRF_RegisterTable_13_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_13(14)
    );
  Core0_uRF_RegisterTable_13_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_13(13)
    );
  Core0_uRF_RegisterTable_13_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_13(12)
    );
  Core0_uRF_RegisterTable_13_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_13(11)
    );
  Core0_uRF_RegisterTable_13_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_13(10)
    );
  Core0_uRF_RegisterTable_13_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_13(9)
    );
  Core0_uRF_RegisterTable_13_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_13(8)
    );
  Core0_uRF_RegisterTable_13_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_13(7)
    );
  Core0_uRF_RegisterTable_13_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_13(6)
    );
  Core0_uRF_RegisterTable_13_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_13(5)
    );
  Core0_uRF_RegisterTable_13_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_13(4)
    );
  Core0_uRF_RegisterTable_13_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_13(3)
    );
  Core0_uRF_RegisterTable_13_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_13(2)
    );
  Core0_uRF_RegisterTable_13_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_13(1)
    );
  Core0_uRF_RegisterTable_13_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_66_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_13(0)
    );
  Core0_uRF_RegisterTable_12_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_12(31)
    );
  Core0_uRF_RegisterTable_12_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_12(30)
    );
  Core0_uRF_RegisterTable_12_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_12(29)
    );
  Core0_uRF_RegisterTable_12_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_12(28)
    );
  Core0_uRF_RegisterTable_12_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_12(27)
    );
  Core0_uRF_RegisterTable_12_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_12(26)
    );
  Core0_uRF_RegisterTable_12_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_12(25)
    );
  Core0_uRF_RegisterTable_12_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_12(24)
    );
  Core0_uRF_RegisterTable_12_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_12(23)
    );
  Core0_uRF_RegisterTable_12_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_12(22)
    );
  Core0_uRF_RegisterTable_12_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_12(21)
    );
  Core0_uRF_RegisterTable_12_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_12(20)
    );
  Core0_uRF_RegisterTable_12_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_12(19)
    );
  Core0_uRF_RegisterTable_12_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_12(18)
    );
  Core0_uRF_RegisterTable_12_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_12(17)
    );
  Core0_uRF_RegisterTable_12_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_12(16)
    );
  Core0_uRF_RegisterTable_12_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_12(15)
    );
  Core0_uRF_RegisterTable_12_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_12(14)
    );
  Core0_uRF_RegisterTable_12_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_12(13)
    );
  Core0_uRF_RegisterTable_12_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_12(12)
    );
  Core0_uRF_RegisterTable_12_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_12(11)
    );
  Core0_uRF_RegisterTable_12_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_12(10)
    );
  Core0_uRF_RegisterTable_12_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_12(9)
    );
  Core0_uRF_RegisterTable_12_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_12(8)
    );
  Core0_uRF_RegisterTable_12_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_12(7)
    );
  Core0_uRF_RegisterTable_12_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_12(6)
    );
  Core0_uRF_RegisterTable_12_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_12(5)
    );
  Core0_uRF_RegisterTable_12_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_12(4)
    );
  Core0_uRF_RegisterTable_12_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_12(3)
    );
  Core0_uRF_RegisterTable_12_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_12(2)
    );
  Core0_uRF_RegisterTable_12_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_12(1)
    );
  Core0_uRF_RegisterTable_12_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_64_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_12(0)
    );
  Core0_uRF_RegisterTable_14_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_14(31)
    );
  Core0_uRF_RegisterTable_14_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_14(30)
    );
  Core0_uRF_RegisterTable_14_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_14(29)
    );
  Core0_uRF_RegisterTable_14_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_14(28)
    );
  Core0_uRF_RegisterTable_14_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_14(27)
    );
  Core0_uRF_RegisterTable_14_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_14(26)
    );
  Core0_uRF_RegisterTable_14_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_14(25)
    );
  Core0_uRF_RegisterTable_14_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_14(24)
    );
  Core0_uRF_RegisterTable_14_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_14(23)
    );
  Core0_uRF_RegisterTable_14_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_14(22)
    );
  Core0_uRF_RegisterTable_14_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_14(21)
    );
  Core0_uRF_RegisterTable_14_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_14(20)
    );
  Core0_uRF_RegisterTable_14_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_14(19)
    );
  Core0_uRF_RegisterTable_14_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_14(18)
    );
  Core0_uRF_RegisterTable_14_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_14(17)
    );
  Core0_uRF_RegisterTable_14_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_14(16)
    );
  Core0_uRF_RegisterTable_14_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_14(15)
    );
  Core0_uRF_RegisterTable_14_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_14(14)
    );
  Core0_uRF_RegisterTable_14_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_14(13)
    );
  Core0_uRF_RegisterTable_14_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_14(12)
    );
  Core0_uRF_RegisterTable_14_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_14(11)
    );
  Core0_uRF_RegisterTable_14_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_14(10)
    );
  Core0_uRF_RegisterTable_14_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_14(9)
    );
  Core0_uRF_RegisterTable_14_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_14(8)
    );
  Core0_uRF_RegisterTable_14_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_14(7)
    );
  Core0_uRF_RegisterTable_14_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_14(6)
    );
  Core0_uRF_RegisterTable_14_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_14(5)
    );
  Core0_uRF_RegisterTable_14_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_14(4)
    );
  Core0_uRF_RegisterTable_14_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_14(3)
    );
  Core0_uRF_RegisterTable_14_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_14(2)
    );
  Core0_uRF_RegisterTable_14_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_14(1)
    );
  Core0_uRF_RegisterTable_14_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_68_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_14(0)
    );
  Core0_uRF_RegisterTable_11_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_11(31)
    );
  Core0_uRF_RegisterTable_11_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_11(30)
    );
  Core0_uRF_RegisterTable_11_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_11(29)
    );
  Core0_uRF_RegisterTable_11_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_11(28)
    );
  Core0_uRF_RegisterTable_11_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_11(27)
    );
  Core0_uRF_RegisterTable_11_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_11(26)
    );
  Core0_uRF_RegisterTable_11_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_11(25)
    );
  Core0_uRF_RegisterTable_11_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_11(24)
    );
  Core0_uRF_RegisterTable_11_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_11(23)
    );
  Core0_uRF_RegisterTable_11_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_11(22)
    );
  Core0_uRF_RegisterTable_11_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_11(21)
    );
  Core0_uRF_RegisterTable_11_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_11(20)
    );
  Core0_uRF_RegisterTable_11_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_11(19)
    );
  Core0_uRF_RegisterTable_11_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_11(18)
    );
  Core0_uRF_RegisterTable_11_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_11(17)
    );
  Core0_uRF_RegisterTable_11_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_11(16)
    );
  Core0_uRF_RegisterTable_11_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_11(15)
    );
  Core0_uRF_RegisterTable_11_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_11(14)
    );
  Core0_uRF_RegisterTable_11_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_11(13)
    );
  Core0_uRF_RegisterTable_11_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_11(12)
    );
  Core0_uRF_RegisterTable_11_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_11(11)
    );
  Core0_uRF_RegisterTable_11_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_11(10)
    );
  Core0_uRF_RegisterTable_11_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_11(9)
    );
  Core0_uRF_RegisterTable_11_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_11(8)
    );
  Core0_uRF_RegisterTable_11_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_11(7)
    );
  Core0_uRF_RegisterTable_11_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_11(6)
    );
  Core0_uRF_RegisterTable_11_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_11(5)
    );
  Core0_uRF_RegisterTable_11_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_11(4)
    );
  Core0_uRF_RegisterTable_11_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_11(3)
    );
  Core0_uRF_RegisterTable_11_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_11(2)
    );
  Core0_uRF_RegisterTable_11_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_11(1)
    );
  Core0_uRF_RegisterTable_11_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_62_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_11(0)
    );
  Core0_uRF_RegisterTable_10_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_10(31)
    );
  Core0_uRF_RegisterTable_10_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_10(30)
    );
  Core0_uRF_RegisterTable_10_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_10(29)
    );
  Core0_uRF_RegisterTable_10_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_10(28)
    );
  Core0_uRF_RegisterTable_10_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_10(27)
    );
  Core0_uRF_RegisterTable_10_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_10(26)
    );
  Core0_uRF_RegisterTable_10_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_10(25)
    );
  Core0_uRF_RegisterTable_10_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_10(24)
    );
  Core0_uRF_RegisterTable_10_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_10(23)
    );
  Core0_uRF_RegisterTable_10_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_10(22)
    );
  Core0_uRF_RegisterTable_10_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_10(21)
    );
  Core0_uRF_RegisterTable_10_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_10(20)
    );
  Core0_uRF_RegisterTable_10_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_10(19)
    );
  Core0_uRF_RegisterTable_10_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_10(18)
    );
  Core0_uRF_RegisterTable_10_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_10(17)
    );
  Core0_uRF_RegisterTable_10_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_10(16)
    );
  Core0_uRF_RegisterTable_10_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_10(15)
    );
  Core0_uRF_RegisterTable_10_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_10(14)
    );
  Core0_uRF_RegisterTable_10_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_10(13)
    );
  Core0_uRF_RegisterTable_10_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_10(12)
    );
  Core0_uRF_RegisterTable_10_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_10(11)
    );
  Core0_uRF_RegisterTable_10_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_10(10)
    );
  Core0_uRF_RegisterTable_10_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_10(9)
    );
  Core0_uRF_RegisterTable_10_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_10(8)
    );
  Core0_uRF_RegisterTable_10_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_10(7)
    );
  Core0_uRF_RegisterTable_10_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_10(6)
    );
  Core0_uRF_RegisterTable_10_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_10(5)
    );
  Core0_uRF_RegisterTable_10_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_10(4)
    );
  Core0_uRF_RegisterTable_10_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_10(3)
    );
  Core0_uRF_RegisterTable_10_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_10(2)
    );
  Core0_uRF_RegisterTable_10_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_10(1)
    );
  Core0_uRF_RegisterTable_10_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_60_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_10(0)
    );
  Core0_uRF_RegisterTable_8_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_8(31)
    );
  Core0_uRF_RegisterTable_8_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_8(30)
    );
  Core0_uRF_RegisterTable_8_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_8(29)
    );
  Core0_uRF_RegisterTable_8_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_8(28)
    );
  Core0_uRF_RegisterTable_8_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_8(27)
    );
  Core0_uRF_RegisterTable_8_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_8(26)
    );
  Core0_uRF_RegisterTable_8_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_8(25)
    );
  Core0_uRF_RegisterTable_8_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_8(24)
    );
  Core0_uRF_RegisterTable_8_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_8(23)
    );
  Core0_uRF_RegisterTable_8_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_8(22)
    );
  Core0_uRF_RegisterTable_8_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_8(21)
    );
  Core0_uRF_RegisterTable_8_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_8(20)
    );
  Core0_uRF_RegisterTable_8_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_8(19)
    );
  Core0_uRF_RegisterTable_8_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_8(18)
    );
  Core0_uRF_RegisterTable_8_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_8(17)
    );
  Core0_uRF_RegisterTable_8_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_8(16)
    );
  Core0_uRF_RegisterTable_8_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_8(15)
    );
  Core0_uRF_RegisterTable_8_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_8(14)
    );
  Core0_uRF_RegisterTable_8_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_8(13)
    );
  Core0_uRF_RegisterTable_8_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_8(12)
    );
  Core0_uRF_RegisterTable_8_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_8(11)
    );
  Core0_uRF_RegisterTable_8_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_8(10)
    );
  Core0_uRF_RegisterTable_8_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_8(9)
    );
  Core0_uRF_RegisterTable_8_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_8(8)
    );
  Core0_uRF_RegisterTable_8_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_8(7)
    );
  Core0_uRF_RegisterTable_8_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_8(6)
    );
  Core0_uRF_RegisterTable_8_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_8(5)
    );
  Core0_uRF_RegisterTable_8_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_8(4)
    );
  Core0_uRF_RegisterTable_8_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_8(3)
    );
  Core0_uRF_RegisterTable_8_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_8(2)
    );
  Core0_uRF_RegisterTable_8_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_8(1)
    );
  Core0_uRF_RegisterTable_8_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_56_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_8(0)
    );
  Core0_uRF_RegisterTable_7_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_7(31)
    );
  Core0_uRF_RegisterTable_7_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_7(30)
    );
  Core0_uRF_RegisterTable_7_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_7(29)
    );
  Core0_uRF_RegisterTable_7_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_7(28)
    );
  Core0_uRF_RegisterTable_7_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_7(27)
    );
  Core0_uRF_RegisterTable_7_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_7(26)
    );
  Core0_uRF_RegisterTable_7_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_7(25)
    );
  Core0_uRF_RegisterTable_7_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_7(24)
    );
  Core0_uRF_RegisterTable_7_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_7(23)
    );
  Core0_uRF_RegisterTable_7_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_7(22)
    );
  Core0_uRF_RegisterTable_7_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_7(21)
    );
  Core0_uRF_RegisterTable_7_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_7(20)
    );
  Core0_uRF_RegisterTable_7_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_7(19)
    );
  Core0_uRF_RegisterTable_7_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_7(18)
    );
  Core0_uRF_RegisterTable_7_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_7(17)
    );
  Core0_uRF_RegisterTable_7_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_7(16)
    );
  Core0_uRF_RegisterTable_7_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_7(15)
    );
  Core0_uRF_RegisterTable_7_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_7(14)
    );
  Core0_uRF_RegisterTable_7_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_7(13)
    );
  Core0_uRF_RegisterTable_7_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_7(12)
    );
  Core0_uRF_RegisterTable_7_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_7(11)
    );
  Core0_uRF_RegisterTable_7_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_7(10)
    );
  Core0_uRF_RegisterTable_7_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_7(9)
    );
  Core0_uRF_RegisterTable_7_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_7(8)
    );
  Core0_uRF_RegisterTable_7_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_7(7)
    );
  Core0_uRF_RegisterTable_7_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_7(6)
    );
  Core0_uRF_RegisterTable_7_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_7(5)
    );
  Core0_uRF_RegisterTable_7_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_7(4)
    );
  Core0_uRF_RegisterTable_7_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_7(3)
    );
  Core0_uRF_RegisterTable_7_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_7(2)
    );
  Core0_uRF_RegisterTable_7_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_7(1)
    );
  Core0_uRF_RegisterTable_7_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_54_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_7(0)
    );
  Core0_uRF_RegisterTable_9_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_9(31)
    );
  Core0_uRF_RegisterTable_9_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_9(30)
    );
  Core0_uRF_RegisterTable_9_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_9(29)
    );
  Core0_uRF_RegisterTable_9_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_9(28)
    );
  Core0_uRF_RegisterTable_9_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_9(27)
    );
  Core0_uRF_RegisterTable_9_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_9(26)
    );
  Core0_uRF_RegisterTable_9_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_9(25)
    );
  Core0_uRF_RegisterTable_9_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_9(24)
    );
  Core0_uRF_RegisterTable_9_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_9(23)
    );
  Core0_uRF_RegisterTable_9_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_9(22)
    );
  Core0_uRF_RegisterTable_9_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_9(21)
    );
  Core0_uRF_RegisterTable_9_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_9(20)
    );
  Core0_uRF_RegisterTable_9_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_9(19)
    );
  Core0_uRF_RegisterTable_9_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_9(18)
    );
  Core0_uRF_RegisterTable_9_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_9(17)
    );
  Core0_uRF_RegisterTable_9_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_9(16)
    );
  Core0_uRF_RegisterTable_9_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_9(15)
    );
  Core0_uRF_RegisterTable_9_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_9(14)
    );
  Core0_uRF_RegisterTable_9_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_9(13)
    );
  Core0_uRF_RegisterTable_9_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_9(12)
    );
  Core0_uRF_RegisterTable_9_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_9(11)
    );
  Core0_uRF_RegisterTable_9_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_9(10)
    );
  Core0_uRF_RegisterTable_9_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_9(9)
    );
  Core0_uRF_RegisterTable_9_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_9(8)
    );
  Core0_uRF_RegisterTable_9_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_9(7)
    );
  Core0_uRF_RegisterTable_9_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_9(6)
    );
  Core0_uRF_RegisterTable_9_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_9(5)
    );
  Core0_uRF_RegisterTable_9_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_9(4)
    );
  Core0_uRF_RegisterTable_9_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_9(3)
    );
  Core0_uRF_RegisterTable_9_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_9(2)
    );
  Core0_uRF_RegisterTable_9_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_9(1)
    );
  Core0_uRF_RegisterTable_9_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_58_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_9(0)
    );
  Core0_uRF_RegisterTable_5_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_5(31)
    );
  Core0_uRF_RegisterTable_5_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_5(30)
    );
  Core0_uRF_RegisterTable_5_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_5(29)
    );
  Core0_uRF_RegisterTable_5_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_5(28)
    );
  Core0_uRF_RegisterTable_5_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_5(27)
    );
  Core0_uRF_RegisterTable_5_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_5(26)
    );
  Core0_uRF_RegisterTable_5_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_5(25)
    );
  Core0_uRF_RegisterTable_5_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_5(24)
    );
  Core0_uRF_RegisterTable_5_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_5(23)
    );
  Core0_uRF_RegisterTable_5_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_5(22)
    );
  Core0_uRF_RegisterTable_5_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_5(21)
    );
  Core0_uRF_RegisterTable_5_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_5(20)
    );
  Core0_uRF_RegisterTable_5_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_5(19)
    );
  Core0_uRF_RegisterTable_5_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_5(18)
    );
  Core0_uRF_RegisterTable_5_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_5(17)
    );
  Core0_uRF_RegisterTable_5_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_5(16)
    );
  Core0_uRF_RegisterTable_5_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_5(15)
    );
  Core0_uRF_RegisterTable_5_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_5(14)
    );
  Core0_uRF_RegisterTable_5_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_5(13)
    );
  Core0_uRF_RegisterTable_5_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_5(12)
    );
  Core0_uRF_RegisterTable_5_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_5(11)
    );
  Core0_uRF_RegisterTable_5_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_5(10)
    );
  Core0_uRF_RegisterTable_5_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_5(9)
    );
  Core0_uRF_RegisterTable_5_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_5(8)
    );
  Core0_uRF_RegisterTable_5_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_5(7)
    );
  Core0_uRF_RegisterTable_5_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_5(6)
    );
  Core0_uRF_RegisterTable_5_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_5(5)
    );
  Core0_uRF_RegisterTable_5_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_5(4)
    );
  Core0_uRF_RegisterTable_5_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_5(3)
    );
  Core0_uRF_RegisterTable_5_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_5(2)
    );
  Core0_uRF_RegisterTable_5_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_5(1)
    );
  Core0_uRF_RegisterTable_5_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_50_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_5(0)
    );
  Core0_uRF_RegisterTable_4_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_4(31)
    );
  Core0_uRF_RegisterTable_4_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_4(30)
    );
  Core0_uRF_RegisterTable_4_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_4(29)
    );
  Core0_uRF_RegisterTable_4_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_4(28)
    );
  Core0_uRF_RegisterTable_4_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_4(27)
    );
  Core0_uRF_RegisterTable_4_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_4(26)
    );
  Core0_uRF_RegisterTable_4_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_4(25)
    );
  Core0_uRF_RegisterTable_4_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_4(24)
    );
  Core0_uRF_RegisterTable_4_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_4(23)
    );
  Core0_uRF_RegisterTable_4_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_4(22)
    );
  Core0_uRF_RegisterTable_4_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_4(21)
    );
  Core0_uRF_RegisterTable_4_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_4(20)
    );
  Core0_uRF_RegisterTable_4_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_4(19)
    );
  Core0_uRF_RegisterTable_4_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_4(18)
    );
  Core0_uRF_RegisterTable_4_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_4(17)
    );
  Core0_uRF_RegisterTable_4_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_4(16)
    );
  Core0_uRF_RegisterTable_4_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_4(15)
    );
  Core0_uRF_RegisterTable_4_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_4(14)
    );
  Core0_uRF_RegisterTable_4_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_4(13)
    );
  Core0_uRF_RegisterTable_4_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_4(12)
    );
  Core0_uRF_RegisterTable_4_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_4(11)
    );
  Core0_uRF_RegisterTable_4_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_4(10)
    );
  Core0_uRF_RegisterTable_4_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_4(9)
    );
  Core0_uRF_RegisterTable_4_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_4(8)
    );
  Core0_uRF_RegisterTable_4_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_4(7)
    );
  Core0_uRF_RegisterTable_4_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_4(6)
    );
  Core0_uRF_RegisterTable_4_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_4(5)
    );
  Core0_uRF_RegisterTable_4_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_4(4)
    );
  Core0_uRF_RegisterTable_4_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_4(3)
    );
  Core0_uRF_RegisterTable_4_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_4(2)
    );
  Core0_uRF_RegisterTable_4_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_4(1)
    );
  Core0_uRF_RegisterTable_4_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_48_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_4(0)
    );
  Core0_uRF_RegisterTable_6_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_6(31)
    );
  Core0_uRF_RegisterTable_6_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_6(30)
    );
  Core0_uRF_RegisterTable_6_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_6(29)
    );
  Core0_uRF_RegisterTable_6_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_6(28)
    );
  Core0_uRF_RegisterTable_6_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_6(27)
    );
  Core0_uRF_RegisterTable_6_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_6(26)
    );
  Core0_uRF_RegisterTable_6_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_6(25)
    );
  Core0_uRF_RegisterTable_6_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_6(24)
    );
  Core0_uRF_RegisterTable_6_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_6(23)
    );
  Core0_uRF_RegisterTable_6_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_6(22)
    );
  Core0_uRF_RegisterTable_6_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_6(21)
    );
  Core0_uRF_RegisterTable_6_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_6(20)
    );
  Core0_uRF_RegisterTable_6_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_6(19)
    );
  Core0_uRF_RegisterTable_6_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_6(18)
    );
  Core0_uRF_RegisterTable_6_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_6(17)
    );
  Core0_uRF_RegisterTable_6_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_6(16)
    );
  Core0_uRF_RegisterTable_6_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_6(15)
    );
  Core0_uRF_RegisterTable_6_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_6(14)
    );
  Core0_uRF_RegisterTable_6_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_6(13)
    );
  Core0_uRF_RegisterTable_6_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_6(12)
    );
  Core0_uRF_RegisterTable_6_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_6(11)
    );
  Core0_uRF_RegisterTable_6_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_6(10)
    );
  Core0_uRF_RegisterTable_6_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_6(9)
    );
  Core0_uRF_RegisterTable_6_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_6(8)
    );
  Core0_uRF_RegisterTable_6_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_6(7)
    );
  Core0_uRF_RegisterTable_6_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_6(6)
    );
  Core0_uRF_RegisterTable_6_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_6(5)
    );
  Core0_uRF_RegisterTable_6_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_6(4)
    );
  Core0_uRF_RegisterTable_6_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_6(3)
    );
  Core0_uRF_RegisterTable_6_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_6(2)
    );
  Core0_uRF_RegisterTable_6_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_6(1)
    );
  Core0_uRF_RegisterTable_6_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_52_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_6(0)
    );
  Core0_uRF_RegisterTable_2_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_2(31)
    );
  Core0_uRF_RegisterTable_2_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_2(30)
    );
  Core0_uRF_RegisterTable_2_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_2(29)
    );
  Core0_uRF_RegisterTable_2_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_2(28)
    );
  Core0_uRF_RegisterTable_2_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_2(27)
    );
  Core0_uRF_RegisterTable_2_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_2(26)
    );
  Core0_uRF_RegisterTable_2_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_2(25)
    );
  Core0_uRF_RegisterTable_2_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_2(24)
    );
  Core0_uRF_RegisterTable_2_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_2(23)
    );
  Core0_uRF_RegisterTable_2_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_2(22)
    );
  Core0_uRF_RegisterTable_2_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_2(21)
    );
  Core0_uRF_RegisterTable_2_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_2(20)
    );
  Core0_uRF_RegisterTable_2_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_2(19)
    );
  Core0_uRF_RegisterTable_2_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_2(18)
    );
  Core0_uRF_RegisterTable_2_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_2(17)
    );
  Core0_uRF_RegisterTable_2_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_2(16)
    );
  Core0_uRF_RegisterTable_2_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_2(15)
    );
  Core0_uRF_RegisterTable_2_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_2(14)
    );
  Core0_uRF_RegisterTable_2_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_2(13)
    );
  Core0_uRF_RegisterTable_2_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_2(12)
    );
  Core0_uRF_RegisterTable_2_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_2(11)
    );
  Core0_uRF_RegisterTable_2_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_2(10)
    );
  Core0_uRF_RegisterTable_2_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_2(9)
    );
  Core0_uRF_RegisterTable_2_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_2(8)
    );
  Core0_uRF_RegisterTable_2_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_2(7)
    );
  Core0_uRF_RegisterTable_2_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_2(6)
    );
  Core0_uRF_RegisterTable_2_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_2(5)
    );
  Core0_uRF_RegisterTable_2_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_2(4)
    );
  Core0_uRF_RegisterTable_2_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_2(3)
    );
  Core0_uRF_RegisterTable_2_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_2(2)
    );
  Core0_uRF_RegisterTable_2_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_2(1)
    );
  Core0_uRF_RegisterTable_2_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_44_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_2(0)
    );
  Core0_uRF_RegisterTable_1_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_1(31)
    );
  Core0_uRF_RegisterTable_1_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_1(30)
    );
  Core0_uRF_RegisterTable_1_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_1(29)
    );
  Core0_uRF_RegisterTable_1_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_1(28)
    );
  Core0_uRF_RegisterTable_1_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_1(27)
    );
  Core0_uRF_RegisterTable_1_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_1(26)
    );
  Core0_uRF_RegisterTable_1_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_1(25)
    );
  Core0_uRF_RegisterTable_1_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_1(24)
    );
  Core0_uRF_RegisterTable_1_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_1(23)
    );
  Core0_uRF_RegisterTable_1_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_1(22)
    );
  Core0_uRF_RegisterTable_1_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_1(21)
    );
  Core0_uRF_RegisterTable_1_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_1(20)
    );
  Core0_uRF_RegisterTable_1_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_1(19)
    );
  Core0_uRF_RegisterTable_1_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_1(18)
    );
  Core0_uRF_RegisterTable_1_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_1(17)
    );
  Core0_uRF_RegisterTable_1_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_1(16)
    );
  Core0_uRF_RegisterTable_1_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_1(15)
    );
  Core0_uRF_RegisterTable_1_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_1(14)
    );
  Core0_uRF_RegisterTable_1_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_1(13)
    );
  Core0_uRF_RegisterTable_1_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_1(12)
    );
  Core0_uRF_RegisterTable_1_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_1(11)
    );
  Core0_uRF_RegisterTable_1_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_1(10)
    );
  Core0_uRF_RegisterTable_1_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_1(9)
    );
  Core0_uRF_RegisterTable_1_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_1(8)
    );
  Core0_uRF_RegisterTable_1_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_1(7)
    );
  Core0_uRF_RegisterTable_1_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_1(6)
    );
  Core0_uRF_RegisterTable_1_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_1(5)
    );
  Core0_uRF_RegisterTable_1_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_1(4)
    );
  Core0_uRF_RegisterTable_1_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_1(3)
    );
  Core0_uRF_RegisterTable_1_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_1(2)
    );
  Core0_uRF_RegisterTable_1_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_1(1)
    );
  Core0_uRF_RegisterTable_1_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_42_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_1(0)
    );
  Core0_uRF_RegisterTable_3_31 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(31),
      Q => Core0_uRF_RegisterTable_3(31)
    );
  Core0_uRF_RegisterTable_3_30 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(30),
      Q => Core0_uRF_RegisterTable_3(30)
    );
  Core0_uRF_RegisterTable_3_29 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(29),
      Q => Core0_uRF_RegisterTable_3(29)
    );
  Core0_uRF_RegisterTable_3_28 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(28),
      Q => Core0_uRF_RegisterTable_3(28)
    );
  Core0_uRF_RegisterTable_3_27 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(27),
      Q => Core0_uRF_RegisterTable_3(27)
    );
  Core0_uRF_RegisterTable_3_26 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(26),
      Q => Core0_uRF_RegisterTable_3(26)
    );
  Core0_uRF_RegisterTable_3_25 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(25),
      Q => Core0_uRF_RegisterTable_3(25)
    );
  Core0_uRF_RegisterTable_3_24 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(24),
      Q => Core0_uRF_RegisterTable_3(24)
    );
  Core0_uRF_RegisterTable_3_23 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(23),
      Q => Core0_uRF_RegisterTable_3(23)
    );
  Core0_uRF_RegisterTable_3_22 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(22),
      Q => Core0_uRF_RegisterTable_3(22)
    );
  Core0_uRF_RegisterTable_3_21 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(21),
      Q => Core0_uRF_RegisterTable_3(21)
    );
  Core0_uRF_RegisterTable_3_20 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(20),
      Q => Core0_uRF_RegisterTable_3(20)
    );
  Core0_uRF_RegisterTable_3_19 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(19),
      Q => Core0_uRF_RegisterTable_3(19)
    );
  Core0_uRF_RegisterTable_3_18 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(18),
      Q => Core0_uRF_RegisterTable_3(18)
    );
  Core0_uRF_RegisterTable_3_17 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(17),
      Q => Core0_uRF_RegisterTable_3(17)
    );
  Core0_uRF_RegisterTable_3_16 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(16),
      Q => Core0_uRF_RegisterTable_3(16)
    );
  Core0_uRF_RegisterTable_3_15 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(15),
      Q => Core0_uRF_RegisterTable_3(15)
    );
  Core0_uRF_RegisterTable_3_14 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(14),
      Q => Core0_uRF_RegisterTable_3(14)
    );
  Core0_uRF_RegisterTable_3_13 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(13),
      Q => Core0_uRF_RegisterTable_3(13)
    );
  Core0_uRF_RegisterTable_3_12 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(12),
      Q => Core0_uRF_RegisterTable_3(12)
    );
  Core0_uRF_RegisterTable_3_11 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(11),
      Q => Core0_uRF_RegisterTable_3(11)
    );
  Core0_uRF_RegisterTable_3_10 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(10),
      Q => Core0_uRF_RegisterTable_3(10)
    );
  Core0_uRF_RegisterTable_3_9 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(9),
      Q => Core0_uRF_RegisterTable_3(9)
    );
  Core0_uRF_RegisterTable_3_8 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(8),
      Q => Core0_uRF_RegisterTable_3(8)
    );
  Core0_uRF_RegisterTable_3_7 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(7),
      Q => Core0_uRF_RegisterTable_3(7)
    );
  Core0_uRF_RegisterTable_3_6 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(6),
      Q => Core0_uRF_RegisterTable_3(6)
    );
  Core0_uRF_RegisterTable_3_5 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(5),
      Q => Core0_uRF_RegisterTable_3(5)
    );
  Core0_uRF_RegisterTable_3_4 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(4),
      Q => Core0_uRF_RegisterTable_3(4)
    );
  Core0_uRF_RegisterTable_3_3 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(3),
      Q => Core0_uRF_RegisterTable_3(3)
    );
  Core0_uRF_RegisterTable_3_2 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(2),
      Q => Core0_uRF_RegisterTable_3(2)
    );
  Core0_uRF_RegisterTable_3_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(1),
      Q => Core0_uRF_RegisterTable_3(1)
    );
  Core0_uRF_RegisterTable_3_0 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_uRF_WE_GND_10_o_AND_46_o,
      CLR => reset_IBUF_1,
      D => Core0_WB_RegDin(0),
      Q => Core0_uRF_RegisterTable_3(0)
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_15_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_14_Q_2888,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_15_Q_2887,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_15_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_15_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(15),
      I1 => Core0_uBranchCTRL_PCIncrement(15),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_15_Q_2887
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_14_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_13_Q_2890,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_14_Q_2889,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_14_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_14_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_13_Q_2890,
      DI => Core0_ID_BrPC(14),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_14_Q_2889,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_14_Q_2888
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_14_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(14),
      I1 => Core0_uBranchCTRL_PCIncrement(14),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_14_Q_2889
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_13_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_12_Q_2892,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_13_Q_2891,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_13_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_13_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_12_Q_2892,
      DI => Core0_ID_BrPC(13),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_13_Q_2891,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_13_Q_2890
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_13_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(13),
      I1 => Core0_uBranchCTRL_PCIncrement(13),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_13_Q_2891
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_12_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_11_Q_2894,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_12_Q_2893,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_12_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_12_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_11_Q_2894,
      DI => Core0_ID_BrPC(12),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_12_Q_2893,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_12_Q_2892
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_12_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(12),
      I1 => Core0_uBranchCTRL_PCIncrement(12),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_12_Q_2893
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_11_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_10_Q_2896,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_11_Q_2895,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_11_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_11_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_10_Q_2896,
      DI => Core0_ID_BrPC(11),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_11_Q_2895,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_11_Q_2894
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_11_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(11),
      I1 => Core0_uBranchCTRL_PCIncrement(11),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_11_Q_2895
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_10_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_9_Q_2898,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_10_Q_2897,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_10_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_10_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_9_Q_2898,
      DI => Core0_ID_BrPC(10),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_10_Q_2897,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_10_Q_2896
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_10_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(10),
      I1 => Core0_uBranchCTRL_PCIncrement(10),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_10_Q_2897
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_9_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_8_Q_2900,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_9_Q_2899,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_9_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_9_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_8_Q_2900,
      DI => Core0_ID_BrPC(9),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_9_Q_2899,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_9_Q_2898
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_9_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(9),
      I1 => Core0_uBranchCTRL_PCIncrement(9),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_9_Q_2899
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_8_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_7_Q_2902,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_8_Q_2901,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_8_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_8_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_7_Q_2902,
      DI => Core0_ID_BrPC(8),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_8_Q_2901,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_8_Q_2900
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_8_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(8),
      I1 => Core0_uBranchCTRL_PCIncrement(8),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_8_Q_2901
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_7_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_6_Q_2904,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_7_Q_2903,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_7_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_7_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_6_Q_2904,
      DI => Core0_ID_BrPC(7),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_7_Q_2903,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_7_Q_2902
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(7),
      I1 => Core0_uBranchCTRL_PCIncrement(7),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_7_Q_2903
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_6_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_5_Q_2906,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_6_Q_2905,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_6_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_6_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_5_Q_2906,
      DI => Core0_ID_BrPC(6),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_6_Q_2905,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_6_Q_2904
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(6),
      I1 => Core0_uBranchCTRL_PCIncrement(6),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_6_Q_2905
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_5_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_4_Q_2908,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_5_Q_2907,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_5_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_5_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_4_Q_2908,
      DI => Core0_ID_BrPC(5),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_5_Q_2907,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_5_Q_2906
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(5),
      I1 => Core0_uBranchCTRL_PCIncrement(5),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_5_Q_2907
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_4_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_3_Q_2910,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_4_Q_2909,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_4_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_4_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_3_Q_2910,
      DI => Core0_ID_BrPC(4),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_4_Q_2909,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_4_Q_2908
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(4),
      I1 => Core0_uBranchCTRL_PCIncrement(4),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_4_Q_2909
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_3_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_2_Q_2912,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_3_Q_2911,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_3_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_3_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_2_Q_2912,
      DI => Core0_ID_BrPC(3),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_3_Q_2911,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_3_Q_2910
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(3),
      I1 => Core0_uBranchCTRL_PCIncrement(3),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_3_Q_2911
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_2_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_1_Q_2914,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_2_Q_2913,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_2_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_2_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_1_Q_2914,
      DI => Core0_ID_BrPC(2),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_2_Q_2913,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_2_Q_2912
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(2),
      I1 => Core0_uBranchCTRL_PCIncrement(2),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_2_Q_2913
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_1_Q : XORCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_0_Q_2916,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_1_Q_2915,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_1_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_1_Q : MUXCY
    port map (
      CI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_0_Q_2916,
      DI => Core0_ID_BrPC(1),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_1_Q_2915,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_1_Q_2914
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(1),
      I1 => Core0_uBranchCTRL_PCIncrement(1),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_1_Q_2915
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_0_Q_2917,
      O => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_0_Q
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => Core0_ID_BrPC(0),
      S => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_0_Q_2917,
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_cy_0_Q_2916
    );
  Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_ID_BrPC(0),
      I1 => Core0_uBranchCTRL_PCIncrement(0),
      O => Core0_uBranchCTRL_Madd_PC_15_PCIncrement_15_add_15_OUT_lut_0_Q_2917
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81_3008,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_9_3009,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8_3007,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7_3006,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_3_3010
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_92_3013,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10_3014,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_91_3012,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_82_3011,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_4_3015
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_4_3015,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_3_3010,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_0_Mux_47_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_9_3016,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_3_3017
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_81,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_9,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_91_3019,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_82_3018,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_4_3020
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_4_3020,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_3_3017,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_2_Mux_45_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_9_3021,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_11,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_101,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_3_3022
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_9,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_10,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_91_3024,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_82_3023,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_4_3025
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_4_3025,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_3_3022,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_3_Mux_44_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_11,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_9_3026,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_101,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_10,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_3_3027
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_92_3030,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_9,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_91_3029,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_82_3028,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_4_3031
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_4_3031,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_3_3027,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_1_Mux_46_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_81_3032,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_9_3033,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81_3008,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8_3007,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_3_3034
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10_3014,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7_3006,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_92_3013,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_91_3012,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_4_3035
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_4_3035,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_3_3034,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_4_Mux_43_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_81_3036,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_9_3037,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_11,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_101,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_3_3038
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_9,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_10,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_92_3030,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_91_3029,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_4_3039
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_4_3039,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_3_3038,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_5_Mux_42_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_9,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_81,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_91_3019,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_4_3041
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_4_3041,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_3_3040,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_6_Mux_41_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_6_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_11,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10,
      S => Core0_uALU_n0164(2),
      O => Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_6_f7_3042
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_10,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_101,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_9,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_91_3024,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_4_3044
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_4_3044,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_3_3043,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_7_Mux_40_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_6_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_11,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_81_3036,
      S => Core0_uALU_n0164(2),
      O => Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_6_f7_3045
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_10,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_101,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_9,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_92_3030,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_4_3047
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_4_3047,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_3_3046,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_9_Mux_38_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_9,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_81,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_4_3055
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_4_3055,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_3_3050,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_10_Mux_37_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_6_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81_3008,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_81_3032,
      S => Core0_uALU_n0164(2),
      O => Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_6_f7_3056
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7_3006,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8_3007,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10_3014,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_92_3013,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_4_3058
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_4_3058,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_3_3057,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_8_Mux_39_o
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_6_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_8_3064,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_7_3063,
      S => Core0_uALU_n0164(3),
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_6_f7_3065
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_6_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_8_3067,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_7_3066,
      S => Core0_uALU_n0164(3),
      O => Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_6_f7_3068
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_6_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_8_3074,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_7_3073,
      S => Core0_uALU_n0164(3),
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_6_f7_3075
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_11,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_101,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_10,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_4_3079
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_2_f7 : MUXF7
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_4_3079,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_3_3077,
      S => Core0_uALU_n0164(4),
      O => Core0_uALU_PWR_13_o_OpA_15_Mux_32_o
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_32_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(31),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(32),
      O => Core0_uALU_uAddComp_auxRes(32)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_32_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_32_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(32)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_31_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(30),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(31),
      O => Core0_uALU_uAddComp_auxRes(31)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_31_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(30),
      DI => Core0_EX_OpA_32_dff_11_31_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(31),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(31)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_31_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_31_Q,
      I1 => Core0_EX_OpB_32_dff_13_31_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(31)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_30_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(29),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(30),
      O => Core0_uALU_uAddComp_auxRes(30)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_30_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(29),
      DI => Core0_EX_OpA_32_dff_11_30_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(30),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(30)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_30_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_30_Q,
      I1 => Core0_EX_OpB_32_dff_13_30_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(30)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_29_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(28),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(29),
      O => Core0_uALU_uAddComp_auxRes(29)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_29_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(28),
      DI => Core0_EX_OpA_32_dff_11_29_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(29),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(29)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_29_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_29_Q,
      I1 => Core0_EX_OpB_32_dff_13_29_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(29)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_28_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(27),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(28),
      O => Core0_uALU_uAddComp_auxRes(28)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_28_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(27),
      DI => Core0_EX_OpA_32_dff_11_28_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(28),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(28)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_28_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_28_Q,
      I1 => Core0_EX_OpB_32_dff_13_28_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(28)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_27_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(26),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(27),
      O => Core0_uALU_uAddComp_auxRes(27)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_27_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(26),
      DI => Core0_EX_OpA_32_dff_11_27_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(27),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(27)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_27_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_27_Q,
      I1 => Core0_EX_OpB_32_dff_13_27_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(27)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_26_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(25),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(26),
      O => Core0_uALU_uAddComp_auxRes(26)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_26_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(25),
      DI => Core0_EX_OpA_32_dff_11_26_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(26),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(26)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_26_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_26_Q,
      I1 => Core0_EX_OpB_32_dff_13_26_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(26)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_25_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(24),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(25),
      O => Core0_uALU_uAddComp_auxRes(25)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_25_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(24),
      DI => Core0_EX_OpA_32_dff_11_25_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(25),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(25)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_25_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_25_Q,
      I1 => Core0_EX_OpB_32_dff_13_25_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(25)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_24_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(23),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(24),
      O => Core0_uALU_uAddComp_auxRes(24)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_24_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(23),
      DI => Core0_EX_OpA_32_dff_11_24_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(24),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(24)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_24_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_24_Q,
      I1 => Core0_EX_OpB_32_dff_13_24_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(24)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_23_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(22),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(23),
      O => Core0_uALU_uAddComp_auxRes(23)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_23_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(22),
      DI => Core0_EX_OpA_32_dff_11_23_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(23),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(23)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_23_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_23_Q,
      I1 => Core0_EX_OpB_32_dff_13_23_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(23)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_22_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(21),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(22),
      O => Core0_uALU_uAddComp_auxRes(22)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_22_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(21),
      DI => Core0_EX_OpA_32_dff_11_22_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(22),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(22)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_22_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_22_Q,
      I1 => Core0_EX_OpB_32_dff_13_22_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(22)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_21_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(20),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(21),
      O => Core0_uALU_uAddComp_auxRes(21)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_21_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(20),
      DI => Core0_EX_OpA_32_dff_11_21_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(21),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(21)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_21_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_21_Q,
      I1 => Core0_EX_OpB_32_dff_13_21_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(21)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_20_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(19),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(20),
      O => Core0_uALU_uAddComp_auxRes(20)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_20_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(19),
      DI => Core0_EX_OpA_32_dff_11_20_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(20),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(20)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_20_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_20_Q,
      I1 => Core0_EX_OpB_32_dff_13_20_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(20)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_19_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(18),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(19),
      O => Core0_uALU_uAddComp_auxRes(19)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_19_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(18),
      DI => Core0_EX_OpA_32_dff_11_19_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(19),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(19)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_19_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_19_Q,
      I1 => Core0_EX_OpB_32_dff_13_19_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(19)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_18_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(17),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(18),
      O => Core0_uALU_uAddComp_auxRes(18)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_18_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(17),
      DI => Core0_EX_OpA_32_dff_11_18_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(18),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(18)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_18_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_18_Q,
      I1 => Core0_EX_OpB_32_dff_13_18_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(18)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_17_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(16),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(17),
      O => Core0_uALU_uAddComp_auxRes(17)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_17_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(16),
      DI => Core0_EX_OpA_32_dff_11_17_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(17),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(17)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_17_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_17_Q,
      I1 => Core0_EX_OpB_32_dff_13_17_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(17)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_16_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(15),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(16),
      O => Core0_uALU_uAddComp_auxRes(16)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_16_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(15),
      DI => Core0_EX_OpA_32_dff_11_16_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(16),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(16)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_16_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_16_Q,
      I1 => Core0_EX_OpB_32_dff_13_16_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(16)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_15_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(14),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(15),
      O => Core0_uALU_uAddComp_auxRes(15)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_15_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(14),
      DI => Core0_EX_OpA_32_dff_11_15_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(15),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(15)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_15_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_15_Q,
      I1 => Core0_EX_OpB_32_dff_13_15_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(15)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_14_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(13),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(14),
      O => Core0_uALU_uAddComp_auxRes(14)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_14_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(13),
      DI => Core0_EX_OpA_32_dff_11_14_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(14),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(14)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_14_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_14_Q,
      I1 => Core0_EX_OpB_32_dff_13_14_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(14)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_13_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(12),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(13),
      O => Core0_uALU_uAddComp_auxRes(13)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_13_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(12),
      DI => Core0_EX_OpA_32_dff_11_13_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(13),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(13)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_13_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_13_Q,
      I1 => Core0_EX_OpB_32_dff_13_13_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(13)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_12_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(11),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(12),
      O => Core0_uALU_uAddComp_auxRes(12)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_12_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(11),
      DI => Core0_EX_OpA_32_dff_11_12_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(12),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(12)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_12_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_12_Q,
      I1 => Core0_EX_OpB_32_dff_13_12_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(12)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_11_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(10),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(11),
      O => Core0_uALU_uAddComp_auxRes(11)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_11_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(10),
      DI => Core0_EX_OpA_32_dff_11_11_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(11),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(11)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_11_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_11_Q,
      I1 => Core0_EX_OpB_32_dff_13_11_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(11)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_10_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(9),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(10),
      O => Core0_uALU_uAddComp_auxRes(10)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_10_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(9),
      DI => Core0_EX_OpA_32_dff_11_10_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(10),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(10)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_10_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_10_Q,
      I1 => Core0_EX_OpB_32_dff_13_10_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(10)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_9_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(8),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(9),
      O => Core0_uALU_uAddComp_auxRes(9)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_9_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(8),
      DI => Core0_EX_OpA_32_dff_11_9_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(9),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(9)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_9_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_9_Q,
      I1 => Core0_EX_OpB_32_dff_13_9_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(9)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_8_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(7),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(8),
      O => Core0_uALU_uAddComp_auxRes(8)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_8_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(7),
      DI => Core0_EX_OpA_32_dff_11_8_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(8),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(8)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_8_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_8_Q,
      I1 => Core0_EX_OpB_32_dff_13_8_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(8)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_7_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(6),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(7),
      O => Core0_uALU_uAddComp_auxRes(7)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_7_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(6),
      DI => Core0_EX_OpA_32_dff_11_7_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(7),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(7)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_7_Q,
      I1 => Core0_EX_OpB_32_dff_13_7_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(7)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_6_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(5),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(6),
      O => Core0_uALU_uAddComp_auxRes(6)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_6_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(5),
      DI => Core0_EX_OpA_32_dff_11_6_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(6),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(6)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_6_Q,
      I1 => Core0_EX_OpB_32_dff_13_6_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(6)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_5_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(4),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(5),
      O => Core0_uALU_uAddComp_auxRes(5)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_5_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(4),
      DI => Core0_EX_OpA_32_dff_11_5_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(5),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(5)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_5_Q,
      I1 => Core0_EX_OpB_32_dff_13_5_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(5)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_4_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(3),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(4),
      O => Core0_uALU_uAddComp_auxRes(4)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_4_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(3),
      DI => Core0_EX_OpA_32_dff_11_4_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(4),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(4)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(4)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_3_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(2),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(3),
      O => Core0_uALU_uAddComp_auxRes(3)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_3_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(2),
      DI => Core0_EX_OpA_32_dff_11_3_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(3),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(3)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(3)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_2_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(1),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(2),
      O => Core0_uALU_uAddComp_auxRes(2)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_2_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(1),
      DI => Core0_EX_OpA_32_dff_11_2_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(2),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(2)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(2)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_1_Q : XORCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(0),
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(1),
      O => Core0_uALU_uAddComp_auxRes(1)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_1_Q : MUXCY
    port map (
      CI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(0),
      DI => Core0_EX_OpA_32_dff_11_1_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(1),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(1)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(1)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_xor_0_Q : XORCY
    port map (
      CI => Core0_EX_OpC_213,
      LI => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(0),
      O => Core0_uALU_uAddComp_auxRes(0)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy_0_Q : MUXCY
    port map (
      CI => Core0_EX_OpC_213,
      DI => Core0_EX_OpA_32_dff_11_0_Q,
      S => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(0),
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_cy(0)
    );
  Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_Madd_uAddComp_auxRes_Madd_Madd_lut(0)
    );
  Core0_uALU_Mmux_n0202_11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8,
      I3 => Core0_uALU_n0164_1_mmx_out5,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91,
      O => Core0_uALU_Mmux_n0202_11_3158
    );
  Core0_uALU_Mmux_n0202_102 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0344,
      I1 => Core0_EX_OpA_32_dff_11_19_Q,
      I2 => Core0_uALU_n0341,
      I3 => Core0_uALU_n03377,
      I4 => Core0_EX_OpA_32_dff_11_20_Q,
      O => Core0_uALU_Mmux_n0202_102_3164
    );
  Core0_uALU_Mmux_n0202_111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(3),
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_n0164_1_mmx_out5,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10,
      O => Core0_uALU_Mmux_n0202_111_3166
    );
  Core0_uALU_Mmux_n0202_9 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0450,
      I1 => Core0_EX_OpA_32_dff_11_30_Q,
      I2 => Core0_uALU_n0418,
      I3 => Core0_uALU_n03921,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_n0202_9_3175
    );
  Core0_uALU_Mmux_n0202_91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_uALU_n0418,
      I1 => Core0_uALU_n03922_3178,
      I2 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_n0202_91_3179
    );
  Core0_uALU_Mmux_n0202_82 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_EX_OpA_32_dff_11_26_Q,
      I2 => Core0_uALU_n0344,
      I3 => Core0_uALU_n03414,
      I4 => Core0_EX_OpA_32_dff_11_27_Q,
      O => Core0_uALU_Mmux_n0202_82_3182
    );
  Core0_uALU_Mmux_n0202_92 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0341,
      I1 => Core0_EX_OpA_32_dff_11_30_Q,
      I2 => Core0_uALU_n0344,
      I3 => Core0_uALU_n03563,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_n0202_92_3184
    );
  Core0_uALU_Mmux_n0202_83 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_EX_OpA_32_dff_11_27_Q,
      I2 => Core0_uALU_n0344,
      I3 => Core0_uALU_n03415,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      O => Core0_uALU_Mmux_n0202_83_3187
    );
  Core0_uALU_Mmux_n0202_94 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_EX_OpA_32_dff_11_30_Q,
      I2 => Core0_uALU_Madd_n0164_xor_4_12,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_n0202_94_3192
    );
  Core0_uALU_Mmult_uMultiplier_auxRes3 : DSP48E1
    generic map(
      USE_DPORT => FALSE,
      ADREG => 0,
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      BCASCREG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      INMODEREG => 0,
      USE_MULT => "MULTIPLY",
      A_INPUT => "CASCADE",
      B_INPUT => "DIRECT",
      DREG => 0,
      SEL_PATTERN => "PATTERN",
      MASK => X"3fffffffffff",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK"
    )
    port map (
      PATTERNBDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PATTERNBDETECT_UNCONNECTED,
      RSTC => N0,
      CEB1 => N0,
      CEAD => N0,
      MULTSIGNOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_MULTSIGNOUT_UNCONNECTED,
      CEC => N0,
      RSTM => N0,
      MULTSIGNIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_MULTSIGNIN_UNCONNECTED,
      CEB2 => N0,
      RSTCTRL => N0,
      CEP => N0,
      CARRYCASCOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYCASCOUT_UNCONNECTED,
      RSTA => N0,
      CECARRYIN => N0,
      UNDERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_UNDERFLOW_UNCONNECTED,
      PATTERNDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PATTERNDETECT_UNCONNECTED,
      RSTALUMODE => N0,
      RSTALLCARRYIN => N0,
      CED => N0,
      RSTD => N0,
      CEALUMODE => N0,
      CEA2 => N0,
      CLK => N0,
      CEA1 => N0,
      RSTB => N0,
      OVERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_OVERFLOW_UNCONNECTED,
      CECTRL => N0,
      CEM => N0,
      CARRYIN => N0,
      CARRYCASCIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYCASCIN_UNCONNECTED,
      RSTINMODE => N0,
      CEINMODE => N0,
      RSTP => N0,
      ACOUT(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_ACOUT_0_UNCONNECTED,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      PCIN(47) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_47,
      PCIN(46) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_46,
      PCIN(45) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_45,
      PCIN(44) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_44,
      PCIN(43) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_43,
      PCIN(42) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_42,
      PCIN(41) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_41,
      PCIN(40) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_40,
      PCIN(39) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_39,
      PCIN(38) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_38,
      PCIN(37) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_37,
      PCIN(36) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_36,
      PCIN(35) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_35,
      PCIN(34) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_34,
      PCIN(33) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_33,
      PCIN(32) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_32,
      PCIN(31) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_31,
      PCIN(30) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_30,
      PCIN(29) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_29,
      PCIN(28) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_28,
      PCIN(27) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_27,
      PCIN(26) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_26,
      PCIN(25) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_25,
      PCIN(24) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_24,
      PCIN(23) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_23,
      PCIN(22) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_22,
      PCIN(21) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_21,
      PCIN(20) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_20,
      PCIN(19) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_19,
      PCIN(18) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_18,
      PCIN(17) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_17,
      PCIN(16) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_16,
      PCIN(15) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_15,
      PCIN(14) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_14,
      PCIN(13) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_13,
      PCIN(12) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_12,
      PCIN(11) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_11,
      PCIN(10) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_10,
      PCIN(9) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_9,
      PCIN(8) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_8,
      PCIN(7) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_7,
      PCIN(6) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_6,
      PCIN(5) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_5,
      PCIN(4) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_4,
      PCIN(3) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_3,
      PCIN(2) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_2,
      PCIN(1) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_1,
      PCIN(0) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_0,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      C(47) => N1,
      C(46) => N1,
      C(45) => N1,
      C(44) => N1,
      C(43) => N1,
      C(42) => N1,
      C(41) => N1,
      C(40) => N1,
      C(39) => N1,
      C(38) => N1,
      C(37) => N1,
      C(36) => N1,
      C(35) => N1,
      C(34) => N1,
      C(33) => N1,
      C(32) => N1,
      C(31) => N1,
      C(30) => N1,
      C(29) => N1,
      C(28) => N1,
      C(27) => N1,
      C(26) => N1,
      C(25) => N1,
      C(24) => N1,
      C(23) => N1,
      C(22) => N1,
      C(21) => N1,
      C(20) => N1,
      C(19) => N1,
      C(18) => N1,
      C(17) => N1,
      C(16) => N1,
      C(15) => N1,
      C(14) => N1,
      C(13) => N1,
      C(12) => N1,
      C(11) => N1,
      C(10) => N1,
      C(9) => N1,
      C(8) => N1,
      C(7) => N1,
      C(6) => N1,
      C(5) => N1,
      C(4) => N1,
      C(3) => N1,
      C(2) => N1,
      C(1) => N1,
      C(0) => N1,
      CARRYOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_CARRYOUT_0_UNCONNECTED,
      INMODE(4) => N0,
      INMODE(3) => N0,
      INMODE(2) => N1,
      INMODE(1) => N0,
      INMODE(0) => N0,
      BCIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCIN_0_UNCONNECTED,
      B(17) => Core0_EX_OpA_32_dff_11_32_Q,
      B(16) => Core0_EX_OpA_32_dff_11_32_Q,
      B(15) => Core0_EX_OpA_32_dff_11_32_Q,
      B(14) => Core0_EX_OpA_32_dff_11_31_Q,
      B(13) => Core0_EX_OpA_32_dff_11_30_Q,
      B(12) => Core0_EX_OpA_32_dff_11_29_Q,
      B(11) => Core0_EX_OpA_32_dff_11_28_Q,
      B(10) => Core0_EX_OpA_32_dff_11_27_Q,
      B(9) => Core0_EX_OpA_32_dff_11_26_Q,
      B(8) => Core0_EX_OpA_32_dff_11_25_Q,
      B(7) => Core0_EX_OpA_32_dff_11_24_Q,
      B(6) => Core0_EX_OpA_32_dff_11_23_Q,
      B(5) => Core0_EX_OpA_32_dff_11_22_Q,
      B(4) => Core0_EX_OpA_32_dff_11_21_Q,
      B(3) => Core0_EX_OpA_32_dff_11_20_Q,
      B(2) => Core0_EX_OpA_32_dff_11_19_Q,
      B(1) => Core0_EX_OpA_32_dff_11_18_Q,
      B(0) => Core0_EX_OpA_32_dff_11_17_Q,
      BCOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_BCOUT_0_UNCONNECTED,
      D(24) => N0,
      D(23) => N0,
      D(22) => N0,
      D(21) => N0,
      D(20) => N0,
      D(19) => N0,
      D(18) => N0,
      D(17) => N0,
      D(16) => N0,
      D(15) => N0,
      D(14) => N0,
      D(13) => N0,
      D(12) => N0,
      D(11) => N0,
      D(10) => N0,
      D(9) => N0,
      D(8) => N0,
      D(7) => N0,
      D(6) => N0,
      D(5) => N0,
      D(4) => N0,
      D(3) => N0,
      D(2) => N0,
      D(1) => N0,
      D(0) => N0,
      P(47) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_47_UNCONNECTED,
      P(46) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_46_UNCONNECTED,
      P(45) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_45_UNCONNECTED,
      P(44) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_44_UNCONNECTED,
      P(43) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_43_UNCONNECTED,
      P(42) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_42_UNCONNECTED,
      P(41) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_41_UNCONNECTED,
      P(40) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_40_UNCONNECTED,
      P(39) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_39_UNCONNECTED,
      P(38) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_38_UNCONNECTED,
      P(37) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_37_UNCONNECTED,
      P(36) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_36_UNCONNECTED,
      P(35) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_35_UNCONNECTED,
      P(34) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_34_UNCONNECTED,
      P(33) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_33_UNCONNECTED,
      P(32) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_32_UNCONNECTED,
      P(31) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_31_UNCONNECTED,
      P(30) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_P_30_UNCONNECTED,
      P(29) => Core0_uALU_uMultiplier_auxRes(63),
      P(28) => Core0_uALU_uMultiplier_auxRes(62),
      P(27) => Core0_uALU_uMultiplier_auxRes(61),
      P(26) => Core0_uALU_uMultiplier_auxRes(60),
      P(25) => Core0_uALU_uMultiplier_auxRes(59),
      P(24) => Core0_uALU_uMultiplier_auxRes(58),
      P(23) => Core0_uALU_uMultiplier_auxRes(57),
      P(22) => Core0_uALU_uMultiplier_auxRes(56),
      P(21) => Core0_uALU_uMultiplier_auxRes(55),
      P(20) => Core0_uALU_uMultiplier_auxRes(54),
      P(19) => Core0_uALU_uMultiplier_auxRes(53),
      P(18) => Core0_uALU_uMultiplier_auxRes(52),
      P(17) => Core0_uALU_uMultiplier_auxRes(51),
      P(16) => Core0_uALU_uMultiplier_auxRes(50),
      P(15) => Core0_uALU_uMultiplier_auxRes(49),
      P(14) => Core0_uALU_uMultiplier_auxRes(48),
      P(13) => Core0_uALU_uMultiplier_auxRes(47),
      P(12) => Core0_uALU_uMultiplier_auxRes(46),
      P(11) => Core0_uALU_uMultiplier_auxRes(45),
      P(10) => Core0_uALU_uMultiplier_auxRes(44),
      P(9) => Core0_uALU_uMultiplier_auxRes(43),
      P(8) => Core0_uALU_uMultiplier_auxRes(42),
      P(7) => Core0_uALU_uMultiplier_auxRes(41),
      P(6) => Core0_uALU_uMultiplier_auxRes(40),
      P(5) => Core0_uALU_uMultiplier_auxRes(39),
      P(4) => Core0_uALU_uMultiplier_auxRes(38),
      P(3) => Core0_uALU_uMultiplier_auxRes(37),
      P(2) => Core0_uALU_uMultiplier_auxRes(36),
      P(1) => Core0_uALU_uMultiplier_auxRes(35),
      P(0) => Core0_uALU_uMultiplier_auxRes(34),
      A(29) => N1,
      A(28) => N1,
      A(27) => N1,
      A(26) => N1,
      A(25) => N1,
      A(24) => N1,
      A(23) => N1,
      A(22) => N1,
      A(21) => N1,
      A(20) => N1,
      A(19) => N1,
      A(18) => N1,
      A(17) => N1,
      A(16) => N1,
      A(15) => N1,
      A(14) => N1,
      A(13) => N1,
      A(12) => N1,
      A(11) => N1,
      A(10) => N1,
      A(9) => N1,
      A(8) => N1,
      A(7) => N1,
      A(6) => N1,
      A(5) => N1,
      A(4) => N1,
      A(3) => N1,
      A(2) => N1,
      A(1) => N1,
      A(0) => N1,
      PCOUT(47) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes3_PCOUT_0_UNCONNECTED,
      ACIN(29) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_29,
      ACIN(28) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_28,
      ACIN(27) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_27,
      ACIN(26) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_26,
      ACIN(25) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_25,
      ACIN(24) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_24,
      ACIN(23) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_23,
      ACIN(22) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_22,
      ACIN(21) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_21,
      ACIN(20) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_20,
      ACIN(19) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_19,
      ACIN(18) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_18,
      ACIN(17) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_17,
      ACIN(16) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_16,
      ACIN(15) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_15,
      ACIN(14) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_14,
      ACIN(13) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_13,
      ACIN(12) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_12,
      ACIN(11) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_11,
      ACIN(10) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_10,
      ACIN(9) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_9,
      ACIN(8) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_8,
      ACIN(7) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_7,
      ACIN(6) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_6,
      ACIN(5) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_5,
      ACIN(4) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_4,
      ACIN(3) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_3,
      ACIN(2) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_2,
      ACIN(1) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_1,
      ACIN(0) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_0,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0
    );
  Core0_uALU_Mmult_uMultiplier_auxRes2 : DSP48E1
    generic map(
      USE_DPORT => FALSE,
      ADREG => 0,
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      BCASCREG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      INMODEREG => 0,
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      DREG => 0,
      SEL_PATTERN => "PATTERN",
      MASK => X"3fffffffffff",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK"
    )
    port map (
      PATTERNBDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_PATTERNBDETECT_UNCONNECTED,
      RSTC => N0,
      CEB1 => N0,
      CEAD => N0,
      MULTSIGNOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_MULTSIGNOUT_UNCONNECTED,
      CEC => N0,
      RSTM => N0,
      MULTSIGNIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_MULTSIGNIN_UNCONNECTED,
      CEB2 => N0,
      RSTCTRL => N0,
      CEP => N0,
      CARRYCASCOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYCASCOUT_UNCONNECTED,
      RSTA => N0,
      CECARRYIN => N0,
      UNDERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_UNDERFLOW_UNCONNECTED,
      PATTERNDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_PATTERNDETECT_UNCONNECTED,
      RSTALUMODE => N0,
      RSTALLCARRYIN => N0,
      CED => N0,
      RSTD => N0,
      CEALUMODE => N0,
      CEA2 => N0,
      CLK => N0,
      CEA1 => N0,
      RSTB => N0,
      OVERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_OVERFLOW_UNCONNECTED,
      CECTRL => N0,
      CEM => N0,
      CARRYIN => N0,
      CARRYCASCIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYCASCIN_UNCONNECTED,
      RSTINMODE => N0,
      CEINMODE => N0,
      RSTP => N0,
      ACOUT(29) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_29,
      ACOUT(28) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_28,
      ACOUT(27) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_27,
      ACOUT(26) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_26,
      ACOUT(25) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_25,
      ACOUT(24) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_24,
      ACOUT(23) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_23,
      ACOUT(22) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_22,
      ACOUT(21) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_21,
      ACOUT(20) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_20,
      ACOUT(19) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_19,
      ACOUT(18) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_18,
      ACOUT(17) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_17,
      ACOUT(16) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_16,
      ACOUT(15) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_15,
      ACOUT(14) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_14,
      ACOUT(13) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_13,
      ACOUT(12) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_12,
      ACOUT(11) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_11,
      ACOUT(10) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_10,
      ACOUT(9) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_9,
      ACOUT(8) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_8,
      ACOUT(7) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_7,
      ACOUT(6) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_6,
      ACOUT(5) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_5,
      ACOUT(4) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_4,
      ACOUT(3) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_3,
      ACOUT(2) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_2,
      ACOUT(1) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_1,
      ACOUT(0) => Core0_uALU_Mmult_uMultiplier_auxRes2_ACOUT_to_Mmult_uMultiplier_auxRes3_ACIN_0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      PCIN(47) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_47,
      PCIN(46) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_46,
      PCIN(45) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_45,
      PCIN(44) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_44,
      PCIN(43) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_43,
      PCIN(42) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_42,
      PCIN(41) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_41,
      PCIN(40) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_40,
      PCIN(39) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_39,
      PCIN(38) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_38,
      PCIN(37) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_37,
      PCIN(36) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_36,
      PCIN(35) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_35,
      PCIN(34) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_34,
      PCIN(33) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_33,
      PCIN(32) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_32,
      PCIN(31) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_31,
      PCIN(30) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_30,
      PCIN(29) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_29,
      PCIN(28) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_28,
      PCIN(27) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_27,
      PCIN(26) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_26,
      PCIN(25) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_25,
      PCIN(24) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_24,
      PCIN(23) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_23,
      PCIN(22) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_22,
      PCIN(21) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_21,
      PCIN(20) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_20,
      PCIN(19) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_19,
      PCIN(18) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_18,
      PCIN(17) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_17,
      PCIN(16) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_16,
      PCIN(15) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_15,
      PCIN(14) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_14,
      PCIN(13) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_13,
      PCIN(12) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_12,
      PCIN(11) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_11,
      PCIN(10) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_10,
      PCIN(9) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_9,
      PCIN(8) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_8,
      PCIN(7) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_7,
      PCIN(6) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_6,
      PCIN(5) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_5,
      PCIN(4) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_4,
      PCIN(3) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_3,
      PCIN(2) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_2,
      PCIN(1) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_1,
      PCIN(0) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_0,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      C(47) => N1,
      C(46) => N1,
      C(45) => N1,
      C(44) => N1,
      C(43) => N1,
      C(42) => N1,
      C(41) => N1,
      C(40) => N1,
      C(39) => N1,
      C(38) => N1,
      C(37) => N1,
      C(36) => N1,
      C(35) => N1,
      C(34) => N1,
      C(33) => N1,
      C(32) => N1,
      C(31) => N1,
      C(30) => N1,
      C(29) => N1,
      C(28) => N1,
      C(27) => N1,
      C(26) => N1,
      C(25) => N1,
      C(24) => N1,
      C(23) => N1,
      C(22) => N1,
      C(21) => N1,
      C(20) => N1,
      C(19) => N1,
      C(18) => N1,
      C(17) => N1,
      C(16) => N1,
      C(15) => N1,
      C(14) => N1,
      C(13) => N1,
      C(12) => N1,
      C(11) => N1,
      C(10) => N1,
      C(9) => N1,
      C(8) => N1,
      C(7) => N1,
      C(6) => N1,
      C(5) => N1,
      C(4) => N1,
      C(3) => N1,
      C(2) => N1,
      C(1) => N1,
      C(0) => N1,
      CARRYOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_CARRYOUT_0_UNCONNECTED,
      INMODE(4) => N0,
      INMODE(3) => N0,
      INMODE(2) => N1,
      INMODE(1) => N0,
      INMODE(0) => N0,
      BCIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => Core0_EX_OpA_32_dff_11_16_Q,
      B(15) => Core0_EX_OpA_32_dff_11_15_Q,
      B(14) => Core0_EX_OpA_32_dff_11_14_Q,
      B(13) => Core0_EX_OpA_32_dff_11_13_Q,
      B(12) => Core0_EX_OpA_32_dff_11_12_Q,
      B(11) => Core0_EX_OpA_32_dff_11_11_Q,
      B(10) => Core0_EX_OpA_32_dff_11_10_Q,
      B(9) => Core0_EX_OpA_32_dff_11_9_Q,
      B(8) => Core0_EX_OpA_32_dff_11_8_Q,
      B(7) => Core0_EX_OpA_32_dff_11_7_Q,
      B(6) => Core0_EX_OpA_32_dff_11_6_Q,
      B(5) => Core0_EX_OpA_32_dff_11_5_Q,
      B(4) => Core0_EX_OpA_32_dff_11_4_Q,
      B(3) => Core0_EX_OpA_32_dff_11_3_Q,
      B(2) => Core0_EX_OpA_32_dff_11_2_Q,
      B(1) => Core0_EX_OpA_32_dff_11_1_Q,
      B(0) => Core0_EX_OpA_32_dff_11_0_Q,
      BCOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_BCOUT_0_UNCONNECTED,
      D(24) => N0,
      D(23) => N0,
      D(22) => N0,
      D(21) => N0,
      D(20) => N0,
      D(19) => N0,
      D(18) => N0,
      D(17) => N0,
      D(16) => N0,
      D(15) => N0,
      D(14) => N0,
      D(13) => N0,
      D(12) => N0,
      D(11) => N0,
      D(10) => N0,
      D(9) => N0,
      D(8) => N0,
      D(7) => N0,
      D(6) => N0,
      D(5) => N0,
      D(4) => N0,
      D(3) => N0,
      D(2) => N0,
      D(1) => N0,
      D(0) => N0,
      P(47) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_47_UNCONNECTED,
      P(46) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_46_UNCONNECTED,
      P(45) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_45_UNCONNECTED,
      P(44) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_44_UNCONNECTED,
      P(43) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_43_UNCONNECTED,
      P(42) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_42_UNCONNECTED,
      P(41) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_41_UNCONNECTED,
      P(40) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_40_UNCONNECTED,
      P(39) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_39_UNCONNECTED,
      P(38) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_38_UNCONNECTED,
      P(37) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_37_UNCONNECTED,
      P(36) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_36_UNCONNECTED,
      P(35) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_35_UNCONNECTED,
      P(34) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_34_UNCONNECTED,
      P(33) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_33_UNCONNECTED,
      P(32) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_32_UNCONNECTED,
      P(31) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_31_UNCONNECTED,
      P(30) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_30_UNCONNECTED,
      P(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_29_UNCONNECTED,
      P(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_28_UNCONNECTED,
      P(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_27_UNCONNECTED,
      P(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_26_UNCONNECTED,
      P(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_25_UNCONNECTED,
      P(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_24_UNCONNECTED,
      P(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_23_UNCONNECTED,
      P(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_22_UNCONNECTED,
      P(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_21_UNCONNECTED,
      P(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_20_UNCONNECTED,
      P(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_19_UNCONNECTED,
      P(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_18_UNCONNECTED,
      P(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_P_17_UNCONNECTED,
      P(16) => Core0_uALU_uMultiplier_auxRes(33),
      P(15) => Core0_uALU_uMultiplier_auxRes(32),
      P(14) => Core0_uALU_uMultiplier_auxRes(31),
      P(13) => Core0_uALU_uMultiplier_auxRes(30),
      P(12) => Core0_uALU_uMultiplier_auxRes(29),
      P(11) => Core0_uALU_uMultiplier_auxRes(28),
      P(10) => Core0_uALU_uMultiplier_auxRes(27),
      P(9) => Core0_uALU_uMultiplier_auxRes(26),
      P(8) => Core0_uALU_uMultiplier_auxRes(25),
      P(7) => Core0_uALU_uMultiplier_auxRes(24),
      P(6) => Core0_uALU_uMultiplier_auxRes(23),
      P(5) => Core0_uALU_uMultiplier_auxRes(22),
      P(4) => Core0_uALU_uMultiplier_auxRes(21),
      P(3) => Core0_uALU_uMultiplier_auxRes(20),
      P(2) => Core0_uALU_uMultiplier_auxRes(19),
      P(1) => Core0_uALU_uMultiplier_auxRes(18),
      P(0) => Core0_uALU_uMultiplier_auxRes(17),
      A(29) => N1,
      A(28) => N1,
      A(27) => N1,
      A(26) => N1,
      A(25) => N1,
      A(24) => Core0_EX_OpB_32_dff_13_32_Q,
      A(23) => Core0_EX_OpB_32_dff_13_32_Q,
      A(22) => Core0_EX_OpB_32_dff_13_32_Q,
      A(21) => Core0_EX_OpB_32_dff_13_32_Q,
      A(20) => Core0_EX_OpB_32_dff_13_32_Q,
      A(19) => Core0_EX_OpB_32_dff_13_32_Q,
      A(18) => Core0_EX_OpB_32_dff_13_32_Q,
      A(17) => Core0_EX_OpB_32_dff_13_32_Q,
      A(16) => Core0_EX_OpB_32_dff_13_32_Q,
      A(15) => Core0_EX_OpB_32_dff_13_32_Q,
      A(14) => Core0_EX_OpB_32_dff_13_31_Q,
      A(13) => Core0_EX_OpB_32_dff_13_30_Q,
      A(12) => Core0_EX_OpB_32_dff_13_29_Q,
      A(11) => Core0_EX_OpB_32_dff_13_28_Q,
      A(10) => Core0_EX_OpB_32_dff_13_27_Q,
      A(9) => Core0_EX_OpB_32_dff_13_26_Q,
      A(8) => Core0_EX_OpB_32_dff_13_25_Q,
      A(7) => Core0_EX_OpB_32_dff_13_24_Q,
      A(6) => Core0_EX_OpB_32_dff_13_23_Q,
      A(5) => Core0_EX_OpB_32_dff_13_22_Q,
      A(4) => Core0_EX_OpB_32_dff_13_21_Q,
      A(3) => Core0_EX_OpB_32_dff_13_20_Q,
      A(2) => Core0_EX_OpB_32_dff_13_19_Q,
      A(1) => Core0_EX_OpB_32_dff_13_18_Q,
      A(0) => Core0_EX_OpB_32_dff_13_17_Q,
      PCOUT(47) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_47,
      PCOUT(46) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_46,
      PCOUT(45) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_45,
      PCOUT(44) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_44,
      PCOUT(43) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_43,
      PCOUT(42) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_42,
      PCOUT(41) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_41,
      PCOUT(40) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_40,
      PCOUT(39) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_39,
      PCOUT(38) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_38,
      PCOUT(37) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_37,
      PCOUT(36) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_36,
      PCOUT(35) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_35,
      PCOUT(34) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_34,
      PCOUT(33) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_33,
      PCOUT(32) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_32,
      PCOUT(31) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_31,
      PCOUT(30) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_30,
      PCOUT(29) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_29,
      PCOUT(28) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_28,
      PCOUT(27) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_27,
      PCOUT(26) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_26,
      PCOUT(25) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_25,
      PCOUT(24) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_24,
      PCOUT(23) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_23,
      PCOUT(22) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_22,
      PCOUT(21) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_21,
      PCOUT(20) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_20,
      PCOUT(19) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_19,
      PCOUT(18) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_18,
      PCOUT(17) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_17,
      PCOUT(16) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_16,
      PCOUT(15) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_15,
      PCOUT(14) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_14,
      PCOUT(13) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_13,
      PCOUT(12) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_12,
      PCOUT(11) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_11,
      PCOUT(10) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_10,
      PCOUT(9) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_9,
      PCOUT(8) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_8,
      PCOUT(7) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_7,
      PCOUT(6) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_6,
      PCOUT(5) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_5,
      PCOUT(4) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_4,
      PCOUT(3) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_3,
      PCOUT(2) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_2,
      PCOUT(1) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_1,
      PCOUT(0) => Core0_uALU_Mmult_uMultiplier_auxRes2_PCOUT_to_Mmult_uMultiplier_auxRes3_PCIN_0,
      ACIN(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes2_ACIN_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0
    );
  Core0_uALU_Mmult_uMultiplier_auxRes1 : DSP48E1
    generic map(
      USE_DPORT => FALSE,
      ADREG => 0,
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      BCASCREG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      INMODEREG => 0,
      USE_MULT => "MULTIPLY",
      A_INPUT => "CASCADE",
      B_INPUT => "DIRECT",
      DREG => 0,
      SEL_PATTERN => "PATTERN",
      MASK => X"3fffffffffff",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK"
    )
    port map (
      PATTERNBDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_PATTERNBDETECT_UNCONNECTED,
      RSTC => N0,
      CEB1 => N0,
      CEAD => N0,
      MULTSIGNOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_MULTSIGNOUT_UNCONNECTED,
      CEC => N0,
      RSTM => N0,
      MULTSIGNIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_MULTSIGNIN_UNCONNECTED,
      CEB2 => N0,
      RSTCTRL => N0,
      CEP => N0,
      CARRYCASCOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYCASCOUT_UNCONNECTED,
      RSTA => N0,
      CECARRYIN => N0,
      UNDERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_UNDERFLOW_UNCONNECTED,
      PATTERNDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_PATTERNDETECT_UNCONNECTED,
      RSTALUMODE => N0,
      RSTALLCARRYIN => N0,
      CED => N0,
      RSTD => N0,
      CEALUMODE => N0,
      CEA2 => N0,
      CLK => N0,
      CEA1 => N0,
      RSTB => N0,
      OVERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_OVERFLOW_UNCONNECTED,
      CECTRL => N0,
      CEM => N0,
      CARRYIN => N0,
      CARRYCASCIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYCASCIN_UNCONNECTED,
      RSTINMODE => N0,
      CEINMODE => N0,
      RSTP => N0,
      ACOUT(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_ACOUT_0_UNCONNECTED,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      PCIN(47) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_47,
      PCIN(46) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_46,
      PCIN(45) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_45,
      PCIN(44) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_44,
      PCIN(43) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_43,
      PCIN(42) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_42,
      PCIN(41) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_41,
      PCIN(40) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_40,
      PCIN(39) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_39,
      PCIN(38) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_38,
      PCIN(37) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_37,
      PCIN(36) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_36,
      PCIN(35) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_35,
      PCIN(34) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_34,
      PCIN(33) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_33,
      PCIN(32) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_32,
      PCIN(31) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_31,
      PCIN(30) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_30,
      PCIN(29) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_29,
      PCIN(28) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_28,
      PCIN(27) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_27,
      PCIN(26) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_26,
      PCIN(25) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_25,
      PCIN(24) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_24,
      PCIN(23) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_23,
      PCIN(22) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_22,
      PCIN(21) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_21,
      PCIN(20) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_20,
      PCIN(19) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_19,
      PCIN(18) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_18,
      PCIN(17) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_17,
      PCIN(16) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_16,
      PCIN(15) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_15,
      PCIN(14) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_14,
      PCIN(13) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_13,
      PCIN(12) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_12,
      PCIN(11) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_11,
      PCIN(10) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_10,
      PCIN(9) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_9,
      PCIN(8) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_8,
      PCIN(7) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_7,
      PCIN(6) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_6,
      PCIN(5) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_5,
      PCIN(4) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_4,
      PCIN(3) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_3,
      PCIN(2) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_2,
      PCIN(1) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_1,
      PCIN(0) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_0,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      C(47) => N1,
      C(46) => N1,
      C(45) => N1,
      C(44) => N1,
      C(43) => N1,
      C(42) => N1,
      C(41) => N1,
      C(40) => N1,
      C(39) => N1,
      C(38) => N1,
      C(37) => N1,
      C(36) => N1,
      C(35) => N1,
      C(34) => N1,
      C(33) => N1,
      C(32) => N1,
      C(31) => N1,
      C(30) => N1,
      C(29) => N1,
      C(28) => N1,
      C(27) => N1,
      C(26) => N1,
      C(25) => N1,
      C(24) => N1,
      C(23) => N1,
      C(22) => N1,
      C(21) => N1,
      C(20) => N1,
      C(19) => N1,
      C(18) => N1,
      C(17) => N1,
      C(16) => N1,
      C(15) => N1,
      C(14) => N1,
      C(13) => N1,
      C(12) => N1,
      C(11) => N1,
      C(10) => N1,
      C(9) => N1,
      C(8) => N1,
      C(7) => N1,
      C(6) => N1,
      C(5) => N1,
      C(4) => N1,
      C(3) => N1,
      C(2) => N1,
      C(1) => N1,
      C(0) => N1,
      CARRYOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_CARRYOUT_0_UNCONNECTED,
      INMODE(4) => N0,
      INMODE(3) => N0,
      INMODE(2) => N1,
      INMODE(1) => N0,
      INMODE(0) => N0,
      BCIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCIN_0_UNCONNECTED,
      B(17) => Core0_EX_OpA_32_dff_11_32_Q,
      B(16) => Core0_EX_OpA_32_dff_11_32_Q,
      B(15) => Core0_EX_OpA_32_dff_11_32_Q,
      B(14) => Core0_EX_OpA_32_dff_11_31_Q,
      B(13) => Core0_EX_OpA_32_dff_11_30_Q,
      B(12) => Core0_EX_OpA_32_dff_11_29_Q,
      B(11) => Core0_EX_OpA_32_dff_11_28_Q,
      B(10) => Core0_EX_OpA_32_dff_11_27_Q,
      B(9) => Core0_EX_OpA_32_dff_11_26_Q,
      B(8) => Core0_EX_OpA_32_dff_11_25_Q,
      B(7) => Core0_EX_OpA_32_dff_11_24_Q,
      B(6) => Core0_EX_OpA_32_dff_11_23_Q,
      B(5) => Core0_EX_OpA_32_dff_11_22_Q,
      B(4) => Core0_EX_OpA_32_dff_11_21_Q,
      B(3) => Core0_EX_OpA_32_dff_11_20_Q,
      B(2) => Core0_EX_OpA_32_dff_11_19_Q,
      B(1) => Core0_EX_OpA_32_dff_11_18_Q,
      B(0) => Core0_EX_OpA_32_dff_11_17_Q,
      BCOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_BCOUT_0_UNCONNECTED,
      D(24) => N0,
      D(23) => N0,
      D(22) => N0,
      D(21) => N0,
      D(20) => N0,
      D(19) => N0,
      D(18) => N0,
      D(17) => N0,
      D(16) => N0,
      D(15) => N0,
      D(14) => N0,
      D(13) => N0,
      D(12) => N0,
      D(11) => N0,
      D(10) => N0,
      D(9) => N0,
      D(8) => N0,
      D(7) => N0,
      D(6) => N0,
      D(5) => N0,
      D(4) => N0,
      D(3) => N0,
      D(2) => N0,
      D(1) => N0,
      D(0) => N0,
      P(47) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_47_UNCONNECTED,
      P(46) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_46_UNCONNECTED,
      P(45) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_45_UNCONNECTED,
      P(44) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_44_UNCONNECTED,
      P(43) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_43_UNCONNECTED,
      P(42) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_42_UNCONNECTED,
      P(41) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_41_UNCONNECTED,
      P(40) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_40_UNCONNECTED,
      P(39) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_39_UNCONNECTED,
      P(38) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_38_UNCONNECTED,
      P(37) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_37_UNCONNECTED,
      P(36) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_36_UNCONNECTED,
      P(35) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_35_UNCONNECTED,
      P(34) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_34_UNCONNECTED,
      P(33) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_33_UNCONNECTED,
      P(32) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_32_UNCONNECTED,
      P(31) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_31_UNCONNECTED,
      P(30) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_30_UNCONNECTED,
      P(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_29_UNCONNECTED,
      P(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_28_UNCONNECTED,
      P(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_27_UNCONNECTED,
      P(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_26_UNCONNECTED,
      P(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_25_UNCONNECTED,
      P(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_24_UNCONNECTED,
      P(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_23_UNCONNECTED,
      P(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_22_UNCONNECTED,
      P(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_21_UNCONNECTED,
      P(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_20_UNCONNECTED,
      P(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_19_UNCONNECTED,
      P(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_18_UNCONNECTED,
      P(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_17_UNCONNECTED,
      P(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_16_UNCONNECTED,
      P(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_15_UNCONNECTED,
      P(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_14_UNCONNECTED,
      P(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_13_UNCONNECTED,
      P(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_12_UNCONNECTED,
      P(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_11_UNCONNECTED,
      P(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_10_UNCONNECTED,
      P(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_9_UNCONNECTED,
      P(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_8_UNCONNECTED,
      P(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_7_UNCONNECTED,
      P(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_6_UNCONNECTED,
      P(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_5_UNCONNECTED,
      P(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_4_UNCONNECTED,
      P(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_3_UNCONNECTED,
      P(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_2_UNCONNECTED,
      P(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_1_UNCONNECTED,
      P(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes1_P_0_UNCONNECTED,
      A(29) => N1,
      A(28) => N1,
      A(27) => N1,
      A(26) => N1,
      A(25) => N1,
      A(24) => N1,
      A(23) => N1,
      A(22) => N1,
      A(21) => N1,
      A(20) => N1,
      A(19) => N1,
      A(18) => N1,
      A(17) => N1,
      A(16) => N1,
      A(15) => N1,
      A(14) => N1,
      A(13) => N1,
      A(12) => N1,
      A(11) => N1,
      A(10) => N1,
      A(9) => N1,
      A(8) => N1,
      A(7) => N1,
      A(6) => N1,
      A(5) => N1,
      A(4) => N1,
      A(3) => N1,
      A(2) => N1,
      A(1) => N1,
      A(0) => N1,
      PCOUT(47) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_47,
      PCOUT(46) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_46,
      PCOUT(45) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_45,
      PCOUT(44) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_44,
      PCOUT(43) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_43,
      PCOUT(42) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_42,
      PCOUT(41) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_41,
      PCOUT(40) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_40,
      PCOUT(39) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_39,
      PCOUT(38) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_38,
      PCOUT(37) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_37,
      PCOUT(36) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_36,
      PCOUT(35) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_35,
      PCOUT(34) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_34,
      PCOUT(33) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_33,
      PCOUT(32) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_32,
      PCOUT(31) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_31,
      PCOUT(30) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_30,
      PCOUT(29) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_29,
      PCOUT(28) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_28,
      PCOUT(27) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_27,
      PCOUT(26) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_26,
      PCOUT(25) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_25,
      PCOUT(24) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_24,
      PCOUT(23) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_23,
      PCOUT(22) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_22,
      PCOUT(21) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_21,
      PCOUT(20) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_20,
      PCOUT(19) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_19,
      PCOUT(18) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_18,
      PCOUT(17) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_17,
      PCOUT(16) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_16,
      PCOUT(15) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_15,
      PCOUT(14) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_14,
      PCOUT(13) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_13,
      PCOUT(12) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_12,
      PCOUT(11) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_11,
      PCOUT(10) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_10,
      PCOUT(9) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_9,
      PCOUT(8) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_8,
      PCOUT(7) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_7,
      PCOUT(6) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_6,
      PCOUT(5) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_5,
      PCOUT(4) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_4,
      PCOUT(3) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_3,
      PCOUT(2) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_2,
      PCOUT(1) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_1,
      PCOUT(0) => Core0_uALU_Mmult_uMultiplier_auxRes1_PCOUT_to_Mmult_uMultiplier_auxRes2_PCIN_0,
      ACIN(29) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_29,
      ACIN(28) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_28,
      ACIN(27) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_27,
      ACIN(26) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_26,
      ACIN(25) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_25,
      ACIN(24) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_24,
      ACIN(23) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_23,
      ACIN(22) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_22,
      ACIN(21) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_21,
      ACIN(20) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_20,
      ACIN(19) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_19,
      ACIN(18) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_18,
      ACIN(17) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_17,
      ACIN(16) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_16,
      ACIN(15) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_15,
      ACIN(14) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_14,
      ACIN(13) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_13,
      ACIN(12) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_12,
      ACIN(11) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_11,
      ACIN(10) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_10,
      ACIN(9) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_9,
      ACIN(8) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_8,
      ACIN(7) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_7,
      ACIN(6) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_6,
      ACIN(5) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_5,
      ACIN(4) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_4,
      ACIN(3) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_3,
      ACIN(2) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_2,
      ACIN(1) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_1,
      ACIN(0) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_0,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0
    );
  Core0_uALU_Mmult_uMultiplier_auxRes : DSP48E1
    generic map(
      USE_DPORT => FALSE,
      ADREG => 0,
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      BCASCREG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      INMODEREG => 0,
      USE_MULT => "MULTIPLY",
      A_INPUT => "DIRECT",
      B_INPUT => "DIRECT",
      DREG => 0,
      SEL_PATTERN => "PATTERN",
      MASK => X"3fffffffffff",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      USE_SIMD => "ONE48",
      AUTORESET_PATDET => "NO_RESET",
      SEL_MASK => "MASK"
    )
    port map (
      PATTERNBDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PATTERNBDETECT_UNCONNECTED,
      RSTC => N0,
      CEB1 => N0,
      CEAD => N0,
      MULTSIGNOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_MULTSIGNOUT_UNCONNECTED,
      CEC => N0,
      RSTM => N0,
      MULTSIGNIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_MULTSIGNIN_UNCONNECTED,
      CEB2 => N0,
      RSTCTRL => N0,
      CEP => N0,
      CARRYCASCOUT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYCASCOUT_UNCONNECTED,
      RSTA => N0,
      CECARRYIN => N0,
      UNDERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_UNDERFLOW_UNCONNECTED,
      PATTERNDETECT => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PATTERNDETECT_UNCONNECTED,
      RSTALUMODE => N0,
      RSTALLCARRYIN => N0,
      CED => N0,
      RSTD => N0,
      CEALUMODE => N0,
      CEA2 => N0,
      CLK => N0,
      CEA1 => N0,
      RSTB => N0,
      OVERFLOW => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_OVERFLOW_UNCONNECTED,
      CECTRL => N0,
      CEM => N0,
      CARRYIN => N0,
      CARRYCASCIN => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYCASCIN_UNCONNECTED,
      RSTINMODE => N0,
      CEINMODE => N0,
      RSTP => N0,
      ACOUT(29) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_29,
      ACOUT(28) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_28,
      ACOUT(27) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_27,
      ACOUT(26) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_26,
      ACOUT(25) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_25,
      ACOUT(24) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_24,
      ACOUT(23) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_23,
      ACOUT(22) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_22,
      ACOUT(21) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_21,
      ACOUT(20) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_20,
      ACOUT(19) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_19,
      ACOUT(18) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_18,
      ACOUT(17) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_17,
      ACOUT(16) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_16,
      ACOUT(15) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_15,
      ACOUT(14) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_14,
      ACOUT(13) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_13,
      ACOUT(12) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_12,
      ACOUT(11) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_11,
      ACOUT(10) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_10,
      ACOUT(9) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_9,
      ACOUT(8) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_8,
      ACOUT(7) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_7,
      ACOUT(6) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_6,
      ACOUT(5) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_5,
      ACOUT(4) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_4,
      ACOUT(3) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_3,
      ACOUT(2) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_2,
      ACOUT(1) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_1,
      ACOUT(0) => Core0_uALU_Mmult_uMultiplier_auxRes_ACOUT_to_Mmult_uMultiplier_auxRes1_ACIN_0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      PCIN(47) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_PCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      C(47) => N1,
      C(46) => N1,
      C(45) => N1,
      C(44) => N1,
      C(43) => N1,
      C(42) => N1,
      C(41) => N1,
      C(40) => N1,
      C(39) => N1,
      C(38) => N1,
      C(37) => N1,
      C(36) => N1,
      C(35) => N1,
      C(34) => N1,
      C(33) => N1,
      C(32) => N1,
      C(31) => N1,
      C(30) => N1,
      C(29) => N1,
      C(28) => N1,
      C(27) => N1,
      C(26) => N1,
      C(25) => N1,
      C(24) => N1,
      C(23) => N1,
      C(22) => N1,
      C(21) => N1,
      C(20) => N1,
      C(19) => N1,
      C(18) => N1,
      C(17) => N1,
      C(16) => N1,
      C(15) => N1,
      C(14) => N1,
      C(13) => N1,
      C(12) => N1,
      C(11) => N1,
      C(10) => N1,
      C(9) => N1,
      C(8) => N1,
      C(7) => N1,
      C(6) => N1,
      C(5) => N1,
      C(4) => N1,
      C(3) => N1,
      C(2) => N1,
      C(1) => N1,
      C(0) => N1,
      CARRYOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_CARRYOUT_0_UNCONNECTED,
      INMODE(4) => N0,
      INMODE(3) => N0,
      INMODE(2) => N1,
      INMODE(1) => N0,
      INMODE(0) => N0,
      BCIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => Core0_EX_OpA_32_dff_11_16_Q,
      B(15) => Core0_EX_OpA_32_dff_11_15_Q,
      B(14) => Core0_EX_OpA_32_dff_11_14_Q,
      B(13) => Core0_EX_OpA_32_dff_11_13_Q,
      B(12) => Core0_EX_OpA_32_dff_11_12_Q,
      B(11) => Core0_EX_OpA_32_dff_11_11_Q,
      B(10) => Core0_EX_OpA_32_dff_11_10_Q,
      B(9) => Core0_EX_OpA_32_dff_11_9_Q,
      B(8) => Core0_EX_OpA_32_dff_11_8_Q,
      B(7) => Core0_EX_OpA_32_dff_11_7_Q,
      B(6) => Core0_EX_OpA_32_dff_11_6_Q,
      B(5) => Core0_EX_OpA_32_dff_11_5_Q,
      B(4) => Core0_EX_OpA_32_dff_11_4_Q,
      B(3) => Core0_EX_OpA_32_dff_11_3_Q,
      B(2) => Core0_EX_OpA_32_dff_11_2_Q,
      B(1) => Core0_EX_OpA_32_dff_11_1_Q,
      B(0) => Core0_EX_OpA_32_dff_11_0_Q,
      BCOUT(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_BCOUT_0_UNCONNECTED,
      D(24) => N0,
      D(23) => N0,
      D(22) => N0,
      D(21) => N0,
      D(20) => N0,
      D(19) => N0,
      D(18) => N0,
      D(17) => N0,
      D(16) => N0,
      D(15) => N0,
      D(14) => N0,
      D(13) => N0,
      D(12) => N0,
      D(11) => N0,
      D(10) => N0,
      D(9) => N0,
      D(8) => N0,
      D(7) => N0,
      D(6) => N0,
      D(5) => N0,
      D(4) => N0,
      D(3) => N0,
      D(2) => N0,
      D(1) => N0,
      D(0) => N0,
      P(47) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_47_UNCONNECTED,
      P(46) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_46_UNCONNECTED,
      P(45) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_45_UNCONNECTED,
      P(44) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_44_UNCONNECTED,
      P(43) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_43_UNCONNECTED,
      P(42) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_42_UNCONNECTED,
      P(41) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_41_UNCONNECTED,
      P(40) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_40_UNCONNECTED,
      P(39) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_39_UNCONNECTED,
      P(38) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_38_UNCONNECTED,
      P(37) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_37_UNCONNECTED,
      P(36) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_36_UNCONNECTED,
      P(35) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_35_UNCONNECTED,
      P(34) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_34_UNCONNECTED,
      P(33) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_33_UNCONNECTED,
      P(32) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_32_UNCONNECTED,
      P(31) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_31_UNCONNECTED,
      P(30) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_30_UNCONNECTED,
      P(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_29_UNCONNECTED,
      P(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_28_UNCONNECTED,
      P(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_27_UNCONNECTED,
      P(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_26_UNCONNECTED,
      P(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_25_UNCONNECTED,
      P(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_24_UNCONNECTED,
      P(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_23_UNCONNECTED,
      P(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_22_UNCONNECTED,
      P(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_21_UNCONNECTED,
      P(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_20_UNCONNECTED,
      P(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_19_UNCONNECTED,
      P(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_18_UNCONNECTED,
      P(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_P_17_UNCONNECTED,
      P(16) => Core0_uALU_uMultiplier_auxRes(16),
      P(15) => Core0_uALU_uMultiplier_auxRes(15),
      P(14) => Core0_uALU_uMultiplier_auxRes(14),
      P(13) => Core0_uALU_uMultiplier_auxRes(13),
      P(12) => Core0_uALU_uMultiplier_auxRes(12),
      P(11) => Core0_uALU_uMultiplier_auxRes(11),
      P(10) => Core0_uALU_uMultiplier_auxRes(10),
      P(9) => Core0_uALU_uMultiplier_auxRes(9),
      P(8) => Core0_uALU_uMultiplier_auxRes(8),
      P(7) => Core0_uALU_uMultiplier_auxRes(7),
      P(6) => Core0_uALU_uMultiplier_auxRes(6),
      P(5) => Core0_uALU_uMultiplier_auxRes(5),
      P(4) => Core0_uALU_uMultiplier_auxRes(4),
      P(3) => Core0_uALU_uMultiplier_auxRes(3),
      P(2) => Core0_uALU_uMultiplier_auxRes(2),
      P(1) => Core0_uALU_uMultiplier_auxRes(1),
      P(0) => Core0_uALU_uMultiplier_auxRes(0),
      A(29) => N1,
      A(28) => N1,
      A(27) => N1,
      A(26) => N1,
      A(25) => N1,
      A(24) => N0,
      A(23) => N0,
      A(22) => N0,
      A(21) => N0,
      A(20) => N0,
      A(19) => N0,
      A(18) => N0,
      A(17) => N0,
      A(16) => Core0_EX_OpB_32_dff_13_16_Q,
      A(15) => Core0_EX_OpB_32_dff_13_15_Q,
      A(14) => Core0_EX_OpB_32_dff_13_14_Q,
      A(13) => Core0_EX_OpB_32_dff_13_13_Q,
      A(12) => Core0_EX_OpB_32_dff_13_12_Q,
      A(11) => Core0_EX_OpB_32_dff_13_11_Q,
      A(10) => Core0_EX_OpB_32_dff_13_10_Q,
      A(9) => Core0_EX_OpB_32_dff_13_9_Q,
      A(8) => Core0_EX_OpB_32_dff_13_8_Q,
      A(7) => Core0_EX_OpB_32_dff_13_7_Q,
      A(6) => Core0_EX_OpB_32_dff_13_6_Q,
      A(5) => Core0_EX_OpB_32_dff_13_5_Q,
      A(4) => Core0_EX_OpB_32_dff_13_4_1_3891,
      A(3) => Core0_EX_OpB_32_dff_13_3_1_3889,
      A(2) => Core0_EX_OpB_32_dff_13_2_1_3890,
      A(1) => Core0_EX_OpB_32_dff_13_1_1_3887,
      A(0) => Core0_EX_OpB_32_dff_13_0_1_3888,
      PCOUT(47) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_47,
      PCOUT(46) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_46,
      PCOUT(45) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_45,
      PCOUT(44) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_44,
      PCOUT(43) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_43,
      PCOUT(42) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_42,
      PCOUT(41) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_41,
      PCOUT(40) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_40,
      PCOUT(39) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_39,
      PCOUT(38) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_38,
      PCOUT(37) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_37,
      PCOUT(36) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_36,
      PCOUT(35) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_35,
      PCOUT(34) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_34,
      PCOUT(33) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_33,
      PCOUT(32) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_32,
      PCOUT(31) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_31,
      PCOUT(30) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_30,
      PCOUT(29) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_29,
      PCOUT(28) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_28,
      PCOUT(27) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_27,
      PCOUT(26) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_26,
      PCOUT(25) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_25,
      PCOUT(24) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_24,
      PCOUT(23) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_23,
      PCOUT(22) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_22,
      PCOUT(21) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_21,
      PCOUT(20) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_20,
      PCOUT(19) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_19,
      PCOUT(18) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_18,
      PCOUT(17) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_17,
      PCOUT(16) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_16,
      PCOUT(15) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_15,
      PCOUT(14) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_14,
      PCOUT(13) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_13,
      PCOUT(12) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_12,
      PCOUT(11) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_11,
      PCOUT(10) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_10,
      PCOUT(9) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_9,
      PCOUT(8) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_8,
      PCOUT(7) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_7,
      PCOUT(6) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_6,
      PCOUT(5) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_5,
      PCOUT(4) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_4,
      PCOUT(3) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_3,
      PCOUT(2) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_2,
      PCOUT(1) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_1,
      PCOUT(0) => Core0_uALU_Mmult_uMultiplier_auxRes_PCOUT_to_Mmult_uMultiplier_auxRes1_PCIN_0,
      ACIN(29) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Core0_uALU_Mmult_uMultiplier_auxRes_ACIN_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0
    );
  Core0_Mmux_MemWriteData1111 : LUT5
    generic map(
      INIT => X"9B9FFFFF"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_MEM_ExResult_31_dff_21_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData111
    );
  Core0_Mmux_WB_RegDin241 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_29_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(29),
      O => Core0_WB_RegDin(29)
    );
  Core0_Mmux_WB_RegDin101 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_17_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(17),
      O => Core0_WB_RegDin(17)
    );
  Core0_Mmux_WB_RegDin91 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_16_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(16),
      O => Core0_WB_RegDin(16)
    );
  Core0_Mmux_WB_RegDin111 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_18_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(18),
      O => Core0_WB_RegDin(18)
    );
  Core0_Mmux_WB_RegDin121 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_19_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(19),
      O => Core0_WB_RegDin(19)
    );
  Core0_Mmux_WB_RegDin221 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_27_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(27),
      O => Core0_WB_RegDin(27)
    );
  Core0_Mmux_WB_RegDin211 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_26_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(26),
      O => Core0_WB_RegDin(26)
    );
  Core0_Mmux_WB_RegDin151 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_20_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(20),
      O => Core0_WB_RegDin(20)
    );
  Core0_Mmux_WB_RegDin231 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_28_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(28),
      O => Core0_WB_RegDin(28)
    );
  Core0_Mmux_WB_RegDin161 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_21_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(21),
      O => Core0_WB_RegDin(21)
    );
  Core0_Mmux_WB_RegDin171 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_22_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(22),
      O => Core0_WB_RegDin(22)
    );
  Core0_Mmux_WB_RegDin201 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_25_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(25),
      O => Core0_WB_RegDin(25)
    );
  Core0_Mmux_WB_RegDin181 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_23_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(23),
      O => Core0_WB_RegDin(23)
    );
  Core0_Mmux_WB_RegDin271 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_30_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(30),
      O => Core0_WB_RegDin(30)
    );
  Core0_Mmux_WB_RegDin191 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_24_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(24),
      O => Core0_WB_RegDin(24)
    );
  Core0_Mmux_WB_RegDin281 : LUT5
    generic map(
      INIT => X"B88A888A"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_31_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => MemReadData(31),
      O => Core0_WB_RegDin(31)
    );
  Core0_Mmux_MemWriteData21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(0),
      I2 => Core0_WB_StoreData_31_dff_44_0_Q,
      O => MemWData_0_OBUF_65
    );
  Core0_Mmux_MemWriteData241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(1),
      I2 => Core0_WB_StoreData_31_dff_44_1_Q,
      O => MemWData_1_OBUF_64
    );
  Core0_Mmux_MemWriteData461 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(2),
      I2 => Core0_WB_StoreData_31_dff_44_2_Q,
      O => MemWData_2_OBUF_63
    );
  Core0_Mmux_MemWriteData521 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(3),
      I2 => Core0_WB_StoreData_31_dff_44_3_Q,
      O => MemWData_3_OBUF_62
    );
  Core0_Mmux_MemWriteData541 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(4),
      I2 => Core0_WB_StoreData_31_dff_44_4_Q,
      O => MemWData_4_OBUF_61
    );
  Core0_Mmux_MemWriteData561 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(5),
      I2 => Core0_WB_StoreData_31_dff_44_5_Q,
      O => MemWData_5_OBUF_60
    );
  Core0_Mmux_MemWriteData581 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(6),
      I2 => Core0_WB_StoreData_31_dff_44_6_Q,
      O => MemWData_6_OBUF_59
    );
  Core0_Mmux_MemWriteData601 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData111,
      I1 => MemReadData(7),
      I2 => Core0_WB_StoreData_31_dff_44_7_Q,
      O => MemWData_7_OBUF_58
    );
  Core0_GND_5_o_WB_MemCTRL_2_equal_56_o1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      O => Core0_GND_5_o_WB_MemCTRL_2_equal_56_o
    );
  Core0_uDecoder_Mmux_ExCTRL32 : LUT6
    generic map(
      INIT => X"8088000080888088"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      I1 => Core0_uDecoder_Mmux_ExCTRL31,
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I3 => I(26),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o,
      I5 => I(0),
      O => Core0_ID_ExCTRL(2)
    );
  Core0_uDecoder_Mmux_ExOpA2111 : LUT6
    generic map(
      INIT => X"4444444FFFFFFFFF"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I1 => I(26),
      I2 => I(5),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I4 => I(6),
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      O => Core0_uDecoder_Mmux_ExOpA211
    );
  Core0_uDecoder_Mmux_ExOpB2411 : LUT6
    generic map(
      INIT => X"45554545FFFFFFFF"
    )
    port map (
      I0 => I(29),
      I1 => Core0_uDecoder_Mmux_ExOpB732,
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I4 => I(26),
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      O => Core0_uDecoder_Mmux_ExOpB241
    );
  Core0_uDecoder_PWR_7_o_I_19_AND_4_o21 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(27),
      I1 => I(19),
      I2 => I(26),
      I3 => I(28),
      I4 => I(30),
      I5 => I(31),
      O => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2
    );
  Core0_uDecoder_NewFlagKValue_5_1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(27),
      I1 => I(29),
      I2 => I(26),
      I3 => I(28),
      I4 => I(30),
      I5 => I(31),
      O => Core0_uDecoder_NewFlagKValue
    );
  Core0_uDecoder_Mmux_BrPC91 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(2),
      I4 => Core0_ID_RegDB(2),
      I5 => Core0_ID_PC_15_dff_4_2_Q,
      O => Core0_ID_BrPC(2)
    );
  Core0_uDecoder_Mmux_BrPC81 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(1),
      I4 => Core0_ID_RegDB(1),
      I5 => Core0_ID_PC_15_dff_4_1_Q,
      O => Core0_ID_BrPC(1)
    );
  Core0_uDecoder_Mmux_BrPC71 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(15),
      I4 => Core0_ID_RegDB(15),
      I5 => Core0_ID_PC_15_dff_4_15_Q,
      O => Core0_ID_BrPC(15)
    );
  Core0_uDecoder_Mmux_BrPC61 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(14),
      I4 => Core0_ID_RegDB(14),
      I5 => Core0_ID_PC_15_dff_4_14_Q,
      O => Core0_ID_BrPC(14)
    );
  Core0_uDecoder_Mmux_BrPC51 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(13),
      I4 => Core0_ID_RegDB(13),
      I5 => Core0_ID_PC_15_dff_4_13_Q,
      O => Core0_ID_BrPC(13)
    );
  Core0_uDecoder_Mmux_BrPC41 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(12),
      I4 => Core0_ID_RegDB(12),
      I5 => Core0_ID_PC_15_dff_4_12_Q,
      O => Core0_ID_BrPC(12)
    );
  Core0_uDecoder_Mmux_BrPC31 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(11),
      I4 => Core0_ID_RegDB(11),
      I5 => Core0_ID_PC_15_dff_4_11_Q,
      O => Core0_ID_BrPC(11)
    );
  Core0_uDecoder_Mmux_BrPC21 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(10),
      I4 => Core0_ID_RegDB(10),
      I5 => Core0_ID_PC_15_dff_4_10_Q,
      O => Core0_ID_BrPC(10)
    );
  Core0_uDecoder_Mmux_BrPC17 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(0),
      I4 => Core0_ID_RegDB(0),
      I5 => Core0_ID_PC_15_dff_4_0_Q,
      O => Core0_ID_BrPC(0)
    );
  Core0_uDecoder_Mmux_BrPC161 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(9),
      I4 => Core0_ID_RegDB(9),
      I5 => Core0_ID_PC_15_dff_4_9_Q,
      O => Core0_ID_BrPC(9)
    );
  Core0_uDecoder_Mmux_BrPC151 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(8),
      I4 => Core0_ID_RegDB(8),
      I5 => Core0_ID_PC_15_dff_4_8_Q,
      O => Core0_ID_BrPC(8)
    );
  Core0_uDecoder_Mmux_BrPC141 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(7),
      I4 => Core0_ID_RegDB(7),
      I5 => Core0_ID_PC_15_dff_4_7_Q,
      O => Core0_ID_BrPC(7)
    );
  Core0_uDecoder_Mmux_BrPC131 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(6),
      I4 => Core0_ID_RegDB(6),
      I5 => Core0_ID_PC_15_dff_4_6_Q,
      O => Core0_ID_BrPC(6)
    );
  Core0_uDecoder_Mmux_BrPC121 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(5),
      I4 => Core0_ID_RegDB(5),
      I5 => Core0_ID_PC_15_dff_4_5_Q,
      O => Core0_ID_BrPC(5)
    );
  Core0_uDecoder_Mmux_BrPC111 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(4),
      I4 => Core0_ID_RegDB(4),
      I5 => Core0_ID_PC_15_dff_4_4_Q,
      O => Core0_ID_BrPC(4)
    );
  Core0_uDecoder_Mmux_BrPC101 : LUT6
    generic map(
      INIT => X"7FF75DD52AA20880"
    )
    port map (
      I0 => Core0_uDecoder_PWR_7_o_I_19_AND_4_o2,
      I1 => I(29),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => I(3),
      I4 => Core0_ID_RegDB(3),
      I5 => Core0_ID_PC_15_dff_4_3_Q,
      O => Core0_ID_BrPC(3)
    );
  Core0_uDecoder_Mmux_ExOpA851 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(31),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(31)
    );
  Core0_uDecoder_Mmux_ExOpA811 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(30),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(30)
    );
  Core0_uDecoder_Mmux_ExOpA761 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(29),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(29)
    );
  Core0_uDecoder_Mmux_ExOpA721 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(28),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(28)
    );
  Core0_uDecoder_Mmux_ExOpA681 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(27),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(27)
    );
  Core0_uDecoder_Mmux_ExOpA641 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(26),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(26)
    );
  Core0_uDecoder_Mmux_ExOpA601 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(25),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(25)
    );
  Core0_uDecoder_Mmux_ExOpA561 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(24),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(24)
    );
  Core0_uDecoder_Mmux_ExOpA521 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(23),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(23)
    );
  Core0_uDecoder_Mmux_ExOpA481 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(22),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(22)
    );
  Core0_uDecoder_Mmux_ExOpA441 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(21),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(21)
    );
  Core0_uDecoder_Mmux_ExOpA401 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(20),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(20)
    );
  Core0_uDecoder_Mmux_ExOpA351 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(19),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(19)
    );
  Core0_uDecoder_Mmux_ExOpA311 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(18),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(18)
    );
  Core0_uDecoder_Mmux_ExOpA271 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(17),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(17)
    );
  Core0_uDecoder_Mmux_ExOpA231 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA232,
      I1 => Core0_ID_RegDA(16),
      I2 => Core0_uDecoder_Mmux_ExOpA233,
      I3 => Core0_uDecoder_Mmux_ExOpA234_661,
      O => Core0_ID_ExOpA(16)
    );
  Core0_uDecoder_Mmux_ExOpA41 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(10),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(10)
    );
  Core0_uDecoder_Mmux_ExOpA71 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(11),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(11)
    );
  Core0_uDecoder_Mmux_ExOpA131 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(13),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(13)
    );
  Core0_uDecoder_Mmux_ExOpA161 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(14),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(14)
    );
  Core0_uDecoder_Mmux_ExOpA191 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(15),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(15)
    );
  Core0_uDecoder_Mmux_ExOpA961 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(8),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(8)
    );
  Core0_uDecoder_Mmux_ExOpA991 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(9),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(9)
    );
  Core0_uDecoder_Mmux_ExOpA102 : LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA104,
      I1 => Core0_ID_RegDA(12),
      I2 => Core0_uDecoder_Mmux_ExOpA101,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_Mmux_ExOpA105_662,
      O => Core0_ID_ExOpA(12)
    );
  Core0_uDecoder_Mmux_ExOpA2331 : LUT6
    generic map(
      INIT => X"A8FFA8FFA8FFA8A8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA102_670,
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      I2 => Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o,
      I3 => Core0_uDecoder_GND_7_o_INV_155_o,
      I4 => Core0_uDecoder_GND_7_o_IModifier_0_AND_14_o,
      I5 => Core0_uDecoder_GND_7_o_INV_170_o,
      O => Core0_uDecoder_Mmux_ExOpA233
    );
  Core0_uDecoder_Mmux_RegWE11 : LUT6
    generic map(
      INIT => X"11111115FFFFFFFF"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(29),
      I3 => I(26),
      I4 => I(27),
      I5 => I(28),
      O => Core0_ID_RegWE
    );
  Core0_uDecoder_Mmux_MemCTRL21 : LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(26),
      I3 => I(27),
      O => Core0_ID_MemCTRL(1)
    );
  Core0_uDecoder_Mmux_MemCTRL31 : LUT5
    generic map(
      INIT => X"00808080"
    )
    port map (
      I0 => I(28),
      I1 => I(30),
      I2 => I(31),
      I3 => I(26),
      I4 => I(27),
      O => Core0_ID_MemCTRL(2)
    );
  Core0_uDecoder_Mmux_MemCTRL11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(26),
      O => Core0_ID_MemCTRL(0)
    );
  Core0_uDecoder_GND_7_o_INV_170_o1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => I(26),
      I1 => I(29),
      I2 => I(31),
      I3 => I(30),
      O => Core0_uDecoder_GND_7_o_INV_170_o
    );
  Core0_uDecoder_GND_7_o_INV_155_o1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => I(26),
      I1 => I(31),
      I2 => I(30),
      O => Core0_uDecoder_GND_7_o_INV_155_o
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o1 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(28),
      I3 => I(27),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I(31),
      I1 => I(30),
      I2 => I(29),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o
    );
  Core0_uDecoder_Mmux_ExOpA2021 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I1 => I(5),
      I2 => I(6),
      O => Core0_uDecoder_Mmux_ExOpA202
    );
  Core0_uDecoder_Mmux_ExOpA111 : LUT5
    generic map(
      INIT => X"FFFF0001"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      I1 => Core0_uDecoder_GND_7_o_IModifier_0_AND_14_o,
      I2 => Core0_uDecoder_GND_7_o_INV_170_o,
      I3 => Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o,
      I4 => Core0_uDecoder_GND_7_o_INV_155_o,
      O => Core0_uDecoder_Mmux_ExOpA111_672
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(28),
      I3 => I(29),
      I4 => I(27),
      I5 => I(26),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_358_o1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => I(31),
      I1 => I(30),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_358_o
    );
  Core0_uDecoder_n0118_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I(1),
      I1 => I(0),
      O => Core0_uDecoder_n0118
    );
  Core0_uRF_WE_PWR_10_o_AND_94_o1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(24),
      I3 => I(23),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_94_o
    );
  Core0_uRF_WE_PWR_10_o_AND_92_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(24),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_92_o
    );
  Core0_uRF_WE_PWR_10_o_AND_90_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(24),
      I1 => I(25),
      I2 => I(22),
      I3 => I(21),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_90_o
    );
  Core0_uRF_WE_PWR_10_o_AND_88_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(25),
      I2 => I(22),
      I3 => I(24),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_88_o
    );
  Core0_uRF_WE_PWR_10_o_AND_78_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(25),
      I2 => I(24),
      I3 => I(22),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_78_o
    );
  Core0_uRF_WE_PWR_10_o_AND_76_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(25),
      I2 => I(24),
      I3 => I(22),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_76_o
    );
  Core0_uRF_WE_PWR_10_o_AND_74_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(22),
      I1 => I(25),
      I2 => I(24),
      I3 => I(21),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_74_o
    );
  Core0_uRF_WE_PWR_10_o_AND_72_o1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(24),
      I3 => I(23),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_72_o
    );
  Core0_uRF_WE_PWR_10_o_AND_102_o1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(24),
      I3 => I(23),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_102_o
    );
  Core0_uRF_WE_PWR_10_o_AND_100_o1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(24),
      I3 => I(21),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_100_o
    );
  Core0_uRF_WE_PWR_10_o_AND_98_o1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(21),
      I2 => I(24),
      I3 => I(22),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_98_o
    );
  Core0_uRF_WE_PWR_10_o_AND_96_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(24),
      I1 => I(25),
      I2 => I(21),
      I3 => I(23),
      I4 => I(22),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_96_o
    );
  Core0_uRF_WE_PWR_10_o_AND_86_o1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(21),
      I3 => I(24),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_86_o
    );
  Core0_uRF_WE_PWR_10_o_AND_84_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(22),
      I1 => I(25),
      I2 => I(21),
      I3 => I(23),
      I4 => I(24),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_84_o
    );
  Core0_uRF_WE_PWR_10_o_AND_82_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(25),
      I2 => I(22),
      I3 => I(23),
      I4 => I(24),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_82_o
    );
  Core0_uRF_WE_PWR_10_o_AND_80_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(25),
      I2 => I(22),
      I3 => I(23),
      I4 => I(24),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_PWR_10_o_AND_80_o
    );
  Core0_uRF_WE_GND_10_o_AND_70_o1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(23),
      I2 => Core0_WB_RegWE_319,
      I3 => I(25),
      I4 => I(22),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_70_o
    );
  Core0_uRF_WE_GND_10_o_AND_62_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_RegWE_319,
      I1 => I(22),
      I2 => I(23),
      I3 => I(21),
      I4 => I(25),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_62_o
    );
  Core0_uRF_idTable_15_4_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(15)
    );
  Core0_uRF_idTable_11_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(11)
    );
  Core0_uRF_idTable_31_4_1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(31)
    );
  Core0_uRF_idTable_27_4_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I(25),
      I1 => I(23),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(27)
    );
  Core0_uRF_WE_GND_10_o_AND_68_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_RegWE_319,
      I1 => I(22),
      I2 => I(25),
      I3 => I(23),
      I4 => I(21),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_68_o
    );
  Core0_uRF_WE_GND_10_o_AND_60_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(25),
      I3 => Core0_WB_RegWE_319,
      I4 => I(21),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_60_o
    );
  Core0_uRF_idTable_14_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(25),
      I1 => I(21),
      I2 => I(23),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(14)
    );
  Core0_uRF_idTable_10_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(24),
      I3 => I(25),
      I4 => I(21),
      O => Core0_uRF_idTable(10)
    );
  Core0_uRF_idTable_30_4_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I(25),
      I1 => I(21),
      I2 => I(23),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(30)
    );
  Core0_uRF_idTable_26_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(23),
      I1 => I(21),
      I2 => I(25),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(26)
    );
  Core0_uRF_WE_GND_10_o_AND_66_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_RegWE_319,
      I1 => I(23),
      I2 => I(25),
      I3 => I(21),
      I4 => I(22),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_66_o
    );
  Core0_uRF_WE_GND_10_o_AND_58_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(23),
      I1 => Core0_WB_RegWE_319,
      I2 => I(25),
      I3 => I(21),
      I4 => I(22),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_58_o
    );
  Core0_uRF_idTable_13_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(25),
      I1 => I(22),
      I2 => I(21),
      I3 => I(23),
      I4 => I(24),
      O => Core0_uRF_idTable(13)
    );
  Core0_uRF_idTable_9_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(23),
      I1 => I(21),
      I2 => I(24),
      I3 => I(25),
      I4 => I(22),
      O => Core0_uRF_idTable(9)
    );
  Core0_uRF_idTable_29_4_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I(25),
      I1 => I(22),
      I2 => I(21),
      I3 => I(23),
      I4 => I(24),
      O => Core0_uRF_idTable(29)
    );
  Core0_uRF_idTable_25_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(21),
      I3 => I(25),
      I4 => I(24),
      O => Core0_uRF_idTable(25)
    );
  Core0_uRF_WE_GND_10_o_AND_64_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(25),
      I1 => Core0_WB_RegWE_319,
      I2 => I(21),
      I3 => I(23),
      I4 => I(22),
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_64_o
    );
  Core0_uRF_WE_GND_10_o_AND_56_o1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => Core0_WB_RegWE_319,
      I5 => I(24),
      O => Core0_uRF_WE_GND_10_o_AND_56_o
    );
  Core0_uRF_idTable_12_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(25),
      I1 => I(23),
      I2 => I(24),
      I3 => I(21),
      I4 => I(22),
      O => Core0_uRF_idTable(12)
    );
  Core0_uRF_idTable_8_4_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(8)
    );
  Core0_uRF_idTable_28_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(23),
      I3 => I(25),
      I4 => I(24),
      O => Core0_uRF_idTable(28)
    );
  Core0_uRF_idTable_24_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(24),
      I3 => I(21),
      I4 => I(22),
      O => Core0_uRF_idTable(24)
    );
  Core0_uRF_WE_GND_10_o_AND_54_o1 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(24),
      I3 => I(23),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_GND_10_o_AND_54_o
    );
  Core0_uRF_WE_GND_10_o_AND_52_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(24),
      I3 => I(23),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_GND_10_o_AND_52_o
    );
  Core0_uRF_WE_GND_10_o_AND_50_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(22),
      I1 => I(21),
      I2 => I(24),
      I3 => I(23),
      I4 => I(25),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_GND_10_o_AND_50_o
    );
  Core0_uRF_WE_GND_10_o_AND_48_o1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => I(21),
      I1 => I(22),
      I2 => I(24),
      I3 => I(25),
      I4 => I(23),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_GND_10_o_AND_48_o
    );
  Core0_uRF_WE_GND_10_o_AND_46_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(25),
      I3 => I(21),
      I4 => I(24),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_GND_10_o_AND_46_o
    );
  Core0_uRF_idTable_3_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(21),
      I3 => I(25),
      I4 => I(24),
      O => Core0_uRF_idTable(3)
    );
  Core0_uRF_idTable_7_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(25),
      I1 => I(24),
      I2 => I(21),
      I3 => I(22),
      I4 => I(23),
      O => Core0_uRF_idTable(7)
    );
  Core0_uRF_idTable_23_4_1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => I(25),
      I1 => I(24),
      I2 => I(21),
      I3 => I(22),
      I4 => I(23),
      O => Core0_uRF_idTable(23)
    );
  Core0_uRF_idTable_19_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(23),
      I1 => I(24),
      I2 => I(21),
      I3 => I(22),
      I4 => I(25),
      O => Core0_uRF_idTable(19)
    );
  Core0_uRF_WE_GND_10_o_AND_44_o1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(24),
      I4 => I(22),
      I5 => Core0_WB_RegWE_319,
      O => Core0_uRF_WE_GND_10_o_AND_44_o
    );
  Core0_uRF_idTable_2_4_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(24),
      I4 => I(22),
      O => Core0_uRF_idTable(2)
    );
  Core0_uRF_idTable_6_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(25),
      I1 => I(22),
      I2 => I(23),
      I3 => I(21),
      I4 => I(24),
      O => Core0_uRF_idTable(6)
    );
  Core0_uRF_idTable_22_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(21),
      I1 => I(24),
      I2 => I(23),
      I3 => I(22),
      I4 => I(25),
      O => Core0_uRF_idTable(22)
    );
  Core0_uRF_idTable_18_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(23),
      I1 => I(22),
      I2 => I(25),
      I3 => I(21),
      I4 => I(24),
      O => Core0_uRF_idTable(18)
    );
  Core0_uRF_WE_GND_10_o_AND_42_o1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(22),
      I3 => I(24),
      I4 => Core0_WB_RegWE_319,
      I5 => I(21),
      O => Core0_uRF_WE_GND_10_o_AND_42_o
    );
  Core0_uRF_idTable_1_4_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(22),
      I3 => I(24),
      I4 => I(21),
      O => Core0_uRF_idTable(1)
    );
  Core0_uRF_idTable_5_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(25),
      I1 => I(23),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(5)
    );
  Core0_uRF_idTable_21_4_1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(22),
      I1 => I(24),
      I2 => I(21),
      I3 => I(23),
      I4 => I(25),
      O => Core0_uRF_idTable(21)
    );
  Core0_uRF_idTable_17_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(17)
    );
  Core0_uRF_idTable_0_4_1 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => I(23),
      I1 => I(25),
      I2 => I(21),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(0)
    );
  Core0_uRF_idTable_4_4_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => I(25),
      I1 => I(21),
      I2 => I(22),
      I3 => I(24),
      I4 => I(23),
      O => Core0_uRF_idTable(4)
    );
  Core0_uRF_idTable_20_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(21),
      I1 => I(25),
      I2 => I(23),
      I3 => I(22),
      I4 => I(24),
      O => Core0_uRF_idTable(20)
    );
  Core0_uRF_idTable_16_4_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => I(23),
      I1 => I(21),
      I2 => I(22),
      I3 => I(24),
      I4 => I(25),
      O => Core0_uRF_idTable(16)
    );
  Core0_uRF_AIsValid1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Core0_uRF_OpA_4_memTable_31_Mux_36_o,
      I1 => Core0_uRF_OpA_4_wbTable_31_Mux_37_o,
      I2 => Core0_uRF_OpA_4_exTable_31_Mux_35_o,
      O => Core0_RF_ValidA
    );
  Core0_uBranchCTRL_Mmux_PCIncrement1011 : LUT5
    generic map(
      INIT => X"B1A9B28E"
    )
    port map (
      I0 => Core0_ID_BrCond(0),
      I1 => Core0_ID_BrCond(2),
      I2 => Core0_ID_BrCond(1),
      I3 => Core0_ID_RegDA(31),
      I4 => Core0_uBranchCTRL_FlagZ,
      O => Core0_uBranchCTRL_Mmux_PCIncrement101
    );
  Core0_uBranchCTRL_Mmux_NextPC17 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_0_Q,
      I2 => Core0_ID_BrPC(0),
      O => Core0_ID_NextPC(0)
    );
  Core0_uBranchCTRL_Mmux_NextPC21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_10_Q,
      I2 => Core0_ID_BrPC(10),
      O => Core0_ID_NextPC(10)
    );
  Core0_uBranchCTRL_Mmux_NextPC31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_11_Q,
      I2 => Core0_ID_BrPC(11),
      O => Core0_ID_NextPC(11)
    );
  Core0_uBranchCTRL_Mmux_NextPC41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_12_Q,
      I2 => Core0_ID_BrPC(12),
      O => Core0_ID_NextPC(12)
    );
  Core0_uBranchCTRL_Mmux_NextPC51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_13_Q,
      I2 => Core0_ID_BrPC(13),
      O => Core0_ID_NextPC(13)
    );
  Core0_uBranchCTRL_Mmux_NextPC61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_14_Q,
      I2 => Core0_ID_BrPC(14),
      O => Core0_ID_NextPC(14)
    );
  Core0_uBranchCTRL_Mmux_NextPC71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_15_Q,
      I2 => Core0_ID_BrPC(15),
      O => Core0_ID_NextPC(15)
    );
  Core0_uBranchCTRL_Mmux_NextPC81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_1_Q,
      I2 => Core0_ID_BrPC(1),
      O => Core0_ID_NextPC(1)
    );
  Core0_uBranchCTRL_Mmux_NextPC91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_2_Q,
      I2 => Core0_ID_BrPC(2),
      O => Core0_ID_NextPC(2)
    );
  Core0_uBranchCTRL_Mmux_NextPC101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_3_Q,
      I2 => Core0_ID_BrPC(3),
      O => Core0_ID_NextPC(3)
    );
  Core0_uBranchCTRL_Mmux_NextPC111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_4_Q,
      I2 => Core0_ID_BrPC(4),
      O => Core0_ID_NextPC(4)
    );
  Core0_uBranchCTRL_Mmux_NextPC121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_5_Q,
      I2 => Core0_ID_BrPC(5),
      O => Core0_ID_NextPC(5)
    );
  Core0_uBranchCTRL_Mmux_NextPC131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_6_Q,
      I2 => Core0_ID_BrPC(6),
      O => Core0_ID_NextPC(6)
    );
  Core0_uBranchCTRL_Mmux_NextPC141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_7_Q,
      I2 => Core0_ID_BrPC(7),
      O => Core0_ID_NextPC(7)
    );
  Core0_uBranchCTRL_Mmux_NextPC151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_8_Q,
      I2 => Core0_ID_BrPC(8),
      O => Core0_ID_NextPC(8)
    );
  Core0_uBranchCTRL_Mmux_NextPC161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_Data_Hazard_128,
      I1 => Core0_uBranchCTRL_PC_15_PCIncrement_15_add_15_OUT_9_Q,
      I2 => Core0_ID_BrPC(9),
      O => Core0_ID_NextPC(9)
    );
  Core0_uALU_OpC_INV_738_o51 : LUT6
    generic map(
      INIT => X"4444444444444E44"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_PWR_13_o_OpA_3_Mux_44_o,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_OpC_INV_738_o31,
      I4 => Core0_EX_OpB_32_dff_13_3_Q,
      I5 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_OpC_INV_738_o6
    );
  Core0_uALU_OpC_INV_738_o41 : LUT6
    generic map(
      INIT => X"4444444444444E44"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_PWR_13_o_OpA_2_Mux_45_o,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_n0344711,
      I4 => Core0_EX_OpB_32_dff_13_3_Q,
      I5 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_OpC_INV_738_o5
    );
  Core0_uALU_OpC_INV_738_o61 : LUT5
    generic map(
      INIT => X"444444E4"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_PWR_13_o_OpA_6_Mux_41_o,
      I2 => Core0_uALU_n034471_2985,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_OpC_INV_738_o7_3201
    );
  Core0_uALU_n0450_4_1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_n0450
    );
  Core0_uALU_n0418_4_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpB_32_dff_13_4_Q,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_n0418
    );
  Core0_uALU_n0164_1_1 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_19_Q,
      I3 => Core0_EX_OpA_32_dff_11_21_Q,
      I4 => Core0_EX_OpA_32_dff_11_20_Q,
      I5 => Core0_EX_OpA_32_dff_11_22_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91
    );
  Core0_uALU_n0344411 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpA_32_dff_11_19_Q,
      I3 => Core0_EX_OpA_32_dff_11_11_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      I5 => Core0_EX_OpA_32_dff_11_21_Q,
      O => Core0_uALU_n034441_2991
    );
  Core0_uALU_Res_20_1111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_11_Q,
      I3 => Core0_EX_OpA_32_dff_11_9_Q,
      I4 => Core0_EX_OpA_32_dff_11_10_Q,
      I5 => Core0_EX_OpA_32_dff_11_12_Q,
      O => Core0_uALU_Res_20_111
    );
  Core0_uALU_n03472111 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_2_Q,
      I3 => Core0_EX_OpA_32_dff_11_1_Q,
      I4 => Core0_uALU_n034443_2989,
      O => Core0_uALU_n0347211
    );
  Core0_uALU_n03447111 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_0_Q,
      O => Core0_uALU_n0344711
    );
  Core0_uALU_n0341311 : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_2_Q,
      I5 => Core0_uALU_n0337411,
      O => Core0_uALU_n034131_2952
    );
  Core0_uALU_n034731 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_uALU_OpC_INV_738_o311,
      O => Core0_uALU_n03474
    );
  Core0_uALU_n0344731 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_17_Q,
      I3 => Core0_EX_OpA_32_dff_11_15_Q,
      I4 => Core0_EX_OpA_32_dff_11_16_Q,
      I5 => Core0_EX_OpA_32_dff_11_18_Q,
      O => Core0_uALU_n034473_2982
    );
  Core0_uALU_Res_19_31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_10_Q,
      I3 => Core0_EX_OpA_32_dff_11_8_Q,
      I4 => Core0_EX_OpA_32_dff_11_9_Q,
      I5 => Core0_EX_OpA_32_dff_11_11_Q,
      O => Core0_uALU_Res_19_3_3001
    );
  Core0_uALU_Res_17_21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_8_Q,
      I3 => Core0_EX_OpA_32_dff_11_6_Q,
      I4 => Core0_EX_OpA_32_dff_11_7_Q,
      I5 => Core0_EX_OpA_32_dff_11_9_Q,
      O => Core0_uALU_Res_17_2
    );
  Core0_uALU_Res_25_111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_4_Q,
      I3 => Core0_EX_OpA_32_dff_11_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_3_Q,
      I5 => Core0_EX_OpA_32_dff_11_5_Q,
      O => Core0_uALU_Res_25_11
    );
  Core0_uALU_Res_19_21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_6_Q,
      I3 => Core0_EX_OpA_32_dff_11_4_Q,
      I4 => Core0_EX_OpA_32_dff_11_5_Q,
      I5 => Core0_EX_OpA_32_dff_11_7_Q,
      O => Core0_uALU_Res_19_2
    );
  Core0_uALU_Res_19_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_14_Q,
      I3 => Core0_EX_OpA_32_dff_11_12_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      I5 => Core0_EX_OpA_32_dff_11_15_Q,
      O => Core0_uALU_Res_19_4_2999
    );
  Core0_uALU_n0347_5_1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_n0347
    );
  Core0_uALU_Madd_n0164_cy_4_11 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_4_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_Madd_n0164_cy(4)
    );
  Core0_uALU_Res_20_11 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_Res_20_111,
      I3 => Core0_uALU_n034133_2955,
      I4 => Core0_uALU_n0347211,
      O => Core0_uALU_Res_20_1_2962
    );
  Core0_uALU_Res_25_3231 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_Res_25_323
    );
  Core0_uALU_Res_21_1111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_25_Q,
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      O => Core0_uALU_Res_21_111
    );
  Core0_uALU_n03473 : LUT6
    generic map(
      INIT => X"5554445411100010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_uALU_n034132_2954,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_uALU_Res_24_11_2988,
      I5 => Core0_uALU_n034131_2952,
      O => Core0_uALU_n03471
    );
  Core0_uALU_n0344431 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_4_Q,
      I2 => Core0_EX_OpA_32_dff_11_3_Q,
      O => Core0_uALU_n034443_2989
    );
  Core0_uALU_n034742 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_n034741,
      I4 => Core0_uALU_n0347211,
      O => Core0_uALU_n03475
    );
  Core0_uALU_n0347411 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_0_Q,
      O => Core0_uALU_n034741
    );
  Core0_uALU_Res_24_231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_6_Q,
      I2 => Core0_EX_OpA_32_dff_11_5_Q,
      O => Core0_uALU_Res_24_23
    );
  Core0_uALU_Res_20_2111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_14_Q,
      I2 => Core0_EX_OpA_32_dff_11_13_Q,
      O => Core0_uALU_Res_20_211
    );
  Core0_uALU_Res_25_221 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpA_32_dff_11_22_Q,
      I2 => Core0_EX_OpA_32_dff_11_14_Q,
      O => Core0_uALU_Res_25_22_2990
    );
  Core0_uALU_n034751 : LUT6
    generic map(
      INIT => X"0111010100100000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_uALU_OpC_INV_738_o311,
      I5 => Core0_uALU_Res_25_11,
      O => Core0_uALU_n03476
    );
  Core0_uALU_OpC_INV_738_o3111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_0_Q,
      O => Core0_uALU_OpC_INV_738_o311
    );
  Core0_uALU_n034771 : LUT5
    generic map(
      INIT => X"15110400"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_uALU_Res_25_11,
      I4 => Core0_uALU_n034711,
      O => Core0_uALU_n03478
    );
  Core0_uALU_n0344821 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_25_Q,
      I2 => Core0_EX_OpA_32_dff_11_24_Q,
      O => Core0_uALU_n034482_2994
    );
  Core0_uALU_Res_19_651 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Res_19_65
    );
  Core0_uALU_n035631 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_EX_OpA_32_dff_11_29_Q,
      I2 => Core0_uALU_Madd_n0164_xor_4_12,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_30_Q,
      O => Core0_uALU_n03564
    );
  Core0_uALU_n035621 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_EX_OpA_32_dff_11_28_Q,
      I2 => Core0_uALU_Madd_n0164_xor_4_12,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      O => Core0_uALU_n03563
    );
  Core0_uALU_Res_24_251 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Res_24_25
    );
  Core0_uALU_Res_17_3411 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_21_Q,
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      O => Core0_uALU_Res_17_341
    );
  Core0_uALU_Res_17_321 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_29_Q,
      I2 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Res_17_32
    );
  Core0_uALU_Res_19_631 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_24_Q,
      I2 => Core0_EX_OpA_32_dff_11_26_Q,
      O => Core0_uALU_Res_19_63
    );
  Core0_uALU_n0341421 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_20_Q,
      I2 => Core0_EX_OpA_32_dff_11_18_Q,
      O => Core0_uALU_n034142_2995
    );
  Core0_uALU_n0341331 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_19_Q,
      I3 => Core0_EX_OpA_32_dff_11_17_Q,
      I4 => Core0_uALU_n034142_2995,
      O => Core0_uALU_n034133_2955
    );
  Core0_uALU_Res_19_6421 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_27_Q,
      I2 => Core0_EX_OpA_32_dff_11_29_Q,
      O => Core0_uALU_Res_19_642
    );
  Core0_uALU_n03447511 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_26_Q,
      I2 => Core0_EX_OpA_32_dff_11_24_Q,
      O => Core0_uALU_n0344751
    );
  Core0_uALU_Res_17_331 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_26_Q,
      I2 => Core0_EX_OpA_32_dff_11_28_Q,
      O => Core0_uALU_Res_17_33
    );
  Core0_uALU_Res_0_61 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_0_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_Res_0_6
    );
  Core0_uALU_Res_0_411 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_0_Q,
      I1 => Core0_EX_CTRL_2_dff_9_2_Q,
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      O => Core0_uALU_Res_0_41
    );
  Core0_uALU_n0164_1_151 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_n0164_1_mmx_out5
    );
  Core0_uALU_Mmux_FlagC11 : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_0_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      I3 => Core0_EX_CTRL_2_dff_9_2_Q,
      I4 => Core0_uALU_uAddComp_auxRes(32),
      O => Core0_EX_FlagC
    );
  Core0_uALU_Madd_n0164_xor_1_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_n0164(1)
    );
  Core0_Mmux_WB_RegDin2 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin143_120,
      I1 => MemReadData(0),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(16),
      I4 => Core0_WB_ExResult_31_dff_42_0_Q,
      I5 => N2,
      O => Core0_WB_RegDin(0)
    );
  Core0_Mmux_WB_RegDin143 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin141,
      I1 => MemReadData(17),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(1),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(1)
    );
  Core0_Mmux_WB_RegDin383 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin381,
      I1 => MemReadData(23),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(7),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(7)
    );
  Core0_Mmux_WB_RegDin361 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_6_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_WB_RegDin36
    );
  Core0_Mmux_WB_RegDin362 : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_GND_5_o_WB_MemCTRL_2_equal_56_o,
      I1 => Core0_WB_ExResult_31_dff_42_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_1_Q,
      I3 => MemReadData(14),
      I4 => MemReadData(30),
      I5 => Core0_Mmux_WB_RegDin36,
      O => Core0_Mmux_WB_RegDin361_3534
    );
  Core0_Mmux_WB_RegDin363 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin361_3534,
      I1 => MemReadData(22),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(6),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(6)
    );
  Core0_Mmux_WB_RegDin341 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_5_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_WB_RegDin34
    );
  Core0_Mmux_WB_RegDin342 : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_GND_5_o_WB_MemCTRL_2_equal_56_o,
      I1 => Core0_WB_ExResult_31_dff_42_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_1_Q,
      I3 => MemReadData(13),
      I4 => MemReadData(29),
      I5 => Core0_Mmux_WB_RegDin34,
      O => Core0_Mmux_WB_RegDin341_3536
    );
  Core0_Mmux_WB_RegDin343 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin341_3536,
      I1 => MemReadData(21),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(5),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(5)
    );
  Core0_Mmux_WB_RegDin321 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_4_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_WB_RegDin32
    );
  Core0_Mmux_WB_RegDin322 : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_GND_5_o_WB_MemCTRL_2_equal_56_o,
      I1 => Core0_WB_ExResult_31_dff_42_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_1_Q,
      I3 => MemReadData(12),
      I4 => MemReadData(28),
      I5 => Core0_Mmux_WB_RegDin32,
      O => Core0_Mmux_WB_RegDin321_3538
    );
  Core0_Mmux_WB_RegDin323 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin321_3538,
      I1 => MemReadData(20),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(4),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(4)
    );
  Core0_Mmux_WB_RegDin301 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_3_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_WB_RegDin30
    );
  Core0_Mmux_WB_RegDin302 : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_GND_5_o_WB_MemCTRL_2_equal_56_o,
      I1 => Core0_WB_ExResult_31_dff_42_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_1_Q,
      I3 => MemReadData(11),
      I4 => MemReadData(27),
      I5 => Core0_Mmux_WB_RegDin30,
      O => Core0_Mmux_WB_RegDin301_3540
    );
  Core0_Mmux_WB_RegDin303 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin301_3540,
      I1 => MemReadData(19),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(3),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(3)
    );
  Core0_Mmux_WB_RegDin261 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_2_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_WB_RegDin26
    );
  Core0_Mmux_WB_RegDin262 : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_GND_5_o_WB_MemCTRL_2_equal_56_o,
      I1 => Core0_WB_ExResult_31_dff_42_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_1_Q,
      I3 => MemReadData(10),
      I4 => MemReadData(26),
      I5 => Core0_Mmux_WB_RegDin26,
      O => Core0_Mmux_WB_RegDin261_3542
    );
  Core0_Mmux_WB_RegDin263 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_WB_RegDin261_3542,
      I1 => MemReadData(18),
      I2 => Core0_Mmux_WB_RegDin144,
      I3 => MemReadData(2),
      I4 => Core0_Mmux_WB_RegDin143_120,
      O => Core0_WB_RegDin(2)
    );
  Core0_Mmux_MemWriteData322 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_7_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData321_3544
    );
  Core0_Mmux_MemWriteData323 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData32,
      I1 => Core0_Mmux_MemWriteData321_3544,
      I2 => MemReadData(23),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_23_OBUF_42
    );
  Core0_Mmux_MemWriteData302 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_6_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData301_3546
    );
  Core0_Mmux_MemWriteData303 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData30,
      I1 => Core0_Mmux_MemWriteData301_3546,
      I2 => MemReadData(22),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_22_OBUF_43
    );
  Core0_Mmux_MemWriteData282 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_5_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData281_3548
    );
  Core0_Mmux_MemWriteData283 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData28,
      I1 => Core0_Mmux_MemWriteData281_3548,
      I2 => MemReadData(21),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_21_OBUF_44
    );
  Core0_Mmux_MemWriteData262 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_4_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData261_3550
    );
  Core0_Mmux_MemWriteData263 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData26,
      I1 => Core0_Mmux_MemWriteData261_3550,
      I2 => MemReadData(20),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_20_OBUF_45
    );
  Core0_Mmux_MemWriteData222 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_3_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData221_3552
    );
  Core0_Mmux_MemWriteData223 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData22,
      I1 => Core0_Mmux_MemWriteData221_3552,
      I2 => MemReadData(19),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_19_OBUF_46
    );
  Core0_Mmux_MemWriteData202 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_2_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData201_3554
    );
  Core0_Mmux_MemWriteData203 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData20,
      I1 => Core0_Mmux_MemWriteData201_3554,
      I2 => MemReadData(18),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_18_OBUF_47
    );
  Core0_Mmux_MemWriteData182 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData181_3556
    );
  Core0_Mmux_MemWriteData183 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData18,
      I1 => Core0_Mmux_MemWriteData181_3556,
      I2 => MemReadData(17),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_17_OBUF_48
    );
  Core0_Mmux_MemWriteData162 : LUT6
    generic map(
      INIT => X"0000800000808000"
    )
    port map (
      I0 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_StoreData_31_dff_44_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData161_3558
    );
  Core0_Mmux_MemWriteData163 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData16,
      I1 => Core0_Mmux_MemWriteData161_3558,
      I2 => MemReadData(16),
      I3 => Core0_Mmux_MemWriteData162_122,
      O => MemWData_16_OBUF_49
    );
  Core0_Mmux_MemWriteData50 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N4,
      I3 => Core0_WB_StoreData_31_dff_44_7_Q,
      I4 => MemReadData(31),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_31_OBUF_34
    );
  Core0_Mmux_MemWriteData48 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N6,
      I3 => Core0_WB_StoreData_31_dff_44_6_Q,
      I4 => MemReadData(30),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_30_OBUF_35
    );
  Core0_Mmux_MemWriteData44 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N8,
      I3 => Core0_WB_StoreData_31_dff_44_5_Q,
      I4 => MemReadData(29),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_29_OBUF_36
    );
  Core0_Mmux_MemWriteData42 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N10,
      I3 => Core0_WB_StoreData_31_dff_44_4_Q,
      I4 => MemReadData(28),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_28_OBUF_37
    );
  Core0_Mmux_MemWriteData40 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N12,
      I3 => Core0_WB_StoreData_31_dff_44_3_Q,
      I4 => MemReadData(27),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_27_OBUF_38
    );
  Core0_Mmux_MemWriteData38 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N14,
      I3 => Core0_WB_StoreData_31_dff_44_2_Q,
      I4 => MemReadData(26),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_26_OBUF_39
    );
  Core0_Mmux_MemWriteData36 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N16,
      I3 => Core0_WB_StoreData_31_dff_44_1_Q,
      I4 => MemReadData(25),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_25_OBUF_40
    );
  Core0_Mmux_MemWriteData34 : LUT6
    generic map(
      INIT => X"FFFFA820A820A820"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData342,
      I1 => Core0_PWR_5_o_PWR_5_o_AND_1249_o,
      I2 => N18,
      I3 => Core0_WB_StoreData_31_dff_44_0_Q,
      I4 => MemReadData(24),
      I5 => Core0_Mmux_MemWriteData343,
      O => MemWData_24_OBUF_41
    );
  Core0_Mmux_MemWriteData83 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData81_3567,
      I1 => MemReadData(12),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_12_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_12_OBUF_53
    );
  Core0_Mmux_MemWriteData643 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData641,
      I1 => MemReadData(9),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_9_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_9_OBUF_56
    );
  Core0_Mmux_MemWriteData623 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData621,
      I1 => MemReadData(8),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_8_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_8_OBUF_57
    );
  Core0_Mmux_MemWriteData63 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData61,
      I1 => MemReadData(11),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_11_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_11_OBUF_54
    );
  Core0_Mmux_MemWriteData45 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData41,
      I1 => MemReadData(10),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_10_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_10_OBUF_55
    );
  Core0_Mmux_MemWriteData143 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData141,
      I1 => MemReadData(15),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_15_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_15_OBUF_50
    );
  Core0_Mmux_MemWriteData123 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData121,
      I1 => MemReadData(14),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_14_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_14_OBUF_51
    );
  Core0_Mmux_MemWriteData103 : LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => Core0_Mmux_MemWriteData101,
      I1 => MemReadData(13),
      I2 => Core0_Mmux_MemWriteData102_119,
      I3 => Core0_WB_StoreData_31_dff_44_13_Q,
      I4 => Core0_Mmux_MemWriteData10,
      O => MemWData_13_OBUF_52
    );
  Core0_Mmux_WB_RegDin39_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(8),
      I2 => MemReadData(24),
      O => N20
    );
  Core0_Mmux_WB_RegDin39 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N20,
      I4 => Core0_WB_ExResult_31_dff_42_8_Q,
      I5 => MemReadData(8),
      O => Core0_WB_RegDin(8)
    );
  Core0_Mmux_WB_RegDin4_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(11),
      I2 => MemReadData(27),
      O => N22
    );
  Core0_Mmux_WB_RegDin4 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N22,
      I4 => Core0_WB_ExResult_31_dff_42_11_Q,
      I5 => MemReadData(11),
      O => Core0_WB_RegDin(11)
    );
  Core0_Mmux_WB_RegDin3_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(10),
      I2 => MemReadData(26),
      O => N24
    );
  Core0_Mmux_WB_RegDin3 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N24,
      I4 => Core0_WB_ExResult_31_dff_42_10_Q,
      I5 => MemReadData(10),
      O => Core0_WB_RegDin(10)
    );
  Core0_Mmux_WB_RegDin5_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(12),
      I2 => MemReadData(28),
      O => N26
    );
  Core0_Mmux_WB_RegDin5 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N26,
      I4 => Core0_WB_ExResult_31_dff_42_12_Q,
      I5 => MemReadData(12),
      O => Core0_WB_RegDin(12)
    );
  Core0_Mmux_WB_RegDin7_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(14),
      I2 => MemReadData(30),
      O => N28
    );
  Core0_Mmux_WB_RegDin7 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N28,
      I4 => Core0_WB_ExResult_31_dff_42_14_Q,
      I5 => MemReadData(14),
      O => Core0_WB_RegDin(14)
    );
  Core0_Mmux_WB_RegDin8_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(15),
      I2 => MemReadData(31),
      O => N30
    );
  Core0_Mmux_WB_RegDin8 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N30,
      I4 => Core0_WB_ExResult_31_dff_42_15_Q,
      I5 => MemReadData(15),
      O => Core0_WB_RegDin(15)
    );
  Core0_Mmux_WB_RegDin6_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(13),
      I2 => MemReadData(29),
      O => N32
    );
  Core0_Mmux_WB_RegDin6 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N32,
      I4 => Core0_WB_ExResult_31_dff_42_13_Q,
      I5 => MemReadData(13),
      O => Core0_WB_RegDin(13)
    );
  Core0_Mmux_WB_RegDin40_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => MemReadData(9),
      I2 => MemReadData(25),
      O => N34
    );
  Core0_Mmux_WB_RegDin40 : LUT6
    generic map(
      INIT => X"FDED3020DDCD1000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => N34,
      I4 => Core0_WB_ExResult_31_dff_42_9_Q,
      I5 => MemReadData(9),
      O => Core0_WB_RegDin(9)
    );
  Core0_Data_Hazard_SW0 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(28),
      I3 => I(27),
      I4 => I(26),
      O => N36
    );
  Core0_Data_Hazard : LUT6
    generic map(
      INIT => X"7777777711111110"
    )
    port map (
      I0 => I(29),
      I1 => N36,
      I2 => Core0_uRF_OpB_4_wbTable_31_Mux_40_o,
      I3 => Core0_uRF_OpB_4_exTable_31_Mux_38_o,
      I4 => Core0_uRF_OpB_4_memTable_31_Mux_39_o,
      I5 => Core0_RF_ValidA,
      O => Core0_Data_Hazard_128
    );
  Core0_uDecoder_Mmux_ExCTRL21 : LUT6
    generic map(
      INIT => X"AAA8FAF8FFFFFFFF"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I2 => I(26),
      I3 => I(27),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      O => Core0_uDecoder_Mmux_ExCTRL2
    );
  Core0_uDecoder_Mmux_ExOpB771 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => I(30),
      I1 => I(0),
      I2 => Core0_ID_RegDB(31),
      I3 => I(31),
      I4 => I(1),
      O => Core0_uDecoder_Mmux_ExOpB77
    );
  Core0_uDecoder_Mmux_ExOpB773 : LUT6
    generic map(
      INIT => X"E000E000EE0EE000"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      I3 => Core0_uDecoder_Mmux_ExOpB771_3587,
      I4 => Core0_ID_RegDB(31),
      I5 => I(1),
      O => Core0_uDecoder_Mmux_ExOpB772_3588
    );
  Core0_uDecoder_Mmux_ExOpB774 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I(29),
      I1 => Core0_uDecoder_Mmux_ExOpB772_3588,
      I2 => Core0_uDecoder_Mmux_ExOpB77,
      O => Core0_ID_ExOpB(32)
    );
  Core0_uDecoder_Mmux_ExOpB752 : LUT6
    generic map(
      INIT => X"00100010FFFF0010"
    )
    port map (
      I0 => Core0_ID_RegDB(31),
      I1 => I(28),
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_358_o,
      I4 => I(9),
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      O => Core0_uDecoder_Mmux_ExOpB751_3590
    );
  Core0_uDecoder_Mmux_ExOpB754 : LUT6
    generic map(
      INIT => X"EEA2A2A2A2A2A2A2"
    )
    port map (
      I0 => Core0_ID_RegDB(31),
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      I2 => Core0_uDecoder_Mmux_ExOpB752_3591,
      I3 => Core0_uDecoder_Mmux_ExOpB751_3590,
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I5 => I(26),
      O => Core0_uDecoder_Mmux_ExOpB753_3592
    );
  Core0_uDecoder_Mmux_ExOpA2321 : LUT6
    generic map(
      INIT => X"EEE0EEEEEEEEEEEE"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA202,
      I1 => Core0_uDecoder_Mmux_ExOpA211,
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o,
      I3 => I(27),
      I4 => I(26),
      I5 => Core0_uDecoder_n0118,
      O => Core0_uDecoder_Mmux_ExOpA2321_3593
    );
  Core0_uDecoder_Mmux_ExOpA2322 : LUT6
    generic map(
      INIT => X"FFFFFFFF40404044"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      I1 => Core0_uDecoder_Mmux_ExOpA102_670,
      I2 => Core0_uDecoder_Mmux_ExOpA2321_3593,
      I3 => I(26),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I5 => Core0_uDecoder_GND_7_o_INV_155_o,
      O => Core0_uDecoder_Mmux_ExOpA232
    );
  Core0_uDecoder_Mmux_ExOpA105_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA102_670,
      I1 => Core0_uDecoder_Mmux_ExOpA202,
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o,
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      O => N38
    );
  Core0_uDecoder_Mmux_ExOpA105 : LUT6
    generic map(
      INIT => X"0202020002000200"
    )
    port map (
      I0 => Core0_ID_RegDA(7),
      I1 => I(0),
      I2 => N38,
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I4 => I(6),
      I5 => I(5),
      O => Core0_uDecoder_Mmux_ExOpA105_662
    );
  Core0_uDecoder_Mmux_ExOpA1042 : LUT6
    generic map(
      INIT => X"FFFFFFFF10101000"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o,
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      I2 => Core0_uDecoder_Mmux_ExOpA102_670,
      I3 => I(0),
      I4 => Core0_uDecoder_Mmux_ExOpA1041_3595,
      I5 => Core0_uDecoder_GND_7_o_INV_155_o,
      O => Core0_uDecoder_Mmux_ExOpA104
    );
  Core0_uDecoder_Mmux_ExOpA234_SW0 : LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA203,
      I1 => Core0_uDecoder_Mmux_ExOpA102_670,
      I2 => Core0_uDecoder_Mmux_ExOpA211,
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      O => N40
    );
  Core0_uDecoder_Mmux_ExOpA234 : LUT6
    generic map(
      INIT => X"5551555544404444"
    )
    port map (
      I0 => N40,
      I1 => I(26),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o,
      I3 => I(27),
      I4 => Core0_uDecoder_n0118,
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      O => Core0_uDecoder_Mmux_ExOpA234_661
    );
  Core0_uDecoder_Mmux_ExOpA882 : LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => I(27),
      I1 => Core0_uDecoder_n0118,
      I2 => I(26),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o,
      I4 => Core0_ID_RegDA(31),
      I5 => Core0_uDecoder_Mmux_ExOpA88,
      O => Core0_uDecoder_Mmux_ExOpA881_3598
    );
  Core0_uDecoder_Mmux_ExOpA883 : LUT6
    generic map(
      INIT => X"AAAFAAABAAACAAA8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA203,
      I1 => I(5),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I3 => I(6),
      I4 => Core0_EX_MSR_C_210,
      I5 => Core0_ID_RegDA(31),
      O => Core0_uDecoder_Mmux_ExOpA882_3599
    );
  Core0_uDecoder_Mmux_ExOpA885 : LUT6
    generic map(
      INIT => X"22202020AAA8A8A8"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpA102_670,
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      I2 => Core0_uDecoder_Mmux_ExOpA881_3598,
      I3 => Core0_uDecoder_Mmux_ExOpA883_3600,
      I4 => Core0_uDecoder_Mmux_ExOpA882_3599,
      I5 => Core0_ID_RegDA(31),
      O => Core0_ID_ExOpA(32)
    );
  Core0_uDecoder_Mmux_ExCTRL11 : LUT6
    generic map(
      INIT => X"8088AA88AAAAAAAA"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I3 => I(26),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I5 => Core0_uDecoder_Mmux_ExOpA202,
      O => Core0_uDecoder_Mmux_ExCTRL1
    );
  Core0_uDecoder_Mmux_ExOpB54 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N42,
      I3 => Core0_ID_RegDB(25),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(25)
    );
  Core0_uDecoder_Mmux_ExOpB51 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N44,
      I3 => Core0_ID_RegDB(24),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(24)
    );
  Core0_uDecoder_Mmux_ExOpB48 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N46,
      I3 => Core0_ID_RegDB(23),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(23)
    );
  Core0_uDecoder_Mmux_ExOpB45 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N48,
      I3 => Core0_ID_RegDB(22),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(22)
    );
  Core0_uDecoder_Mmux_ExOpB42 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N50,
      I3 => Core0_ID_RegDB(21),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(21)
    );
  Core0_uDecoder_Mmux_ExOpB39 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N52,
      I3 => Core0_ID_RegDB(20),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(20)
    );
  Core0_uDecoder_Mmux_ExOpB33 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N54,
      I3 => Core0_ID_RegDB(19),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(19)
    );
  Core0_uDecoder_Mmux_ExOpB30 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N56,
      I3 => Core0_ID_RegDB(18),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(18)
    );
  Core0_uDecoder_Mmux_ExOpB72 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N58,
      I3 => Core0_ID_RegDB(30),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(30)
    );
  Core0_uDecoder_Mmux_ExOpB66 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N60,
      I3 => Core0_ID_RegDB(29),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(29)
    );
  Core0_uDecoder_Mmux_ExOpB63 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N62,
      I3 => Core0_ID_RegDB(28),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(28)
    );
  Core0_uDecoder_Mmux_ExOpB60 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N64,
      I3 => Core0_ID_RegDB(27),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(27)
    );
  Core0_uDecoder_Mmux_ExOpB57 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N66,
      I3 => Core0_ID_RegDB(26),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(26)
    );
  Core0_uDecoder_Mmux_ExOpB27 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N68,
      I3 => Core0_ID_RegDB(17),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(17)
    );
  Core0_uDecoder_Mmux_ExOpB24 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N70,
      I3 => Core0_ID_RegDB(16),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(16)
    );
  Core0_uDecoder_Mmux_ExOpB69 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N74,
      I3 => Core0_ID_RegDB(2),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(2)
    );
  Core0_uDecoder_Mmux_ExOpB36 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N76,
      I3 => Core0_ID_RegDB(1),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(1)
    );
  Core0_uDecoder_Mmux_ExOpB3 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N78,
      I3 => Core0_ID_RegDB(0),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(0)
    );
  Core0_uDecoder_Mmux_ExOpB21 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N80,
      I3 => Core0_ID_RegDB(15),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(15)
    );
  Core0_uDecoder_Mmux_ExOpB18 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N82,
      I3 => Core0_ID_RegDB(14),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(14)
    );
  Core0_uDecoder_Mmux_ExOpB98 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N84,
      I3 => Core0_ID_RegDB(9),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(9)
    );
  Core0_uDecoder_Mmux_ExOpB95 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N86,
      I3 => Core0_ID_RegDB(8),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(8)
    );
  Core0_uDecoder_Mmux_ExOpB15 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N88,
      I3 => Core0_ID_RegDB(13),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(13)
    );
  Core0_uDecoder_Mmux_ExOpB92 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N90,
      I3 => Core0_ID_RegDB(7),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(7)
    );
  Core0_uDecoder_Mmux_ExOpB89 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N92,
      I3 => Core0_ID_RegDB(6),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(6)
    );
  Core0_uDecoder_Mmux_ExOpB86 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N94,
      I3 => Core0_ID_RegDB(5),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(5)
    );
  Core0_uDecoder_Mmux_ExOpB83 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N96,
      I3 => Core0_ID_RegDB(4),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(4)
    );
  Core0_uDecoder_Mmux_ExOpB12 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N98,
      I3 => Core0_ID_RegDB(12),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(12)
    );
  Core0_uDecoder_Mmux_ExOpB9 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N100,
      I3 => Core0_ID_RegDB(11),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(11)
    );
  Core0_uDecoder_Mmux_ExOpB6 : LUT6
    generic map(
      INIT => X"FFAAFF0808AA0808"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I1 => I(29),
      I2 => N102,
      I3 => Core0_ID_RegDB(10),
      I4 => Core0_uDecoder_Mmux_ExOpB1221,
      I5 => Core0_uDecoder_Mmux_ExOpB241,
      O => Core0_ID_ExOpB(10)
    );
  Core0_uDecoder_Mmux_ExOpC11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      I1 => I(10),
      I2 => I(28),
      O => Core0_uDecoder_Mmux_ExOpC1
    );
  Core0_uDecoder_Mmux_ExOpC12 : LUT5
    generic map(
      INIT => X"40EE4044"
    )
    port map (
      I0 => I(27),
      I1 => I(26),
      I2 => Core0_uDecoder_Mmux_ExOpC1,
      I3 => I(30),
      I4 => Core0_EX_MSR_C_210,
      O => Core0_uDecoder_Mmux_ExOpC11_3633
    );
  Core0_uDecoder_Mmux_ExOpC13 : LUT6
    generic map(
      INIT => X"22222222FEFEFE22"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExOpC11_3633,
      I1 => I(31),
      I2 => I(30),
      I3 => I(0),
      I4 => I(1),
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_70_o,
      O => Core0_ID_ExOpC
    );
  Core0_uBranchCTRL_Mmux_PCIncrement183 : LUT6
    generic map(
      INIT => X"EFAAEFAAEFEFEFAA"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement18,
      I1 => I(26),
      I2 => I(19),
      I3 => Core0_uBranchCTRL_Mmux_PCIncrement181_3635,
      I4 => Core0_ID_RegDB(2),
      I5 => I(29),
      O => Core0_uBranchCTRL_Mmux_PCIncrement182_3636
    );
  Core0_uBranchCTRL_Mmux_PCIncrement184 : LUT6
    generic map(
      INIT => X"FFFFFFFF45476651"
    )
    port map (
      I0 => Core0_ID_BrCond(0),
      I1 => Core0_ID_BrCond(2),
      I2 => Core0_ID_RegDA(31),
      I3 => Core0_uBranchCTRL_FlagZ,
      I4 => Core0_ID_BrCond(1),
      I5 => Core0_uBranchCTRL_Mmux_PCIncrement182_3636,
      O => Core0_uBranchCTRL_PCIncrement(2)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement8 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(12),
      I5 => Core0_ID_RegDB(12),
      O => Core0_uBranchCTRL_PCIncrement(12)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement6 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(11),
      I5 => Core0_ID_RegDB(11),
      O => Core0_uBranchCTRL_PCIncrement(11)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement4 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(10),
      I5 => Core0_ID_RegDB(10),
      O => Core0_uBranchCTRL_PCIncrement(10)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement32 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(9),
      I5 => Core0_ID_RegDB(9),
      O => Core0_uBranchCTRL_PCIncrement(9)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement30 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(8),
      I5 => Core0_ID_RegDB(8),
      O => Core0_uBranchCTRL_PCIncrement(8)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement28 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(7),
      I5 => Core0_ID_RegDB(7),
      O => Core0_uBranchCTRL_PCIncrement(7)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement26 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(6),
      I5 => Core0_ID_RegDB(6),
      O => Core0_uBranchCTRL_PCIncrement(6)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement24 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(5),
      I5 => Core0_ID_RegDB(5),
      O => Core0_uBranchCTRL_PCIncrement(5)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement22 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(4),
      I5 => Core0_ID_RegDB(4),
      O => Core0_uBranchCTRL_PCIncrement(4)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement20 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(3),
      I5 => Core0_ID_RegDB(3),
      O => Core0_uBranchCTRL_PCIncrement(3)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement2 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(0),
      I5 => Core0_ID_RegDB(0),
      O => Core0_uBranchCTRL_PCIncrement(0)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement16 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(1),
      I5 => Core0_ID_RegDB(1),
      O => Core0_uBranchCTRL_PCIncrement(1)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement14 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(15),
      I5 => Core0_ID_RegDB(15),
      O => Core0_uBranchCTRL_PCIncrement(15)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement12 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(14),
      I5 => Core0_ID_RegDB(14),
      O => Core0_uBranchCTRL_PCIncrement(14)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement10 : LUT6
    generic map(
      INIT => X"0222220200202000"
    )
    port map (
      I0 => Core0_uBranchCTRL_Mmux_PCIncrement101,
      I1 => N104,
      I2 => I(29),
      I3 => Core0_uDecoder_GND_7_o_INV_572_o,
      I4 => I(13),
      I5 => Core0_ID_RegDB(13),
      O => Core0_uBranchCTRL_PCIncrement(13)
    );
  Core0_uBranchCTRL_FlagZ1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Core0_ID_RegDA(13),
      I1 => Core0_ID_RegDA(12),
      I2 => Core0_ID_RegDA(14),
      I3 => Core0_ID_RegDA(15),
      I4 => Core0_ID_RegDA(16),
      I5 => Core0_ID_RegDA(17),
      O => Core0_uBranchCTRL_FlagZ1_3638
    );
  Core0_uBranchCTRL_FlagZ2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Core0_ID_RegDA(19),
      I1 => Core0_ID_RegDA(18),
      I2 => Core0_ID_RegDA(20),
      I3 => Core0_ID_RegDA(21),
      I4 => Core0_ID_RegDA(22),
      I5 => Core0_ID_RegDA(23),
      O => Core0_uBranchCTRL_FlagZ2_3639
    );
  Core0_uBranchCTRL_FlagZ3 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Core0_ID_RegDA(1),
      I1 => Core0_ID_RegDA(0),
      I2 => Core0_ID_RegDA(2),
      I3 => Core0_ID_RegDA(3),
      I4 => Core0_ID_RegDA(4),
      I5 => Core0_ID_RegDA(5),
      O => Core0_uBranchCTRL_FlagZ3_3640
    );
  Core0_uBranchCTRL_FlagZ4 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Core0_ID_RegDA(7),
      I1 => Core0_ID_RegDA(6),
      I2 => Core0_ID_RegDA(8),
      I3 => Core0_ID_RegDA(9),
      I4 => Core0_ID_RegDA(10),
      I5 => Core0_ID_RegDA(11),
      O => Core0_uBranchCTRL_FlagZ4_3641
    );
  Core0_uBranchCTRL_FlagZ5 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Core0_ID_RegDA(25),
      I1 => Core0_ID_RegDA(24),
      I2 => Core0_ID_RegDA(26),
      I3 => Core0_ID_RegDA(27),
      I4 => Core0_ID_RegDA(28),
      I5 => Core0_ID_RegDA(29),
      O => Core0_uBranchCTRL_FlagZ5_3642
    );
  Core0_uBranchCTRL_FlagZ6 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Core0_ID_RegDA(31),
      I1 => Core0_ID_RegDA(30),
      O => Core0_uBranchCTRL_FlagZ6_3643
    );
  Core0_uBranchCTRL_FlagZ7 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => Core0_uBranchCTRL_FlagZ1_3638,
      I1 => Core0_uBranchCTRL_FlagZ2_3639,
      I2 => Core0_uBranchCTRL_FlagZ3_3640,
      I3 => Core0_uBranchCTRL_FlagZ4_3641,
      I4 => Core0_uBranchCTRL_FlagZ5_3642,
      I5 => Core0_uBranchCTRL_FlagZ6_3643,
      O => Core0_uBranchCTRL_FlagZ
    );
  Core0_uALU_n039212 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => Core0_uALU_n0392,
      I1 => Core0_uALU_n0347,
      I2 => Core0_uALU_Madd_n0164_xor_4_12,
      I3 => Core0_EX_OpA_32_dff_11_27_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      I5 => Core0_EX_OpA_32_dff_11_28_Q,
      O => Core0_uALU_n039212_3644
    );
  Core0_uALU_n039213 : LUT6
    generic map(
      INIT => X"FFFFFFFF44044000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_uALU_Res_24_25,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      I5 => Core0_uALU_n039212_3644,
      O => Core0_uALU_n03922_3178
    );
  Core0_uALU_n03922 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => Core0_uALU_n0392,
      I1 => Core0_uALU_n0347,
      I2 => Core0_uALU_Madd_n0164_xor_4_12,
      I3 => Core0_EX_OpA_32_dff_11_26_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      I5 => Core0_EX_OpA_32_dff_11_27_Q,
      O => Core0_uALU_n03923_3646
    );
  Core0_uALU_n03923 : LUT6
    generic map(
      INIT => X"FFFFFFFF44044000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_uALU_Res_24_25,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_29_Q,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      I5 => Core0_uALU_n03923_3646,
      O => Core0_uALU_n03921
    );
  Core0_uALU_OpC_INV_738_o7_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      O => N134
    );
  Core0_uALU_OpC_INV_738_o7 : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N134,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_OpC_INV_738_o31,
      I4 => Core0_uALU_Res_19_2,
      I5 => Core0_uALU_PWR_13_o_OpA_7_Mux_40_o,
      O => Core0_uALU_OpC_INV_738_o8
    );
  Core0_uALU_Res_0_1 : LUT5
    generic map(
      INIT => X"6F8B6C88"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_0_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      I3 => Core0_EX_OpB_32_dff_13_0_Q,
      I4 => Core0_EX_OpA_32_dff_11_1_Q,
      O => Core0_uALU_Res_0_Q
    );
  Core0_uALU_Res_0_2 : LUT4
    generic map(
      INIT => X"8D88"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Res_0_Q,
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      I3 => Core0_uALU_uAddComp_auxRes(0),
      O => Core0_uALU_Res_0_4_3649
    );
  Core0_uALU_Res_0_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpB_32_dff_13_0_Q,
      I4 => Core0_uALU_Res_0_6,
      I5 => Core0_EX_OpA_32_dff_11_0_Q,
      O => Core0_uALU_Res_0_5_3650
    );
  Core0_uALU_Res_0_4 : LUT6
    generic map(
      INIT => X"8888888888A88888"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_Res_0_5_3650,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_EX_OpC_213,
      I4 => Core0_uALU_PWR_13_o_OpA_0_Mux_47_o,
      I5 => Core0_EX_CTRL_2_dff_9_2_Q,
      O => Core0_uALU_Res_0_7
    );
  Core0_uALU_Res_0_5 : LUT6
    generic map(
      INIT => X"FFFCFFF8FFF4FFF0"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_0_41,
      I2 => Core0_uALU_Res_0_4_3649,
      I3 => Core0_uALU_Res_0_7,
      I4 => Core0_uALU_uMultiplier_auxRes(0),
      I5 => Core0_uALU_uMultiplier_auxRes(32),
      O => Core0_EX_Result(0)
    );
  Core0_uALU_n034481_SW0 : LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_21_Q,
      I3 => Core0_EX_OpA_32_dff_11_20_Q,
      I4 => Core0_EX_OpA_32_dff_11_23_Q,
      I5 => Core0_EX_OpA_32_dff_11_22_Q,
      O => N136
    );
  Core0_uALU_n034481 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => N136,
      I2 => Core0_uALU_Res_19_2,
      O => Core0_uALU_n034481_3000
    );
  Core0_uALU_n034473 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpA_32_dff_11_28_Q,
      I3 => Core0_EX_OpA_32_dff_11_20_Q,
      I4 => Core0_EX_OpA_32_dff_11_22_Q,
      I5 => Core0_EX_OpA_32_dff_11_30_Q,
      O => Core0_uALU_n03447
    );
  Core0_uALU_n034474 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      I3 => Core0_EX_OpA_32_dff_11_19_Q,
      I4 => Core0_EX_OpA_32_dff_11_21_Q,
      O => Core0_uALU_n034474_3654
    );
  Core0_uALU_n034475 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_uALU_Res_21_111,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_uALU_n0344751,
      I4 => Core0_uALU_n034473_2982,
      O => Core0_uALU_n034475_3655
    );
  Core0_uALU_OpC_INV_738_o3_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_Res_19_3_3001,
      I3 => Core0_uALU_OpC_INV_738_o31,
      I4 => Core0_uALU_Res_19_2,
      I5 => Core0_uALU_Res_19_4_2999,
      O => N138
    );
  Core0_uALU_n033771 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      I3 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_n033771_3657
    );
  Core0_uALU_n034482 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      O => Core0_uALU_n034483_3658
    );
  Core0_uALU_n034483 : LUT6
    generic map(
      INIT => X"7D755D5528200800"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_26_Q,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      I5 => Core0_uALU_n034483_3658,
      O => Core0_uALU_n034484_3659
    );
  Core0_uALU_Res_17_1_SW0 : LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_11_Q,
      I3 => Core0_EX_OpA_32_dff_11_10_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      I5 => Core0_EX_OpA_32_dff_11_12_Q,
      O => N140
    );
  Core0_uALU_Res_17_1 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => N140,
      I2 => Core0_uALU_Res_25_11,
      O => Core0_uALU_Res_17_1_2979
    );
  Core0_uALU_Res_25_1_SW0 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_12_Q,
      I3 => Core0_EX_OpA_32_dff_11_10_Q,
      I4 => Core0_uALU_n034142_2995,
      O => N142
    );
  Core0_uALU_Res_25_1 : LUT6
    generic map(
      INIT => X"51405140FBEA5140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => N142,
      I3 => Core0_uALU_n034441_2991,
      I4 => Core0_uALU_Res_25_11,
      I5 => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Res_25_1_2972
    );
  Core0_uALU_Res_19_7 : LUT5
    generic map(
      INIT => X"2A220800"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_uALU_Res_19_63,
      I4 => Core0_uALU_Res_19_62,
      O => Core0_uALU_Res_19_10_3667
    );
  Core0_uALU_Res_19_10 : LUT6
    generic map(
      INIT => X"5555555510101110"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Res_19_10_3667,
      I3 => Core0_uALU_Res_19_12_3668,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_uALU_Res_19_9_3666,
      O => Core0_uALU_Res_19_13
    );
  Core0_uALU_OpC_INV_738_o1 : LUT6
    generic map(
      INIT => X"3777337304440040"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => N144,
      I4 => Core0_uALU_n034131_2952,
      I5 => Core0_uALU_PWR_13_o_OpA_10_Mux_37_o,
      O => Core0_uALU_OpC_INV_738_o1_3147
    );
  Core0_uALU_n034441 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpA_32_dff_11_18_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_26_Q,
      I4 => Core0_uALU_Res_25_22_2990,
      O => Core0_uALU_n03444
    );
  Core0_uALU_n034442 : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_20_Q,
      I4 => Core0_EX_OpA_32_dff_11_12_Q,
      I5 => Core0_uALU_n03444,
      O => Core0_uALU_n034442_3673
    );
  Core0_uALU_n034443 : LUT5
    generic map(
      INIT => X"BAAA1000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_17_Q,
      I4 => Core0_uALU_n034441_2991,
      O => Core0_uALU_n034444_3674
    );
  Core0_uALU_n034444 : LUT6
    generic map(
      INIT => X"51405140FBEA5140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_uALU_n034444_3674,
      I3 => Core0_uALU_n034442_3673,
      I4 => Core0_uALU_n034131_2952,
      I5 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_n034445_3675
    );
  Core0_uALU_n034445 : LUT6
    generic map(
      INIT => X"2A22222208000000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpB_32_dff_13_4_Q,
      I4 => Core0_uALU_n034443_2989,
      I5 => Core0_uALU_Res_24_1_2956,
      O => Core0_uALU_n034446
    );
  Core0_uALU_n034471_SW0 : LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_4_Q,
      I3 => Core0_EX_OpA_32_dff_11_3_Q,
      I4 => Core0_EX_OpA_32_dff_11_6_Q,
      I5 => Core0_EX_OpA_32_dff_11_5_Q,
      O => N148
    );
  Core0_uALU_n034471 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => N148,
      I2 => Core0_uALU_n0344711,
      O => Core0_uALU_n034471_2985
    );
  Core0_uALU_Res_24_1_SW0 : LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_16_Q,
      I3 => Core0_EX_OpA_32_dff_11_15_Q,
      I4 => Core0_EX_OpA_32_dff_11_24_Q,
      I5 => Core0_EX_OpA_32_dff_11_23_Q,
      O => N150
    );
  Core0_uALU_Res_24_1 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => N150,
      I2 => Core0_uALU_Res_24_11_2988,
      O => Core0_uALU_Res_24_1_2956
    );
  Core0_uALU_Res_25_23 : LUT5
    generic map(
      INIT => X"44540010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_n034482_2994,
      I3 => Core0_EX_OpB_32_dff_13_4_Q,
      I4 => Core0_uALU_Res_19_1,
      O => Core0_uALU_Res_25_24
    );
  Core0_uALU_Res_19_5_SW0 : LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      I5 => Core0_EX_OpA_32_dff_11_18_Q,
      O => N152
    );
  Core0_uALU_Res_17_4_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_15_Q,
      I2 => Core0_EX_OpA_32_dff_11_14_Q,
      O => N154
    );
  Core0_uALU_Res_17_4 : LUT6
    generic map(
      INIT => X"5747130354441000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => N154,
      I4 => Core0_uALU_Res_17_2,
      I5 => Core0_uALU_Res_19_1,
      O => Core0_uALU_Res_17_4_2980
    );
  Core0_uALU_OpC_INV_738_o21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(2),
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_91,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_9,
      O => Core0_uALU_OpC_INV_738_o21_3683
    );
  Core0_uALU_OpC_INV_738_o23 : LUT6
    generic map(
      INIT => X"51405140FBEA5140"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_14_Mux_33_o_6_f7_3076,
      I3 => Core0_uALU_OpC_INV_738_o21_3683,
      I4 => Core0_uALU_OpC_INV_738_o22_3684,
      I5 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_OpC_INV_738_o3
    );
  Core0_uALU_Res_16_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_16_Q,
      I3 => Core0_EX_OpB_32_dff_13_16_Q,
      I4 => Core0_EX_OpA_32_dff_11_17_Q,
      O => N156
    );
  Core0_uALU_Res_31_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_31_Q,
      I3 => Core0_EX_OpB_32_dff_13_31_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      O => N158
    );
  Core0_uALU_Res_22_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_22_Q,
      I3 => Core0_EX_OpB_32_dff_13_22_Q,
      I4 => Core0_EX_OpA_32_dff_11_23_Q,
      O => N160
    );
  Core0_uALU_Res_30_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_30_Q,
      I3 => Core0_EX_OpB_32_dff_13_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      O => N162
    );
  Core0_uALU_Res_29_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_29_Q,
      I3 => Core0_EX_OpB_32_dff_13_29_Q,
      I4 => Core0_EX_OpA_32_dff_11_30_Q,
      O => N164
    );
  Core0_uALU_Res_28_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_28_Q,
      I3 => Core0_EX_OpB_32_dff_13_28_Q,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      O => N166
    );
  Core0_uALU_Res_3_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_3_Q,
      I4 => Core0_EX_OpA_32_dff_11_4_Q,
      O => N168
    );
  Core0_uALU_Res_23_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      I3 => Core0_EX_OpB_32_dff_13_23_Q,
      I4 => Core0_EX_OpA_32_dff_11_24_Q,
      O => N170
    );
  Core0_uALU_Res_10_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_10_Q,
      I3 => Core0_EX_OpA_32_dff_11_10_Q,
      I4 => Core0_EX_OpA_32_dff_11_11_Q,
      O => N172
    );
  Core0_uALU_Res_9_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_9_Q,
      I3 => Core0_EX_OpB_32_dff_13_9_Q,
      I4 => Core0_EX_OpA_32_dff_11_10_Q,
      O => N174
    );
  Core0_uALU_Res_8_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_8_Q,
      I3 => Core0_EX_OpA_32_dff_11_8_Q,
      I4 => Core0_EX_OpA_32_dff_11_9_Q,
      O => N176
    );
  Core0_uALU_Res_7_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_7_Q,
      I3 => Core0_EX_OpA_32_dff_11_7_Q,
      I4 => Core0_EX_OpA_32_dff_11_8_Q,
      O => N178
    );
  Core0_uALU_Res_6_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_6_Q,
      I3 => Core0_EX_OpA_32_dff_11_6_Q,
      I4 => Core0_EX_OpA_32_dff_11_7_Q,
      O => N180
    );
  Core0_uALU_Res_5_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_5_Q,
      I3 => Core0_EX_OpA_32_dff_11_5_Q,
      I4 => Core0_EX_OpA_32_dff_11_6_Q,
      O => N182
    );
  Core0_uALU_Res_4_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_4_Q,
      I3 => Core0_EX_OpA_32_dff_11_4_Q,
      I4 => Core0_EX_OpA_32_dff_11_5_Q,
      O => N184
    );
  Core0_uALU_Res_2_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpA_32_dff_11_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_3_Q,
      O => N186
    );
  Core0_uALU_Res_1_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_2_Q,
      O => N188
    );
  Core0_uALU_Res_11_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_11_Q,
      I3 => Core0_EX_OpA_32_dff_11_11_Q,
      I4 => Core0_EX_OpA_32_dff_11_12_Q,
      O => N190
    );
  Core0_uALU_Res_12_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_12_Q,
      I3 => Core0_EX_OpA_32_dff_11_12_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      O => N192
    );
  Core0_uALU_Res_13_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_13_Q,
      I3 => Core0_EX_OpA_32_dff_11_13_Q,
      I4 => Core0_EX_OpA_32_dff_11_14_Q,
      O => N194
    );
  Core0_uALU_Res_14_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_14_Q,
      I3 => Core0_EX_OpA_32_dff_11_14_Q,
      I4 => Core0_EX_OpA_32_dff_11_15_Q,
      O => N196
    );
  Core0_uALU_Res_15_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_15_Q,
      I3 => Core0_EX_OpA_32_dff_11_15_Q,
      I4 => Core0_EX_OpA_32_dff_11_16_Q,
      O => N198
    );
  Core0_uALU_Res_27_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      I3 => Core0_EX_OpB_32_dff_13_27_Q,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      O => N200
    );
  Core0_uALU_Res_18_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_18_Q,
      I3 => Core0_EX_OpB_32_dff_13_18_Q,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      O => N202
    );
  Core0_uALU_Res_26_SW0 : LUT5
    generic map(
      INIT => X"822E933F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_26_Q,
      I3 => Core0_EX_OpB_32_dff_13_26_Q,
      I4 => Core0_EX_OpA_32_dff_11_27_Q,
      O => N204
    );
  Core0_uALU_n034131 : LUT6
    generic map(
      INIT => X"EABBEAAA40114000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_25_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      I5 => Core0_uALU_n034133_2955,
      O => Core0_uALU_n03413
    );
  Core0_uALU_n034132 : LUT6
    generic map(
      INIT => X"88FD007588A80020"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_uALU_n034132_2954,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_uALU_n034131_2952,
      I5 => Core0_uALU_n03413,
      O => Core0_uALU_n034134
    );
  Core0_uALU_n034133 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_uALU_Res_24_26_2951,
      I2 => Core0_uALU_n034134,
      O => Core0_uALU_n03414
    );
  Core0_uALU_Res_20_1 : LUT6
    generic map(
      INIT => X"28AA808A28A08080"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_OpA_32_dff_11_20_Q,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_20_Q,
      I5 => Core0_EX_OpA_32_dff_11_21_Q,
      O => Core0_uALU_Res_20_Q
    );
  Core0_uALU_Res_20_2 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_uALU_Res_20_232,
      I4 => Core0_uALU_Res_19_63,
      I5 => Core0_EX_OpA_32_dff_11_32_Q,
      O => Core0_uALU_Res_20_2_3715
    );
  Core0_uALU_Res_20_8 : LUT6
    generic map(
      INIT => X"FFFFFFFF54040404"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_uAddComp_auxRes(20),
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_Res_20_7_3717,
      I5 => Core0_uALU_Res_20_Q,
      O => Core0_uALU_Res_20_8_3718
    );
  Core0_uALU_Res_20_9 : LUT5
    generic map(
      INIT => X"FCF8F4F0"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_0_41,
      I2 => Core0_uALU_Res_20_8_3718,
      I3 => Core0_uALU_uMultiplier_auxRes(20),
      I4 => Core0_uALU_uMultiplier_auxRes(52),
      O => Core0_EX_Result(20)
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_17_Q,
      I3 => Core0_EX_OpA_32_dff_11_19_Q,
      I4 => Core0_EX_OpA_32_dff_11_18_Q,
      I5 => Core0_EX_OpA_32_dff_11_16_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o3
    );
  Core0_uALU_Res_24_3 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => Core0_uALU_uAddComp_auxRes(24),
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_EX_CTRL_2_dff_9_2_Q,
      I3 => Core0_uALU_Res_24_Q,
      O => Core0_uALU_Res_24_2_3725
    );
  Core0_uALU_Res_24_11 : LUT6
    generic map(
      INIT => X"2AA2088008800880"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_0_Q,
      I1 => Core0_EX_CTRL_2_dff_9_2_Q,
      I2 => Core0_EX_OpA_32_dff_11_24_Q,
      I3 => Core0_EX_OpB_32_dff_13_24_Q,
      I4 => Core0_uALU_Res_24_9,
      I5 => Core0_EX_CTRL_2_dff_9_1_Q,
      O => Core0_uALU_Res_24_10_3729
    );
  Core0_uALU_Res_24_12 : LUT6
    generic map(
      INIT => X"FFFCFFF8FFF4FFF0"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_0_41,
      I2 => Core0_uALU_Res_24_2_3725,
      I3 => Core0_uALU_Res_24_10_3729,
      I4 => Core0_uALU_uMultiplier_auxRes(24),
      I5 => Core0_uALU_uMultiplier_auxRes(56),
      O => Core0_EX_Result(24)
    );
  Core0_uALU_Res_25_6 : LUT5
    generic map(
      INIT => X"2A220800"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_uALU_Res_17_33,
      O => Core0_uALU_Res_25_6_3732
    );
  Core0_uALU_Res_25_8 : LUT6
    generic map(
      INIT => X"1110BBBA11101110"
    )
    port map (
      I0 => Core0_uALU_n0164(4),
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_Res_25_6_3732,
      I3 => Core0_uALU_Res_25_7_3733,
      I4 => Core0_uALU_Res_19_61,
      I5 => Core0_EX_OpA_32_dff_11_25_Q,
      O => Core0_uALU_Res_25_8_3734
    );
  Core0_uALU_Res_25_10 : LUT6
    generic map(
      INIT => X"FEEE544454445444"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_25_8_3734,
      I2 => Core0_EX_OpA_32_dff_11_32_Q,
      I3 => Core0_uALU_Res_25_9_3735,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_uALU_Res_25_1_2972,
      O => Core0_uALU_Res_25_10_3736
    );
  Core0_uALU_Res_17_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_18_Q,
      I3 => Core0_EX_OpA_32_dff_11_20_Q,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      I5 => Core0_EX_OpA_32_dff_11_25_Q,
      O => Core0_uALU_Res_17_8_3740
    );
  Core0_uALU_Res_17_12 : LUT6
    generic map(
      INIT => X"FF54FFFEFF54FF54"
    )
    port map (
      I0 => Core0_uALU_n0164(4),
      I1 => Core0_uALU_Res_17_7_3739,
      I2 => Core0_uALU_Res_17_10_3741,
      I3 => Core0_uALU_Res_17_11_3742,
      I4 => Core0_uALU_Res_19_61,
      I5 => Core0_EX_OpA_32_dff_11_17_Q,
      O => Core0_uALU_Res_17_12_3743
    );
  Core0_uALU_Res_21_5 : LUT6
    generic map(
      INIT => X"EAE2C8C02A220800"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_n0164(3),
      I3 => Core0_uALU_Res_17_33,
      I4 => Core0_uALU_Res_17_31,
      I5 => Core0_EX_OpA_32_dff_11_32_Q,
      O => Core0_uALU_Res_21_4_3747
    );
  Core0_uALU_Res_21_10 : LUT6
    generic map(
      INIT => X"FF54FFFEFF54FF54"
    )
    port map (
      I0 => Core0_uALU_n0164(4),
      I1 => Core0_uALU_Res_21_4_3747,
      I2 => Core0_uALU_Res_21_7,
      I3 => Core0_uALU_Res_21_8_3749,
      I4 => Core0_uALU_Res_19_61,
      I5 => Core0_EX_OpA_32_dff_11_21_Q,
      O => Core0_uALU_Res_21_9_3750
    );
  Core0_uALU_Res_21_11 : LUT5
    generic map(
      INIT => X"A8202020"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_0_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_Res_21_9_3750,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_uALU_Res_17_4_2980,
      O => Core0_uALU_Res_21_10_3751
    );
  Core0_uALU_n033761 : LUT5
    generic map(
      INIT => X"ABAA0100"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_22_Q,
      I4 => Core0_uALU_n034473_2982,
      O => Core0_uALU_n03376
    );
  Core0_uALU_n033762 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_n034472,
      I3 => Core0_uALU_n03376,
      I4 => Core0_uALU_n034471_2985,
      O => Core0_uALU_n03377
    );
  Core0_uALU_n034761 : LUT6
    generic map(
      INIT => X"5747130354441000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_uALU_Res_24_23,
      I4 => Core0_uALU_n0347211,
      I5 => Core0_uALU_Res_24_11_2988,
      O => Core0_uALU_n034761_3753
    );
  Core0_uALU_n034451 : LUT5
    generic map(
      INIT => X"4040FF40"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_uALU_n034482_2994,
      I2 => Core0_uALU_Res_24_25,
      I3 => Core0_EX_OpA_32_dff_11_27_Q,
      I4 => Core0_uALU_Madd_n0164_cy(4),
      O => Core0_uALU_n034451_3754
    );
  Core0_uALU_OpC_INV_738_o111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_uALU_n0164(2),
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_10,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_11,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_101,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_9,
      O => Core0_uALU_OpC_INV_738_o11
    );
  Core0_uALU_OpC_INV_738_o113 : LUT6
    generic map(
      INIT => X"51405140FBEA5140"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_6_f7_3065,
      I3 => Core0_uALU_OpC_INV_738_o11,
      I4 => Core0_uALU_OpC_INV_738_o111_3757,
      I5 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_OpC_INV_738_o2
    );
  reset_IBUF : IBUF
    port map (
      I => reset,
      O => reset_IBUF_1
    );
  PC_15_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_15_Q,
      O => PC(15)
    );
  PC_14_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_14_Q,
      O => PC(14)
    );
  PC_13_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_13_Q,
      O => PC(13)
    );
  PC_12_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_12_Q,
      O => PC(12)
    );
  PC_11_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_11_Q,
      O => PC(11)
    );
  PC_10_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_10_Q,
      O => PC(10)
    );
  PC_9_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_9_Q,
      O => PC(9)
    );
  PC_8_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_8_Q,
      O => PC(8)
    );
  PC_7_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_7_Q,
      O => PC(7)
    );
  PC_6_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_6_Q,
      O => PC(6)
    );
  PC_5_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_5_Q,
      O => PC(5)
    );
  PC_4_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_4_Q,
      O => PC(4)
    );
  PC_3_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_3_Q,
      O => PC(3)
    );
  PC_2_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_2_Q,
      O => PC(2)
    );
  PC_1_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_1_Q,
      O => PC(1)
    );
  PC_0_OBUF : OBUF
    port map (
      I => Core0_IF_PC_15_dff_1_0_Q,
      O => PC(0)
    );
  MemAdd_15_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_15_Q,
      O => MemAdd(15)
    );
  MemAdd_14_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_14_Q,
      O => MemAdd(14)
    );
  MemAdd_13_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_13_Q,
      O => MemAdd(13)
    );
  MemAdd_12_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_12_Q,
      O => MemAdd(12)
    );
  MemAdd_11_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_11_Q,
      O => MemAdd(11)
    );
  MemAdd_10_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_10_Q,
      O => MemAdd(10)
    );
  MemAdd_9_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_9_Q,
      O => MemAdd(9)
    );
  MemAdd_8_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_8_Q,
      O => MemAdd(8)
    );
  MemAdd_7_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_7_Q,
      O => MemAdd(7)
    );
  MemAdd_6_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_6_Q,
      O => MemAdd(6)
    );
  MemAdd_5_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_5_Q,
      O => MemAdd(5)
    );
  MemAdd_4_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_4_Q,
      O => MemAdd(4)
    );
  MemAdd_3_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_3_Q,
      O => MemAdd(3)
    );
  MemAdd_2_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_2_Q,
      O => MemAdd(2)
    );
  MemAdd_1_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_1_Q,
      O => MemAdd(1)
    );
  MemAdd_0_OBUF : OBUF
    port map (
      I => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => MemAdd(0)
    );
  MemWData_31_OBUF : OBUF
    port map (
      I => MemWData_31_OBUF_34,
      O => MemWData(31)
    );
  MemWData_30_OBUF : OBUF
    port map (
      I => MemWData_30_OBUF_35,
      O => MemWData(30)
    );
  MemWData_29_OBUF : OBUF
    port map (
      I => MemWData_29_OBUF_36,
      O => MemWData(29)
    );
  MemWData_28_OBUF : OBUF
    port map (
      I => MemWData_28_OBUF_37,
      O => MemWData(28)
    );
  MemWData_27_OBUF : OBUF
    port map (
      I => MemWData_27_OBUF_38,
      O => MemWData(27)
    );
  MemWData_26_OBUF : OBUF
    port map (
      I => MemWData_26_OBUF_39,
      O => MemWData(26)
    );
  MemWData_25_OBUF : OBUF
    port map (
      I => MemWData_25_OBUF_40,
      O => MemWData(25)
    );
  MemWData_24_OBUF : OBUF
    port map (
      I => MemWData_24_OBUF_41,
      O => MemWData(24)
    );
  MemWData_23_OBUF : OBUF
    port map (
      I => MemWData_23_OBUF_42,
      O => MemWData(23)
    );
  MemWData_22_OBUF : OBUF
    port map (
      I => MemWData_22_OBUF_43,
      O => MemWData(22)
    );
  MemWData_21_OBUF : OBUF
    port map (
      I => MemWData_21_OBUF_44,
      O => MemWData(21)
    );
  MemWData_20_OBUF : OBUF
    port map (
      I => MemWData_20_OBUF_45,
      O => MemWData(20)
    );
  MemWData_19_OBUF : OBUF
    port map (
      I => MemWData_19_OBUF_46,
      O => MemWData(19)
    );
  MemWData_18_OBUF : OBUF
    port map (
      I => MemWData_18_OBUF_47,
      O => MemWData(18)
    );
  MemWData_17_OBUF : OBUF
    port map (
      I => MemWData_17_OBUF_48,
      O => MemWData(17)
    );
  MemWData_16_OBUF : OBUF
    port map (
      I => MemWData_16_OBUF_49,
      O => MemWData(16)
    );
  MemWData_15_OBUF : OBUF
    port map (
      I => MemWData_15_OBUF_50,
      O => MemWData(15)
    );
  MemWData_14_OBUF : OBUF
    port map (
      I => MemWData_14_OBUF_51,
      O => MemWData(14)
    );
  MemWData_13_OBUF : OBUF
    port map (
      I => MemWData_13_OBUF_52,
      O => MemWData(13)
    );
  MemWData_12_OBUF : OBUF
    port map (
      I => MemWData_12_OBUF_53,
      O => MemWData(12)
    );
  MemWData_11_OBUF : OBUF
    port map (
      I => MemWData_11_OBUF_54,
      O => MemWData(11)
    );
  MemWData_10_OBUF : OBUF
    port map (
      I => MemWData_10_OBUF_55,
      O => MemWData(10)
    );
  MemWData_9_OBUF : OBUF
    port map (
      I => MemWData_9_OBUF_56,
      O => MemWData(9)
    );
  MemWData_8_OBUF : OBUF
    port map (
      I => MemWData_8_OBUF_57,
      O => MemWData(8)
    );
  MemWData_7_OBUF : OBUF
    port map (
      I => MemWData_7_OBUF_58,
      O => MemWData(7)
    );
  MemWData_6_OBUF : OBUF
    port map (
      I => MemWData_6_OBUF_59,
      O => MemWData(6)
    );
  MemWData_5_OBUF : OBUF
    port map (
      I => MemWData_5_OBUF_60,
      O => MemWData(5)
    );
  MemWData_4_OBUF : OBUF
    port map (
      I => MemWData_4_OBUF_61,
      O => MemWData(4)
    );
  MemWData_3_OBUF : OBUF
    port map (
      I => MemWData_3_OBUF_62,
      O => MemWData(3)
    );
  MemWData_2_OBUF : OBUF
    port map (
      I => MemWData_2_OBUF_63,
      O => MemWData(2)
    );
  MemWData_1_OBUF : OBUF
    port map (
      I => MemWData_1_OBUF_64,
      O => MemWData(1)
    );
  MemWData_0_OBUF : OBUF
    port map (
      I => MemWData_0_OBUF_65,
      O => MemWData(0)
    );
  MemWE_OBUF : OBUF
    port map (
      I => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => MemWE
    );
  Core0_EX_MSR_C_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_MSR_C_WE_212,
      I1 => Core0_EX_MSR_C_210,
      I2 => Core0_EX_FlagC,
      O => Core0_EX_MSR_C_rstpot_3825
    );
  Core0_EX_MSR_C : FDC
    port map (
      C => clk_BUFGP_0,
      CLR => reset_IBUF_1,
      D => Core0_EX_MSR_C_rstpot_3825,
      Q => Core0_EX_MSR_C_210
    );
  Core0_uALU_Res_17_14_SW0 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(17),
      I3 => Core0_uALU_Res_17_13_3744,
      O => N208
    );
  Core0_uALU_Res_17_14_SW1 : LUT5
    generic map(
      INIT => X"FFFF1D11"
    )
    port map (
      I0 => Core0_uALU_uAddComp_auxRes(17),
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_Res_17_13_3744,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_EX_CTRL_2_dff_9_2_Q,
      O => N209
    );
  Core0_uALU_Res_17_15 : LUT6
    generic map(
      INIT => X"CCFFDCFEECFDFCFC"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_17_5_3737,
      I2 => N208,
      I3 => N209,
      I4 => Core0_uALU_uMultiplier_auxRes(17),
      I5 => Core0_uALU_uMultiplier_auxRes(49),
      O => Core0_EX_Result(17)
    );
  Core0_uALU_Res_21_12_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFF111D1111"
    )
    port map (
      I0 => Core0_uALU_uAddComp_auxRes(21),
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_Res_21_10_3751,
      I3 => Core0_uALU_Res_21_3_3746,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => Core0_EX_CTRL_2_dff_9_2_Q,
      O => N212
    );
  Core0_uALU_Res_21_13 : LUT6
    generic map(
      INIT => X"CCFFDCFEECFDFCFC"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_21_2,
      I2 => N211,
      I3 => N212,
      I4 => Core0_uALU_uMultiplier_auxRes(21),
      I5 => Core0_uALU_uMultiplier_auxRes(53),
      O => Core0_EX_Result(21)
    );
  Core0_uALU_Res_25_11_SW0 : LUT6
    generic map(
      INIT => X"5555511144444000"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_Res_25_10_3736,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_Res_25_5_3731,
      I5 => Core0_uALU_uAddComp_auxRes(25),
      O => N214
    );
  Core0_uALU_Res_25_11_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFF111D1111"
    )
    port map (
      I0 => Core0_uALU_uAddComp_auxRes(25),
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_Res_25_10_3736,
      I3 => Core0_uALU_Res_25_5_3731,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => Core0_EX_CTRL_2_dff_9_2_Q,
      O => N215
    );
  Core0_uALU_Res_25_12 : LUT6
    generic map(
      INIT => X"CCFFDCFEECFDFCFC"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_25_4_3730,
      I2 => N214,
      I3 => N215,
      I4 => Core0_uALU_uMultiplier_auxRes(25),
      I5 => Core0_uALU_uMultiplier_auxRes(57),
      O => Core0_EX_Result(25)
    );
  Core0_uALU_Res_19_13_SW0 : LUT6
    generic map(
      INIT => X"AAAFEAEFBABFFAFF"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      I3 => Core0_uALU_uAddComp_auxRes(19),
      I4 => Core0_uALU_Res_19_13,
      I5 => Core0_uALU_uMultiplier_auxRes(19),
      O => N217
    );
  Core0_uALU_Res_19_13_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFF222A777F"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_Res_19_14_3670,
      I3 => Core0_uALU_Res_19_13,
      I4 => Core0_uALU_uAddComp_auxRes(19),
      I5 => Core0_EX_CTRL_2_dff_9_2_Q,
      O => N218
    );
  Core0_uALU_Res_19_13_SW2 : LUT6
    generic map(
      INIT => X"FFFFFFFF111D1111"
    )
    port map (
      I0 => Core0_uALU_uAddComp_auxRes(19),
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_Res_19_13,
      I3 => Core0_uALU_Res_19_14_3670,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => Core0_EX_CTRL_2_dff_9_2_Q,
      O => N219
    );
  Core0_uALU_Res_19_14 : LUT6
    generic map(
      INIT => X"CCEEDDFFCECEDFDF"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_uALU_Res_19_7_3664,
      I2 => N218,
      I3 => N219,
      I4 => N217,
      I5 => Core0_uALU_uMultiplier_auxRes(51),
      O => Core0_EX_Result(19)
    );
  Core0_uALU_Mmux_n0202_46_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(16),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_36_3155,
      I5 => N156,
      O => N221
    );
  Core0_uALU_Mmux_n0202_46_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_36_3155,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(16),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N156,
      O => N222
    );
  Core0_uALU_Res_16_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N221,
      I2 => N222,
      I3 => Core0_uALU_uMultiplier_auxRes(16),
      I4 => Core0_uALU_uMultiplier_auxRes(48),
      O => Core0_EX_Result(16)
    );
  Core0_uALU_Mmux_n0202_417_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(31),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_317_3195,
      I5 => N158,
      O => N224
    );
  Core0_uALU_Mmux_n0202_417_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_317_3195,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(31),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N158,
      O => N225
    );
  Core0_uALU_Res_31_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N224,
      I2 => N225,
      I3 => Core0_uALU_uMultiplier_auxRes(31),
      I4 => Core0_uALU_uMultiplier_auxRes(63),
      O => Core0_EX_Result(31)
    );
  Core0_uALU_Mmux_n0202_49_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(22),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_39_3167,
      I5 => N160,
      O => N227
    );
  Core0_uALU_Mmux_n0202_49_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_39_3167,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(22),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N160,
      O => N228
    );
  Core0_uALU_Res_22_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N227,
      I2 => N228,
      I3 => Core0_uALU_uMultiplier_auxRes(22),
      I4 => Core0_uALU_uMultiplier_auxRes(54),
      O => Core0_EX_Result(22)
    );
  Core0_uALU_Mmux_n0202_416_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(30),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_316_3193,
      I5 => N162,
      O => N230
    );
  Core0_uALU_Mmux_n0202_416_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_316_3193,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(30),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N162,
      O => N231
    );
  Core0_uALU_Res_30_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N230,
      I2 => N231,
      I3 => Core0_uALU_uMultiplier_auxRes(30),
      I4 => Core0_uALU_uMultiplier_auxRes(62),
      O => Core0_EX_Result(30)
    );
  Core0_uALU_Mmux_n0202_414_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(29),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_314_3189,
      I5 => N164,
      O => N233
    );
  Core0_uALU_Mmux_n0202_414_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_314_3189,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(29),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N164,
      O => N234
    );
  Core0_uALU_Res_29_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N233,
      I2 => N234,
      I3 => Core0_uALU_uMultiplier_auxRes(29),
      I4 => Core0_uALU_uMultiplier_auxRes(61),
      O => Core0_EX_Result(29)
    );
  Core0_uALU_Mmux_n0202_413_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(28),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_313_3185,
      I5 => N166,
      O => N236
    );
  Core0_uALU_Mmux_n0202_413_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_313_3185,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(28),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N166,
      O => N237
    );
  Core0_uALU_Res_28_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N236,
      I2 => N237,
      I3 => Core0_uALU_uMultiplier_auxRes(28),
      I4 => Core0_uALU_uMultiplier_auxRes(60),
      O => Core0_EX_Result(28)
    );
  Core0_uALU_Res_3_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N240,
      I2 => N239,
      I3 => Core0_uALU_uMultiplier_auxRes(3),
      I4 => Core0_uALU_uMultiplier_auxRes(35),
      O => Core0_EX_Result(3)
    );
  Core0_uALU_Mmux_n0202_410_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(23),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_310_3172,
      I5 => N170,
      O => N242
    );
  Core0_uALU_Mmux_n0202_410_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_310_3172,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(23),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N170,
      O => N243
    );
  Core0_uALU_Res_23_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N242,
      I2 => N243,
      I3 => Core0_uALU_uMultiplier_auxRes(23),
      I4 => Core0_uALU_uMultiplier_auxRes(55),
      O => Core0_EX_Result(23)
    );
  Core0_uALU_Res_10_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N246,
      I2 => N245,
      I3 => Core0_uALU_uMultiplier_auxRes(10),
      I4 => Core0_uALU_uMultiplier_auxRes(42),
      O => Core0_EX_Result(10)
    );
  Core0_uALU_Mmux_n0202_424_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(9),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_324_3205,
      I5 => N174,
      O => N248
    );
  Core0_uALU_Mmux_n0202_424_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_324_3205,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(9),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N174,
      O => N249
    );
  Core0_uALU_Res_9_Q : LUT5
    generic map(
      INIT => X"01FB2373"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N248,
      I2 => Core0_uALU_uMultiplier_auxRes(9),
      I3 => N249,
      I4 => Core0_uALU_uMultiplier_auxRes(41),
      O => Core0_EX_Result(9)
    );
  Core0_uALU_Mmux_n0202_423_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(8),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_323_3203,
      I5 => N176,
      O => N251
    );
  Core0_uALU_Mmux_n0202_423_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_323_3203,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(8),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N176,
      O => N252
    );
  Core0_uALU_Res_8_Q : LUT5
    generic map(
      INIT => X"01FB2373"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N251,
      I2 => Core0_uALU_uMultiplier_auxRes(8),
      I3 => N252,
      I4 => Core0_uALU_uMultiplier_auxRes(40),
      O => Core0_EX_Result(8)
    );
  Core0_uALU_Res_7_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N255,
      I2 => N254,
      I3 => Core0_uALU_uMultiplier_auxRes(7),
      I4 => Core0_uALU_uMultiplier_auxRes(39),
      O => Core0_EX_Result(7)
    );
  Core0_uALU_Res_6_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N258,
      I2 => N257,
      I3 => Core0_uALU_uMultiplier_auxRes(6),
      I4 => Core0_uALU_uMultiplier_auxRes(38),
      O => Core0_EX_Result(6)
    );
  Core0_uALU_Mmux_n0202_420_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(5),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_320_3200,
      I5 => N182,
      O => N260
    );
  Core0_uALU_Mmux_n0202_420_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_320_3200,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(5),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N182,
      O => N261
    );
  Core0_uALU_Res_5_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N260,
      I2 => N261,
      I3 => Core0_uALU_uMultiplier_auxRes(5),
      I4 => Core0_uALU_uMultiplier_auxRes(37),
      O => Core0_EX_Result(5)
    );
  Core0_uALU_Mmux_n0202_419_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(4),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_319_3198,
      I5 => N184,
      O => N263
    );
  Core0_uALU_Mmux_n0202_419_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_319_3198,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(4),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N184,
      O => N264
    );
  Core0_uALU_Res_4_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N263,
      I2 => N264,
      I3 => Core0_uALU_uMultiplier_auxRes(4),
      I4 => Core0_uALU_uMultiplier_auxRes(36),
      O => Core0_EX_Result(4)
    );
  Core0_uALU_Res_2_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N267,
      I2 => N266,
      I3 => Core0_uALU_uMultiplier_auxRes(2),
      I4 => Core0_uALU_uMultiplier_auxRes(34),
      O => Core0_EX_Result(2)
    );
  Core0_uALU_Res_11_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N270,
      I2 => N269,
      I3 => Core0_uALU_uMultiplier_auxRes(11),
      I4 => Core0_uALU_uMultiplier_auxRes(43),
      O => Core0_EX_Result(11)
    );
  Core0_uALU_Mmux_n0202_42_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(12),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_32_3150,
      I5 => N192,
      O => N272
    );
  Core0_uALU_Mmux_n0202_42_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_32_3150,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(12),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N192,
      O => N273
    );
  Core0_uALU_Res_12_Q : LUT5
    generic map(
      INIT => X"01FB2373"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N272,
      I2 => Core0_uALU_uMultiplier_auxRes(12),
      I3 => N273,
      I4 => Core0_uALU_uMultiplier_auxRes(44),
      O => Core0_EX_Result(12)
    );
  Core0_uALU_Mmux_n0202_43_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(13),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_33,
      I5 => N194,
      O => N275
    );
  Core0_uALU_Mmux_n0202_43_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_33,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(13),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N194,
      O => N276
    );
  Core0_uALU_Res_13_Q : LUT5
    generic map(
      INIT => X"01FB2373"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N275,
      I2 => Core0_uALU_uMultiplier_auxRes(13),
      I3 => N276,
      I4 => Core0_uALU_uMultiplier_auxRes(45),
      O => Core0_EX_Result(13)
    );
  Core0_uALU_Res_14_Q : LUT5
    generic map(
      INIT => X"33271B0F"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N279,
      I2 => N278,
      I3 => Core0_uALU_uMultiplier_auxRes(14),
      I4 => Core0_uALU_uMultiplier_auxRes(46),
      O => Core0_EX_Result(14)
    );
  Core0_uALU_Mmux_n0202_45_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(15),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_35_3153,
      I5 => N198,
      O => N281
    );
  Core0_uALU_Mmux_n0202_45_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_35_3153,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(15),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N198,
      O => N282
    );
  Core0_uALU_Res_15_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N281,
      I2 => N282,
      I3 => Core0_uALU_uMultiplier_auxRes(15),
      I4 => Core0_uALU_uMultiplier_auxRes(47),
      O => Core0_EX_Result(15)
    );
  Core0_uALU_Mmux_n0202_412_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(27),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_312_3180,
      I5 => N200,
      O => N284
    );
  Core0_uALU_Mmux_n0202_412_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_312_3180,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(27),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N200,
      O => N285
    );
  Core0_uALU_Res_27_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N284,
      I2 => N285,
      I3 => Core0_uALU_uMultiplier_auxRes(27),
      I4 => Core0_uALU_uMultiplier_auxRes(59),
      O => Core0_EX_Result(27)
    );
  Core0_uALU_Mmux_n0202_47_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(18),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_37_3159,
      I5 => N202,
      O => N287
    );
  Core0_uALU_Mmux_n0202_47_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_37_3159,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(18),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N202,
      O => N288
    );
  Core0_uALU_Res_18_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N287,
      I2 => N288,
      I3 => Core0_uALU_uMultiplier_auxRes(18),
      I4 => Core0_uALU_uMultiplier_auxRes(50),
      O => Core0_EX_Result(18)
    );
  Core0_uALU_Mmux_n0202_411_SW0 : LUT6
    generic map(
      INIT => X"BBABFFEF11015545"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_uALU_uAddComp_auxRes(26),
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_uALU_Mmux_n0202_311_3176,
      I5 => N204,
      O => N290
    );
  Core0_uALU_Mmux_n0202_411_SW1 : LUT6
    generic map(
      INIT => X"BABABABF10101015"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_uALU_Mmux_n0202_311_3176,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_uAddComp_auxRes(26),
      I4 => Core0_EX_CTRL_2_dff_9_1_Q,
      I5 => N204,
      O => N291
    );
  Core0_uALU_Res_26_Q : LUT5
    generic map(
      INIT => X"0F1B2733"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => N290,
      I2 => N291,
      I3 => Core0_uALU_uMultiplier_auxRes(26),
      I4 => Core0_uALU_uMultiplier_auxRes(58),
      O => Core0_EX_Result(26)
    );
  Core0_uALU_Res_1_Q : LUT5
    generic map(
      INIT => X"5F1B4E0A"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => N188,
      I3 => Core0_uALU_Mmux_n0202_38_3161,
      I4 => Core0_uALU_Mmux_n0202_48_3162,
      O => Core0_EX_Result(1)
    );
  Core0_uALU_Mmux_n0202_48 : LUT5
    generic map(
      INIT => X"FCB87430"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(1),
      I3 => Core0_uALU_uMultiplier_auxRes(1),
      I4 => Core0_uALU_uMultiplier_auxRes(33),
      O => Core0_uALU_Mmux_n0202_48_3162
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_3_SW0 : LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_6_Q,
      O => N293
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_3 : LUT6
    generic map(
      INIT => X"F9FFF99960666000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8,
      I3 => Core0_uALU_n0164(2),
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10,
      I5 => N293,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_6_Mux_41_o_3_3040
    );
  Core0_uALU_Mmux_n0202_8 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_uALU_n034445_3675,
      I2 => Core0_uALU_n034446,
      I3 => Core0_EX_OpA_32_dff_11_25_Q,
      O => Core0_uALU_Mmux_n0202_8_3173
    );
  Core0_uALU_Mmux_n0202_81 : LUT6
    generic map(
      INIT => X"FFFEFFBA55545510"
    )
    port map (
      I0 => Core0_uALU_n0347,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_n034452_3755,
      I3 => Core0_uALU_n034451_3754,
      I4 => Core0_uALU_Res_19_71,
      I5 => Core0_EX_OpA_32_dff_11_26_Q,
      O => Core0_uALU_Mmux_n0202_81_3177
    );
  Core0_uALU_Mmux_n0202_35 : LUT6
    generic map(
      INIT => X"7575FD752020A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_15_Mux_32_o,
      I3 => N138,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      I5 => Core0_uALU_uAddComp_auxRes(15),
      O => Core0_uALU_Mmux_n0202_35_3153
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_3 : LUT5
    generic map(
      INIT => X"ED4DE848"
    )
    port map (
      I0 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_6_f7_3042,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_7_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_7_Mux_40_o_3_3043
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_3 : LUT5
    generic map(
      INIT => X"ED4DE848"
    )
    port map (
      I0 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_6_f7_3049,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_10_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_3_3050
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_3 : LUT5
    generic map(
      INIT => X"ED4DE848"
    )
    port map (
      I0 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_6_f7_3045,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_9_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_9_Mux_38_o_3_3046
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_3 : LUT5
    generic map(
      INIT => X"ED4DE848"
    )
    port map (
      I0 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I1 => Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_6_f7_3056,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_8_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_8_Mux_39_o_3_3057
    );
  Core0_uALU_Res_17_11 : LUT6
    generic map(
      INIT => X"AAAA800880088008"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_Res_25_323,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I4 => Core0_uALU_Res_19_61,
      I5 => Core0_uALU_n0164(4),
      O => Core0_uALU_Res_17_11_3742
    );
  Core0_uALU_Res_24_26_SW1 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpA_32_dff_11_21_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_22_Q,
      I4 => Core0_uALU_Res_20_211,
      O => N295
    );
  Core0_uALU_Res_24_26 : LUT5
    generic map(
      INIT => X"62734051"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => N295,
      I3 => N150,
      I4 => Core0_uALU_Res_24_11_2988,
      O => Core0_uALU_Res_24_26_2951
    );
  Core0_uALU_Mmux_n0202_112_SW0 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_25_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_27_Q,
      I4 => Core0_uALU_Res_19_63,
      O => N299
    );
  Core0_uALU_Mmux_n0202_112 : LUT6
    generic map(
      INIT => X"F9FFF99960666000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I2 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10,
      I3 => Core0_uALU_n0164(2),
      I4 => N299,
      I5 => Core0_EX_OpA_32_dff_11_32_Q,
      O => Core0_uALU_Mmux_n0202_112_3171
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      I3 => Core0_EX_OpA_32_dff_11_25_Q,
      I4 => Core0_EX_OpA_32_dff_11_24_Q,
      I5 => Core0_EX_OpA_32_dff_11_26_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_10
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      I3 => Core0_EX_OpA_32_dff_11_29_Q,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      I5 => Core0_EX_OpA_32_dff_11_30_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_28_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      I5 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_24_Q,
      I3 => Core0_EX_OpA_32_dff_11_26_Q,
      I4 => Core0_EX_OpA_32_dff_11_25_Q,
      I5 => Core0_EX_OpA_32_dff_11_27_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_11
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_9 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_31_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_9_3016
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_20_Q,
      I3 => Core0_EX_OpA_32_dff_11_22_Q,
      I4 => Core0_EX_OpA_32_dff_11_21_Q,
      I5 => Core0_EX_OpA_32_dff_11_23_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_101
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_9 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_3_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_9_3021
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_5_Q,
      I4 => Core0_EX_OpA_32_dff_11_4_Q,
      I5 => Core0_EX_OpA_32_dff_11_6_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_82_3018
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_7_Q,
      I3 => Core0_EX_OpA_32_dff_11_9_Q,
      I4 => Core0_EX_OpA_32_dff_11_8_Q,
      I5 => Core0_EX_OpA_32_dff_11_10_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_91_3019
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_11_Q,
      I3 => Core0_EX_OpA_32_dff_11_13_Q,
      I4 => Core0_EX_OpA_32_dff_11_12_Q,
      I5 => Core0_EX_OpA_32_dff_11_14_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_81
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_2_Mux_45_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_15_Q,
      I3 => Core0_EX_OpA_32_dff_11_17_Q,
      I4 => Core0_EX_OpA_32_dff_11_16_Q,
      I5 => Core0_EX_OpA_32_dff_11_18_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_9
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_4_Q,
      I3 => Core0_EX_OpA_32_dff_11_6_Q,
      I4 => Core0_EX_OpA_32_dff_11_5_Q,
      I5 => Core0_EX_OpA_32_dff_11_7_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_82_3023
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_8_Q,
      I3 => Core0_EX_OpA_32_dff_11_10_Q,
      I4 => Core0_EX_OpA_32_dff_11_9_Q,
      I5 => Core0_EX_OpA_32_dff_11_11_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_91_3024
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_12_Q,
      I3 => Core0_EX_OpA_32_dff_11_14_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      I5 => Core0_EX_OpA_32_dff_11_15_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_9
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_3_Mux_44_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_16_Q,
      I3 => Core0_EX_OpA_32_dff_11_18_Q,
      I4 => Core0_EX_OpA_32_dff_11_17_Q,
      I5 => Core0_EX_OpA_32_dff_11_19_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_10
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_29_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      I4 => Core0_EX_OpA_32_dff_11_30_Q,
      I5 => Core0_EX_OpA_32_dff_11_32_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_81_3032
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_81 : LUT5
    generic map(
      INIT => X"DED48E84"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpA_32_dff_11_32_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_81_3036
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_25_Q,
      I3 => Core0_EX_OpA_32_dff_11_27_Q,
      I4 => Core0_EX_OpA_32_dff_11_26_Q,
      I5 => Core0_EX_OpA_32_dff_11_28_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81_3008
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_26_Q,
      I3 => Core0_EX_OpA_32_dff_11_28_Q,
      I4 => Core0_EX_OpA_32_dff_11_27_Q,
      I5 => Core0_EX_OpA_32_dff_11_29_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_11
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_17_Q,
      I3 => Core0_EX_OpA_32_dff_11_19_Q,
      I4 => Core0_EX_OpA_32_dff_11_18_Q,
      I5 => Core0_EX_OpA_32_dff_11_20_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7_3006
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_21_Q,
      I3 => Core0_EX_OpA_32_dff_11_23_Q,
      I4 => Core0_EX_OpA_32_dff_11_22_Q,
      I5 => Core0_EX_OpA_32_dff_11_24_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8_3007
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_13_Q,
      I3 => Core0_EX_OpA_32_dff_11_15_Q,
      I4 => Core0_EX_OpA_32_dff_11_14_Q,
      I5 => Core0_EX_OpA_32_dff_11_16_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10_3014
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_18_Q,
      I3 => Core0_EX_OpA_32_dff_11_20_Q,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      I5 => Core0_EX_OpA_32_dff_11_21_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_10
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_22_Q,
      I3 => Core0_EX_OpA_32_dff_11_24_Q,
      I4 => Core0_EX_OpA_32_dff_11_23_Q,
      I5 => Core0_EX_OpA_32_dff_11_25_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_101
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_14_Q,
      I3 => Core0_EX_OpA_32_dff_11_16_Q,
      I4 => Core0_EX_OpA_32_dff_11_15_Q,
      I5 => Core0_EX_OpA_32_dff_11_17_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_9
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_9 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_4_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_4_Mux_43_o_9_3033
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_9 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_5_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_5_Mux_42_o_9_3037
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_5_Q,
      I3 => Core0_EX_OpA_32_dff_11_7_Q,
      I4 => Core0_EX_OpA_32_dff_11_6_Q,
      I5 => Core0_EX_OpA_32_dff_11_8_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_91_3012
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_9_Q,
      I3 => Core0_EX_OpA_32_dff_11_11_Q,
      I4 => Core0_EX_OpA_32_dff_11_10_Q,
      I5 => Core0_EX_OpA_32_dff_11_12_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_92_3013
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_6_Q,
      I3 => Core0_EX_OpA_32_dff_11_8_Q,
      I4 => Core0_EX_OpA_32_dff_11_7_Q,
      I5 => Core0_EX_OpA_32_dff_11_9_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_91_3029
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_10_Q,
      I3 => Core0_EX_OpA_32_dff_11_12_Q,
      I4 => Core0_EX_OpA_32_dff_11_11_Q,
      I5 => Core0_EX_OpA_32_dff_11_13_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_92_3030
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_29_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      I4 => Core0_EX_OpA_32_dff_11_30_Q,
      I5 => Core0_EX_OpA_32_dff_11_0_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_9_3009
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_30_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      I5 => Core0_EX_OpA_32_dff_11_1_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_9_3026
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_3_Q,
      I4 => Core0_EX_OpA_32_dff_11_2_Q,
      I5 => Core0_EX_OpA_32_dff_11_4_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_82_3011
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_2_Q,
      I3 => Core0_EX_OpA_32_dff_11_4_Q,
      I4 => Core0_EX_OpA_32_dff_11_3_Q,
      I5 => Core0_EX_OpA_32_dff_11_5_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_1_Mux_46_o_82_3028
    );
  Core0_uALU_Res_24_2 : LUT6
    generic map(
      INIT => X"2A020A0228000800"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_0_Q,
      I2 => Core0_EX_CTRL_2_dff_9_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_24_Q,
      I4 => Core0_EX_OpB_32_dff_13_24_Q,
      I5 => Core0_EX_OpA_32_dff_11_25_Q,
      O => Core0_uALU_Res_24_Q
    );
  Core0_uALU_n03374111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_6_Q,
      I3 => Core0_EX_OpA_32_dff_11_5_Q,
      I4 => Core0_EX_OpA_32_dff_11_9_Q,
      I5 => Core0_EX_OpA_32_dff_11_10_Q,
      O => Core0_uALU_n0337411
    );
  Core0_uALU_Res_19_6 : LUT5
    generic map(
      INIT => X"A8F8A888"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_Res_19_8,
      I2 => Core0_uALU_n0164(4),
      I3 => Core0_uALU_Res_19_61,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      O => Core0_uALU_Res_19_9_3666
    );
  Core0_uALU_n0341321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_4_Q,
      I3 => Core0_EX_OpA_32_dff_11_3_Q,
      I4 => Core0_EX_OpA_32_dff_11_11_Q,
      I5 => Core0_EX_OpA_32_dff_11_12_Q,
      O => Core0_uALU_n034132_2954
    );
  Core0_uALU_Res_24_111 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_7_Q,
      I3 => Core0_EX_OpA_32_dff_11_8_Q,
      I4 => Core0_EX_OpA_32_dff_11_0_Q,
      O => Core0_uALU_Res_24_11_2988
    );
  Core0_uALU_Res_19_11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_0_Q,
      I4 => Core0_EX_OpA_32_dff_11_16_Q,
      I5 => Core0_EX_OpA_32_dff_11_17_Q,
      O => Core0_uALU_Res_19_1
    );
  Core0_uALU_Res_17_311 : LUT6
    generic map(
      INIT => X"7D3C692855144100"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_22_Q,
      I5 => Core0_EX_OpA_32_dff_11_24_Q,
      O => Core0_uALU_Res_17_31
    );
  Core0_uALU_Res_19_711 : LUT6
    generic map(
      INIT => X"4051EAFB40514051"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_uALU_Res_19_1,
      I3 => N152,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      I5 => Core0_uALU_Res_19_4_2999,
      O => Core0_uALU_Res_19_71
    );
  Core0_uALU_Mmux_n0202_418_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o6,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(3),
      I5 => N168,
      O => N239
    );
  Core0_uALU_Mmux_n0202_418_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(3),
      I3 => Core0_uALU_OpC_INV_738_o6,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N168,
      O => N240
    );
  Core0_uALU_Mmux_n0202_4_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o1_3147,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(10),
      I5 => N172,
      O => N245
    );
  Core0_uALU_Mmux_n0202_4_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(10),
      I3 => Core0_uALU_OpC_INV_738_o1_3147,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N172,
      O => N246
    );
  Core0_uALU_Mmux_n0202_422_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o8,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(7),
      I5 => N178,
      O => N254
    );
  Core0_uALU_Mmux_n0202_422_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(7),
      I3 => Core0_uALU_OpC_INV_738_o8,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N178,
      O => N255
    );
  Core0_uALU_Mmux_n0202_421_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o7_3201,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(6),
      I5 => N180,
      O => N257
    );
  Core0_uALU_Mmux_n0202_421_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(6),
      I3 => Core0_uALU_OpC_INV_738_o7_3201,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N180,
      O => N258
    );
  Core0_uALU_Mmux_n0202_415_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o5,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(2),
      I5 => N186,
      O => N266
    );
  Core0_uALU_Mmux_n0202_415_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(2),
      I3 => Core0_uALU_OpC_INV_738_o5,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N186,
      O => N267
    );
  Core0_uALU_Mmux_n0202_41_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o2,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(11),
      I5 => N190,
      O => N269
    );
  Core0_uALU_Mmux_n0202_41_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(11),
      I3 => Core0_uALU_OpC_INV_738_o2,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N190,
      O => N270
    );
  Core0_uALU_Mmux_n0202_44_SW0 : LUT6
    generic map(
      INIT => X"AEEEBFFF04441555"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_OpC_INV_738_o3,
      I3 => Core0_EX_CTRL_2_dff_9_0_Q,
      I4 => Core0_uALU_uAddComp_auxRes(14),
      I5 => N196,
      O => N278
    );
  Core0_uALU_Mmux_n0202_44_SW1 : LUT6
    generic map(
      INIT => X"ABEFABAB01450101"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_uAddComp_auxRes(14),
      I3 => Core0_uALU_OpC_INV_738_o3,
      I4 => Core0_EX_CTRL_2_dff_9_0_Q,
      I5 => N196,
      O => N279
    );
  Core0_uALU_n034452 : LUT5
    generic map(
      INIT => X"CE468A02"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => N136,
      I3 => Core0_uALU_Res_19_2,
      I4 => Core0_uALU_Res_19_3_3001,
      O => Core0_uALU_n034452_3755
    );
  Core0_uALU_n039211 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_n0392
    );
  Core0_uALU_n034484 : LUT5
    generic map(
      INIT => X"88088000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_24_Q,
      I4 => Core0_EX_OpA_32_dff_11_25_Q,
      O => Core0_uALU_n034485
    );
  Core0_uALU_OpC_INV_738_o312 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_0_Q,
      I4 => Core0_EX_OpA_32_dff_11_2_Q,
      I5 => Core0_EX_OpA_32_dff_11_3_Q,
      O => Core0_uALU_OpC_INV_738_o31
    );
  Core0_uALU_Res_19_622 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_28_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_22_Q,
      I5 => Core0_EX_OpA_32_dff_11_20_Q,
      O => Core0_uALU_Res_19_62
    );
  Core0_uALU_Res_25_5 : LUT6
    generic map(
      INIT => X"AAAAAAAA8888A888"
    )
    port map (
      I0 => Core0_uALU_Res_0_6,
      I1 => Core0_uALU_Res_25_24,
      I2 => Core0_uALU_Res_17_2,
      I3 => Core0_EX_OpB_32_dff_13_4_Q,
      I4 => Core0_EX_OpB_32_dff_13_3_Q,
      I5 => Core0_uALU_Res_25_23_3679,
      O => Core0_uALU_Res_25_5_3731
    );
  Core0_uALU_Res_25_7 : LUT6
    generic map(
      INIT => X"5450141044400400"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpA_32_dff_11_27_Q,
      I4 => Core0_EX_OpA_32_dff_11_31_Q,
      I5 => Core0_EX_OpA_32_dff_11_29_Q,
      O => Core0_uALU_Res_25_7_3733
    );
  Core0_uALU_Res_19_4 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Res_19_8
    );
  Core0_uALU_Res_17_6 : LUT6
    generic map(
      INIT => X"4000000040400040"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpC_213,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_uALU_Res_25_11,
      I5 => N140,
      O => Core0_uALU_Res_17_6_3738
    );
  Core0_Data_Hazard_INV_3_o1 : LUT6
    generic map(
      INIT => X"D4D4D4D4D4D4D4D5"
    )
    port map (
      I0 => Core0_RF_ValidA,
      I1 => N36,
      I2 => I(29),
      I3 => Core0_uRF_OpB_4_exTable_31_Mux_38_o,
      I4 => Core0_uRF_OpB_4_memTable_31_Mux_39_o,
      I5 => Core0_uRF_OpB_4_wbTable_31_Mux_40_o,
      O => Core0_Data_Hazard_INV_3_o
    );
  Core0_Mmux_MemWriteData321 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_23_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData32
    );
  Core0_Mmux_MemWriteData301 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_22_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData30
    );
  Core0_Mmux_MemWriteData281 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_21_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData28
    );
  Core0_Mmux_MemWriteData261 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_20_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData26
    );
  Core0_Mmux_MemWriteData221 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_19_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData22
    );
  Core0_Mmux_MemWriteData201 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_18_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData20
    );
  Core0_Mmux_MemWriteData181 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_17_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData18
    );
  Core0_Mmux_MemWriteData161 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_16_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData16
    );
  Core0_Mmux_MemWriteData81 : LUT4
    generic map(
      INIT => X"9BFF"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => Core0_Mmux_MemWriteData10
    );
  Core0_Mmux_MemWriteData1021 : LUT5
    generic map(
      INIT => X"08800A80"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData102_119
    );
  Core0_Mmux_MemWriteData1621 : LUT5
    generic map(
      INIT => X"02A00220"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData162_122
    );
  Core0_PWR_5_o_PWR_5_o_AND_1249_o1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_PWR_5_o_PWR_5_o_AND_1249_o
    );
  Core0_Mmux_MemWriteData50_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_31_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_15_Q,
      O => N4
    );
  Core0_Mmux_MemWriteData48_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_30_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_14_Q,
      O => N6
    );
  Core0_Mmux_MemWriteData44_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_29_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_13_Q,
      O => N8
    );
  Core0_Mmux_MemWriteData42_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_28_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_12_Q,
      O => N10
    );
  Core0_Mmux_MemWriteData40_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_27_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_11_Q,
      O => N12
    );
  Core0_Mmux_MemWriteData38_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_26_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_10_Q,
      O => N14
    );
  Core0_Mmux_MemWriteData36_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_25_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_9_Q,
      O => N16
    );
  Core0_Mmux_MemWriteData34_SW0 : LUT6
    generic map(
      INIT => X"AEAAA2AAA2AAA2AA"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_24_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I5 => Core0_WB_StoreData_31_dff_44_8_Q,
      O => N18
    );
  Core0_Mmux_MemWriteData82 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_4_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData81_3567
    );
  Core0_Mmux_MemWriteData642 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData641
    );
  Core0_Mmux_MemWriteData622 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData621
    );
  Core0_Mmux_MemWriteData62 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_3_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData61
    );
  Core0_Mmux_MemWriteData43 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_2_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData41
    );
  Core0_Mmux_MemWriteData142 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_7_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData141
    );
  Core0_Mmux_MemWriteData122 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_6_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData121
    );
  Core0_Mmux_MemWriteData102 : LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => Core0_WB_StoreData_31_dff_44_5_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I5 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData101
    );
  Core0_Mmux_WB_RegDin1431 : LUT5
    generic map(
      INIT => X"44044504"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_ExResult_31_dff_42_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_ExResult_31_dff_42_0_Q,
      O => Core0_Mmux_WB_RegDin143_120
    );
  Core0_Mmux_WB_RegDin1441 : LUT5
    generic map(
      INIT => X"00200220"
    )
    port map (
      I0 => Core0_WB_ExResult_31_dff_42_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => Core0_WB_ExResult_31_dff_42_0_Q,
      O => Core0_Mmux_WB_RegDin144
    );
  Core0_Mmux_WB_RegDin2_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF51554055"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I1 => Core0_WB_ExResult_31_dff_42_1_Q,
      I2 => MemReadData(24),
      I3 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I4 => MemReadData(8),
      I5 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => N2
    );
  Core0_uALU_Res_17_13 : LUT6
    generic map(
      INIT => X"AAAAAAAA0808A808"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_0_Q,
      I1 => Core0_uALU_Res_17_12_3743,
      I2 => Core0_EX_OpC_213,
      I3 => Core0_uALU_Res_17_4_2980,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_uALU_Res_17_6_3738,
      O => Core0_uALU_Res_17_13_3744
    );
  Core0_uBranchCTRL_Mmux_PCIncrement181 : LUT6
    generic map(
      INIT => X"2220F2F222202222"
    )
    port map (
      I0 => Core0_ID_RegDA(31),
      I1 => Core0_ID_BrCond(1),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_346_o,
      I3 => I(23),
      I4 => I(26),
      I5 => I(19),
      O => Core0_uBranchCTRL_Mmux_PCIncrement18
    );
  Core0_uALU_Mmux_n0202_311 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_Mmux_n0202_9_3175,
      I3 => Core0_uALU_Mmux_n0202_8_3173,
      I4 => Core0_uALU_uAddComp_auxRes(26),
      O => Core0_uALU_Mmux_n0202_311_3176
    );
  Core0_uALU_Mmux_n0202_312 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_Mmux_n0202_91_3179,
      I3 => Core0_uALU_Mmux_n0202_81_3177,
      I4 => Core0_uALU_uAddComp_auxRes(27),
      O => Core0_uALU_Mmux_n0202_312_3180
    );
  Core0_uALU_Mmux_n0202_313 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_Mmux_n0202_92_3184,
      I3 => Core0_uALU_Mmux_n0202_82_3182,
      I4 => Core0_uALU_uAddComp_auxRes(28),
      O => Core0_uALU_Mmux_n0202_313_3185
    );
  Core0_uALU_Res_21_12_SW0 : LUT6
    generic map(
      INIT => X"5555511144444000"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_CTRL_2_dff_9_1_Q,
      I2 => Core0_uALU_Res_0_6,
      I3 => Core0_uALU_Res_25_1_2972,
      I4 => Core0_uALU_Res_21_10_3751,
      I5 => Core0_uALU_uAddComp_auxRes(21),
      O => N211
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_3 : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_n0164(2),
      I3 => Core0_uALU_n0164(1),
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_15_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_3_3077
    );
  Core0_uALU_Mmux_n0202_32 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_12_Mux_35_o,
      I3 => Core0_uALU_n03471,
      I4 => Core0_uALU_uAddComp_auxRes(12),
      O => Core0_uALU_Mmux_n0202_32_3150
    );
  Core0_uALU_n0164_4_13 : LUT6
    generic map(
      INIT => X"EFFEEAAE45544004"
    )
    port map (
      I0 => Core0_uALU_n0164(4),
      I1 => Core0_uALU_n0164_4_1,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_Res_19_65,
      I4 => Core0_uALU_n0164_4_11_3713,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_6_f7_3075,
      O => Core0_uALU_PWR_13_o_OpA_13_Mux_34_o
    );
  Core0_uALU_n0164_4_23 : LUT6
    generic map(
      INIT => X"EFFEEAAE45544004"
    )
    port map (
      I0 => Core0_uALU_n0164(4),
      I1 => Core0_uALU_n0164_4_2,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_Res_19_65,
      I4 => Core0_uALU_n0164_4_21_3723,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_6_f7_3068,
      O => Core0_uALU_PWR_13_o_OpA_12_Mux_35_o
    );
  Core0_uALU_Mmux_n0202_319 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_4_Mux_43_o,
      I3 => Core0_uALU_n03475,
      I4 => Core0_uALU_uAddComp_auxRes(4),
      O => Core0_uALU_Mmux_n0202_319_3198
    );
  Core0_uALU_Mmux_n0202_320 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_5_Mux_42_o,
      I3 => Core0_uALU_n03476,
      I4 => Core0_uALU_uAddComp_auxRes(5),
      O => Core0_uALU_Mmux_n0202_320_3200
    );
  Core0_uALU_Mmux_n0202_324 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_9_Mux_38_o,
      I3 => Core0_uALU_n03478,
      I4 => Core0_uALU_uAddComp_auxRes(9),
      O => Core0_uALU_Mmux_n0202_324_3205
    );
  Core0_uALU_Mmux_n0202_101 : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_n0164(2),
      I3 => Core0_uALU_n0164(1),
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_18_Q,
      O => Core0_uALU_Mmux_n0202_101_3157
    );
  Core0_uALU_Mmux_n0202_103 : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_n0164(2),
      I3 => Core0_uALU_n0164(1),
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_22_Q,
      O => Core0_uALU_Mmux_n0202_103_3165
    );
  Core0_uALU_Mmux_n0202_105 : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_uALU_n0164(2),
      I3 => Core0_uALU_n0164(1),
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_23_Q,
      O => Core0_uALU_Mmux_n0202_105_3170
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_8 : LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_uALU_n0164(2),
      I2 => Core0_uALU_n0164(1),
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_8_3074
    );
  Core0_uALU_OpC_INV_738_o112 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_uALU_Res_19_2,
      I3 => Core0_uALU_Res_19_3_3001,
      I4 => Core0_uALU_OpC_INV_738_o31,
      O => Core0_uALU_OpC_INV_738_o111_3757
    );
  Core0_uALU_Res_19_12 : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_Res_19_2,
      I4 => Core0_uALU_Res_19_3_3001,
      I5 => Core0_uALU_Res_19_71,
      O => Core0_uALU_Res_19_14_3670
    );
  Core0_uALU_OpC_INV_738_o1_SW0 : LUT6
    generic map(
      INIT => X"AA02AA8AFF57FFDF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_4_Q,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpA_32_dff_11_3_Q,
      I5 => Core0_uALU_Res_24_11_2988,
      O => N144
    );
  Core0_uALU_OpC_INV_738_o22 : LUT5
    generic map(
      INIT => X"DF578A02"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => N148,
      I3 => Core0_uALU_n0344711,
      I4 => Core0_uALU_n034472,
      O => Core0_uALU_OpC_INV_738_o22_3684
    );
  Core0_uALU_Mmux_n0202_38 : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_1_Mux_46_o,
      I3 => Core0_uALU_n03474,
      I4 => Core0_uALU_uAddComp_auxRes(1),
      O => Core0_uALU_Mmux_n0202_38_3161
    );
  Core0_uALU_n0347111 : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_0_Q,
      I4 => Core0_EX_OpA_32_dff_11_1_Q,
      I5 => Core0_uALU_Res_17_2,
      O => Core0_uALU_n034711
    );
  Core0_uDecoder_Mmux_ExOpB755 : LUT6
    generic map(
      INIT => X"EEEEEEFE44444454"
    )
    port map (
      I0 => I(29),
      I1 => Core0_uDecoder_Mmux_ExOpB753_3592,
      I2 => Core0_ID_RegDB(31),
      I3 => I(30),
      I4 => I(31),
      I5 => Core0_uDecoder_Mmux_ExOpB75,
      O => Core0_ID_ExOpB(31)
    );
  Core0_uDecoder_Mmux_ExOpA931 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(7),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(7)
    );
  Core0_uDecoder_Mmux_ExOpA921 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(6),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(6)
    );
  Core0_uDecoder_Mmux_ExOpA911 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(5),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(5)
    );
  Core0_uDecoder_Mmux_ExOpA901 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(4),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(4)
    );
  Core0_uDecoder_Mmux_ExOpA891 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(3),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(3)
    );
  Core0_uDecoder_Mmux_ExOpA771 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(2),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(2)
    );
  Core0_uDecoder_Mmux_ExOpA361 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(1),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(1)
    );
  Core0_uDecoder_Mmux_ExOpA12 : LUT6
    generic map(
      INIT => X"EEEEEEEA44444440"
    )
    port map (
      I0 => Core0_ID_RegDA(0),
      I1 => Core0_uDecoder_Mmux_ExOpA101,
      I2 => I(26),
      I3 => I(31),
      I4 => I(30),
      I5 => Core0_uDecoder_Mmux_ExOpA111_672,
      O => Core0_ID_ExOpA(0)
    );
  Core0_uDecoder_Mmux_ExOpB751 : LUT6
    generic map(
      INIT => X"F7F7F70808F70808"
    )
    port map (
      I0 => I(27),
      I1 => I(26),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I3 => Core0_uDecoder_MSR_I_708,
      I4 => I(15),
      I5 => Core0_uDecoder_RImm16_15_dff_532_15_Q,
      O => Core0_uDecoder_Mmux_ExOpB75
    );
  Core0_uDecoder_Mmux_ExOpB54_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_9_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N42
    );
  Core0_uDecoder_Mmux_ExOpB51_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_8_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N44
    );
  Core0_uDecoder_Mmux_ExOpB48_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_7_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N46
    );
  Core0_uDecoder_Mmux_ExOpB45_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_6_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N48
    );
  Core0_uDecoder_Mmux_ExOpB42_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_5_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N50
    );
  Core0_uDecoder_Mmux_ExOpB39_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_4_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N52
    );
  Core0_uDecoder_Mmux_ExOpB33_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_3_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N54
    );
  Core0_uDecoder_Mmux_ExOpB30_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_2_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N56
    );
  Core0_uDecoder_Mmux_ExOpB72_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_14_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N58
    );
  Core0_uDecoder_Mmux_ExOpB66_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_13_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N60
    );
  Core0_uDecoder_Mmux_ExOpB63_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_12_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N62
    );
  Core0_uDecoder_Mmux_ExOpB60_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_11_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N64
    );
  Core0_uDecoder_Mmux_ExOpB57_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_10_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N66
    );
  Core0_uDecoder_Mmux_ExOpB27_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_1_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N68
    );
  Core0_uDecoder_Mmux_ExOpB24_SW0 : LUT6
    generic map(
      INIT => X"22D2222277877777"
    )
    port map (
      I0 => Core0_uDecoder_MSR_I_708,
      I1 => Core0_uDecoder_RImm16_15_dff_532_0_Q,
      I2 => I(27),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      I4 => I(26),
      I5 => I(15),
      O => N70
    );
  Core0_uDecoder_Mmux_ExOpA1041 : LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
    port map (
      I0 => I(6),
      I1 => I(5),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o,
      O => Core0_uDecoder_Mmux_ExOpA1041_3595
    );
  Core0_uDecoder_Mmux_ExOpB753 : LUT6
    generic map(
      INIT => X"FFFFFFBD33333331"
    )
    port map (
      I0 => I(28),
      I1 => I(26),
      I2 => I(27),
      I3 => I(29),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_358_o,
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      O => Core0_uDecoder_Mmux_ExOpB752_3591
    );
  Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o1 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(1),
      I1 => I(28),
      I2 => I(27),
      I3 => I(0),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I5 => I(26),
      O => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o
    );
  Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(27),
      I1 => Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o,
      I2 => I(26),
      I3 => I(1),
      I4 => I(0),
      O => Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o
    );
  Core0_uDecoder_Mmux_ExOpA1011 : LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFEEEE"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_PWR_7_o_AND_16_o,
      I1 => Core0_uDecoder_GND_7_o_INV_170_o,
      I2 => I(0),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I4 => I(26),
      I5 => Core0_uDecoder_GND_7_o_GND_7_o_AND_15_o,
      O => Core0_uDecoder_Mmux_ExOpA101
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
    port map (
      I0 => I(30),
      I1 => I(26),
      I2 => I(31),
      I3 => I(28),
      I4 => I(27),
      I5 => I(29),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o1 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => I(31),
      I1 => I(30),
      I2 => I(28),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_355_o
    );
  Core0_uDecoder_Mmux_ExCTRL22 : LUT5
    generic map(
      INIT => X"88088888"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExCTRL31,
      I1 => Core0_uDecoder_Mmux_ExCTRL2,
      I2 => I(0),
      I3 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      I4 => I(28),
      O => Core0_ID_ExCTRL(1)
    );
  Core0_uDecoder_Mmux_ExOpB772 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(31),
      I1 => I(26),
      I2 => I(28),
      I3 => I(10),
      I4 => I(27),
      I5 => I(30),
      O => Core0_uDecoder_Mmux_ExOpB771_3587
    );
  Core0_uDecoder_Mmux_ExOpA881 : LUT6
    generic map(
      INIT => X"0111455501110111"
    )
    port map (
      I0 => Core0_uDecoder_GND_7_o_GND_7_o_OR_74_o,
      I1 => I(26),
      I2 => I(1),
      I3 => I(0),
      I4 => I(10),
      I5 => I(9),
      O => Core0_uDecoder_Mmux_ExOpA88
    );
  Core0_uDecoder_Mmux_ExCTRL12 : LUT5
    generic map(
      INIT => X"8888A888"
    )
    port map (
      I0 => Core0_uDecoder_Mmux_ExCTRL31,
      I1 => Core0_uDecoder_Mmux_ExCTRL1,
      I2 => I(0),
      I3 => I(28),
      I4 => Core0_uDecoder_GND_7_o_GND_7_o_OR_62_o,
      O => Core0_ID_ExCTRL(0)
    );
  Core0_uALU_Res_19_3 : LUT6
    generic map(
      INIT => X"28AA808A28A08080"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_19_Q,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      I5 => Core0_EX_OpA_32_dff_11_20_Q,
      O => Core0_uALU_Res_19_7_3664
    );
  Core0_uALU_Res_25_4 : LUT6
    generic map(
      INIT => X"28AA808A28A08080"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_25_Q,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_25_Q,
      I5 => Core0_EX_OpA_32_dff_11_26_Q,
      O => Core0_uALU_Res_25_4_3730
    );
  Core0_uALU_Res_17_5 : LUT6
    generic map(
      INIT => X"28AA808A28A08080"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_17_Q,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_17_Q,
      I5 => Core0_EX_OpA_32_dff_11_18_Q,
      O => Core0_uALU_Res_17_5_3737
    );
  Core0_uALU_Res_21_3 : LUT6
    generic map(
      INIT => X"28AA808A28A08080"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_21_Q,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_EX_CTRL_2_dff_9_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_21_Q,
      I5 => Core0_EX_OpA_32_dff_11_22_Q,
      O => Core0_uALU_Res_21_2
    );
  Core0_uDecoder_Mmux_ExOpA881212 : LUT6
    generic map(
      INIT => X"0808080000080000"
    )
    port map (
      I0 => I(5),
      I1 => I(6),
      I2 => Core0_uDecoder_GND_7_o_GND_7_o_OR_362_o,
      I3 => I(0),
      I4 => Core0_ID_RegDA(7),
      I5 => Core0_ID_RegDA(15),
      O => Core0_uDecoder_Mmux_ExOpA203
    );
  Core0_uALU_Mmux_n0202_323 : LUT6
    generic map(
      INIT => X"7575FD752020A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_PWR_13_o_OpA_8_Mux_39_o,
      I3 => Core0_uALU_n034761_3753,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      I5 => Core0_uALU_uAddComp_auxRes(8),
      O => Core0_uALU_Mmux_n0202_323_3203
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_8 : LUT6
    generic map(
      INIT => X"FFEF3222DDCD1000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      I5 => Core0_uALU_Res_17_32,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_8_3067
    );
  Core0_uALU_Mmux_n0202_104 : LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
    port map (
      I0 => Core0_uALU_n03378,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_uALU_Res_24_25,
      I3 => Core0_EX_OpA_32_dff_11_21_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_EX_OpA_32_dff_11_20_Q,
      O => Core0_uALU_Mmux_n0202_104_3169
    );
  Core0_uALU_Madd_n0164_xor_3_111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Madd_n0164_xor_3_11_2964
    );
  Core0_uALU_Madd_n0164_xor_2_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_n0164(2)
    );
  Core0_uALU_Res_20_2322 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpA_32_dff_11_25_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      O => Core0_uALU_Res_20_232
    );
  Core0_Mmux_MemWriteData3421 : LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I3 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData342
    );
  Core0_uALU_Res_21_4 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_EX_CTRL_2_dff_9_0_Q,
      I3 => Core0_uALU_Res_25_1_2972,
      O => Core0_uALU_Res_21_3_3746
    );
  Core0_uDecoder_Mmux_MSR_C_WE11 : LUT6
    generic map(
      INIT => X"0101010101010141"
    )
    port map (
      I0 => I(30),
      I1 => I(28),
      I2 => I(31),
      I3 => I(26),
      I4 => I(27),
      I5 => I(29),
      O => Core0_ID_MSR_C_WE
    );
  Core0_Mmux_MemWriteData3431 : LUT5
    generic map(
      INIT => X"022002A0"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_MEM_ExResult_31_dff_21_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I4 => Core0_MEM_ExResult_31_dff_21_0_Q,
      O => Core0_Mmux_MemWriteData343
    );
  Core0_uDecoder_Mmux_ExCTRL311 : LUT5
    generic map(
      INIT => X"44FFFF40"
    )
    port map (
      I0 => I(29),
      I1 => I(0),
      I2 => I(28),
      I3 => I(31),
      I4 => I(30),
      O => Core0_uDecoder_Mmux_ExCTRL31
    );
  Core0_uDecoder_Mmux_ExOpA884 : LUT4
    generic map(
      INIT => X"FFD9"
    )
    port map (
      I0 => I(31),
      I1 => I(30),
      I2 => I(27),
      I3 => I(28),
      O => Core0_uDecoder_Mmux_ExOpA883_3600
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_7 : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_11_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_7_3063
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_7 : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_12_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_12_Mux_35_o_7_3066
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_7 : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_7_3073
    );
  Core0_uALU_Res_17_10_SW0 : LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      I3 => Core0_EX_OpA_32_dff_11_28_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      I5 => Core0_EX_OpA_32_dff_11_26_Q,
      O => N297
    );
  Core0_uDecoder_Mmux_ExOpB7321 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFBDFFFF"
    )
    port map (
      I0 => I(28),
      I1 => I(26),
      I2 => I(27),
      I3 => I(29),
      I4 => I(31),
      I5 => I(30),
      O => Core0_uDecoder_Mmux_ExOpB732
    );
  Core0_uDecoder_GND_7_o_INV_572_o1 : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => I(30),
      I1 => I(28),
      I2 => I(31),
      I3 => I(27),
      I4 => I(26),
      O => Core0_uDecoder_GND_7_o_INV_572_o
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o1 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => I(28),
      I1 => I(31),
      I2 => I(30),
      I3 => I(29),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_63_o
    );
  Core0_uALU_Res_19_611 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Res_19_61
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_8 : LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_15_Mux_32_o_10,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_11_Mux_36_o_8_3064
    );
  Core0_uALU_n0164_4_11 : LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_10,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_11,
      O => Core0_uALU_n0164_4_1
    );
  Core0_uALU_n0164_4_12 : LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_9,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_13_Mux_34_o_101,
      O => Core0_uALU_n0164_4_11_3713
    );
  Core0_uALU_n0164_4_21 : LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_7_3006,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_81_3008,
      O => Core0_uALU_n0164_4_2
    );
  Core0_uALU_n0164_4_22 : LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_10_3014,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_uALU_Mmux_PWR_13_o_OpA_0_Mux_47_o_8_3007,
      O => Core0_uALU_n0164_4_21_3723
    );
  Core0_uDecoder_Mmux_ExOpB12211 : LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => I(29),
      I1 => I(26),
      I2 => I(30),
      I3 => I(31),
      I4 => I(28),
      I5 => I(27),
      O => Core0_uDecoder_Mmux_ExOpB1221
    );
  Core0_uDecoder_Mmux_BrCond11 : LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => I(30),
      I1 => I(21),
      I2 => I(31),
      I3 => I(26),
      I4 => I(27),
      I5 => I(28),
      O => Core0_ID_BrCond(0)
    );
  Core0_uDecoder_Mmux_BrCond21 : LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => I(30),
      I1 => I(22),
      I2 => I(31),
      I3 => I(26),
      I4 => I(27),
      I5 => I(28),
      O => Core0_ID_BrCond(1)
    );
  Core0_uDecoder_Mmux_ExOpB69_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(2),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N74
    );
  Core0_uDecoder_Mmux_ExOpB36_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(1),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N76
    );
  Core0_uDecoder_Mmux_ExOpB3_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(0),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N78
    );
  Core0_uDecoder_Mmux_ExOpB21_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(15),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N80
    );
  Core0_uDecoder_Mmux_ExOpB18_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(14),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N82
    );
  Core0_uDecoder_Mmux_ExOpB98_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(9),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N84
    );
  Core0_uDecoder_Mmux_ExOpB95_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(8),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N86
    );
  Core0_uDecoder_Mmux_ExOpB15_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(13),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N88
    );
  Core0_uDecoder_Mmux_ExOpB92_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(7),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N90
    );
  Core0_uDecoder_Mmux_ExOpB89_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(6),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N92
    );
  Core0_uDecoder_Mmux_ExOpB86_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(5),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N94
    );
  Core0_uDecoder_Mmux_ExOpB83_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(4),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N96
    );
  Core0_uDecoder_Mmux_ExOpB12_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(12),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N98
    );
  Core0_uDecoder_Mmux_ExOpB9_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(11),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N100
    );
  Core0_uDecoder_Mmux_ExOpB6_SW0 : LUT6
    generic map(
      INIT => X"5555559555555555"
    )
    port map (
      I0 => I(10),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(28),
      I5 => I(26),
      O => N102
    );
  Core0_uALU_Madd_n0164_xor_4_121 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpB_32_dff_13_0_Q,
      I4 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Madd_n0164_xor_4_12
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_6_f7 : LUT6
    generic map(
      INIT => X"FFE15E40BFA11E00"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_8,
      I4 => Core0_EX_OpA_32_dff_11_32_Q,
      I5 => Core0_EX_OpA_32_dff_11_31_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_10_Mux_37_o_6_f7_3049
    );
  Core0_uALU_n03441 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_n0344
    );
  Core0_uALU_n03411 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_n0341
    );
  Core0_uDecoder_Mmux_ExOpA1021 : LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
    port map (
      I0 => I(30),
      I1 => I(31),
      I2 => I(26),
      I3 => I(0),
      I4 => I(29),
      O => Core0_uDecoder_Mmux_ExOpA102_670
    );
  Core0_uALU_Madd_n0164_xor_4_11 : LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_n0164(4)
    );
  Core0_uALU_Res_17_10 : LUT6
    generic map(
      INIT => X"1515154504040401"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => N297,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_0_Q,
      I5 => Core0_uALU_Res_17_8_3740,
      O => Core0_uALU_Res_17_10_3741
    );
  Core0_uDecoder_GND_7_o_GND_7_o_OR_346_o1 : LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => I(31),
      I1 => I(27),
      I2 => I(30),
      I3 => I(28),
      O => Core0_uDecoder_GND_7_o_GND_7_o_OR_346_o
    );
  Core0_uDecoder_GND_7_o_IModifier_0_AND_14_o1 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => I(0),
      I1 => I(31),
      I2 => I(30),
      I3 => I(29),
      I4 => I(26),
      O => Core0_uDecoder_GND_7_o_IModifier_0_AND_14_o
    );
  Core0_uDecoder_Mmux_BrCond31 : LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => I(30),
      I1 => I(23),
      I2 => I(31),
      I3 => I(26),
      I4 => I(27),
      I5 => I(28),
      O => Core0_ID_BrCond(2)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement8_SW0 : LUT6
    generic map(
      INIT => X"FFFF5DFFFFFFFFFF"
    )
    port map (
      I0 => I(31),
      I1 => I(19),
      I2 => I(26),
      I3 => I(27),
      I4 => I(30),
      I5 => I(28),
      O => N104
    );
  Core0_uALU_Madd_n0164_xor_3_11 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_n0164(3)
    );
  Core0_uBranchCTRL_Mmux_PCIncrement182 : LUT6
    generic map(
      INIT => X"FFFFFF7FFF7FFF7F"
    )
    port map (
      I0 => I(28),
      I1 => I(27),
      I2 => I(31),
      I3 => I(30),
      I4 => I(29),
      I5 => I(2),
      O => Core0_uBranchCTRL_Mmux_PCIncrement181_3635
    );
  Core0_uALU_Res_17_7 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_uALU_Res_17_32,
      I4 => Core0_uALU_Res_17_341,
      I5 => Core0_uALU_Res_17_31,
      O => Core0_uALU_Res_17_7_3739
    );
  Core0_uALU_Res_25_9 : LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_Res_25_9_3735
    );
  Core0_uALU_Res_24_5 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Res_24_4
    );
  Core0_uALU_Res_21_9 : LUT6
    generic map(
      INIT => X"A8A888888888A880"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpB_32_dff_13_1_Q,
      I5 => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_Res_21_8_3749
    );
  Core0_EX_OpB_32_dff_13_1_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(1),
      Q => Core0_EX_OpB_32_dff_13_1_1_3887
    );
  Core0_EX_OpB_32_dff_13_0_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(0),
      Q => Core0_EX_OpB_32_dff_13_0_1_3888
    );
  Core0_EX_OpB_32_dff_13_3_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(3),
      Q => Core0_EX_OpB_32_dff_13_3_1_3889
    );
  Core0_EX_OpB_32_dff_13_2_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(2),
      Q => Core0_EX_OpB_32_dff_13_2_1_3890
    );
  Core0_EX_OpB_32_dff_13_4_1 : FDCE
    port map (
      C => clk_BUFGP_0,
      CE => Core0_ID_STAGE_ENABLE_318,
      CLR => reset_IBUF_1,
      D => Core0_ID_ExOpB(4),
      Q => Core0_EX_OpB_32_dff_13_4_1_3891
    );
  Core0_uALU_Res_24_10 : MUXF7
    port map (
      I0 => N305,
      I1 => N306,
      S => Core0_EX_OpC_213,
      O => Core0_uALU_Res_24_9
    );
  Core0_uALU_Res_24_10_F : LUT6
    generic map(
      INIT => X"AEAAAEAABFBBAEAA"
    )
    port map (
      I0 => Core0_uALU_Res_24_4,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Res_19_61,
      I3 => Core0_EX_OpA_32_dff_11_24_Q,
      I4 => Core0_uALU_Res_24_7,
      I5 => Core0_uALU_n0164(3),
      O => N305
    );
  Core0_uALU_Res_24_10_G : LUT6
    generic map(
      INIT => X"FFFFFF8080FF8080"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_uALU_Res_24_23,
      I2 => Core0_uALU_Res_24_25,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_uALU_Res_24_26_2951,
      I5 => Core0_uALU_Res_20_1_2962,
      O => N306
    );
  Core0_uALU_Res_20_7 : MUXF7
    port map (
      I0 => N307,
      I1 => N308,
      S => Core0_EX_OpC_213,
      O => Core0_uALU_Res_20_7_3717
    );
  Core0_uALU_Res_20_7_F : LUT6
    generic map(
      INIT => X"FD75FD75FD75A820"
    )
    port map (
      I0 => Core0_uALU_n0164(4),
      I1 => Core0_uALU_Res_19_61,
      I2 => Core0_EX_OpA_32_dff_11_20_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_uALU_Res_20_4_3716,
      I5 => Core0_uALU_Res_20_2_3715,
      O => N307
    );
  Core0_uALU_Res_20_7_G : LUT6
    generic map(
      INIT => X"7575FD752020A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_uALU_Res_20_21_2973,
      I3 => Core0_uALU_n034741,
      I4 => Core0_EX_OpB_32_dff_13_3_Q,
      I5 => Core0_uALU_Res_20_1_2962,
      O => N308
    );
  Core0_uALU_n0344723 : MUXF7
    port map (
      I0 => N309,
      I1 => N310,
      S => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_n034472
    );
  Core0_uALU_n0344723_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_10_Q,
      I3 => Core0_EX_OpA_32_dff_11_9_Q,
      I4 => Core0_EX_OpA_32_dff_11_13_Q,
      I5 => Core0_EX_OpA_32_dff_11_14_Q,
      O => N309
    );
  Core0_uALU_n0344723_G : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpA_32_dff_11_11_Q,
      I3 => Core0_EX_OpA_32_dff_11_7_Q,
      I4 => Core0_EX_OpA_32_dff_11_8_Q,
      I5 => Core0_EX_OpA_32_dff_11_12_Q,
      O => N310
    );
  Core0_uALU_n033742 : MUXF7
    port map (
      I0 => N311,
      I1 => N312,
      S => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_n033741
    );
  Core0_uALU_n033742_F : LUT6
    generic map(
      INIT => X"EAFBEAEA40514040"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_uALU_Res_20_211,
      I3 => Core0_EX_OpB_32_dff_13_0_Q,
      I4 => Core0_EX_OpA_32_dff_11_18_Q,
      I5 => Core0_uALU_n0337411,
      O => N311
    );
  Core0_uALU_n033742_G : LUT6
    generic map(
      INIT => X"EEAEEAAA44044000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_EX_OpA_32_dff_11_7_Q,
      I4 => Core0_EX_OpA_32_dff_11_8_Q,
      I5 => Core0_uALU_n034132_2954,
      O => N312
    );
  Core0_uALU_Res_20_4 : MUXF7
    port map (
      I0 => N313,
      I1 => N314,
      S => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Res_20_4_3716
    );
  Core0_uALU_Res_20_4_F : LUT6
    generic map(
      INIT => X"5554445411100010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_32_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_22_Q,
      I5 => Core0_uALU_Res_17_341,
      O => N313
    );
  Core0_uALU_Res_20_4_G : LUT6
    generic map(
      INIT => X"5554445411100010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_28_Q,
      I3 => Core0_EX_OpB_32_dff_13_1_Q,
      I4 => Core0_EX_OpA_32_dff_11_30_Q,
      I5 => Core0_uALU_Res_17_32,
      O => N314
    );
  Core0_uALU_Mmux_n0202_10 : MUXF7
    port map (
      I0 => N315,
      I1 => N316,
      S => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_Mmux_n0202_10_3156
    );
  Core0_uALU_Mmux_n0202_10_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_uALU_Res_24_25,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_16_Q,
      I3 => Core0_EX_OpA_32_dff_11_15_Q,
      I4 => Core0_uALU_n033741,
      O => N315
    );
  Core0_uALU_Mmux_n0202_10_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_uALU_n0344711,
      O => N316
    );
  Core0_uALU_Mmux_n0202_36 : MUXF7
    port map (
      I0 => N317,
      I1 => N318,
      S => Core0_uALU_n03473_3154,
      O => Core0_uALU_Mmux_n0202_36_3155
    );
  Core0_uALU_Mmux_n0202_36_F : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_EX_OpB_32_dff_13_4_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o32,
      I5 => Core0_uALU_uAddComp_auxRes(16),
      O => N317
    );
  Core0_uALU_Mmux_n0202_36_G : LUT6
    generic map(
      INIT => X"FFF7FFD5AAA2AA80"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpA_32_dff_11_32_Q,
      I3 => Core0_EX_OpC_213,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o32,
      I5 => Core0_uALU_uAddComp_auxRes(16),
      O => N318
    );
  Core0_uALU_n034477 : MUXF7
    port map (
      I0 => N319,
      I1 => N320,
      S => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_n03448
    );
  Core0_uALU_n034477_F : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_uALU_n034474_3654,
      I2 => Core0_EX_OpB_32_dff_13_0_Q,
      I3 => Core0_uALU_n03447,
      I4 => Core0_uALU_n034475_3655,
      O => N319
    );
  Core0_uALU_n034477_G : LUT5
    generic map(
      INIT => X"DF578A02"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => N148,
      I3 => Core0_uALU_n0344711,
      I4 => Core0_uALU_n034472,
      O => N320
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o33 : MUXF7
    port map (
      I0 => N321,
      I1 => N322,
      S => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o32
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o33_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_uALU_Res_19_63,
      I3 => Core0_uALU_Res_20_232,
      I4 => Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o3,
      O => N321
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_16_Mux_31_o33_G : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_Res_17_341,
      I3 => Core0_uALU_Res_17_32,
      I4 => Core0_uALU_Res_19_62,
      O => N322
    );
  Core0_uALU_n034722 : MUXF7
    port map (
      I0 => N323,
      I1 => N324,
      S => Core0_EX_OpB_32_dff_13_4_Q,
      O => Core0_uALU_n03473_3154
    );
  Core0_uALU_n034722_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_uALU_Res_20_111,
      I3 => Core0_uALU_n0347211,
      I4 => Core0_uALU_Res_20_21_2973,
      O => N323
    );
  Core0_uALU_n034722_G : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpA_32_dff_11_0_Q,
      I3 => Core0_uALU_Res_19_65,
      O => N324
    );
  Core0_uALU_n034486 : MUXF7
    port map (
      I0 => N325,
      I1 => N326,
      S => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_n03449
    );
  Core0_uALU_n034486_F : LUT6
    generic map(
      INIT => X"FD75FD75FD75A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_uALU_Res_19_4_2999,
      I3 => Core0_uALU_Res_19_3_3001,
      I4 => Core0_uALU_n034484_3659,
      I5 => Core0_uALU_n034485,
      O => N325
    );
  Core0_uALU_n034486_G : LUT5
    generic map(
      INIT => X"DF578A02"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => N152,
      I3 => Core0_uALU_Res_19_1,
      I4 => Core0_uALU_n034481_3000,
      O => N326
    );
  Core0_uALU_Mmux_n0202_316 : MUXF7
    port map (
      I0 => N327,
      I1 => N328,
      S => Core0_uALU_Mmux_n0202_94_3192,
      O => Core0_uALU_Mmux_n0202_316_3193
    );
  Core0_uALU_Mmux_n0202_316_F : LUT6
    generic map(
      INIT => X"DDD55D5588800800"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_n0347,
      I3 => Core0_uALU_n03448,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      I5 => Core0_uALU_uAddComp_auxRes(30),
      O => N327
    );
  Core0_uALU_Mmux_n0202_316_G : LUT6
    generic map(
      INIT => X"F7FFD5FFA2AA80AA"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0347,
      I2 => Core0_EX_OpA_32_dff_11_29_Q,
      I3 => Core0_EX_OpC_213,
      I4 => Core0_uALU_n03448,
      I5 => Core0_uALU_uAddComp_auxRes(30),
      O => N328
    );
  Core0_uALU_Mmux_n0202_37 : MUXF7
    port map (
      I0 => N329,
      I1 => N330,
      S => Core0_EX_OpC_213,
      O => Core0_uALU_Mmux_n0202_37_3159
    );
  Core0_uALU_Mmux_n0202_37_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Mmux_n0202_11_3158,
      I3 => Core0_uALU_Mmux_n0202_101_3157,
      I4 => Core0_uALU_uAddComp_auxRes(18),
      O => N329
    );
  Core0_uALU_Mmux_n0202_37_G : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0347,
      I2 => Core0_uALU_Mmux_n0202_10_3156,
      I3 => Core0_EX_OpA_32_dff_11_17_Q,
      I4 => Core0_uALU_uAddComp_auxRes(18),
      O => N330
    );
  Core0_uALU_Mmux_n0202_310 : MUXF7
    port map (
      I0 => N331,
      I1 => N332,
      S => Core0_EX_OpC_213,
      O => Core0_uALU_Mmux_n0202_310_3172
    );
  Core0_uALU_Mmux_n0202_310_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Mmux_n0202_112_3171,
      I3 => Core0_uALU_Mmux_n0202_105_3170,
      I4 => Core0_uALU_uAddComp_auxRes(23),
      O => N331
    );
  Core0_uALU_Mmux_n0202_310_G : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0347,
      I2 => Core0_uALU_Mmux_n0202_104_3169,
      I3 => Core0_EX_OpA_32_dff_11_22_Q,
      I4 => Core0_uALU_uAddComp_auxRes(23),
      O => N332
    );
  Core0_uALU_n033773 : MUXF7
    port map (
      I0 => N333,
      I1 => N334,
      S => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_n03378
    );
  Core0_uALU_n033773_F : LUT5
    generic map(
      INIT => X"77625540"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_uALU_Res_19_2,
      I3 => Core0_uALU_n033771_3657,
      I4 => Core0_uALU_Res_19_4_2999,
      O => N333
    );
  Core0_uALU_n033773_G : LUT6
    generic map(
      INIT => X"4051EAFB40514051"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_3_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_uALU_Res_19_1,
      I3 => N152,
      I4 => Core0_EX_OpB_32_dff_13_4_Q,
      I5 => Core0_uALU_Res_19_3_3001,
      O => N334
    );
  Core0_uALU_Mmux_n0202_39 : MUXF7
    port map (
      I0 => N335,
      I1 => N336,
      S => Core0_EX_OpC_213,
      O => Core0_uALU_Mmux_n0202_39_3167
    );
  Core0_uALU_Mmux_n0202_39_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0164(4),
      I2 => Core0_uALU_Mmux_n0202_111_3166,
      I3 => Core0_uALU_Mmux_n0202_103_3165,
      I4 => Core0_uALU_uAddComp_auxRes(22),
      O => N335
    );
  Core0_uALU_Mmux_n0202_39_G : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0347,
      I2 => Core0_uALU_Mmux_n0202_102_3164,
      I3 => Core0_EX_OpA_32_dff_11_21_Q,
      I4 => Core0_uALU_uAddComp_auxRes(22),
      O => N336
    );
  Core0_uALU_Res_19_9 : MUXF7
    port map (
      I0 => N337,
      I1 => N338,
      S => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Res_19_12_3668
    );
  Core0_uALU_Res_19_9_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      I3 => Core0_EX_OpA_32_dff_11_25_Q,
      I4 => Core0_EX_OpA_32_dff_11_21_Q,
      I5 => Core0_EX_OpA_32_dff_11_32_Q,
      O => N337
    );
  Core0_uALU_Res_19_9_G : LUT4
    generic map(
      INIT => X"4E44"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_2_Q,
      I1 => Core0_uALU_Res_19_642,
      I2 => Core0_EX_OpB_32_dff_13_1_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      O => N338
    );
  Core0_uALU_Res_25_22 : MUXF7
    port map (
      I0 => N339,
      I1 => N340,
      S => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_Res_25_23_3679
    );
  Core0_uALU_Res_25_22_F : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_15_Q,
      I4 => Core0_EX_OpA_32_dff_11_23_Q,
      O => N339
    );
  Core0_uALU_Res_25_22_G : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_3_Q,
      I3 => Core0_EX_OpA_32_dff_11_14_Q,
      I4 => Core0_EX_OpA_32_dff_11_22_Q,
      O => N340
    );
  Core0_uALU_n034142 : MUXF7
    port map (
      I0 => N341,
      I1 => N342,
      S => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_n034143_3661
    );
  Core0_uALU_n034142_F : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpA_32_dff_11_21_Q,
      I3 => Core0_EX_OpA_32_dff_11_29_Q,
      I4 => Core0_EX_OpA_32_dff_11_19_Q,
      O => N341
    );
  Core0_uALU_n034142_G : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => Core0_EX_OpA_32_dff_11_26_Q,
      I3 => Core0_EX_OpA_32_dff_11_18_Q,
      I4 => Core0_EX_OpA_32_dff_11_20_Q,
      O => N342
    );
  Core0_uALU_Res_20_21 : MUXF7
    port map (
      I0 => N343,
      I1 => N344,
      S => Core0_EX_OpB_32_dff_13_3_Q,
      O => Core0_uALU_Res_20_21_2973
    );
  Core0_uALU_Res_20_21_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_14_Q,
      I3 => Core0_EX_OpA_32_dff_11_13_Q,
      I4 => Core0_EX_OpA_32_dff_11_15_Q,
      I5 => Core0_EX_OpA_32_dff_11_16_Q,
      O => N343
    );
  Core0_uALU_Res_20_21_G : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_1_Q,
      I1 => Core0_EX_OpB_32_dff_13_0_Q,
      I2 => Core0_EX_OpA_32_dff_11_6_Q,
      I3 => Core0_EX_OpA_32_dff_11_5_Q,
      I4 => Core0_EX_OpA_32_dff_11_7_Q,
      I5 => Core0_EX_OpA_32_dff_11_8_Q,
      O => N344
    );
  Core0_Mmux_WB_RegDin142 : MUXF7
    port map (
      I0 => N345,
      I1 => N346,
      S => Core0_WB_ExResult_31_dff_42_1_Q,
      O => Core0_Mmux_WB_RegDin141
    );
  Core0_Mmux_WB_RegDin142_F : LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I2 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I3 => Core0_WB_ExResult_31_dff_42_0_Q,
      I4 => MemReadData(9),
      O => N345
    );
  Core0_Mmux_WB_RegDin142_G : LUT5
    generic map(
      INIT => X"FFFF5111"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_0_Q,
      I3 => MemReadData(25),
      I4 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      O => N346
    );
  Core0_Mmux_WB_RegDin382 : MUXF7
    port map (
      I0 => N347,
      I1 => N348,
      S => Core0_WB_ExResult_31_dff_42_1_Q,
      O => Core0_Mmux_WB_RegDin381
    );
  Core0_Mmux_WB_RegDin382_F : LUT6
    generic map(
      INIT => X"F054F010F010F010"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_7_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I4 => Core0_WB_ExResult_31_dff_42_0_Q,
      I5 => MemReadData(15),
      O => N347
    );
  Core0_Mmux_WB_RegDin382_G : LUT6
    generic map(
      INIT => X"F054F010F010F010"
    )
    port map (
      I0 => Core0_WB_MemCTRL_2_dff_46_1_Q,
      I1 => Core0_WB_MemCTRL_2_dff_46_0_Q,
      I2 => Core0_WB_ExResult_31_dff_42_7_Q,
      I3 => Core0_WB_MemCTRL_2_dff_46_2_Q,
      I4 => Core0_WB_ExResult_31_dff_42_0_Q,
      I5 => MemReadData(31),
      O => N348
    );
  Core0_uALU_Mmux_n0202_33_G : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_OpC_213,
      I1 => Core0_EX_OpB_32_dff_13_4_Q,
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_uALU_n034711,
      I4 => Core0_uALU_Res_17_1_2979,
      I5 => Core0_uALU_PWR_13_o_OpA_13_Mux_34_o,
      O => N350
    );
  Core0_uALU_Mmux_n0202_314 : MUXF7
    port map (
      I0 => N351,
      I1 => N352,
      S => Core0_uALU_Mmux_n0202_83_3187,
      O => Core0_uALU_Mmux_n0202_314_3189
    );
  Core0_uALU_Mmux_n0202_314_F : LUT6
    generic map(
      INIT => X"7757755522022000"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_EX_OpC_213,
      I2 => Core0_uALU_n0344,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      I4 => Core0_uALU_n03564,
      I5 => Core0_uALU_uAddComp_auxRes(29),
      O => N351
    );
  Core0_uALU_Mmux_n0202_314_G : LUT6
    generic map(
      INIT => X"FFF7FFD5AAA2AA80"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0344,
      I2 => Core0_EX_OpA_32_dff_11_31_Q,
      I3 => Core0_EX_OpC_213,
      I4 => Core0_uALU_n03564,
      I5 => Core0_uALU_uAddComp_auxRes(29),
      O => N352
    );
  Core0_uDecoder_Mmux_ExOpB80 : MUXF7
    port map (
      I0 => N353,
      I1 => N354,
      S => Core0_ID_RegDB(3),
      O => Core0_ID_ExOpB(3)
    );
  Core0_uDecoder_Mmux_ExOpB80_F : LUT6
    generic map(
      INIT => X"FF28FF28FF28AA28"
    )
    port map (
      I0 => I(29),
      I1 => I(3),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => Core0_uDecoder_Mmux_ExOpB1221,
      I4 => I(31),
      I5 => I(30),
      O => N353
    );
  Core0_uDecoder_Mmux_ExOpB80_G : LUT4
    generic map(
      INIT => X"FF28"
    )
    port map (
      I0 => I(29),
      I1 => I(3),
      I2 => Core0_uDecoder_GND_7_o_INV_572_o,
      I3 => Core0_uDecoder_Mmux_ExOpB241,
      O => N354
    );
  Core0_uALU_Res_21_8 : MUXF7
    port map (
      I0 => N355,
      I1 => N356,
      S => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Res_21_7
    );
  Core0_uALU_Res_21_8_F : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_EX_OpB_32_dff_13_2_Q,
      I3 => Core0_EX_OpA_32_dff_11_25_Q,
      I4 => Core0_EX_OpA_32_dff_11_29_Q,
      O => N355
    );
  Core0_uALU_Res_21_8_G : LUT6
    generic map(
      INIT => X"1154005411100010"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_uALU_n0164(3),
      I2 => Core0_EX_OpA_32_dff_11_23_Q,
      I3 => Core0_EX_OpB_32_dff_13_2_Q,
      I4 => Core0_EX_OpA_32_dff_11_27_Q,
      I5 => Core0_EX_OpA_32_dff_11_31_Q,
      O => N356
    );
  Core0_uALU_Mmux_n0202_317 : MUXF7
    port map (
      I0 => N357,
      I1 => N358,
      S => Core0_EX_OpC_213,
      O => Core0_uALU_Mmux_n0202_317_3195
    );
  Core0_uALU_Mmux_n0202_317_F : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_Madd_n0164_cy(4),
      I2 => Core0_EX_OpA_32_dff_11_31_Q,
      I3 => Core0_EX_OpA_32_dff_11_32_Q,
      I4 => Core0_uALU_uAddComp_auxRes(32),
      O => N357
    );
  Core0_uALU_Mmux_n0202_317_G : LUT5
    generic map(
      INIT => X"FD75A820"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_n0347,
      I2 => Core0_uALU_n03449,
      I3 => Core0_EX_OpA_32_dff_11_30_Q,
      I4 => Core0_uALU_uAddComp_auxRes(32),
      O => N358
    );
  Core0_uALU_n034143 : MUXF7
    port map (
      I0 => N359,
      I1 => N360,
      S => Core0_EX_OpB_32_dff_13_2_Q,
      O => Core0_uALU_n03415
    );
  Core0_uALU_n034143_F : LUT5
    generic map(
      INIT => X"DF578A02"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_4_Q,
      I1 => Core0_EX_OpB_32_dff_13_3_Q,
      I2 => N140,
      I3 => Core0_uALU_Res_25_11,
      I4 => Core0_uALU_n034143_3661,
      O => N359
    );
  Core0_uALU_n034143_G : LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
    port map (
      I0 => Core0_uALU_Res_25_23_3679,
      I1 => Core0_uALU_Res_25_24,
      I2 => Core0_uALU_Res_17_2,
      I3 => Core0_EX_OpB_32_dff_13_4_Q,
      I4 => Core0_EX_OpB_32_dff_13_3_Q,
      O => N360
    );
  Core0_uALU_Res_24_8 : MUXF7
    port map (
      I0 => N361,
      I1 => N362,
      S => Core0_EX_OpB_32_dff_13_1_Q,
      O => Core0_uALU_Res_24_7
    );
  Core0_uALU_Res_24_8_F : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpA_32_dff_11_25_Q,
      I3 => Core0_EX_OpA_32_dff_11_29_Q,
      I4 => Core0_EX_OpA_32_dff_11_28_Q,
      O => N361
    );
  Core0_uALU_Res_24_8_G : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => Core0_EX_OpB_32_dff_13_0_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_EX_OpA_32_dff_11_27_Q,
      I3 => Core0_EX_OpA_32_dff_11_31_Q,
      I4 => Core0_EX_OpA_32_dff_11_30_Q,
      I5 => Core0_EX_OpA_32_dff_11_26_Q,
      O => N362
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_14_Mux_33_o_6_f7 : MUXF7
    port map (
      I0 => N363,
      I1 => N364,
      S => Core0_EX_OpB_32_dff_13_0_Q,
      O => Core0_uALU_Mmux_PWR_13_o_OpA_14_Mux_33_o_6_f7_3076
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_14_Mux_33_o_6_f7_F : LUT6
    generic map(
      INIT => X"AAAABAABAAAA8AA8"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_1_Q,
      I2 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpB_32_dff_13_2_Q,
      I5 => Core0_EX_OpA_32_dff_11_14_Q,
      O => N363
    );
  Core0_uALU_Mmux_PWR_13_o_OpA_14_Mux_33_o_6_f7_G : LUT6
    generic map(
      INIT => X"AAAAABBAAAAAA88A"
    )
    port map (
      I0 => Core0_EX_OpA_32_dff_11_32_Q,
      I1 => Core0_EX_OpB_32_dff_13_2_Q,
      I2 => Core0_uALU_Madd_n0164_xor_3_11_2964,
      I3 => Core0_EX_OpB_32_dff_13_3_Q,
      I4 => Core0_EX_OpB_32_dff_13_1_Q,
      I5 => Core0_EX_OpA_32_dff_11_31_Q,
      O => N364
    );
  clk_BUFGP : BUFGP
    port map (
      I => clk,
      O => clk_BUFGP_0
    );
  Core0_uALU_Mmux_n0202_331 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Core0_EX_CTRL_2_dff_9_1_Q,
      I1 => Core0_uALU_uAddComp_auxRes(13),
      I2 => N350,
      O => Core0_uALU_Mmux_n0202_33
    );
  CoreMem0_Mram_RAM2 : RAMB36E1
    generic map(
      INIT_00 => X"000000000000000000000000033C0002024390F0000000403E3C0F00000E000F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM2_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM2_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM2_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM2_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM2_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM2_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM2_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM2_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM2_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM2_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM2_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM2_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM2_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM2_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM2_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM2_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM2_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM2_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM2_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM2_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM2_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM2_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM2_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM2_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM2_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM2_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM2_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM2_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM2_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM2_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM2_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM2_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM2_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM2_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM2_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_3_OBUF_62,
      DIADI(0) => MemWData_2_OBUF_63,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM2_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM2_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM2_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM2_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM2_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM2_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM2_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM2_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM2_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM2_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM2_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM2_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM2_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM2_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM2_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM2_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM2_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM2_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM2_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM2_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM2_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM2_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM2_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM2_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM2_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM2_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM2_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM2_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM2_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM2_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM2_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM2_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM2_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM2_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM2_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM2_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM2_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM2_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM2_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM2_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM2_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM2_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM2_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM2_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM2_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM2_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM2_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM2_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM2_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM2_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM2_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM2_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM2_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM2_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM2_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM2_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM2_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM2_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM2_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM2_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM2_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM2_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM2_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM2_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM2_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM2_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM2_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM2_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM2_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM2_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(3),
      DOADO(0) => MemReadData(2),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM2_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM2_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM2_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM2_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM2_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM2_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM2_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM2_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM2_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM2_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM2_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM2_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM2_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM2_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM2_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM2_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM2_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM2_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM2_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM2_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM2_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM2_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM2_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM2_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM2_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM2_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM2_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM2_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM2_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM2_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(3),
      DOBDO(0) => I(2),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM2_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM2_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM2_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM2_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM2_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM2_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM2_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM2_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM2_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM2_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM1 : RAMB36E1
    generic map(
      INIT_00 => X"00000000000000000000000000425000020B90F15545002D203C0F0000D90007",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM1_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM1_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM1_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM1_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM1_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM1_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM1_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM1_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM1_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM1_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM1_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM1_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM1_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM1_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM1_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM1_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM1_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM1_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM1_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM1_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM1_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM1_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM1_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM1_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM1_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM1_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM1_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM1_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM1_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM1_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM1_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM1_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM1_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM1_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM1_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_1_OBUF_64,
      DIADI(0) => MemWData_0_OBUF_65,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM1_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM1_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM1_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM1_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM1_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM1_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM1_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM1_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM1_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM1_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM1_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM1_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM1_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM1_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM1_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM1_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM1_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM1_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM1_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM1_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM1_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM1_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM1_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM1_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM1_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM1_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM1_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM1_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM1_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM1_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM1_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM1_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM1_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM1_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM1_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM1_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM1_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM1_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM1_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM1_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM1_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM1_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM1_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM1_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM1_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM1_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM1_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM1_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM1_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM1_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM1_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM1_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM1_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM1_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM1_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM1_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM1_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM1_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM1_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM1_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM1_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM1_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM1_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM1_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM1_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM1_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM1_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM1_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM1_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM1_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(1),
      DOADO(0) => MemReadData(0),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM1_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM1_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM1_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM1_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM1_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM1_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM1_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM1_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM1_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM1_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM1_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM1_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM1_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM1_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM1_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM1_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM1_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM1_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM1_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM1_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM1_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM1_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM1_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM1_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM1_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM1_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM1_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM1_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM1_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM1_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(1),
      DOBDO(0) => I(0),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM1_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM1_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM1_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM1_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM1_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM1_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM1_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM1_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM1_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM1_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM3 : RAMB36E1
    generic map(
      INIT_00 => X"000000000000000000000000011400011010013028280040343C0F00020F000F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM3_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM3_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM3_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM3_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM3_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM3_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM3_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM3_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM3_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM3_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM3_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM3_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM3_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM3_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM3_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM3_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM3_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM3_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM3_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM3_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM3_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM3_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM3_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM3_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM3_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM3_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM3_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM3_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM3_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM3_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM3_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM3_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM3_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM3_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM3_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_5_OBUF_60,
      DIADI(0) => MemWData_4_OBUF_61,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM3_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM3_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM3_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM3_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM3_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM3_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM3_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM3_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM3_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM3_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM3_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM3_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM3_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM3_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM3_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM3_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM3_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM3_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM3_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM3_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM3_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM3_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM3_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM3_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM3_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM3_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM3_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM3_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM3_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM3_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM3_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM3_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM3_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM3_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM3_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM3_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM3_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM3_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM3_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM3_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM3_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM3_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM3_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM3_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM3_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM3_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM3_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM3_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM3_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM3_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM3_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM3_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM3_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM3_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM3_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM3_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM3_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM3_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM3_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM3_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM3_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM3_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM3_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM3_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM3_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM3_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM3_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM3_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM3_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM3_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(5),
      DOADO(0) => MemReadData(4),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM3_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM3_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM3_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM3_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM3_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM3_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM3_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM3_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM3_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM3_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM3_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM3_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM3_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM3_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM3_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM3_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM3_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM3_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM3_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM3_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM3_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM3_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM3_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM3_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM3_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM3_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM3_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM3_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM3_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM3_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(5),
      DOBDO(0) => I(4),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM3_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM3_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM3_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM3_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM3_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM3_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM3_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM3_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM3_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM3_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM4 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000000000000000230015400803C3C0F00000F000F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM4_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM4_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM4_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM4_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM4_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM4_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM4_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM4_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM4_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM4_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM4_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM4_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM4_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM4_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM4_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM4_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM4_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM4_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM4_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM4_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM4_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM4_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM4_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM4_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM4_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM4_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM4_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM4_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM4_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM4_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM4_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM4_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM4_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM4_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM4_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_7_OBUF_58,
      DIADI(0) => MemWData_6_OBUF_59,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM4_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM4_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM4_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM4_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM4_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM4_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM4_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM4_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM4_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM4_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM4_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM4_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM4_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM4_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM4_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM4_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM4_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM4_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM4_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM4_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM4_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM4_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM4_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM4_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM4_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM4_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM4_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM4_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM4_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM4_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM4_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM4_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM4_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM4_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM4_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM4_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM4_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM4_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM4_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM4_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM4_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM4_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM4_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM4_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM4_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM4_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM4_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM4_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM4_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM4_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM4_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM4_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM4_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM4_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM4_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM4_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM4_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM4_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM4_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM4_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM4_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM4_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM4_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM4_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM4_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM4_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM4_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM4_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM4_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM4_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(7),
      DOADO(0) => MemReadData(6),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM4_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM4_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM4_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM4_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM4_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM4_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM4_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM4_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM4_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM4_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM4_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM4_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM4_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM4_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM4_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM4_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM4_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM4_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM4_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM4_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM4_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM4_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM4_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM4_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM4_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM4_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM4_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM4_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM4_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM4_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(7),
      DOBDO(0) => I(6),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM4_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM4_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM4_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM4_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM4_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM4_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM4_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM4_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM4_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM4_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM5 : RAMB36E1
    generic map(
      INIT_00 => X"000000000000000000000000022A000100000130000300003C3C0F00000F000F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM5_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM5_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM5_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM5_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM5_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM5_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM5_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM5_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM5_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM5_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM5_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM5_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM5_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM5_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM5_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM5_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM5_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM5_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM5_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM5_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM5_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM5_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM5_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM5_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM5_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM5_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM5_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM5_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM5_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM5_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM5_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM5_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM5_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM5_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM5_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_9_OBUF_56,
      DIADI(0) => MemWData_8_OBUF_57,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM5_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM5_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM5_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM5_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM5_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM5_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM5_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM5_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM5_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM5_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM5_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM5_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM5_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM5_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM5_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM5_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM5_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM5_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM5_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM5_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM5_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM5_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM5_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM5_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM5_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM5_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM5_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM5_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM5_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM5_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM5_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM5_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM5_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM5_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM5_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM5_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM5_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM5_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM5_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM5_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM5_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM5_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM5_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM5_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM5_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM5_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM5_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM5_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM5_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM5_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM5_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM5_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM5_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM5_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM5_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM5_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM5_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM5_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM5_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM5_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM5_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM5_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM5_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM5_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM5_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM5_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM5_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM5_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM5_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM5_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(9),
      DOADO(0) => MemReadData(8),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM5_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM5_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM5_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM5_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM5_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM5_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM5_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM5_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM5_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM5_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM5_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM5_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM5_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM5_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM5_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM5_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM5_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM5_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM5_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM5_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM5_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM5_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM5_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM5_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM5_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM5_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM5_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM5_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM5_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM5_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(9),
      DOBDO(0) => I(8),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM5_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM5_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM5_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM5_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM5_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM5_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM5_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM5_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM5_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM5_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM6 : RAMB36E1
    generic map(
      INIT_00 => X"00000000000000000000000000054028000000380003002ABC3C0F00000F2A8F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM6_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM6_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM6_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM6_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM6_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM6_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM6_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM6_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM6_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM6_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM6_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM6_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM6_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM6_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM6_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM6_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM6_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM6_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM6_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM6_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM6_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM6_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM6_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM6_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM6_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM6_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM6_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM6_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM6_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM6_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM6_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM6_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM6_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM6_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM6_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_11_OBUF_54,
      DIADI(0) => MemWData_10_OBUF_55,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM6_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM6_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM6_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM6_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM6_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM6_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM6_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM6_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM6_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM6_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM6_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM6_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM6_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM6_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM6_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM6_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM6_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM6_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM6_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM6_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM6_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM6_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM6_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM6_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM6_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM6_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM6_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM6_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM6_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM6_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM6_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM6_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM6_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM6_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM6_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM6_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM6_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM6_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM6_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM6_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM6_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM6_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM6_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM6_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM6_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM6_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM6_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM6_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM6_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM6_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM6_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM6_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM6_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM6_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM6_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM6_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM6_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM6_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM6_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM6_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM6_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM6_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM6_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM6_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM6_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM6_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM6_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM6_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM6_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM6_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(11),
      DOADO(0) => MemReadData(10),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM6_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM6_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM6_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM6_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM6_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM6_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM6_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM6_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM6_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM6_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM6_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM6_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM6_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM6_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM6_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM6_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM6_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM6_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM6_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM6_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM6_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM6_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM6_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM6_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM6_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM6_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM6_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM6_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM6_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM6_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(11),
      DOBDO(0) => I(10),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM6_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM6_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM6_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM6_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM6_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM6_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM6_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM6_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM6_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM6_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM7 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000000003C000000F0000300003C3C0F00000F411F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM7_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM7_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM7_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM7_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM7_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM7_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM7_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM7_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM7_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM7_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM7_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM7_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM7_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM7_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM7_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM7_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM7_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM7_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM7_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM7_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM7_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM7_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM7_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM7_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM7_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM7_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM7_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM7_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM7_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM7_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM7_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM7_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM7_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM7_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM7_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_13_OBUF_52,
      DIADI(0) => MemWData_12_OBUF_53,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM7_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM7_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM7_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM7_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM7_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM7_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM7_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM7_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM7_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM7_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM7_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM7_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM7_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM7_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM7_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM7_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM7_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM7_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM7_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM7_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM7_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM7_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM7_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM7_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM7_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM7_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM7_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM7_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM7_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM7_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM7_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM7_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM7_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM7_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM7_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM7_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM7_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM7_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM7_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM7_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM7_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM7_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM7_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM7_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM7_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM7_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM7_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM7_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM7_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM7_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM7_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM7_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM7_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM7_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM7_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM7_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM7_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM7_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM7_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM7_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM7_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM7_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM7_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM7_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM7_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM7_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM7_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM7_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM7_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM7_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(13),
      DOADO(0) => MemReadData(12),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM7_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM7_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM7_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM7_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM7_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM7_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM7_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM7_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM7_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM7_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM7_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM7_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM7_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM7_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM7_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM7_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM7_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM7_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM7_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM7_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM7_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM7_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM7_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM7_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM7_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM7_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM7_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM7_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM7_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM7_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(13),
      DOBDO(0) => I(12),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM7_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM7_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM7_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM7_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM7_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM7_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM7_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM7_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM7_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM7_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM8 : RAMB36E1
    generic map(
      INIT_00 => X"00000000000000000000000000000000000000D0000300003C1E2D00000F000F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM8_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM8_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM8_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM8_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM8_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM8_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM8_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM8_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM8_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM8_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM8_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM8_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM8_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM8_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM8_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM8_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM8_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM8_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM8_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM8_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM8_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM8_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM8_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM8_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM8_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM8_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM8_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM8_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM8_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM8_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM8_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM8_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM8_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM8_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM8_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_15_OBUF_50,
      DIADI(0) => MemWData_14_OBUF_51,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM8_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM8_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM8_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM8_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM8_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM8_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM8_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM8_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM8_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM8_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM8_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM8_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM8_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM8_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM8_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM8_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM8_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM8_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM8_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM8_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM8_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM8_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM8_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM8_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM8_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM8_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM8_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM8_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM8_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM8_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM8_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM8_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM8_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM8_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM8_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM8_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM8_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM8_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM8_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM8_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM8_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM8_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM8_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM8_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM8_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM8_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM8_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM8_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM8_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM8_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM8_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM8_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM8_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM8_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM8_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM8_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM8_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM8_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM8_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM8_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM8_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM8_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM8_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM8_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM8_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM8_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM8_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM8_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM8_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM8_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(15),
      DOADO(0) => MemReadData(14),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM8_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM8_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM8_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM8_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM8_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM8_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM8_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM8_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM8_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM8_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM8_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM8_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM8_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM8_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM8_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM8_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM8_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM8_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM8_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM8_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM8_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM8_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM8_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM8_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM8_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM8_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM8_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM8_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM8_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM8_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(15),
      DOBDO(0) => I(14),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM8_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM8_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM8_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM8_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM8_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM8_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM8_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM8_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM8_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM8_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM9 : RAMB36E1
    generic map(
      INIT_00 => X"000000000000000000000000064E40002AAAA807A2A4942540C40000000C9004",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM9_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM9_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM9_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM9_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM9_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM9_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM9_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM9_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM9_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM9_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM9_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM9_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM9_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM9_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM9_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM9_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM9_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM9_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM9_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM9_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM9_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM9_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM9_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM9_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM9_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM9_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM9_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM9_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM9_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM9_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM9_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM9_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM9_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM9_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM9_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_17_OBUF_48,
      DIADI(0) => MemWData_16_OBUF_49,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM9_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM9_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM9_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM9_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM9_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM9_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM9_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM9_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM9_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM9_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM9_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM9_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM9_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM9_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM9_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM9_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM9_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM9_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM9_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM9_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM9_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM9_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM9_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM9_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM9_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM9_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM9_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM9_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM9_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM9_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM9_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM9_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM9_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM9_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM9_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM9_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM9_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM9_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM9_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM9_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM9_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM9_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM9_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM9_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM9_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM9_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM9_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM9_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM9_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM9_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM9_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM9_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM9_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM9_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM9_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM9_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM9_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM9_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM9_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM9_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM9_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM9_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM9_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM9_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM9_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM9_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM9_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM9_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM9_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM9_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(17),
      DOADO(0) => MemReadData(16),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM9_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM9_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM9_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM9_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM9_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM9_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM9_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM9_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM9_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM9_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM9_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM9_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM9_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM9_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM9_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM9_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM9_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM9_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM9_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM9_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM9_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM9_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM9_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM9_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM9_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM9_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM9_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM9_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM9_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM9_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(17),
      DOBDO(0) => I(16),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM9_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM9_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM9_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM9_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM9_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM9_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM9_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM9_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM9_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM9_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM10 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000150002000000001540002C00100000000A45500",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM10_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM10_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM10_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM10_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM10_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM10_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM10_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM10_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM10_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM10_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM10_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM10_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM10_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM10_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM10_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM10_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM10_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM10_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM10_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM10_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM10_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM10_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM10_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM10_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM10_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM10_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM10_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM10_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM10_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM10_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM10_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM10_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM10_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM10_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM10_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_19_OBUF_46,
      DIADI(0) => MemWData_18_OBUF_47,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM10_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM10_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM10_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM10_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM10_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM10_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM10_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM10_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM10_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM10_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM10_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM10_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM10_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM10_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM10_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM10_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM10_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM10_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM10_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM10_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM10_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM10_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM10_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM10_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM10_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM10_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM10_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM10_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM10_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM10_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM10_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM10_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM10_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM10_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM10_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM10_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM10_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM10_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM10_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM10_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM10_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM10_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM10_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM10_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM10_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM10_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM10_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM10_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM10_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM10_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM10_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM10_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM10_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM10_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM10_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM10_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM10_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM10_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM10_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM10_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM10_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM10_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM10_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM10_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM10_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM10_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM10_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM10_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM10_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM10_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(19),
      DOADO(0) => MemReadData(18),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM10_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM10_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM10_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM10_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM10_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM10_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM10_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM10_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM10_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM10_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM10_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM10_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM10_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM10_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM10_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM10_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM10_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM10_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM10_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM10_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM10_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM10_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM10_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM10_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM10_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM10_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM10_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM10_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM10_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM10_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(19),
      DOBDO(0) => I(18),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM10_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM10_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM10_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM10_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM10_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM10_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM10_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM10_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM10_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM10_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM11 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000A22200208AAA8822222A0222008080000A20822",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM11_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM11_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM11_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM11_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM11_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM11_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM11_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM11_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM11_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM11_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM11_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM11_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM11_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM11_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM11_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM11_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM11_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM11_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM11_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM11_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM11_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM11_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM11_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM11_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM11_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM11_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM11_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM11_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM11_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM11_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM11_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM11_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM11_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM11_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM11_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_21_OBUF_44,
      DIADI(0) => MemWData_20_OBUF_45,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM11_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM11_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM11_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM11_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM11_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM11_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM11_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM11_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM11_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM11_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM11_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM11_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM11_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM11_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM11_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM11_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM11_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM11_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM11_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM11_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM11_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM11_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM11_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM11_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM11_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM11_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM11_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM11_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM11_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM11_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM11_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM11_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM11_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM11_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM11_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM11_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM11_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM11_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM11_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM11_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM11_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM11_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM11_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM11_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM11_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM11_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM11_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM11_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM11_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM11_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM11_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM11_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM11_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM11_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM11_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM11_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM11_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM11_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM11_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM11_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM11_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM11_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM11_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM11_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM11_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM11_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM11_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM11_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM11_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM11_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(21),
      DOADO(0) => MemReadData(20),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM11_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM11_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM11_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM11_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM11_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM11_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM11_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM11_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM11_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM11_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM11_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM11_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM11_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM11_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM11_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM11_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM11_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM11_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM11_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM11_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM11_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM11_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM11_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM11_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM11_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM11_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM11_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM11_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM11_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM11_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(21),
      DOBDO(0) => I(20),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM11_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM11_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM11_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM11_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM11_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM11_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM11_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM11_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM11_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM11_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM12 : RAMB36E1
    generic map(
      INIT_00 => X"00000000000000000000000003E9400B3A4001003E946869408440000003FA94",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM12_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM12_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM12_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM12_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM12_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM12_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM12_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM12_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM12_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM12_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM12_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM12_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM12_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM12_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM12_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM12_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM12_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM12_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM12_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM12_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM12_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM12_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM12_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM12_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM12_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM12_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM12_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM12_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM12_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM12_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM12_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM12_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM12_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM12_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM12_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_23_OBUF_42,
      DIADI(0) => MemWData_22_OBUF_43,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM12_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM12_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM12_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM12_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM12_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM12_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM12_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM12_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM12_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM12_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM12_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM12_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM12_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM12_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM12_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM12_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM12_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM12_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM12_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM12_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM12_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM12_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM12_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM12_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM12_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM12_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM12_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM12_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM12_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM12_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM12_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM12_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM12_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM12_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM12_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM12_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM12_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM12_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM12_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM12_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM12_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM12_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM12_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM12_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM12_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM12_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM12_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM12_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM12_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM12_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM12_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM12_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM12_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM12_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM12_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM12_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM12_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM12_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM12_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM12_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM12_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM12_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM12_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM12_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM12_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM12_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM12_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM12_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM12_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM12_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(23),
      DOADO(0) => MemReadData(22),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM12_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM12_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM12_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM12_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM12_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM12_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM12_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM12_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM12_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM12_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM12_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM12_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM12_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM12_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM12_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM12_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM12_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM12_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM12_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM12_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM12_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM12_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM12_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM12_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM12_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM12_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM12_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM12_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM12_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM12_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(23),
      DOBDO(0) => I(22),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM12_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM12_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM12_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM12_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM12_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM12_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM12_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM12_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM12_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM12_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM13 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000000000000000001400000000000000000540000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM13_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM13_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM13_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM13_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM13_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM13_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM13_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM13_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM13_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM13_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM13_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM13_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM13_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM13_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM13_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM13_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM13_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM13_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM13_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM13_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM13_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM13_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM13_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM13_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM13_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM13_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM13_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM13_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM13_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM13_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM13_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM13_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM13_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM13_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM13_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_25_OBUF_40,
      DIADI(0) => MemWData_24_OBUF_41,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM13_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM13_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM13_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM13_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM13_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM13_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM13_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM13_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM13_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM13_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM13_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM13_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM13_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM13_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM13_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM13_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM13_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM13_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM13_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM13_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM13_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM13_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM13_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM13_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM13_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM13_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM13_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM13_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM13_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM13_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM13_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM13_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM13_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM13_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM13_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM13_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM13_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM13_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM13_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM13_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM13_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM13_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM13_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM13_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM13_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM13_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM13_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM13_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM13_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM13_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM13_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM13_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM13_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM13_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM13_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM13_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM13_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM13_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM13_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM13_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM13_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM13_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM13_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM13_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM13_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM13_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM13_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM13_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM13_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM13_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(25),
      DOADO(0) => MemReadData(24),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM13_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM13_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM13_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM13_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM13_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM13_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM13_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM13_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM13_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM13_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM13_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM13_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM13_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM13_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM13_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM13_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM13_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM13_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM13_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM13_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM13_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM13_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM13_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM13_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM13_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM13_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM13_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM13_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM13_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM13_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(25),
      DOBDO(0) => I(24),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM13_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM13_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM13_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM13_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM13_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM13_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM13_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM13_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM13_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM13_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM14 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000D55402C296400000000FE800B8C0000025A72F4",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM14_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM14_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM14_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM14_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM14_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM14_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM14_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM14_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM14_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM14_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM14_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM14_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM14_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM14_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM14_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM14_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM14_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM14_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM14_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM14_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM14_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM14_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM14_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM14_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM14_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM14_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM14_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM14_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM14_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM14_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM14_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM14_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM14_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM14_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM14_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_27_OBUF_38,
      DIADI(0) => MemWData_26_OBUF_39,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM14_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM14_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM14_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM14_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM14_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM14_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM14_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM14_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM14_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM14_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM14_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM14_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM14_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM14_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM14_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM14_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM14_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM14_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM14_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM14_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM14_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM14_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM14_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM14_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM14_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM14_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM14_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM14_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM14_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM14_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM14_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM14_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM14_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM14_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM14_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM14_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM14_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM14_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM14_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM14_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM14_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM14_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM14_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM14_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM14_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM14_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM14_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM14_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM14_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM14_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM14_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM14_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM14_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM14_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM14_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM14_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM14_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM14_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM14_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM14_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM14_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM14_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM14_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM14_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM14_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM14_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM14_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM14_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM14_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM14_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(27),
      DOADO(0) => MemReadData(26),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM14_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM14_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM14_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM14_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM14_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM14_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM14_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM14_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM14_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM14_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM14_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM14_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM14_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM14_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM14_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM14_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM14_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM14_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM14_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM14_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM14_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM14_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM14_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM14_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM14_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM14_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM14_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM14_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM14_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM14_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(27),
      DOBDO(0) => I(26),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM14_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM14_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM14_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM14_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM14_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM14_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM14_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM14_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM14_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM14_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM15 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000EAAA01622BFF6B1555655C02FBBBB00035B001A",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM15_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM15_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM15_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM15_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM15_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM15_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM15_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM15_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM15_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM15_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM15_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM15_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM15_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM15_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM15_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM15_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM15_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM15_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM15_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM15_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM15_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM15_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM15_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM15_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM15_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM15_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM15_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM15_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM15_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM15_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM15_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM15_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM15_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM15_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM15_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_29_OBUF_36,
      DIADI(0) => MemWData_28_OBUF_37,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM15_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM15_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM15_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM15_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM15_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM15_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM15_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM15_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM15_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM15_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM15_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM15_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM15_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM15_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM15_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM15_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM15_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM15_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM15_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM15_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM15_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM15_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM15_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM15_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM15_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM15_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM15_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM15_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM15_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM15_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM15_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM15_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM15_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM15_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM15_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM15_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM15_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM15_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM15_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM15_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM15_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM15_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM15_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM15_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM15_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM15_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM15_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM15_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM15_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM15_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM15_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM15_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM15_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM15_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM15_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM15_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM15_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM15_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM15_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM15_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM15_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM15_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM15_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM15_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM15_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM15_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM15_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM15_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM15_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM15_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(29),
      DOADO(0) => MemReadData(28),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM15_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM15_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM15_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM15_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM15_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM15_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM15_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM15_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM15_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM15_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM15_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM15_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM15_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM15_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM15_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM15_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM15_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM15_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM15_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM15_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM15_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM15_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM15_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM15_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM15_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM15_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM15_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM15_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM15_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM15_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(29),
      DOBDO(0) => I(28),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM15_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM15_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM15_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM15_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM15_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM15_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM15_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM15_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM15_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM15_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );
  CoreMem0_Mram_RAM16 : RAMB36E1
    generic map(
      INIT_00 => X"0000000000000000000000000955402A3FFFFEA2AAA8AA954AAA2A0002000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      WRITE_WIDTH_A => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      WRITE_WIDTH_B => 0,
      EN_ECC_READ => FALSE,
      EN_ECC_WRITE => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_DEVICE => "7SERIES",
      SIM_COLLISION_CHECK => "ALL",
      INIT_FILE => "NONE"
    )
    port map (
      CASCADEINA => NLW_CoreMem0_Mram_RAM16_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_CoreMem0_Mram_RAM16_CASCADEINB_UNCONNECTED,
      CASCADEOUTA => NLW_CoreMem0_Mram_RAM16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_CoreMem0_Mram_RAM16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_BUFGP_0,
      CLKBWRCLK => clk_BUFGP_0,
      DBITERR => NLW_CoreMem0_Mram_RAM16_DBITERR_UNCONNECTED,
      ENARDEN => N1,
      ENBWREN => N1,
      INJECTDBITERR => NLW_CoreMem0_Mram_RAM16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_CoreMem0_Mram_RAM16_INJECTSBITERR_UNCONNECTED,
      REGCEAREGCE => N0,
      REGCEB => N0,
      RSTRAMARSTRAM => N0,
      RSTRAMB => N0,
      RSTREGARSTREG => N0,
      RSTREGB => N0,
      SBITERR => NLW_CoreMem0_Mram_RAM16_SBITERR_UNCONNECTED,
      ADDRARDADDR(15) => N1,
      ADDRARDADDR(14) => Core0_MEM_ExResult_31_dff_21_15_Q,
      ADDRARDADDR(13) => Core0_MEM_ExResult_31_dff_21_14_Q,
      ADDRARDADDR(12) => Core0_MEM_ExResult_31_dff_21_13_Q,
      ADDRARDADDR(11) => Core0_MEM_ExResult_31_dff_21_12_Q,
      ADDRARDADDR(10) => Core0_MEM_ExResult_31_dff_21_11_Q,
      ADDRARDADDR(9) => Core0_MEM_ExResult_31_dff_21_10_Q,
      ADDRARDADDR(8) => Core0_MEM_ExResult_31_dff_21_9_Q,
      ADDRARDADDR(7) => Core0_MEM_ExResult_31_dff_21_8_Q,
      ADDRARDADDR(6) => Core0_MEM_ExResult_31_dff_21_7_Q,
      ADDRARDADDR(5) => Core0_MEM_ExResult_31_dff_21_6_Q,
      ADDRARDADDR(4) => Core0_MEM_ExResult_31_dff_21_5_Q,
      ADDRARDADDR(3) => Core0_MEM_ExResult_31_dff_21_4_Q,
      ADDRARDADDR(2) => Core0_MEM_ExResult_31_dff_21_3_Q,
      ADDRARDADDR(1) => Core0_MEM_ExResult_31_dff_21_2_Q,
      ADDRARDADDR(0) => N1,
      ADDRBWRADDR(15) => N1,
      ADDRBWRADDR(14) => Core0_IF_PC_15_dff_1_15_Q,
      ADDRBWRADDR(13) => Core0_IF_PC_15_dff_1_14_Q,
      ADDRBWRADDR(12) => Core0_IF_PC_15_dff_1_13_Q,
      ADDRBWRADDR(11) => Core0_IF_PC_15_dff_1_12_Q,
      ADDRBWRADDR(10) => Core0_IF_PC_15_dff_1_11_Q,
      ADDRBWRADDR(9) => Core0_IF_PC_15_dff_1_10_Q,
      ADDRBWRADDR(8) => Core0_IF_PC_15_dff_1_9_Q,
      ADDRBWRADDR(7) => Core0_IF_PC_15_dff_1_8_Q,
      ADDRBWRADDR(6) => Core0_IF_PC_15_dff_1_7_Q,
      ADDRBWRADDR(5) => Core0_IF_PC_15_dff_1_6_Q,
      ADDRBWRADDR(4) => Core0_IF_PC_15_dff_1_5_Q,
      ADDRBWRADDR(3) => Core0_IF_PC_15_dff_1_4_Q,
      ADDRBWRADDR(2) => Core0_IF_PC_15_dff_1_3_Q,
      ADDRBWRADDR(1) => Core0_IF_PC_15_dff_1_2_Q,
      ADDRBWRADDR(0) => N1,
      DIADI(31) => NLW_CoreMem0_Mram_RAM16_DIADI_31_UNCONNECTED,
      DIADI(30) => NLW_CoreMem0_Mram_RAM16_DIADI_30_UNCONNECTED,
      DIADI(29) => NLW_CoreMem0_Mram_RAM16_DIADI_29_UNCONNECTED,
      DIADI(28) => NLW_CoreMem0_Mram_RAM16_DIADI_28_UNCONNECTED,
      DIADI(27) => NLW_CoreMem0_Mram_RAM16_DIADI_27_UNCONNECTED,
      DIADI(26) => NLW_CoreMem0_Mram_RAM16_DIADI_26_UNCONNECTED,
      DIADI(25) => NLW_CoreMem0_Mram_RAM16_DIADI_25_UNCONNECTED,
      DIADI(24) => NLW_CoreMem0_Mram_RAM16_DIADI_24_UNCONNECTED,
      DIADI(23) => NLW_CoreMem0_Mram_RAM16_DIADI_23_UNCONNECTED,
      DIADI(22) => NLW_CoreMem0_Mram_RAM16_DIADI_22_UNCONNECTED,
      DIADI(21) => NLW_CoreMem0_Mram_RAM16_DIADI_21_UNCONNECTED,
      DIADI(20) => NLW_CoreMem0_Mram_RAM16_DIADI_20_UNCONNECTED,
      DIADI(19) => NLW_CoreMem0_Mram_RAM16_DIADI_19_UNCONNECTED,
      DIADI(18) => NLW_CoreMem0_Mram_RAM16_DIADI_18_UNCONNECTED,
      DIADI(17) => NLW_CoreMem0_Mram_RAM16_DIADI_17_UNCONNECTED,
      DIADI(16) => NLW_CoreMem0_Mram_RAM16_DIADI_16_UNCONNECTED,
      DIADI(15) => NLW_CoreMem0_Mram_RAM16_DIADI_15_UNCONNECTED,
      DIADI(14) => NLW_CoreMem0_Mram_RAM16_DIADI_14_UNCONNECTED,
      DIADI(13) => NLW_CoreMem0_Mram_RAM16_DIADI_13_UNCONNECTED,
      DIADI(12) => NLW_CoreMem0_Mram_RAM16_DIADI_12_UNCONNECTED,
      DIADI(11) => NLW_CoreMem0_Mram_RAM16_DIADI_11_UNCONNECTED,
      DIADI(10) => NLW_CoreMem0_Mram_RAM16_DIADI_10_UNCONNECTED,
      DIADI(9) => NLW_CoreMem0_Mram_RAM16_DIADI_9_UNCONNECTED,
      DIADI(8) => NLW_CoreMem0_Mram_RAM16_DIADI_8_UNCONNECTED,
      DIADI(7) => NLW_CoreMem0_Mram_RAM16_DIADI_7_UNCONNECTED,
      DIADI(6) => NLW_CoreMem0_Mram_RAM16_DIADI_6_UNCONNECTED,
      DIADI(5) => NLW_CoreMem0_Mram_RAM16_DIADI_5_UNCONNECTED,
      DIADI(4) => NLW_CoreMem0_Mram_RAM16_DIADI_4_UNCONNECTED,
      DIADI(3) => NLW_CoreMem0_Mram_RAM16_DIADI_3_UNCONNECTED,
      DIADI(2) => NLW_CoreMem0_Mram_RAM16_DIADI_2_UNCONNECTED,
      DIADI(1) => MemWData_31_OBUF_34,
      DIADI(0) => MemWData_30_OBUF_35,
      DIBDI(31) => NLW_CoreMem0_Mram_RAM16_DIBDI_31_UNCONNECTED,
      DIBDI(30) => NLW_CoreMem0_Mram_RAM16_DIBDI_30_UNCONNECTED,
      DIBDI(29) => NLW_CoreMem0_Mram_RAM16_DIBDI_29_UNCONNECTED,
      DIBDI(28) => NLW_CoreMem0_Mram_RAM16_DIBDI_28_UNCONNECTED,
      DIBDI(27) => NLW_CoreMem0_Mram_RAM16_DIBDI_27_UNCONNECTED,
      DIBDI(26) => NLW_CoreMem0_Mram_RAM16_DIBDI_26_UNCONNECTED,
      DIBDI(25) => NLW_CoreMem0_Mram_RAM16_DIBDI_25_UNCONNECTED,
      DIBDI(24) => NLW_CoreMem0_Mram_RAM16_DIBDI_24_UNCONNECTED,
      DIBDI(23) => NLW_CoreMem0_Mram_RAM16_DIBDI_23_UNCONNECTED,
      DIBDI(22) => NLW_CoreMem0_Mram_RAM16_DIBDI_22_UNCONNECTED,
      DIBDI(21) => NLW_CoreMem0_Mram_RAM16_DIBDI_21_UNCONNECTED,
      DIBDI(20) => NLW_CoreMem0_Mram_RAM16_DIBDI_20_UNCONNECTED,
      DIBDI(19) => NLW_CoreMem0_Mram_RAM16_DIBDI_19_UNCONNECTED,
      DIBDI(18) => NLW_CoreMem0_Mram_RAM16_DIBDI_18_UNCONNECTED,
      DIBDI(17) => NLW_CoreMem0_Mram_RAM16_DIBDI_17_UNCONNECTED,
      DIBDI(16) => NLW_CoreMem0_Mram_RAM16_DIBDI_16_UNCONNECTED,
      DIBDI(15) => NLW_CoreMem0_Mram_RAM16_DIBDI_15_UNCONNECTED,
      DIBDI(14) => NLW_CoreMem0_Mram_RAM16_DIBDI_14_UNCONNECTED,
      DIBDI(13) => NLW_CoreMem0_Mram_RAM16_DIBDI_13_UNCONNECTED,
      DIBDI(12) => NLW_CoreMem0_Mram_RAM16_DIBDI_12_UNCONNECTED,
      DIBDI(11) => NLW_CoreMem0_Mram_RAM16_DIBDI_11_UNCONNECTED,
      DIBDI(10) => NLW_CoreMem0_Mram_RAM16_DIBDI_10_UNCONNECTED,
      DIBDI(9) => NLW_CoreMem0_Mram_RAM16_DIBDI_9_UNCONNECTED,
      DIBDI(8) => NLW_CoreMem0_Mram_RAM16_DIBDI_8_UNCONNECTED,
      DIBDI(7) => NLW_CoreMem0_Mram_RAM16_DIBDI_7_UNCONNECTED,
      DIBDI(6) => NLW_CoreMem0_Mram_RAM16_DIBDI_6_UNCONNECTED,
      DIBDI(5) => NLW_CoreMem0_Mram_RAM16_DIBDI_5_UNCONNECTED,
      DIBDI(4) => NLW_CoreMem0_Mram_RAM16_DIBDI_4_UNCONNECTED,
      DIBDI(3) => NLW_CoreMem0_Mram_RAM16_DIBDI_3_UNCONNECTED,
      DIBDI(2) => NLW_CoreMem0_Mram_RAM16_DIBDI_2_UNCONNECTED,
      DIBDI(1) => NLW_CoreMem0_Mram_RAM16_DIBDI_1_UNCONNECTED,
      DIBDI(0) => NLW_CoreMem0_Mram_RAM16_DIBDI_0_UNCONNECTED,
      DIPADIP(3) => NLW_CoreMem0_Mram_RAM16_DIPADIP_3_UNCONNECTED,
      DIPADIP(2) => NLW_CoreMem0_Mram_RAM16_DIPADIP_2_UNCONNECTED,
      DIPADIP(1) => NLW_CoreMem0_Mram_RAM16_DIPADIP_1_UNCONNECTED,
      DIPADIP(0) => NLW_CoreMem0_Mram_RAM16_DIPADIP_0_UNCONNECTED,
      DIPBDIP(3) => NLW_CoreMem0_Mram_RAM16_DIPBDIP_3_UNCONNECTED,
      DIPBDIP(2) => NLW_CoreMem0_Mram_RAM16_DIPBDIP_2_UNCONNECTED,
      DIPBDIP(1) => NLW_CoreMem0_Mram_RAM16_DIPBDIP_1_UNCONNECTED,
      DIPBDIP(0) => NLW_CoreMem0_Mram_RAM16_DIPBDIP_0_UNCONNECTED,
      DOADO(31) => NLW_CoreMem0_Mram_RAM16_DOADO_31_UNCONNECTED,
      DOADO(30) => NLW_CoreMem0_Mram_RAM16_DOADO_30_UNCONNECTED,
      DOADO(29) => NLW_CoreMem0_Mram_RAM16_DOADO_29_UNCONNECTED,
      DOADO(28) => NLW_CoreMem0_Mram_RAM16_DOADO_28_UNCONNECTED,
      DOADO(27) => NLW_CoreMem0_Mram_RAM16_DOADO_27_UNCONNECTED,
      DOADO(26) => NLW_CoreMem0_Mram_RAM16_DOADO_26_UNCONNECTED,
      DOADO(25) => NLW_CoreMem0_Mram_RAM16_DOADO_25_UNCONNECTED,
      DOADO(24) => NLW_CoreMem0_Mram_RAM16_DOADO_24_UNCONNECTED,
      DOADO(23) => NLW_CoreMem0_Mram_RAM16_DOADO_23_UNCONNECTED,
      DOADO(22) => NLW_CoreMem0_Mram_RAM16_DOADO_22_UNCONNECTED,
      DOADO(21) => NLW_CoreMem0_Mram_RAM16_DOADO_21_UNCONNECTED,
      DOADO(20) => NLW_CoreMem0_Mram_RAM16_DOADO_20_UNCONNECTED,
      DOADO(19) => NLW_CoreMem0_Mram_RAM16_DOADO_19_UNCONNECTED,
      DOADO(18) => NLW_CoreMem0_Mram_RAM16_DOADO_18_UNCONNECTED,
      DOADO(17) => NLW_CoreMem0_Mram_RAM16_DOADO_17_UNCONNECTED,
      DOADO(16) => NLW_CoreMem0_Mram_RAM16_DOADO_16_UNCONNECTED,
      DOADO(15) => NLW_CoreMem0_Mram_RAM16_DOADO_15_UNCONNECTED,
      DOADO(14) => NLW_CoreMem0_Mram_RAM16_DOADO_14_UNCONNECTED,
      DOADO(13) => NLW_CoreMem0_Mram_RAM16_DOADO_13_UNCONNECTED,
      DOADO(12) => NLW_CoreMem0_Mram_RAM16_DOADO_12_UNCONNECTED,
      DOADO(11) => NLW_CoreMem0_Mram_RAM16_DOADO_11_UNCONNECTED,
      DOADO(10) => NLW_CoreMem0_Mram_RAM16_DOADO_10_UNCONNECTED,
      DOADO(9) => NLW_CoreMem0_Mram_RAM16_DOADO_9_UNCONNECTED,
      DOADO(8) => NLW_CoreMem0_Mram_RAM16_DOADO_8_UNCONNECTED,
      DOADO(7) => NLW_CoreMem0_Mram_RAM16_DOADO_7_UNCONNECTED,
      DOADO(6) => NLW_CoreMem0_Mram_RAM16_DOADO_6_UNCONNECTED,
      DOADO(5) => NLW_CoreMem0_Mram_RAM16_DOADO_5_UNCONNECTED,
      DOADO(4) => NLW_CoreMem0_Mram_RAM16_DOADO_4_UNCONNECTED,
      DOADO(3) => NLW_CoreMem0_Mram_RAM16_DOADO_3_UNCONNECTED,
      DOADO(2) => NLW_CoreMem0_Mram_RAM16_DOADO_2_UNCONNECTED,
      DOADO(1) => MemReadData(31),
      DOADO(0) => MemReadData(30),
      DOBDO(31) => NLW_CoreMem0_Mram_RAM16_DOBDO_31_UNCONNECTED,
      DOBDO(30) => NLW_CoreMem0_Mram_RAM16_DOBDO_30_UNCONNECTED,
      DOBDO(29) => NLW_CoreMem0_Mram_RAM16_DOBDO_29_UNCONNECTED,
      DOBDO(28) => NLW_CoreMem0_Mram_RAM16_DOBDO_28_UNCONNECTED,
      DOBDO(27) => NLW_CoreMem0_Mram_RAM16_DOBDO_27_UNCONNECTED,
      DOBDO(26) => NLW_CoreMem0_Mram_RAM16_DOBDO_26_UNCONNECTED,
      DOBDO(25) => NLW_CoreMem0_Mram_RAM16_DOBDO_25_UNCONNECTED,
      DOBDO(24) => NLW_CoreMem0_Mram_RAM16_DOBDO_24_UNCONNECTED,
      DOBDO(23) => NLW_CoreMem0_Mram_RAM16_DOBDO_23_UNCONNECTED,
      DOBDO(22) => NLW_CoreMem0_Mram_RAM16_DOBDO_22_UNCONNECTED,
      DOBDO(21) => NLW_CoreMem0_Mram_RAM16_DOBDO_21_UNCONNECTED,
      DOBDO(20) => NLW_CoreMem0_Mram_RAM16_DOBDO_20_UNCONNECTED,
      DOBDO(19) => NLW_CoreMem0_Mram_RAM16_DOBDO_19_UNCONNECTED,
      DOBDO(18) => NLW_CoreMem0_Mram_RAM16_DOBDO_18_UNCONNECTED,
      DOBDO(17) => NLW_CoreMem0_Mram_RAM16_DOBDO_17_UNCONNECTED,
      DOBDO(16) => NLW_CoreMem0_Mram_RAM16_DOBDO_16_UNCONNECTED,
      DOBDO(15) => NLW_CoreMem0_Mram_RAM16_DOBDO_15_UNCONNECTED,
      DOBDO(14) => NLW_CoreMem0_Mram_RAM16_DOBDO_14_UNCONNECTED,
      DOBDO(13) => NLW_CoreMem0_Mram_RAM16_DOBDO_13_UNCONNECTED,
      DOBDO(12) => NLW_CoreMem0_Mram_RAM16_DOBDO_12_UNCONNECTED,
      DOBDO(11) => NLW_CoreMem0_Mram_RAM16_DOBDO_11_UNCONNECTED,
      DOBDO(10) => NLW_CoreMem0_Mram_RAM16_DOBDO_10_UNCONNECTED,
      DOBDO(9) => NLW_CoreMem0_Mram_RAM16_DOBDO_9_UNCONNECTED,
      DOBDO(8) => NLW_CoreMem0_Mram_RAM16_DOBDO_8_UNCONNECTED,
      DOBDO(7) => NLW_CoreMem0_Mram_RAM16_DOBDO_7_UNCONNECTED,
      DOBDO(6) => NLW_CoreMem0_Mram_RAM16_DOBDO_6_UNCONNECTED,
      DOBDO(5) => NLW_CoreMem0_Mram_RAM16_DOBDO_5_UNCONNECTED,
      DOBDO(4) => NLW_CoreMem0_Mram_RAM16_DOBDO_4_UNCONNECTED,
      DOBDO(3) => NLW_CoreMem0_Mram_RAM16_DOBDO_3_UNCONNECTED,
      DOBDO(2) => NLW_CoreMem0_Mram_RAM16_DOBDO_2_UNCONNECTED,
      DOBDO(1) => I(31),
      DOBDO(0) => I(30),
      DOPADOP(3) => NLW_CoreMem0_Mram_RAM16_DOPADOP_3_UNCONNECTED,
      DOPADOP(2) => NLW_CoreMem0_Mram_RAM16_DOPADOP_2_UNCONNECTED,
      DOPADOP(1) => NLW_CoreMem0_Mram_RAM16_DOPADOP_1_UNCONNECTED,
      DOPADOP(0) => NLW_CoreMem0_Mram_RAM16_DOPADOP_0_UNCONNECTED,
      DOPBDOP(3) => NLW_CoreMem0_Mram_RAM16_DOPBDOP_3_UNCONNECTED,
      DOPBDOP(2) => NLW_CoreMem0_Mram_RAM16_DOPBDOP_2_UNCONNECTED,
      DOPBDOP(1) => NLW_CoreMem0_Mram_RAM16_DOPBDOP_1_UNCONNECTED,
      DOPBDOP(0) => NLW_CoreMem0_Mram_RAM16_DOPBDOP_0_UNCONNECTED,
      ECCPARITY(7) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_7_UNCONNECTED,
      ECCPARITY(6) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_6_UNCONNECTED,
      ECCPARITY(5) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_5_UNCONNECTED,
      ECCPARITY(4) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_4_UNCONNECTED,
      ECCPARITY(3) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_3_UNCONNECTED,
      ECCPARITY(2) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_2_UNCONNECTED,
      ECCPARITY(1) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_1_UNCONNECTED,
      ECCPARITY(0) => NLW_CoreMem0_Mram_RAM16_ECCPARITY_0_UNCONNECTED,
      RDADDRECC(8) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_8_UNCONNECTED,
      RDADDRECC(7) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_7_UNCONNECTED,
      RDADDRECC(6) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_6_UNCONNECTED,
      RDADDRECC(5) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_5_UNCONNECTED,
      RDADDRECC(4) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_4_UNCONNECTED,
      RDADDRECC(3) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_3_UNCONNECTED,
      RDADDRECC(2) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_2_UNCONNECTED,
      RDADDRECC(1) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_1_UNCONNECTED,
      RDADDRECC(0) => NLW_CoreMem0_Mram_RAM16_RDADDRECC_0_UNCONNECTED,
      WEA(3) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(2) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(1) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEA(0) => Core0_WB_MemCTRL_2_dff_46_2_Q,
      WEBWE(7) => N0,
      WEBWE(6) => N0,
      WEBWE(5) => N0,
      WEBWE(4) => N0,
      WEBWE(3) => N0,
      WEBWE(2) => N0,
      WEBWE(1) => N0,
      WEBWE(0) => N0
    );

end Structure;

