# RISC-processor
A simple RISC 16 bit processor desgined in verilog following harvard architecture consisting of a 5 stage pipeline
