Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Nov  8 11:57:07 2016
| Host             : yume running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command          : report_power -file cnn_system_wrapper_power_routed.rpt -pb cnn_system_wrapper_power_summary_routed.pb -rpx cnn_system_wrapper_power_routed.rpx
| Design           : cnn_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.183  |
| Dynamic (W)              | 2.008  |
| Device Static (W)        | 0.174  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 59.8   |
| Junction Temperature (C) | 50.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.098 |        3 |       --- |             --- |
| Slice Logic              |     0.097 |    44969 |       --- |             --- |
|   LUT as Logic           |     0.075 |    15281 |     53200 |           28.72 |
|   CARRY4                 |     0.008 |     1408 |     13300 |           10.59 |
|   LUT as Distributed RAM |     0.007 |      744 |     17400 |            4.28 |
|   Register               |     0.006 |    22832 |    106400 |           21.46 |
|   LUT as Shift Register  |    <0.001 |      207 |     17400 |            1.19 |
|   F7/F8 Muxes            |    <0.001 |     1684 |     53200 |            3.17 |
|   Others                 |     0.000 |      435 |       --- |             --- |
| Signals                  |     0.154 |    39313 |       --- |             --- |
| Block RAM                |     0.080 |       38 |       140 |           27.14 |
| DSPs                     |     0.051 |      200 |       220 |           90.91 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.174 |          |           |                 |
| Total                    |     2.183 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.493 |       0.472 |      0.020 |
| Vccaux    |       1.800 |     0.022 |       0.000 |      0.022 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.007 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.718 |      0.036 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------------+-----------------+
| Clock      | Domain                                                        | Constraint (ns) |
+------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0 | cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| cnn_system_wrapper                               |     2.008 |
|   cnn_system_i                                   |     2.008 |
|     copro_0                                      |     0.466 |
|       inst                                       |     0.466 |
|         copro_v1_0_s_axi_inst                    |     0.052 |
|         top0                                     |     0.414 |
|           buf_pix                                |     0.008 |
|             buff0                                |     0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff1                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff2                                |     0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff3                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff4                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff5                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|           core0                                  |     0.039 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.031 |
|               tree                               |     0.029 |
|               wreg                               |     0.002 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core1                                  |     0.039 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.031 |
|               tree                               |     0.029 |
|               wreg                               |     0.002 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core2                                  |     0.040 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.032 |
|               tree                               |     0.029 |
|               wreg                               |     0.003 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core3                                  |     0.040 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.032 |
|               tree                               |     0.029 |
|               wreg                               |     0.002 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core4                                  |     0.039 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.031 |
|               tree                               |     0.029 |
|               wreg                               |     0.002 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core5                                  |     0.039 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.031 |
|               tree                               |     0.028 |
|               wreg                               |     0.002 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core6                                  |     0.040 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.032 |
|               tree                               |     0.029 |
|               wreg                               |     0.003 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           core7                                  |     0.043 |
|             bias                                 |    <0.001 |
|             buf_feat                             |     0.004 |
|               buff0                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff1                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff2                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff3                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff4                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|               buff5                              |    <0.001 |
|                 mem_reg_0_31_0_5                 |    <0.001 |
|                 mem_reg_0_31_12_15               |    <0.001 |
|                 mem_reg_0_31_6_11                |    <0.001 |
|             conv                                 |     0.035 |
|               tree                               |     0.032 |
|               wreg                               |     0.003 |
|             feat_accum                           |    <0.001 |
|             mem_feat                             |     0.002 |
|             pool                                 |     0.001 |
|             relu                                 |    <0.001 |
|           ctrl                                   |     0.011 |
|             ctrl_bias                            |    <0.001 |
|             ctrl_conv                            |     0.001 |
|             ctrl_core                            |     0.009 |
|             ctrl_pool                            |    <0.001 |
|             ctrl_relu                            |    <0.001 |
|           dec_bias                               |    <0.001 |
|           dec_weight                             |    <0.001 |
|           mem_bias0                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias1                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias2                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias3                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias4                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias5                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias6                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_bias7                              |    <0.001 |
|             mem_reg_0_15_0_5                     |    <0.001 |
|             mem_reg_0_15_12_15                   |    <0.001 |
|             mem_reg_0_15_6_11                    |    <0.001 |
|           mem_input                              |     0.005 |
|           mem_output0                            |     0.004 |
|           mem_output1                            |     0.004 |
|           mem_output2                            |     0.004 |
|           mem_output3                            |     0.004 |
|           mem_output4                            |     0.004 |
|           mem_output5                            |     0.004 |
|           mem_output6                            |     0.004 |
|           mem_output7                            |     0.004 |
|           mem_weight0                            |     0.004 |
|           mem_weight1                            |     0.004 |
|           mem_weight2                            |     0.004 |
|           mem_weight3                            |     0.004 |
|           mem_weight4                            |     0.004 |
|           mem_weight5                            |     0.004 |
|           mem_weight6                            |     0.004 |
|           mem_weight7                            |     0.004 |
|           select_out                             |    <0.001 |
|     processing_system7_0                         |     1.535 |
|       inst                                       |     1.535 |
|     processing_system7_0_axi_periph              |     0.007 |
|       s00_couplers                               |     0.007 |
|         auto_pc                                  |     0.007 |
|           inst                                   |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.007 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |     0.002 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_processing_system7_0_100M                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


