$date
	Mon Jul 28 15:53:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ex2_tb $end
$var wire 1 ! g_t $end
$var wire 1 " f_t $end
$var reg 1 # a_t $end
$var reg 1 $ b_t $end
$var reg 1 % c_t $end
$var reg 1 & d_t $end
$scope module ex2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5000
1!
1&
#10000
0&
1%
#15000
1"
0!
1&
#20000
0"
1!
0&
0%
1$
#25000
0!
1&
#30000
0&
1%
#35000
1"
1!
1&
#40000
0!
0"
0&
0%
0$
1#
#45000
1!
1&
#50000
0&
1%
#55000
1"
0!
1&
#60000
1!
0&
0%
1$
#65000
0!
1&
#70000
0&
1%
#75000
1!
1&
#80000
