<module name="Display Subsystem" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS_REVISIONNUMBER" acronym="DSS_REVISIONNUMBER" offset="0x0" width="32" description="This register contains the display subsystem revision number.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="TI internal data" description="Revision number[7:4] Major revision[3:0] Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="DSS_SYSCONFIG" acronym="DSS_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the interconnect interface.">
    <bitfield id="Reserved" width="27" begin="31" end="5" resetval="0x00000000" description="Write 0s for future compatibility. Reads return zero." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="4" end="3" resetval="0x0" description="Reserved. Keep at reset value." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0" description="Write 0s for future compatibility . Reads return zero." range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" token="SOFTRESET_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Enable power management capability" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="OCP clock is free-running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic OCP clock gating strategy is applied based on the OCP interface activity"/>
    </bitfield>
  </register>
  <register id="DSS_SYSSTATUS" acronym="DSS_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module.">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0_r" description="Internal module reset is ongoing."/>
      <bitenum value="1" token="RESETDONE_1_r" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="DSS_IRQSTATUS" acronym="DSS_IRQSTATUS" offset="0x18" width="32" description="The register indicates the source of the interrupt and the status of the interrupt line.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="DSI_IRQ" width="1" begin="1" end="1" resetval="0x0" description="DSI interrupt status (related toDSI_IRQSTATUS)" range="" rwaccess="R">
      <bitenum value="0" token="DSI_IRQ_0" description="DSI interrupt inactive"/>
      <bitenum value="1" token="DSI_IRQ_1" description="DSI interrupt active"/>
    </bitfield>
    <bitfield id="DISPC_IRQ" width="1" begin="0" end="0" resetval="0x0" description="DISPC interrupt status (related toDISPC_IRQSTATUS)" range="" rwaccess="R">
      <bitenum value="0" token="DISPC_IRQ_0" description="DISPC interrupt inactive"/>
      <bitenum value="1" token="DISPC_IRQ_1" description="DISPC interrupt active"/>
    </bitfield>
  </register>
  <register id="DSS_CONTROL" acronym="DSS_CONTROL" offset="0x40" width="32" description="This register contains the display subsystem control bits.">
    <bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved for future DAC use" range="" rwaccess="RW"/>
    <bitfield id="VENC_OUT_SEL" width="1" begin="6" end="6" resetval="0" description="Video DAC1 input selection:0x0: CVBS VENC output selected for composite video mode0x1: Luminance VENC output selected for s-video mode" range="" rwaccess="RW"/>
    <bitfield id="DAC_POWERDN_BGZ" width="1" begin="5" end="5" resetval="0" description="DAC Power-Down Control0x0: DAC Power-Down Band Gap powered down0x1: DAC Power-Down Band Gap powered up" range="" rwaccess="RW"/>
    <bitfield id="DAC_DEMEN" width="1" begin="4" end="4" resetval="0" description="DAC dynamic element matching enable0x0: DAC Dynamic Element Matching Disabled 0x1: DAC Dynamic Element Matching Enabled" range="" rwaccess="RW"/>
    <bitfield id="VENC_CLOCK_4X_ENABLE" width="1" begin="3" end="3" resetval="0" description="VENC clock 4x enable0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="VENC_CLOCK_MODE" width="1" begin="2" end="2" resetval="0" description="VENC clock modeSee 0x0: Mode 0 All three balanced clocks, derived from DSS_TV_CLK, are provided to the VENC, if the VENC_CLOCK_4X_ENABLE [3] bit is set to 1 by software. 0x1: Mode 1 The VENC_CLOCK_4X_ENABLE [3] bit is used to control clock gating." range="" rwaccess="RW"/>
    <bitfield id="DSI_CLK_SWITCH" width="1" begin="1" end="1" resetval="0" description="Selects the clock source for the DSI functional clock0x0: DSS1_ALWON_FCLK clock is selected (from PRCM)0x1: DSI2_PLL_FCLK clock is selected (from DSI PLL)" range="" rwaccess="RW"/>
    <bitfield id="DISPC_CLK_SWITCH" width="1" begin="0" end="0" resetval="0" description="Selects the clock source for the DISPC functional clock0x0: DSS1_ALWON_FCLK clock is selected (from PRCM)0x1: DSI1_PLL_FCLK clock is selected (from DSI PLL)" range="" rwaccess="RW"/>
  </register>
  <register id="DSS_SDI_CONTROL" acronym="DSS_SDI_CONTROL" offset="0x44" width="32" description="This register contains the display subsystem control bits.">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0x000" description="Reserved. Write 0s for future compatibility. Read returns0." range="" rwaccess="RW"/>
    <bitfield id="SDI_PDIV" width="5" begin="19" end="15" resetval="0x00" description="Specifies the ratio of PLL output to pixel clock frequency" range="" rwaccess="RW"/>
    <bitfield id="SDI_PHYLPMODE" width="1" begin="14" end="14" resetval="0" description="FlatLink3G output buffer low power optionDisables the internal transmitter termination to reduce power. Requires reduced data and signal integrity verification" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PHYLPMODE_0" description="Standard mode"/>
      <bitenum value="1" token="SDI_PHYLPMODE_1" description="Low-power mode"/>
    </bitfield>
    <bitfield id="SDI_RBITS" width="2" begin="13" end="12" resetval="0x0" description="FlatLink3G reserved bits F1 and F0" range="" rwaccess="RW"/>
    <bitfield id="SDI_AUTOSTDBY" width="1" begin="11" end="11" resetval="0" description="FlatLink3G auto-standby" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_AUTOSTDBY_0" description="High-speed serial buffers only enabled when PLL is locked and SDI enable is active"/>
      <bitenum value="1" token="SDI_AUTOSTDBY_1" description="High-speed serial buffers enabled while SDI enable is active"/>
    </bitfield>
    <bitfield id="Reserved" width="1" begin="10" end="10" resetval="0" description="Must be programmed to the default value for SN65LVDS302 compatibility" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="6" begin="9" end="4" resetval="0x0" description="Must be programmed to the default value" range="" rwaccess="RW"/>
    <bitfield id="SDI_PRSEL" width="2" begin="3" end="2" resetval="0x0" description="Selection of the number of active data pairs" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PRSEL_0" description="1 pair: DATA0"/>
      <bitenum value="1" token="SDI_PRSEL_1" description="2 pairs: DATA0 and DATA1"/>
      <bitenum value="2" token="SDI_PRSEL_2" description="3 pairs: DATA0, DATA1, and DATA2"/>
    </bitfield>
    <bitfield id="SDI_BWSEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the color depth: must be programmed to 0x2 for FlatLink3G" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_BWSEL_0" description="Reserved"/>
      <bitenum value="1" token="SDI_BWSEL_1" description="Reserved"/>
      <bitenum value="2" token="SDI_BWSEL_2" description="Color depth is 24 bits."/>
    </bitfield>
  </register>
  <register id="DSS_PLL_CONTROL" acronym="DSS_PLL_CONTROL" offset="0x48" width="32" description="This register contains the display subsystem control bits.">
    <bitfield id="Reserved" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SDI_PLL_GOBIT" width="1" begin="28" end="28" resetval="0" description="Requests PLL locking sequence.See the programming guide section for the use of this bit in conjunction with DSS_STATUS[6] SDI_PLL_BUSYFLAG0: Inactive 1: Request PLL locking sequence" range="" rwaccess="RW"/>
    <bitfield id="SDI_PLL_LOCKSEL" width="2" begin="27" end="26" resetval="0x0" description="Selects the lock criteria for PLL" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PLL_LOCKSEL_0" description="Phase Lock (recommended setting for FlatLink3G)"/>
      <bitenum value="1" token="SDI_PLL_LOCKSEL_1" description="Fine Phase Lock"/>
      <bitenum value="2" token="SDI_PLL_LOCKSEL_2" description="Frequency Lock"/>
    </bitfield>
    <bitfield id="SDI_PLL_FREQSEL" width="4" begin="25" end="22" resetval="0x0" description="PLL internal reference frequency (Fint) range selectionOthers: Reserved ." range="" rwaccess="RW">
      <bitenum value="3" token="SDI_PLL_FREQSEL_3" description="0.75MHz to 1.0MHz"/>
      <bitenum value="4" token="SDI_PLL_FREQSEL_4" description="1.0MHz to 1.25MHz"/>
      <bitenum value="5" token="SDI_PLL_FREQSEL_5" description="1.25MHz to 1.5MHz"/>
      <bitenum value="6" token="SDI_PLL_FREQSEL_6" description="1.5MHz to 1.75MHz"/>
      <bitenum value="7" token="SDI_PLL_FREQSEL_7" description="1.75MHz to 2.1MHz"/>
      <bitenum value="11" token="SDI_PLL_FREQSEL_11" description="7.5MHz to 10MHz"/>
      <bitenum value="12" token="SDI_PLL_FREQSEL_12" description="10MHz to 12.5MHz"/>
      <bitenum value="13" token="SDI_PLL_FREQSEL_13" description="12.5MHz to 15MHz"/>
      <bitenum value="14" token="SDI_PLL_FREQSEL_14" description="15MHz to 17.5MHz"/>
      <bitenum value="15" token="SDI_PLL_FREQSEL_15" description="17.5MHz to 21MHz"/>
    </bitfield>
    <bitfield id="SDI_PLL_PLLLPMODE" width="1" begin="21" end="21" resetval="0" description="Select the power/performance of the PLL" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PLL_PLLLPMODE_0" description="Full performance, minimized jitter"/>
      <bitenum value="1" token="SDI_PLL_PLLLPMODE_1" description="Reduced power, increased jitter"/>
    </bitfield>
    <bitfield id="SDI_PLL_LOWCURRSTBY" width="1" begin="20" end="20" resetval="0" description="PLL Low Current Standby" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PLL_LOWCURRSTBY_0" description="Low Current Standby is not selected."/>
      <bitenum value="1" token="SDI_PLL_LOWCURRSTBY_1" description="Low Current Standby is selected."/>
    </bitfield>
    <bitfield id="SDI_PLL_HIGHFREQ" width="1" begin="19" end="19" resetval="0" description="Enables a division of pixel clock by 2 before input of PLL.Required for pixel clock frequency above 32 MHz" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PLL_HIGHFREQ_0" description="Pixel clock is not divided."/>
      <bitenum value="1" token="SDI_PLL_HIGHFREQ_1" description="Pixel clock is divided by 2."/>
    </bitfield>
    <bitfield id="SDI_PLL_SYSRESET" width="1" begin="18" end="18" resetval="0" description="SDI PLL reset bit. Active low default0x0 : PLL under reset0x1 : PLL operational" range="" rwaccess="RW"/>
    <bitfield id="SDI_PLL_STOPMODE" width="1" begin="17" end="17" resetval="0" description="0xSDI PLL STOPMODE0x0 : STOPMODE is not selected0x1 : STOPMODE is selected" range="" rwaccess="RW"/>
    <bitfield id="SDI_PLL_REGN" width="6" begin="16" end="11" resetval="0x00" description="SDI PLL REGN register" range="" rwaccess="RW"/>
    <bitfield id="SDI_PLL_REGM" width="10" begin="10" end="1" resetval="0x000" description="SDI PLL REGM register" range="" rwaccess="RW"/>
    <bitfield id="SDI_PLL_IDLE" width="1" begin="0" end="0" resetval="0" description="SDI PLL IDLE" range="" rwaccess="RW">
      <bitenum value="0" token="SDI_PLL_IDLE_0" description="IDLE is not selected"/>
      <bitenum value="1" token="SDI_PLL_IDLE_1" description="IDLE is selected"/>
    </bitfield>
  </register>
  <register id="DSS_SDI_STATUS" acronym="DSS_SDI_STATUS" offset="0x5C" width="32" description="This register contains the display subsystem register.">
    <bitfield id="Reserved" width="23" begin="31" end="9" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSI_PLL_CLK2_STATUS" width="1" begin="8" end="8" resetval="0" description="DSI2_PLL_FCLK clock selection status (DSI mux) Indicates if the DSI protocol engine is running from the DSI2_PLL_FCLK clockRead 0: DSI2_PLL_FCLK is not selected (unused by DSI).Read 1: DSI2_PLL_FCLK is selected (used by DSI)." range="" rwaccess="R"/>
    <bitfield id="DSS_DSI_CLK1_STATUS" width="1" begin="7" end="7" resetval="1" description="DSS1_ALWON_FCLK clock selection status (DSI mux) Indicates if the DSI protocol engine is running from the DSS1_ALWON_FCLK clockRead 0: DSS1_ALWON_FCLK is not selected (unused by DSI).Read 1: DSS1_ALWON_FCLK is selected (used by DSI)." range="" rwaccess="R"/>
    <bitfield id="SDI_PLL_BUSYFLAG" width="1" begin="6" end="6" resetval="0" description="PLL locking sequence status.See the programming guide section for the use of this bit in conjunction with DSS_PLL_CONTROL[28] SDI_PLL_GOBITRead 0: PLL lock request has completed.Read 1: PLL lock request is in progress." range="" rwaccess="R"/>
    <bitfield id="SDI_PLL_LOCK" width="1" begin="5" end="5" resetval="0" description="SDI PLL lock statusSee the programming guide section for the use of this bitRead 0: PLL is not lockedRead 1: PLL is locked" range="" rwaccess="R"/>
    <bitfield id="SDI_PLL_RECAL" width="1" begin="4" end="4" resetval="0" description="SDI DPLL re-calibration statusIf this bit is active, the PLL must be recalibrated" range="" rwaccess="R">
      <bitenum value="0" token="SDI_PLL_RECAL_0_r" description="Recalibration is not required."/>
      <bitenum value="1" token="SDI_PLL_RECAL_1_r" description="Recalibration is required."/>
    </bitfield>
    <bitfield id="SDI_ERROR" width="1" begin="3" end="3" resetval="0" description="SDI error status bitSee programming guide section for error recovery procedureRead 0x0: No errorRead 0x1: Error condition required" range="" rwaccess="R"/>
    <bitfield id="SDI_RESET_DONE" width="1" begin="2" end="2" resetval="0" description="SDI reset done statusThis status is delayed until the PLL output has started runningRead 0x0: SDI reset is in progressRead 0x1: SDI reset has completed" range="" rwaccess="R"/>
    <bitfield id="DSI_PLL_CLK1_STATUS" width="1" begin="1" end="1" resetval="0" description="DSI1_PLL_FCLK clock selection status (DISPC mux) Indicates if the display controller is running from the DSI1_PLL_FCLK clockRead 0: DSI1_PLL_FCLK is not selected (unused by DISPC).Read 1: DSI1_PLL_FCLK is selected (used by DISPC)." range="" rwaccess="R"/>
    <bitfield id="DSS_DISPC_CLK1_STATUS" width="1" begin="0" end="0" resetval="1" description="DSS1_ALWON_FCLK clock selection status (DISPC mux) Indicates if the display controller is running from the DSS1_ALWON_FCLK clockRead 0: DSS1_ALWON_FCLK is not selected (unused by DISPC).Read 1: DSS1_ALWON_FCLK is selected (used by DISPC)." range="" rwaccess="R"/>
  </register>
</module>
