<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.14.2" version="1.0">
This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).
<lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2">
    <tool name="Multiplexer">
      <a name="enable" val="false"/>
    </tool>
    <tool name="Demultiplexer">
      <a name="enable" val="false"/>
    </tool>
  </lib>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5">
    <tool name="DipSwitch">
      <a name="number" val="4"/>
    </tool>
  </lib>
  <lib desc="#HDL-IP" name="6">
    <tool name="VHDL Entity">
      <a name="content">--------------------------------------------------------------------------------
-- HEIG-VD, institute REDS, 1400 Yverdon-les-Bains
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

library ieee;
  use ieee.std_logic_1164.all;
  --use ieee.numeric_std.all;

entity VHDL_Component is
  port(
  ------------------------------------------------------------------------------
  --Insert input ports below
    horloge_i  : in  std_logic;                    -- input bit example
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example
  ------------------------------------------------------------------------------
  --Insert output ports below
    max_o      : out std_logic;                    -- output bit example
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example
    );
end VHDL_Component;

--------------------------------------------------------------------------------
--Complete your VHDL description below
architecture type_architecture of VHDL_Component is


begin


end type_architecture;
</a>
    </tool>
  </lib>
  <lib desc="#TCL" name="7">
    <tool name="TclGeneric">
      <a name="content">library ieee;
use ieee.std_logic_1164.all;

entity TCL_Generic is
  port(
    --Insert input ports below
    horloge_i  : in  std_logic;                    -- input bit example
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example

	  --Insert output ports below
    max_o      : out std_logic;                    -- output bit example
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example
  );
end TCL_Generic;
</a>
    </tool>
  </lib>
  <lib desc="#Base" name="8">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="file#7segFinal.circ" name="10"/>
  <main name="test7seg"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
    <a name="tickmain" val="half_period"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Menu Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="test7seg">
    <a name="circuit" val="test7seg"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif bold 16"/>
    <a name="circuitnamedbox" val="true"/>
    <a name="circuitvhdlpath" val=""/>
    <wire from="(380,140)" to="(440,140)"/>
    <wire from="(60,130)" to="(60,260)"/>
    <wire from="(320,180)" to="(320,250)"/>
    <wire from="(390,150)" to="(390,220)"/>
    <wire from="(170,130)" to="(170,140)"/>
    <wire from="(170,100)" to="(170,110)"/>
    <wire from="(290,160)" to="(340,160)"/>
    <wire from="(360,230)" to="(410,230)"/>
    <wire from="(50,120)" to="(50,260)"/>
    <wire from="(150,160)" to="(200,160)"/>
    <wire from="(290,100)" to="(410,100)"/>
    <wire from="(430,150)" to="(430,160)"/>
    <wire from="(410,220)" to="(410,230)"/>
    <wire from="(440,140)" to="(440,160)"/>
    <wire from="(420,220)" to="(420,240)"/>
    <wire from="(60,130)" to="(170,130)"/>
    <wire from="(340,160)" to="(340,240)"/>
    <wire from="(40,110)" to="(40,260)"/>
    <wire from="(150,140)" to="(150,160)"/>
    <wire from="(320,250)" to="(430,250)"/>
    <wire from="(290,220)" to="(390,220)"/>
    <wire from="(430,220)" to="(430,250)"/>
    <wire from="(390,150)" to="(430,150)"/>
    <wire from="(360,140)" to="(360,230)"/>
    <wire from="(170,140)" to="(200,140)"/>
    <wire from="(170,100)" to="(200,100)"/>
    <wire from="(290,200)" to="(380,200)"/>
    <wire from="(290,180)" to="(320,180)"/>
    <wire from="(50,120)" to="(200,120)"/>
    <wire from="(420,120)" to="(420,160)"/>
    <wire from="(70,140)" to="(150,140)"/>
    <wire from="(340,240)" to="(420,240)"/>
    <wire from="(70,140)" to="(70,260)"/>
    <wire from="(380,140)" to="(380,200)"/>
    <wire from="(440,220)" to="(440,280)"/>
    <wire from="(410,100)" to="(410,160)"/>
    <wire from="(290,120)" to="(420,120)"/>
    <wire from="(40,110)" to="(170,110)"/>
    <wire from="(290,140)" to="(360,140)"/>
    <comp lib="0" loc="(440,280)" name="Ground"/>
    <comp lib="5" loc="(410,160)" name="7-Segment Display">
      <a name="label" val="Y"/>
    </comp>
    <comp lib="10" loc="(290,100)" name="dec7seg"/>
    <comp lib="8" loc="(66,79)" name="Text">
      <a name="text" val="Nom-prénom"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="8" loc="(73,34)" name="Text">
      <a name="text" val="L3Info-PFO"/>
    </comp>
    <comp lib="8" loc="(66,60)" name="Text">
      <a name="text" val="Nom-prénom"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="5" loc="(30,260)" name="DipSwitch">
      <a name="label" val="vxdvdsxgv"/>
      <a name="number" val="4"/>
    </comp>
  </circuit>
</project>
