

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Wed Apr 12 23:56:48 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2177|    1|  2177|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2049|  2049|        10|          8|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     344|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     549|
|Register         |        -|      -|     746|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     746|     893|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_374_p2      |     +    |      0|  0|   9|           9|           1|
    |sum_fu_352_p2      |     +    |      0|  0|  59|          59|          59|
    |ap_block_state129  |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_368_p2    |   icmp   |      0|  0|   4|           9|          10|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    |sum_15_fu_573_p2   |    or    |      0|  0|  18|          12|           2|
    |sum_16_fu_587_p2   |    or    |      0|  0|  18|          12|           2|
    |sum_17_fu_601_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_18_fu_615_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_19_fu_629_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_20_fu_643_p2   |    or    |      0|  0|  18|          12|           3|
    |sum_21_fu_657_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_22_fu_671_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_23_fu_685_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_24_fu_699_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_25_fu_713_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_26_fu_727_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_27_fu_741_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_28_fu_755_p2   |    or    |      0|  0|  18|          12|           4|
    |sum_s_fu_558_p2    |    or    |      0|  0|  18|          12|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 344|         259|         121|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  352|        137|    1|        137|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    1|          2|    1|          2|
    |from_V_blk_n_AR                      |    1|          2|    1|          2|
    |from_V_blk_n_R                       |    1|          2|    1|          2|
    |i_phi_fu_329_p4                      |    9|          2|    9|         18|
    |i_reg_325                            |    9|          2|    9|         18|
    |to_r_address0                        |   24|          9|   12|        108|
    |to_r_address1                        |   24|          9|   12|        108|
    |to_r_d0                              |   64|          9|   32|        288|
    |to_r_d1                              |   64|          9|   32|        288|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  549|        183|  110|        971|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |  136|   0|  136|          0|
    |ap_enable_reg_pp0_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_780  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY      |    1|   0|    1|          0|
    |i_2_reg_784                              |    9|   0|    9|          0|
    |i_reg_325                                |    9|   0|    9|          0|
    |p_Result_10_reg_849                      |   32|   0|   32|          0|
    |p_Result_11_reg_854                      |   32|   0|   32|          0|
    |p_Result_12_reg_859                      |   32|   0|   32|          0|
    |p_Result_13_reg_864                      |   32|   0|   32|          0|
    |p_Result_14_reg_869                      |   32|   0|   32|          0|
    |p_Result_1_reg_799                       |   32|   0|   32|          0|
    |p_Result_2_reg_804                       |   32|   0|   32|          0|
    |p_Result_3_reg_809                       |   32|   0|   32|          0|
    |p_Result_4_reg_814                       |   32|   0|   32|          0|
    |p_Result_5_reg_819                       |   32|   0|   32|          0|
    |p_Result_6_reg_824                       |   32|   0|   32|          0|
    |p_Result_7_reg_829                       |   32|   0|   32|          0|
    |p_Result_8_reg_834                       |   32|   0|   32|          0|
    |p_Result_9_reg_839                       |   32|   0|   32|          0|
    |p_Result_s_reg_844                       |   32|   0|   32|          0|
    |sum_reg_769                              |   59|   0|   59|          0|
    |tmp_1_reg_780                            |    1|   0|    1|          0|
    |tmp_2_reg_794                            |   32|   0|   32|          0|
    |tmp_9_reg_874                            |    8|   0|   12|          4|
    |tmp_reg_789                              |    8|   0|    8|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |  746|   0|  750|          4|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     load     | return value |
|load_flag              |  in |    1|   ap_none  |   load_flag  |    scalar    |
|to_r_address0          | out |   12|  ap_memory |     to_r     |     array    |
|to_r_ce0               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_we0               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_d0                | out |   32|  ap_memory |     to_r     |     array    |
|to_r_address1          | out |   12|  ap_memory |     to_r     |     array    |
|to_r_ce1               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_we1               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_d1                | out |   32|  ap_memory |     to_r     |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|var_input_V3           |  in |   58|   ap_none  | var_input_V3 |    scalar    |
|tile_index             |  in |   31|   ap_none  |  tile_index  |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

