# edaplayground
Basic scripts to be used on edaplayground

List of supported systemverilog features:
https://chipsalliance.github.io/sv-tests-results/

# Interesting litterature

## Design

http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf
http://www.sunburst-design.com/papers/CummingsSNUG2006Boston_SystemVerilog_Events.pdf: "SystemVerilog Event Regions, Race Avoidance & Guidelines"

## Verification

* https://dvcon-proceedings.org/document/uvm-random-stability/
* http://www.sunburst-design.com/papers/CummingsSNUG2018AUS_UVMAnalysisCopy.pdf: "UVM Analysis Port Functionality and Using Transaction Copy Commands"
* https://www.doulos.com/media/1277/easier-uvm-coding-guidelines-2016-06-24.pdf: "Easier UVM coding guidelines"
* http://ndl.ethernet.edu.et/bitstream/123456789/58031/1/47.pdf: "Verification Methodology Manual for SystemVerilog"

## SVA

http://systemverilog.us/vf/SolvingComplexUsersAssertions.pdf: "Solving Complex Users Assertions"
https://systemverilog.us/papers/sva4scoreboarding.pdf: "Using SVA for scoreboarding and testbench design"
