NDSummary.OnToolTipsLoaded("File3:mvau_stream_tb_v2.sv",{173:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",175:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Asynchronous active low reset</div></div>",176:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid</div></div>",177:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">The weight matrix of dimensions (MatrixW/SIMD)*(MatrixH/PE) x MatrixH of word length TW x SIMD</div></div>",178:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input weight stream to DUT Dimension: PE, word length: TW*SIMD</div></div>",179:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input weight stream extracting weights from weight matrix Dimension: PExSIMD, word length: TW</div></div>",180:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI</div></div>",181:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation stream to DUT Dimension: SIMD, word length: TSrcI</div></div>",182:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output matrix holding output of behavioral simulation Dimension: MatrixH x ACT_MatrixW</div></div>",183:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output valid signal</div></div>",184:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output from DUT, word length: TO = PExTDstI</div></div>",185:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT where each element is divided into multiple elements as DUT produces a packed output of size PE x TDstI.&nbsp; Dimension: PE, word length: TDstI</div></div>",186:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count for successful output matching</div></div>",187:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates the comparison is done, helps in debugging</div></div>",189:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating clock using the CLK_PER as clock period</div></div>",190:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the weight matrix from a memory file</div></div>",191:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the input activation matrix from a memory file</div></div>",192:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the output activation matrix from a memory file</div></div>"});