-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Self_attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v82_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v82_V_ce0 : OUT STD_LOGIC;
    v82_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v83_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v83_V_ce0 : OUT STD_LOGIC;
    v83_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v84_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v84_V_ce0 : OUT STD_LOGIC;
    v84_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v85_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v85_V_ce0 : OUT STD_LOGIC;
    v85_V_we0 : OUT STD_LOGIC;
    v85_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of Self_attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal h_fu_273_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_reg_498 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal shl_ln_fu_279_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_reg_503 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln159_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i7_fu_293_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i7_reg_512 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub_ln165_fu_323_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln165_reg_517 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln163_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln164_1_fu_337_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln164_1_reg_522 : STD_LOGIC_VECTOR (10 downto 0);
    signal j7_fu_351_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j7_reg_530 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln164_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_fu_382_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_reg_550 : STD_LOGIC_VECTOR (10 downto 0);
    signal i8_fu_399_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i8_reg_558 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sub_ln203_fu_429_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_reg_563 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln179_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln180_1_fu_443_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln180_1_reg_568 : STD_LOGIC_VECTOR (10 downto 0);
    signal j8_fu_457_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j8_reg_576 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln180_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_1_fu_486_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_1_reg_586 : STD_LOGIC_VECTOR (14 downto 0);
    signal Q_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Q_h_V_ce0 : STD_LOGIC;
    signal Q_h_V_we0 : STD_LOGIC;
    signal Q_h_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_h_V_ce0 : STD_LOGIC;
    signal K_h_V_we0 : STD_LOGIC;
    signal K_h_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal V_h_V_ce0 : STD_LOGIC;
    signal V_h_V_we0 : STD_LOGIC;
    signal V_h_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v95_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v95_ce0 : STD_LOGIC;
    signal v95_we0 : STD_LOGIC;
    signal v95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v96_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v96_V_ce0 : STD_LOGIC;
    signal v96_V_we0 : STD_LOGIC;
    signal v96_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v97_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal v97_ce0 : STD_LOGIC;
    signal v97_we0 : STD_LOGIC;
    signal v97_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Softmax_layer_fu_247_ap_start : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_ap_done : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_ap_idle : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_ap_ready : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_v48_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Softmax_layer_fu_247_v48_ce0 : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_v48_we0 : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_v48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Softmax_layer_fu_247_v49_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Softmax_layer_fu_247_v49_V_ce0 : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_v49_V_we0 : STD_LOGIC;
    signal grp_Softmax_layer_fu_247_v49_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Attention_layer_fu_253_ap_start : STD_LOGIC;
    signal grp_Attention_layer_fu_253_ap_done : STD_LOGIC;
    signal grp_Attention_layer_fu_253_ap_idle : STD_LOGIC;
    signal grp_Attention_layer_fu_253_ap_ready : STD_LOGIC;
    signal grp_Attention_layer_fu_253_v23_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_253_v23_V_ce0 : STD_LOGIC;
    signal grp_Attention_layer_fu_253_v24_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_253_v24_V_ce0 : STD_LOGIC;
    signal grp_Attention_layer_fu_253_v25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_fu_253_v25_ce0 : STD_LOGIC;
    signal grp_Attention_layer_fu_253_v25_we0 : STD_LOGIC;
    signal grp_Attention_layer_fu_253_v25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Context_layer_fu_260_ap_start : STD_LOGIC;
    signal grp_Context_layer_fu_260_ap_done : STD_LOGIC;
    signal grp_Context_layer_fu_260_ap_idle : STD_LOGIC;
    signal grp_Context_layer_fu_260_ap_ready : STD_LOGIC;
    signal grp_Context_layer_fu_260_v65_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Context_layer_fu_260_v65_V_ce0 : STD_LOGIC;
    signal grp_Context_layer_fu_260_v66_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Context_layer_fu_260_v66_V_ce0 : STD_LOGIC;
    signal grp_Context_layer_fu_260_v67_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Context_layer_fu_260_v67_V_ce0 : STD_LOGIC;
    signal grp_Context_layer_fu_260_v67_V_we0 : STD_LOGIC;
    signal grp_Context_layer_fu_260_v67_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal h_0_reg_192 : STD_LOGIC_VECTOR (3 downto 0);
    signal i7_0_reg_203 : STD_LOGIC_VECTOR (3 downto 0);
    signal j7_0_reg_214 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i8_0_reg_225 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal j8_0_reg_236 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_Softmax_layer_fu_247_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_Attention_layer_fu_253_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Context_layer_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sext_ln165_fu_371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_3_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln181_1_fu_472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_299_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_20_fu_311_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln165_fu_307_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln165_1_fu_319_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_21_fu_329_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln164_fu_341_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln165_fu_357_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln165_2_fu_362_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln165_1_fu_366_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln203_2_fu_378_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_22_fu_405_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_417_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_fu_413_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln203_1_fu_425_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_24_fu_435_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln181_fu_463_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln181_fu_467_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln180_fu_447_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln182_fu_477_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_4_fu_482_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);

    component Softmax_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v48_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v48_ce0 : OUT STD_LOGIC;
        v48_we0 : OUT STD_LOGIC;
        v48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v49_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v49_V_ce0 : OUT STD_LOGIC;
        v49_V_we0 : OUT STD_LOGIC;
        v49_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Attention_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v23_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_V_ce0 : OUT STD_LOGIC;
        v23_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_V_ce0 : OUT STD_LOGIC;
        v24_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v25_ce0 : OUT STD_LOGIC;
        v25_we0 : OUT STD_LOGIC;
        v25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Context_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v65_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v65_V_ce0 : OUT STD_LOGIC;
        v65_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v66_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v66_V_ce0 : OUT STD_LOGIC;
        v66_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v67_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v67_V_ce0 : OUT STD_LOGIC;
        v67_V_we0 : OUT STD_LOGIC;
        v67_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v67_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Self_attention_Q_ibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Self_attention_v95 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Attention_layer_obkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    Q_h_V_U : component Self_attention_Q_ibs
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_h_V_address0,
        ce0 => Q_h_V_ce0,
        we0 => Q_h_V_we0,
        d0 => v82_V_q0,
        q0 => Q_h_V_q0);

    K_h_V_U : component Self_attention_Q_ibs
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => K_h_V_address0,
        ce0 => K_h_V_ce0,
        we0 => K_h_V_we0,
        d0 => v83_V_q0,
        q0 => K_h_V_q0);

    V_h_V_U : component Self_attention_Q_ibs
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => V_h_V_address0,
        ce0 => V_h_V_ce0,
        we0 => V_h_V_we0,
        d0 => v84_V_q0,
        q0 => V_h_V_q0);

    v95_U : component Self_attention_v95
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v95_address0,
        ce0 => v95_ce0,
        we0 => v95_we0,
        d0 => v95_d0,
        q0 => v95_q0);

    v96_V_U : component Attention_layer_obkb
    generic map (
        DataWidth => 24,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_address0,
        ce0 => v96_V_ce0,
        we0 => v96_V_we0,
        d0 => grp_Softmax_layer_fu_247_v49_V_d0,
        q0 => v96_V_q0);

    v97_U : component Self_attention_Q_ibs
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v97_address0,
        ce0 => v97_ce0,
        we0 => v97_we0,
        d0 => grp_Context_layer_fu_260_v67_V_d0,
        q0 => v97_q0);

    grp_Softmax_layer_fu_247 : component Softmax_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Softmax_layer_fu_247_ap_start,
        ap_done => grp_Softmax_layer_fu_247_ap_done,
        ap_idle => grp_Softmax_layer_fu_247_ap_idle,
        ap_ready => grp_Softmax_layer_fu_247_ap_ready,
        v48_address0 => grp_Softmax_layer_fu_247_v48_address0,
        v48_ce0 => grp_Softmax_layer_fu_247_v48_ce0,
        v48_we0 => grp_Softmax_layer_fu_247_v48_we0,
        v48_d0 => grp_Softmax_layer_fu_247_v48_d0,
        v48_q0 => v95_q0,
        v49_V_address0 => grp_Softmax_layer_fu_247_v49_V_address0,
        v49_V_ce0 => grp_Softmax_layer_fu_247_v49_V_ce0,
        v49_V_we0 => grp_Softmax_layer_fu_247_v49_V_we0,
        v49_V_d0 => grp_Softmax_layer_fu_247_v49_V_d0);

    grp_Attention_layer_fu_253 : component Attention_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Attention_layer_fu_253_ap_start,
        ap_done => grp_Attention_layer_fu_253_ap_done,
        ap_idle => grp_Attention_layer_fu_253_ap_idle,
        ap_ready => grp_Attention_layer_fu_253_ap_ready,
        v23_V_address0 => grp_Attention_layer_fu_253_v23_V_address0,
        v23_V_ce0 => grp_Attention_layer_fu_253_v23_V_ce0,
        v23_V_q0 => Q_h_V_q0,
        v24_V_address0 => grp_Attention_layer_fu_253_v24_V_address0,
        v24_V_ce0 => grp_Attention_layer_fu_253_v24_V_ce0,
        v24_V_q0 => K_h_V_q0,
        v25_address0 => grp_Attention_layer_fu_253_v25_address0,
        v25_ce0 => grp_Attention_layer_fu_253_v25_ce0,
        v25_we0 => grp_Attention_layer_fu_253_v25_we0,
        v25_d0 => grp_Attention_layer_fu_253_v25_d0);

    grp_Context_layer_fu_260 : component Context_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Context_layer_fu_260_ap_start,
        ap_done => grp_Context_layer_fu_260_ap_done,
        ap_idle => grp_Context_layer_fu_260_ap_idle,
        ap_ready => grp_Context_layer_fu_260_ap_ready,
        v65_V_address0 => grp_Context_layer_fu_260_v65_V_address0,
        v65_V_ce0 => grp_Context_layer_fu_260_v65_V_ce0,
        v65_V_q0 => v96_V_q0,
        v66_V_address0 => grp_Context_layer_fu_260_v66_V_address0,
        v66_V_ce0 => grp_Context_layer_fu_260_v66_V_ce0,
        v66_V_q0 => V_h_V_q0,
        v67_V_address0 => grp_Context_layer_fu_260_v67_V_address0,
        v67_V_ce0 => grp_Context_layer_fu_260_v67_V_ce0,
        v67_V_we0 => grp_Context_layer_fu_260_v67_V_we0,
        v67_V_d0 => grp_Context_layer_fu_260_v67_V_d0,
        v67_V_q0 => v97_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Attention_layer_fu_253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Attention_layer_fu_253_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln163_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_Attention_layer_fu_253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Attention_layer_fu_253_ap_ready = ap_const_logic_1)) then 
                    grp_Attention_layer_fu_253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Context_layer_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Context_layer_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_Context_layer_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Context_layer_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_Context_layer_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Softmax_layer_fu_247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Softmax_layer_fu_247_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Softmax_layer_fu_247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Softmax_layer_fu_247_ap_ready = ap_const_logic_1)) then 
                    grp_Softmax_layer_fu_247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_0_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln179_fu_393_p2 = ap_const_lv1_1))) then 
                h_0_reg_192 <= h_reg_498;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_0_reg_192 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i7_0_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln159_fu_267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i7_0_reg_203 <= ap_const_lv4_0;
            elsif (((icmp_ln164_fu_345_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i7_0_reg_203 <= i7_reg_512;
            end if; 
        end if;
    end process;

    i8_0_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln180_fu_451_p2 = ap_const_lv1_1))) then 
                i8_0_reg_225 <= i8_reg_558;
            elsif (((grp_Context_layer_fu_260_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i8_0_reg_225 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j7_0_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                j7_0_reg_214 <= j7_reg_530;
            elsif (((icmp_ln163_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j7_0_reg_214 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j8_0_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j8_0_reg_236 <= j8_reg_576;
            elsif (((icmp_ln179_fu_393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                j8_0_reg_236 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln180_fu_451_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                add_ln203_1_reg_586 <= add_ln203_1_fu_486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_fu_345_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln203_reg_550 <= add_ln203_fu_382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                h_reg_498 <= h_fu_273_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i7_reg_512 <= i7_fu_293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                i8_reg_558 <= i8_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                j7_reg_530 <= j7_fu_351_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                j8_reg_576 <= j8_fu_457_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln159_fu_267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    shl_ln_reg_503(9 downto 6) <= shl_ln_fu_279_p3(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln163_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    sub_ln165_reg_517(14 downto 8) <= sub_ln165_fu_323_p2(14 downto 8);
                    zext_ln164_1_reg_522(9 downto 6) <= zext_ln164_1_fu_337_p1(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln179_fu_393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    sub_ln203_reg_563(14 downto 8) <= sub_ln203_fu_429_p2(14 downto 8);
                    zext_ln180_1_reg_568(9 downto 6) <= zext_ln180_1_fu_443_p1(9 downto 6);
            end if;
        end if;
    end process;
    shl_ln_reg_503(5 downto 0) <= "000000";
    sub_ln165_reg_517(7 downto 0) <= "00000000";
    zext_ln164_1_reg_522(5 downto 0) <= "000000";
    zext_ln164_1_reg_522(10) <= '0';
    sub_ln203_reg_563(7 downto 0) <= "00000000";
    zext_ln180_1_reg_568(5 downto 0) <= "000000";
    zext_ln180_1_reg_568(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln159_fu_267_p2, ap_CS_fsm_state3, icmp_ln163_fu_287_p2, ap_CS_fsm_state4, icmp_ln164_fu_345_p2, ap_CS_fsm_state11, icmp_ln179_fu_393_p2, ap_CS_fsm_state12, icmp_ln180_fu_451_p2, grp_Softmax_layer_fu_247_ap_done, grp_Attention_layer_fu_253_ap_done, grp_Context_layer_fu_260_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln159_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln163_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln164_fu_345_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((grp_Attention_layer_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_Softmax_layer_fu_247_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_Context_layer_fu_260_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln179_fu_393_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln180_fu_451_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    K_h_V_address0_assign_proc : process(grp_Attention_layer_fu_253_v24_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state6, zext_ln203_3_fu_387_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_address0 <= zext_ln203_3_fu_387_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            K_h_V_address0 <= grp_Attention_layer_fu_253_v24_V_address0;
        else 
            K_h_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    K_h_V_ce0_assign_proc : process(grp_Attention_layer_fu_253_v24_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            K_h_V_ce0 <= grp_Attention_layer_fu_253_v24_V_ce0;
        else 
            K_h_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_we0 <= ap_const_logic_1;
        else 
            K_h_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_address0_assign_proc : process(grp_Attention_layer_fu_253_v23_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state6, zext_ln203_3_fu_387_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_address0 <= zext_ln203_3_fu_387_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Q_h_V_address0 <= grp_Attention_layer_fu_253_v23_V_address0;
        else 
            Q_h_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Q_h_V_ce0_assign_proc : process(grp_Attention_layer_fu_253_v23_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Q_h_V_ce0 <= grp_Attention_layer_fu_253_v23_V_ce0;
        else 
            Q_h_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_we0 <= ap_const_logic_1;
        else 
            Q_h_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_address0_assign_proc : process(grp_Context_layer_fu_260_v66_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state10, zext_ln203_3_fu_387_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_h_V_address0 <= zext_ln203_3_fu_387_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            V_h_V_address0 <= grp_Context_layer_fu_260_v66_V_address0;
        else 
            V_h_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    V_h_V_ce0_assign_proc : process(grp_Context_layer_fu_260_v66_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_h_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            V_h_V_ce0 <= grp_Context_layer_fu_260_v66_V_ce0;
        else 
            V_h_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_h_V_we0 <= ap_const_logic_1;
        else 
            V_h_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln165_1_fu_366_p2 <= std_logic_vector(unsigned(sub_ln165_reg_517) + unsigned(zext_ln165_2_fu_362_p1));
    add_ln165_fu_357_p2 <= std_logic_vector(unsigned(zext_ln164_fu_341_p1) + unsigned(shl_ln_reg_503));
    add_ln181_fu_467_p2 <= std_logic_vector(unsigned(zext_ln180_1_reg_568) + unsigned(zext_ln181_fu_463_p1));
    add_ln182_fu_477_p2 <= std_logic_vector(unsigned(zext_ln180_fu_447_p1) + unsigned(shl_ln_reg_503));
    add_ln203_1_fu_486_p2 <= std_logic_vector(unsigned(sub_ln203_reg_563) + unsigned(zext_ln203_4_fu_482_p1));
    add_ln203_fu_382_p2 <= std_logic_vector(unsigned(zext_ln164_1_reg_522) + unsigned(zext_ln203_2_fu_378_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln159_fu_267_p2)
    begin
        if ((((icmp_ln159_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln159_fu_267_p2)
    begin
        if (((icmp_ln159_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Attention_layer_fu_253_ap_start <= grp_Attention_layer_fu_253_ap_start_reg;
    grp_Context_layer_fu_260_ap_start <= grp_Context_layer_fu_260_ap_start_reg;
    grp_Softmax_layer_fu_247_ap_start <= grp_Softmax_layer_fu_247_ap_start_reg;
    h_fu_273_p2 <= std_logic_vector(unsigned(h_0_reg_192) + unsigned(ap_const_lv4_1));
    i7_fu_293_p2 <= std_logic_vector(unsigned(i7_0_reg_203) + unsigned(ap_const_lv4_1));
    i8_fu_399_p2 <= std_logic_vector(unsigned(i8_0_reg_225) + unsigned(ap_const_lv4_1));
    icmp_ln159_fu_267_p2 <= "1" when (h_0_reg_192 = ap_const_lv4_C) else "0";
    icmp_ln163_fu_287_p2 <= "1" when (i7_0_reg_203 = ap_const_lv4_C) else "0";
    icmp_ln164_fu_345_p2 <= "1" when (j7_0_reg_214 = ap_const_lv7_40) else "0";
    icmp_ln179_fu_393_p2 <= "1" when (i8_0_reg_225 = ap_const_lv4_C) else "0";
    icmp_ln180_fu_451_p2 <= "1" when (j8_0_reg_236 = ap_const_lv7_40) else "0";
    j7_fu_351_p2 <= std_logic_vector(unsigned(j7_0_reg_214) + unsigned(ap_const_lv7_1));
    j8_fu_457_p2 <= std_logic_vector(unsigned(j8_0_reg_236) + unsigned(ap_const_lv7_1));
        sext_ln165_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln165_1_fu_366_p2),64));

        sext_ln203_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_1_reg_586),64));

    shl_ln_fu_279_p3 <= (h_0_reg_192 & ap_const_lv6_0);
    sub_ln165_fu_323_p2 <= std_logic_vector(unsigned(zext_ln165_fu_307_p1) - unsigned(zext_ln165_1_fu_319_p1));
    sub_ln203_fu_429_p2 <= std_logic_vector(unsigned(zext_ln203_fu_413_p1) - unsigned(zext_ln203_1_fu_425_p1));
    tmp_19_fu_299_p3 <= (i7_0_reg_203 & ap_const_lv10_0);
    tmp_20_fu_311_p3 <= (i7_0_reg_203 & ap_const_lv8_0);
    tmp_21_fu_329_p3 <= (i7_0_reg_203 & ap_const_lv6_0);
    tmp_22_fu_405_p3 <= (i8_0_reg_225 & ap_const_lv10_0);
    tmp_23_fu_417_p3 <= (i8_0_reg_225 & ap_const_lv8_0);
    tmp_24_fu_435_p3 <= (i8_0_reg_225 & ap_const_lv6_0);
    v82_V_address0 <= sext_ln165_fu_371_p1(14 - 1 downto 0);

    v82_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v82_V_ce0 <= ap_const_logic_1;
        else 
            v82_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v83_V_address0 <= sext_ln165_fu_371_p1(14 - 1 downto 0);

    v83_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v83_V_ce0 <= ap_const_logic_1;
        else 
            v83_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v84_V_address0 <= sext_ln165_fu_371_p1(14 - 1 downto 0);

    v84_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v84_V_ce0 <= ap_const_logic_1;
        else 
            v84_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v85_V_address0 <= sext_ln203_fu_491_p1(14 - 1 downto 0);

    v85_V_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v85_V_ce0 <= ap_const_logic_1;
        else 
            v85_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v85_V_d0 <= v97_q0;

    v85_V_we0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v85_V_we0 <= ap_const_logic_1;
        else 
            v85_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v95_address0_assign_proc : process(grp_Softmax_layer_fu_247_v48_address0, grp_Attention_layer_fu_253_v25_address0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v95_address0 <= grp_Attention_layer_fu_253_v25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v95_address0 <= grp_Softmax_layer_fu_247_v48_address0;
        else 
            v95_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v95_ce0_assign_proc : process(grp_Softmax_layer_fu_247_v48_ce0, grp_Attention_layer_fu_253_v25_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v95_ce0 <= grp_Attention_layer_fu_253_v25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v95_ce0 <= grp_Softmax_layer_fu_247_v48_ce0;
        else 
            v95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v95_d0_assign_proc : process(grp_Softmax_layer_fu_247_v48_d0, grp_Attention_layer_fu_253_v25_d0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v95_d0 <= grp_Attention_layer_fu_253_v25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v95_d0 <= grp_Softmax_layer_fu_247_v48_d0;
        else 
            v95_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v95_we0_assign_proc : process(grp_Softmax_layer_fu_247_v48_we0, grp_Attention_layer_fu_253_v25_we0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v95_we0 <= grp_Attention_layer_fu_253_v25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v95_we0 <= grp_Softmax_layer_fu_247_v48_we0;
        else 
            v95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_address0_assign_proc : process(grp_Softmax_layer_fu_247_v49_V_address0, grp_Context_layer_fu_260_v65_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v96_V_address0 <= grp_Context_layer_fu_260_v65_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v96_V_address0 <= grp_Softmax_layer_fu_247_v49_V_address0;
        else 
            v96_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v96_V_ce0_assign_proc : process(grp_Softmax_layer_fu_247_v49_V_ce0, grp_Context_layer_fu_260_v65_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v96_V_ce0 <= grp_Context_layer_fu_260_v65_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v96_V_ce0 <= grp_Softmax_layer_fu_247_v49_V_ce0;
        else 
            v96_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_we0_assign_proc : process(grp_Softmax_layer_fu_247_v49_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v96_V_we0 <= grp_Softmax_layer_fu_247_v49_V_we0;
        else 
            v96_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v97_address0_assign_proc : process(ap_CS_fsm_state12, grp_Context_layer_fu_260_v67_V_address0, ap_CS_fsm_state10, zext_ln181_1_fu_472_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v97_address0 <= zext_ln181_1_fu_472_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v97_address0 <= grp_Context_layer_fu_260_v67_V_address0;
        else 
            v97_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    v97_ce0_assign_proc : process(ap_CS_fsm_state12, grp_Context_layer_fu_260_v67_V_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v97_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v97_ce0 <= grp_Context_layer_fu_260_v67_V_ce0;
        else 
            v97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v97_we0_assign_proc : process(grp_Context_layer_fu_260_v67_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v97_we0 <= grp_Context_layer_fu_260_v67_V_we0;
        else 
            v97_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln164_1_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_329_p3),11));
    zext_ln164_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j7_0_reg_214),10));
    zext_ln165_1_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_311_p3),15));
    zext_ln165_2_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_fu_357_p2),15));
    zext_ln165_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_299_p3),15));
    zext_ln180_1_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_435_p3),11));
    zext_ln180_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j8_0_reg_236),10));
    zext_ln181_1_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln181_fu_467_p2),64));
    zext_ln181_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j8_0_reg_236),11));
    zext_ln203_1_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_417_p3),15));
    zext_ln203_2_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j7_0_reg_214),11));
    zext_ln203_3_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_reg_550),64));
    zext_ln203_4_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln182_fu_477_p2),15));
    zext_ln203_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_405_p3),15));
end behav;
