[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PreProcDefine/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PreProcDefine/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<49> s<48> l<4:1> el<1:4>
n<module> u<2> t<Module_keyword> p<6> s<3> l<4:1> el<4:7>
n<top> u<3> t<StringConst> p<6> s<5> l<4:8> el<4:11>
n<> u<4> t<Port> p<5> l<4:12> el<4:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<4:11> el<4:13>
n<> u<6> t<Module_nonansi_header> p<46> c<2> s<28> l<4:1> el<4:14>
n<> u<7> t<NetType_Wire> p<22> s<18> l<5:3> el<5:7>
n<9> u<8> t<IntConst> p<9> l<5:10> el<5:11>
n<> u<9> t<Primary_literal> p<10> c<8> l<5:10> el<5:11>
n<> u<10> t<Constant_primary> p<11> c<9> l<5:10> el<5:11>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<5:10> el<5:11>
n<0> u<12> t<IntConst> p<13> l<5:12> el<5:13>
n<> u<13> t<Primary_literal> p<14> c<12> l<5:12> el<5:13>
n<> u<14> t<Constant_primary> p<15> c<13> l<5:12> el<5:13>
n<> u<15> t<Constant_expression> p<16> c<14> l<5:12> el<5:13>
n<> u<16> t<Constant_range> p<17> c<11> l<5:10> el<5:13>
n<> u<17> t<Packed_dimension> p<18> c<16> l<5:9> el<5:14>
n<> u<18> t<Data_type_or_implicit> p<22> c<17> s<21> l<5:9> el<5:14>
n<a> u<19> t<StringConst> p<20> l<5:15> el<5:16>
n<> u<20> t<Net_decl_assignment> p<21> c<19> l<5:15> el<5:16>
n<> u<21> t<List_of_net_decl_assignments> p<22> c<20> l<5:15> el<5:16>
n<> u<22> t<Net_declaration> p<23> c<7> l<5:3> el<5:17>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<5:3> el<5:17>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<5:3> el<5:17>
n<> u<25> t<Module_common_item> p<26> c<24> l<5:3> el<5:17>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<5:3> el<5:17>
n<> u<27> t<Non_port_module_item> p<28> c<26> l<5:3> el<5:17>
n<> u<28> t<Module_item> p<46> c<27> s<44> l<5:3> el<5:17>
n<a> u<29> t<StringConst> p<30> l<6:10> el<6:11>
n<> u<30> t<Ps_or_hierarchical_identifier> p<33> c<29> s<32> l<6:10> el<6:11>
n<> u<31> t<Constant_bit_select> p<32> l<6:12> el<6:12>
n<> u<32> t<Constant_select> p<33> c<31> l<6:12> el<6:12>
n<> u<33> t<Net_lvalue> p<38> c<30> s<37> l<6:10> el<6:11>
n<10'h03E> u<34> t<IntConst> p<35> l<6:14> el<6:21>
n<> u<35> t<Primary_literal> p<36> c<34> l<6:14> el<6:21>
n<> u<36> t<Primary> p<37> c<35> l<6:14> el<6:21>
n<> u<37> t<Expression> p<38> c<36> l<6:14> el<6:21>
n<> u<38> t<Net_assignment> p<39> c<33> l<6:10> el<6:21>
n<> u<39> t<List_of_net_assignments> p<40> c<38> l<6:10> el<6:21>
n<> u<40> t<Continuous_assign> p<41> c<39> l<6:3> el<6:22>
n<> u<41> t<Module_common_item> p<42> c<40> l<6:3> el<6:22>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<6:3> el<6:22>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<6:3> el<6:22>
n<> u<44> t<Module_item> p<46> c<43> s<45> l<6:3> el<6:22>
n<> u<45> t<ENDMODULE> p<46> l<7:1> el<7:10>
n<> u<46> t<Module_declaration> p<47> c<6> l<4:1> el<7:10>
n<> u<47> t<Description> p<48> c<46> l<4:1> el<7:10>
n<> u<48> t<Source_text> p<49> c<47> l<4:1> el<7:10>
n<> u<49> t<Top_level_rule> c<1> l<4:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PreProcDefine/dut.sv:4:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PreProcDefine/dut.sv:4:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PreProcDefine/dut.sv:4:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               8
cont_assign                                            2
design                                                 1
logic_net                                              2
logic_typespec                                         2
module_inst                                            4
range                                                  3
ref_obj                                                2
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               8
cont_assign                                            3
design                                                 1
logic_net                                              2
logic_typespec                                         2
module_inst                                            4
range                                                  3
ref_obj                                                3
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PreProcDefine/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PreProcDefine/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PreProcDefine/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:5:15, endln:5:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:5:15, endln:5:16
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:5:3, endln:5:14
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
    |vpiRhs:
    \_constant: , line:6:14, endln:6:21
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:21
      |vpiDecompile:10'h03E
      |vpiSize:10
      |HEX:03E
      |vpiConstType:5
    |vpiLhs:
    \_ref_obj: (work@top.a), line:6:10, endln:6:11
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:21
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:15, endln:5:16
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:5:15, endln:5:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:5:15, endln:5:16
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:5:3, endln:5:14
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
    |vpiRhs:
    \_constant: , line:6:14, endln:6:21
    |vpiLhs:
    \_ref_obj: (work@top.a), line:6:10, endln:6:11
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:21
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:15, endln:5:16
\_weaklyReferenced:
\_logic_typespec: , line:5:3, endln:5:14
  |vpiRange:
  \_range: , line:5:9, endln:5:14
    |vpiParent:
    \_logic_typespec: , line:5:3, endln:5:14
    |vpiLeftRange:
    \_constant: , line:5:10, endln:5:11
      |vpiParent:
      \_range: , line:5:9, endln:5:14
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:12, endln:5:13
      |vpiParent:
      \_range: , line:5:9, endln:5:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:3, endln:5:14
  |vpiRange:
  \_range: , line:5:9, endln:5:14
    |vpiParent:
    \_logic_typespec: , line:5:3, endln:5:14
    |vpiLeftRange:
    \_constant: , line:5:10, endln:5:11
      |vpiParent:
      \_range: , line:5:9, endln:5:14
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:12, endln:5:13
      |vpiParent:
      \_range: , line:5:9, endln:5:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_cont_assign: , line:6:10, endln:6:21
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PreProcDefine/dut.sv, line:4:1, endln:7:10
  |vpiRhs:
  \_constant: , line:6:14, endln:6:21
  |vpiLhs:
  \_ref_obj: (work@top.a), line:6:10, endln:6:11
    |vpiParent:
    \_cont_assign: , line:6:10, endln:6:21
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiActual:
    \_logic_net: (work@top.a), line:5:15, endln:5:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PreProcDefine/dut.sv | ${SURELOG_DIR}/build/regression/PreProcDefine/roundtrip/dut_000.sv | 4 | 7 |
============================== End RoundTrip Results ==============================
