

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s'
================================================================
* Date:           Mon Aug 12 14:07:39 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       20|       20| 55.560 ns | 55.560 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217  |dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0  |       17|       17| 47.226 ns | 47.226 ns |    1|    1| function |
        |call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257     |shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s           |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      332|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|     6591|    17965|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       87|     -|
|Register             |        0|      -|      791|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     7382|    18416|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217  |dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0  |        0|      0|  6078|  17357|    0|
    |call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257     |shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s           |        0|      0|   513|    608|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                         |                                                                   |        0|      0|  6591|  17965|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_851_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln323_fu_863_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln326_fu_801_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln328_fu_813_p2                 |     +    |      0|  0|  32|          32|           1|
    |and_ln289_7_fu_783_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln289_8_fu_789_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_777_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter20  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1224                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1293                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op172           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_10_fu_731_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_11_fu_751_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_12_fu_771_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_721_p2                |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_795_p2                |   icmp   |      0|  0|  20|          32|           7|
    |icmp_ln317_fu_845_p2                |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone         |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_869_p3              |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_819_p3              |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 332|         330|          36|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_206  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_5_load               |   9|          2|   32|         64|
    |pX_5                                     |   9|          2|   32|         64|
    |pY_5                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |sX_5                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  87|         19|  164|        360|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln289_8_reg_1085                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_206  |  32|   0|   32|          0|
    |icmp_ln313_reg_1089                      |   1|   0|    1|          0|
    |kernel_data_V_4_0_ret_reg_960            |   8|   0|    8|          0|
    |kernel_data_V_4_10                       |   8|   0|    8|          0|
    |kernel_data_V_4_10_ret_reg_995           |   8|   0|    8|          0|
    |kernel_data_V_4_11                       |   8|   0|    8|          0|
    |kernel_data_V_4_11_ret_reg_1000          |   8|   0|    8|          0|
    |kernel_data_V_4_12_ret_reg_940           |   8|   0|    8|          0|
    |kernel_data_V_4_13_ret_reg_935           |   8|   0|    8|          0|
    |kernel_data_V_4_14_ret_reg_930           |   8|   0|    8|          0|
    |kernel_data_V_4_15_ret_reg_925           |   8|   0|    8|          0|
    |kernel_data_V_4_16                       |   8|   0|    8|          0|
    |kernel_data_V_4_16_ret_reg_1005          |   8|   0|    8|          0|
    |kernel_data_V_4_17                       |   8|   0|    8|          0|
    |kernel_data_V_4_17_ret_reg_1010          |   8|   0|    8|          0|
    |kernel_data_V_4_18                       |   8|   0|    8|          0|
    |kernel_data_V_4_18_ret_reg_1015          |   8|   0|    8|          0|
    |kernel_data_V_4_19                       |   8|   0|    8|          0|
    |kernel_data_V_4_19_ret_reg_1020          |   8|   0|    8|          0|
    |kernel_data_V_4_1_ret_reg_955            |   8|   0|    8|          0|
    |kernel_data_V_4_20                       |   8|   0|    8|          0|
    |kernel_data_V_4_20_ret_reg_1025          |   8|   0|    8|          0|
    |kernel_data_V_4_21                       |   8|   0|    8|          0|
    |kernel_data_V_4_21_ret_reg_1030          |   8|   0|    8|          0|
    |kernel_data_V_4_22                       |   8|   0|    8|          0|
    |kernel_data_V_4_22_ret_reg_1035          |   8|   0|    8|          0|
    |kernel_data_V_4_23                       |   8|   0|    8|          0|
    |kernel_data_V_4_23_ret_reg_1040          |   8|   0|    8|          0|
    |kernel_data_V_4_24_ret_reg_920           |   8|   0|    8|          0|
    |kernel_data_V_4_25_ret_reg_915           |   8|   0|    8|          0|
    |kernel_data_V_4_26_ret_reg_910           |   8|   0|    8|          0|
    |kernel_data_V_4_27_ret_reg_905           |   8|   0|    8|          0|
    |kernel_data_V_4_28                       |   8|   0|    8|          0|
    |kernel_data_V_4_28_ret_reg_1045          |   8|   0|    8|          0|
    |kernel_data_V_4_29                       |   8|   0|    8|          0|
    |kernel_data_V_4_29_ret_reg_1050          |   8|   0|    8|          0|
    |kernel_data_V_4_2_ret_reg_950            |   8|   0|    8|          0|
    |kernel_data_V_4_30                       |   8|   0|    8|          0|
    |kernel_data_V_4_30_ret_reg_1055          |   8|   0|    8|          0|
    |kernel_data_V_4_31                       |   8|   0|    8|          0|
    |kernel_data_V_4_31_ret_reg_1060          |   8|   0|    8|          0|
    |kernel_data_V_4_32                       |   8|   0|    8|          0|
    |kernel_data_V_4_32_ret_reg_1065          |   8|   0|    8|          0|
    |kernel_data_V_4_33                       |   8|   0|    8|          0|
    |kernel_data_V_4_33_ret_reg_1070          |   8|   0|    8|          0|
    |kernel_data_V_4_34                       |   8|   0|    8|          0|
    |kernel_data_V_4_34_ret_reg_1075          |   8|   0|    8|          0|
    |kernel_data_V_4_35                       |   8|   0|    8|          0|
    |kernel_data_V_4_35_ret_reg_1080          |   8|   0|    8|          0|
    |kernel_data_V_4_3_ret_reg_945            |   8|   0|    8|          0|
    |kernel_data_V_4_4                        |   8|   0|    8|          0|
    |kernel_data_V_4_4_ret_reg_965            |   8|   0|    8|          0|
    |kernel_data_V_4_5                        |   8|   0|    8|          0|
    |kernel_data_V_4_5_ret_reg_970            |   8|   0|    8|          0|
    |kernel_data_V_4_6                        |   8|   0|    8|          0|
    |kernel_data_V_4_6_ret_reg_975            |   8|   0|    8|          0|
    |kernel_data_V_4_7                        |   8|   0|    8|          0|
    |kernel_data_V_4_7_ret_reg_980            |   8|   0|    8|          0|
    |kernel_data_V_4_8                        |   8|   0|    8|          0|
    |kernel_data_V_4_8_ret_reg_985            |   8|   0|    8|          0|
    |kernel_data_V_4_9                        |   8|   0|    8|          0|
    |kernel_data_V_4_9_ret_reg_990            |   8|   0|    8|          0|
    |pX_5                                     |  32|   0|   32|          0|
    |pY_5                                     |  32|   0|   32|          0|
    |res_out_0_V_reg_1101                     |   8|   0|    8|          0|
    |res_out_1_V_reg_1106                     |   8|   0|    8|          0|
    |res_out_2_V_reg_1111                     |   8|   0|    8|          0|
    |res_out_3_V_reg_1116                     |   8|   0|    8|          0|
    |sX_5                                     |  32|   0|   32|          0|
    |sY_5                                     |  32|   0|   32|          0|
    |and_ln289_8_reg_1085                     |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 791|  32|  728|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> | return value |
|res_stream_V_data_0_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|in_elem_data_0_V_read         |  in |    8|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |    8|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |    8|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |    8|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_9 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_3_V_read)"   --->   Operation 22 'read' 'in_elem_data_3_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_8 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_2_V_read)"   --->   Operation 23 'read' 'in_elem_data_2_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_7 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_1_V_read)"   --->   Operation 24 'read' 'in_elem_data_1_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_6 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_0_V_read)"   --->   Operation 25 'read' 'in_elem_data_0_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_4_4_load = load i8* @kernel_data_V_4_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_4_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_4_5_load = load i8* @kernel_data_V_4_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_4_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_4_6_load = load i8* @kernel_data_V_4_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'load' 'kernel_data_V_4_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_4_7_load = load i8* @kernel_data_V_4_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'load' 'kernel_data_V_4_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_4_8_load = load i8* @kernel_data_V_4_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'load' 'kernel_data_V_4_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_4_9_load = load i8* @kernel_data_V_4_9, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'load' 'kernel_data_V_4_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_4_10_load = load i8* @kernel_data_V_4_10, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'load' 'kernel_data_V_4_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_4_11_load = load i8* @kernel_data_V_4_11, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'load' 'kernel_data_V_4_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_4_16_load = load i8* @kernel_data_V_4_16, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'load' 'kernel_data_V_4_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_4_17_load = load i8* @kernel_data_V_4_17, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'load' 'kernel_data_V_4_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_4_18_load = load i8* @kernel_data_V_4_18, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'load' 'kernel_data_V_4_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_4_19_load = load i8* @kernel_data_V_4_19, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'load' 'kernel_data_V_4_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_4_20_load = load i8* @kernel_data_V_4_20, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'load' 'kernel_data_V_4_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_4_21_load = load i8* @kernel_data_V_4_21, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'load' 'kernel_data_V_4_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_4_22_load = load i8* @kernel_data_V_4_22, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 40 'load' 'kernel_data_V_4_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_4_23_load = load i8* @kernel_data_V_4_23, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 41 'load' 'kernel_data_V_4_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_4_28_load = load i8* @kernel_data_V_4_28, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 42 'load' 'kernel_data_V_4_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_4_29_load = load i8* @kernel_data_V_4_29, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'load' 'kernel_data_V_4_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_4_30_load = load i8* @kernel_data_V_4_30, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 44 'load' 'kernel_data_V_4_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_4_31_load = load i8* @kernel_data_V_4_31, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 45 'load' 'kernel_data_V_4_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_4_32_load = load i8* @kernel_data_V_4_32, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 46 'load' 'kernel_data_V_4_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_4_33_load = load i8* @kernel_data_V_4_33, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 47 'load' 'kernel_data_V_4_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_4_34_load = load i8* @kernel_data_V_4_34, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 48 'load' 'kernel_data_V_4_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_4_35_load = load i8* @kernel_data_V_4_35, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 49 'load' 'kernel_data_V_4_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.22ns)   --->   "%call_ret4 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config42>"(i8 %in_elem_data_0_V_read_6, i8 %in_elem_data_1_V_read_7, i8 %in_elem_data_2_V_read_8, i8 %in_elem_data_3_V_read_9, i8 %kernel_data_V_4_4_load, i8 %kernel_data_V_4_5_load, i8 %kernel_data_V_4_6_load, i8 %kernel_data_V_4_7_load, i8 %kernel_data_V_4_8_load, i8 %kernel_data_V_4_9_load, i8 %kernel_data_V_4_10_load, i8 %kernel_data_V_4_11_load, i8 %kernel_data_V_4_16_load, i8 %kernel_data_V_4_17_load, i8 %kernel_data_V_4_18_load, i8 %kernel_data_V_4_19_load, i8 %kernel_data_V_4_20_load, i8 %kernel_data_V_4_21_load, i8 %kernel_data_V_4_22_load, i8 %kernel_data_V_4_23_load, i8 %kernel_data_V_4_28_load, i8 %kernel_data_V_4_29_load, i8 %kernel_data_V_4_30_load, i8 %kernel_data_V_4_31_load, i8 %kernel_data_V_4_32_load, i8 %kernel_data_V_4_33_load, i8 %kernel_data_V_4_34_load, i8 %kernel_data_V_4_35_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 50 'call' 'call_ret4' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_4_27_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 11" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 51 'extractvalue' 'kernel_data_V_4_27_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_4_26_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 10" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 52 'extractvalue' 'kernel_data_V_4_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_4_25_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 9" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 53 'extractvalue' 'kernel_data_V_4_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_4_24_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 54 'extractvalue' 'kernel_data_V_4_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_4_15_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 55 'extractvalue' 'kernel_data_V_4_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_4_14_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 56 'extractvalue' 'kernel_data_V_4_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_4_13_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 57 'extractvalue' 'kernel_data_V_4_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_4_12_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 58 'extractvalue' 'kernel_data_V_4_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_4_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'extractvalue' 'kernel_data_V_4_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_4_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'extractvalue' 'kernel_data_V_4_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_4_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'extractvalue' 'kernel_data_V_4_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_4_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 62 'extractvalue' 'kernel_data_V_4_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_4_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 12" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 63 'extractvalue' 'kernel_data_V_4_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_4_ret, i8* @kernel_data_V_4_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_data_V_4_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 13" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 65 'extractvalue' 'kernel_data_V_4_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_5_ret, i8* @kernel_data_V_4_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_data_V_4_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 14" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 67 'extractvalue' 'kernel_data_V_4_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_6_ret, i8* @kernel_data_V_4_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_data_V_4_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 15" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 69 'extractvalue' 'kernel_data_V_4_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_7_ret, i8* @kernel_data_V_4_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_data_V_4_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 16" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 71 'extractvalue' 'kernel_data_V_4_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_8_ret, i8* @kernel_data_V_4_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_data_V_4_9_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 17" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 73 'extractvalue' 'kernel_data_V_4_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_9_ret, i8* @kernel_data_V_4_9, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_data_V_4_10_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 18" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 75 'extractvalue' 'kernel_data_V_4_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_10_ret, i8* @kernel_data_V_4_10, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_data_V_4_11_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 19" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 77 'extractvalue' 'kernel_data_V_4_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_11_ret, i8* @kernel_data_V_4_11, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_data_V_4_16_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 20" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 79 'extractvalue' 'kernel_data_V_4_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_16_ret, i8* @kernel_data_V_4_16, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_data_V_4_17_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 21" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 81 'extractvalue' 'kernel_data_V_4_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_17_ret, i8* @kernel_data_V_4_17, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_data_V_4_18_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 22" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 83 'extractvalue' 'kernel_data_V_4_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_18_ret, i8* @kernel_data_V_4_18, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_data_V_4_19_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 23" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 85 'extractvalue' 'kernel_data_V_4_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_19_ret, i8* @kernel_data_V_4_19, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_data_V_4_20_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 24" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 87 'extractvalue' 'kernel_data_V_4_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_20_ret, i8* @kernel_data_V_4_20, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_data_V_4_21_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 25" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 89 'extractvalue' 'kernel_data_V_4_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_21_ret, i8* @kernel_data_V_4_21, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%kernel_data_V_4_22_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 26" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 91 'extractvalue' 'kernel_data_V_4_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_22_ret, i8* @kernel_data_V_4_22, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_data_V_4_23_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 27" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 93 'extractvalue' 'kernel_data_V_4_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_23_ret, i8* @kernel_data_V_4_23, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_data_V_4_28_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 28" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 95 'extractvalue' 'kernel_data_V_4_28_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_28_ret, i8* @kernel_data_V_4_28, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%kernel_data_V_4_29_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 29" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 97 'extractvalue' 'kernel_data_V_4_29_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_29_ret, i8* @kernel_data_V_4_29, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%kernel_data_V_4_30_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 30" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 99 'extractvalue' 'kernel_data_V_4_30_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_30_ret, i8* @kernel_data_V_4_30, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%kernel_data_V_4_31_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 31" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 101 'extractvalue' 'kernel_data_V_4_31_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_31_ret, i8* @kernel_data_V_4_31, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%kernel_data_V_4_32_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 32" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 103 'extractvalue' 'kernel_data_V_4_32_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_32_ret, i8* @kernel_data_V_4_32, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%kernel_data_V_4_33_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 33" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 105 'extractvalue' 'kernel_data_V_4_33_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_33_ret, i8* @kernel_data_V_4_33, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%kernel_data_V_4_34_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 34" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 107 'extractvalue' 'kernel_data_V_4_34_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_34_ret, i8* @kernel_data_V_4_34, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%kernel_data_V_4_35_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 35" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 109 'extractvalue' 'kernel_data_V_4_35_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4_35_ret, i8* @kernel_data_V_4_35, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sX_5_load = load i32* @sX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 111 'load' 'sX_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_5_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 112 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sY_5_load = load i32* @sY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 113 'load' 'sY_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.85ns)   --->   "%icmp_ln289_10 = icmp eq i32 %sY_5_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 114 'icmp' 'icmp_ln289_10' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%pY_5_load = load i32* @pY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 115 'load' 'pY_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_5_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 116 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.84ns)   --->   "%icmp_ln289_11 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 117 'icmp' 'icmp_ln289_11' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%pX_5_load = load i32* @pX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 118 'load' 'pX_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_4506 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_5_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 119 'partselect' 'tmp_4506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.84ns)   --->   "%icmp_ln289_12 = icmp sgt i31 %tmp_4506, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 120 'icmp' 'icmp_ln289_12' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_8)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_10" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 121 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_8)   --->   "%and_ln289_7 = and i1 %icmp_ln289_11, %icmp_ln289_12" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 122 'and' 'and_ln289_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_8 = and i1 %and_ln289_7, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 123 'and' 'and_ln289_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %and_ln289_8, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [19/19] (2.38ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 125 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 126 [1/1] (0.85ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_5_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 126 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.66ns)   --->   "%add_ln326 = add nsw i32 %pX_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 128 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.60ns)   --->   "store i32 %add_ln326, i32* @pX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 129 'store' <Predicate = (!icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 130 [1/1] (0.66ns)   --->   "%add_ln328 = add i32 %sX_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 130 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 131 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.60ns)   --->   "store i32 %select_ln328, i32* @sX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 132 'store' <Predicate = (!icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 133 [1/1] (0.60ns)   --->   "store i32 0, i32* @pX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 133 'store' <Predicate = (icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 134 [1/1] (0.60ns)   --->   "store i32 0, i32* @sX_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 134 'store' <Predicate = (icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 135 [1/1] (0.85ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_5_load, 13" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 135 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 136 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.66ns)   --->   "%add_ln321 = add nsw i32 %pY_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 137 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.60ns)   --->   "store i32 %add_ln321, i32* @pY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 138 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.60>
ST_2 : Operation 139 [1/1] (0.66ns)   --->   "%add_ln323 = add i32 %sY_5_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 139 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln289_10, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 140 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.60ns)   --->   "br label %4"   --->   Operation 141 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.60>
ST_2 : Operation 142 [1/1] (0.60ns)   --->   "store i32 0, i32* @pY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 142 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.60>
ST_2 : Operation 143 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 143 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 144 [18/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 144 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 145 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_5, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 146 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 147 [17/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 147 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 148 [16/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 148 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 149 [15/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 149 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 150 [14/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 150 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 151 [13/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 151 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 152 [12/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 152 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 153 [11/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 153 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 154 [10/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 154 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 155 [9/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 155 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 156 [8/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 156 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 157 [7/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 157 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 158 [6/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 158 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 159 [5/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 159 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 160 [4/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 160 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 161 [3/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 161 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 162 [2/19] (2.43ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 162 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.42>
ST_20 : Operation 163 [1/19] (2.42ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 163 'call' 'call_ret' <Predicate = (and_ln289_8)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i8, i8, i8, i8 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 164 'extractvalue' 'res_out_0_V' <Predicate = (and_ln289_8)> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i8, i8, i8, i8 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 165 'extractvalue' 'res_out_1_V' <Predicate = (and_ln289_8)> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i8, i8, i8, i8 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 166 'extractvalue' 'res_out_2_V' <Predicate = (and_ln289_8)> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i8, i8, i8, i8 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 167 'extractvalue' 'res_out_3_V' <Predicate = (and_ln289_8)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1788, i32 0, i32 0, [1 x i8]* @p_str1789, [1 x i8]* @p_str1790, [1 x i8]* @p_str1791, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1792, [1 x i8]* @p_str1793)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1795, i32 0, i32 0, [1 x i8]* @p_str1796, [1 x i8]* @p_str1797, [1 x i8]* @p_str1798, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1799, [1 x i8]* @p_str1800)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1802, i32 0, i32 0, [1 x i8]* @p_str1803, [1 x i8]* @p_str1804, [1 x i8]* @p_str1805, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1806, [1 x i8]* @p_str1807)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1809, i32 0, i32 0, [1 x i8]* @p_str1810, [1 x i8]* @p_str1811, [1 x i8]* @p_str1812, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1813, [1 x i8]* @p_str1814)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_stream_V_data_0_V, i8* %res_stream_V_data_1_V, i8* %res_stream_V_data_2_V, i8* %res_stream_V_data_3_V, i8 %res_out_0_V, i8 %res_out_1_V, i8 %res_out_2_V, i8 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 172 'write' <Predicate = (and_ln289_8)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 173 'br' <Predicate = (and_ln289_8)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 174 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 175 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 176 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_4_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_33]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_34]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_35]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_data_3_V_read_9 (read         ) [ 0000000000000000000000]
in_elem_data_2_V_read_8 (read         ) [ 0000000000000000000000]
in_elem_data_1_V_read_7 (read         ) [ 0000000000000000000000]
in_elem_data_0_V_read_6 (read         ) [ 0000000000000000000000]
kernel_data_V_4_4_load  (load         ) [ 0000000000000000000000]
kernel_data_V_4_5_load  (load         ) [ 0000000000000000000000]
kernel_data_V_4_6_load  (load         ) [ 0000000000000000000000]
kernel_data_V_4_7_load  (load         ) [ 0000000000000000000000]
kernel_data_V_4_8_load  (load         ) [ 0000000000000000000000]
kernel_data_V_4_9_load  (load         ) [ 0000000000000000000000]
kernel_data_V_4_10_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_11_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_16_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_17_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_18_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_19_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_20_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_21_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_22_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_23_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_28_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_29_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_30_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_31_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_32_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_33_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_34_load (load         ) [ 0000000000000000000000]
kernel_data_V_4_35_load (load         ) [ 0000000000000000000000]
call_ret4               (call         ) [ 0000000000000000000000]
kernel_data_V_4_27_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_26_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_25_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_24_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_15_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_14_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_13_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_12_ret  (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_3_ret   (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_2_ret   (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_1_ret   (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_0_ret   (extractvalue ) [ 0111111111111111111110]
kernel_data_V_4_4_ret   (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_5_ret   (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_6_ret   (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_7_ret   (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_8_ret   (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_9_ret   (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_10_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_11_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_16_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_17_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_18_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_19_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_20_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_21_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_22_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_23_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_28_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_29_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_30_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_31_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_32_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_33_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_34_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
kernel_data_V_4_35_ret  (extractvalue ) [ 0111111111111111111110]
store_ln286             (store        ) [ 0000000000000000000000]
sX_5_load               (load         ) [ 0000000000000000000000]
icmp_ln289              (icmp         ) [ 0000000000000000000000]
sY_5_load               (load         ) [ 0000000000000000000000]
icmp_ln289_10           (icmp         ) [ 0000000000000000000000]
pY_5_load               (load         ) [ 0000000000000000000000]
tmp                     (partselect   ) [ 0000000000000000000000]
icmp_ln289_11           (icmp         ) [ 0000000000000000000000]
pX_5_load               (load         ) [ 0000000000000000000000]
tmp_4506                (partselect   ) [ 0000000000000000000000]
icmp_ln289_12           (icmp         ) [ 0000000000000000000000]
and_ln289               (and          ) [ 0000000000000000000000]
and_ln289_7             (and          ) [ 0000000000000000000000]
and_ln289_8             (and          ) [ 0111111111111111111111]
br_ln289                (br           ) [ 0000000000000000000000]
icmp_ln313              (icmp         ) [ 0111111111111111111111]
br_ln313                (br           ) [ 0000000000000000000000]
add_ln326               (add          ) [ 0000000000000000000000]
store_ln326             (store        ) [ 0000000000000000000000]
add_ln328               (add          ) [ 0000000000000000000000]
select_ln328            (select       ) [ 0000000000000000000000]
store_ln328             (store        ) [ 0000000000000000000000]
store_ln315             (store        ) [ 0000000000000000000000]
store_ln316             (store        ) [ 0000000000000000000000]
icmp_ln317              (icmp         ) [ 0110000000000000000000]
br_ln317                (br           ) [ 0000000000000000000000]
add_ln321               (add          ) [ 0000000000000000000000]
store_ln321             (store        ) [ 0000000000000000000000]
add_ln323               (add          ) [ 0000000000000000000000]
select_ln323            (select       ) [ 0111000000000000000000]
br_ln0                  (br           ) [ 0111000000000000000000]
store_ln318             (store        ) [ 0000000000000000000000]
br_ln320                (br           ) [ 0111000000000000000000]
storemerge              (phi          ) [ 0101000000000000000000]
store_ln319             (store        ) [ 0000000000000000000000]
call_ret                (call         ) [ 0000000000000000000000]
res_out_0_V             (extractvalue ) [ 0100000000000000000001]
res_out_1_V             (extractvalue ) [ 0100000000000000000001]
res_out_2_V             (extractvalue ) [ 0100000000000000000001]
res_out_3_V             (extractvalue ) [ 0100000000000000000001]
specinterface_ln0       (specinterface) [ 0000000000000000000000]
specinterface_ln0       (specinterface) [ 0000000000000000000000]
specinterface_ln0       (specinterface) [ 0000000000000000000000]
specinterface_ln0       (specinterface) [ 0000000000000000000000]
write_ln309             (write        ) [ 0000000000000000000000]
br_ln310                (br           ) [ 0000000000000000000000]
br_ln0                  (br           ) [ 0000000000000000000000]
br_ln325                (br           ) [ 0000000000000000000000]
ret_ln330               (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_4_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_4_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_4_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_4_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_4_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_4_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_4_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_4_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_4_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_4_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_4_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_4_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_4_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_4_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_4_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_4_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_4_28">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_28"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_4_29">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_29"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_4_30">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_30"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_4_31">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_4_32">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_4_33">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_4_34">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_34"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_4_35">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_35"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_V_4_0_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_Array_V_4_1_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_V_4_0_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="line_buffer_Array_V_4_1_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="line_buffer_Array_V_4_0_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="line_buffer_Array_V_4_1_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="line_buffer_Array_V_4_0_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_V_4_1_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sX_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="sY_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="pY_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="pX_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config42>"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1788"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1789"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1790"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1791"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1792"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1793"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1795"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1796"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1797"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1798"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1799"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1800"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1802"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1803"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="in_elem_data_3_V_read_9_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_elem_data_2_V_read_8_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="in_elem_data_1_V_read_7_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_7/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="in_elem_data_0_V_read_6_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_6/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln309_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="0" index="3" bw="8" slack="0"/>
<pin id="195" dir="0" index="4" bw="8" slack="0"/>
<pin id="196" dir="0" index="5" bw="8" slack="1"/>
<pin id="197" dir="0" index="6" bw="8" slack="1"/>
<pin id="198" dir="0" index="7" bw="8" slack="1"/>
<pin id="199" dir="0" index="8" bw="8" slack="1"/>
<pin id="200" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/21 "/>
</bind>
</comp>

<comp id="206" class="1005" name="storemerge_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="storemerge_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="1"/>
<pin id="220" dir="0" index="2" bw="8" slack="1"/>
<pin id="221" dir="0" index="3" bw="8" slack="1"/>
<pin id="222" dir="0" index="4" bw="8" slack="1"/>
<pin id="223" dir="0" index="5" bw="8" slack="1"/>
<pin id="224" dir="0" index="6" bw="8" slack="1"/>
<pin id="225" dir="0" index="7" bw="8" slack="1"/>
<pin id="226" dir="0" index="8" bw="8" slack="1"/>
<pin id="227" dir="0" index="9" bw="8" slack="1"/>
<pin id="228" dir="0" index="10" bw="8" slack="1"/>
<pin id="229" dir="0" index="11" bw="8" slack="1"/>
<pin id="230" dir="0" index="12" bw="8" slack="1"/>
<pin id="231" dir="0" index="13" bw="8" slack="1"/>
<pin id="232" dir="0" index="14" bw="8" slack="1"/>
<pin id="233" dir="0" index="15" bw="8" slack="1"/>
<pin id="234" dir="0" index="16" bw="8" slack="1"/>
<pin id="235" dir="0" index="17" bw="8" slack="1"/>
<pin id="236" dir="0" index="18" bw="8" slack="1"/>
<pin id="237" dir="0" index="19" bw="8" slack="1"/>
<pin id="238" dir="0" index="20" bw="8" slack="1"/>
<pin id="239" dir="0" index="21" bw="8" slack="1"/>
<pin id="240" dir="0" index="22" bw="8" slack="1"/>
<pin id="241" dir="0" index="23" bw="8" slack="1"/>
<pin id="242" dir="0" index="24" bw="8" slack="1"/>
<pin id="243" dir="0" index="25" bw="8" slack="1"/>
<pin id="244" dir="0" index="26" bw="8" slack="1"/>
<pin id="245" dir="0" index="27" bw="8" slack="1"/>
<pin id="246" dir="0" index="28" bw="8" slack="1"/>
<pin id="247" dir="0" index="29" bw="8" slack="1"/>
<pin id="248" dir="0" index="30" bw="8" slack="1"/>
<pin id="249" dir="0" index="31" bw="8" slack="1"/>
<pin id="250" dir="0" index="32" bw="8" slack="1"/>
<pin id="251" dir="0" index="33" bw="8" slack="1"/>
<pin id="252" dir="0" index="34" bw="8" slack="1"/>
<pin id="253" dir="0" index="35" bw="8" slack="1"/>
<pin id="254" dir="0" index="36" bw="8" slack="1"/>
<pin id="255" dir="1" index="37" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="288" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="0" index="4" bw="8" slack="0"/>
<pin id="263" dir="0" index="5" bw="8" slack="0"/>
<pin id="264" dir="0" index="6" bw="8" slack="0"/>
<pin id="265" dir="0" index="7" bw="8" slack="0"/>
<pin id="266" dir="0" index="8" bw="8" slack="0"/>
<pin id="267" dir="0" index="9" bw="8" slack="0"/>
<pin id="268" dir="0" index="10" bw="8" slack="0"/>
<pin id="269" dir="0" index="11" bw="8" slack="0"/>
<pin id="270" dir="0" index="12" bw="8" slack="0"/>
<pin id="271" dir="0" index="13" bw="8" slack="0"/>
<pin id="272" dir="0" index="14" bw="8" slack="0"/>
<pin id="273" dir="0" index="15" bw="8" slack="0"/>
<pin id="274" dir="0" index="16" bw="8" slack="0"/>
<pin id="275" dir="0" index="17" bw="8" slack="0"/>
<pin id="276" dir="0" index="18" bw="8" slack="0"/>
<pin id="277" dir="0" index="19" bw="8" slack="0"/>
<pin id="278" dir="0" index="20" bw="8" slack="0"/>
<pin id="279" dir="0" index="21" bw="8" slack="0"/>
<pin id="280" dir="0" index="22" bw="8" slack="0"/>
<pin id="281" dir="0" index="23" bw="8" slack="0"/>
<pin id="282" dir="0" index="24" bw="8" slack="0"/>
<pin id="283" dir="0" index="25" bw="8" slack="0"/>
<pin id="284" dir="0" index="26" bw="8" slack="0"/>
<pin id="285" dir="0" index="27" bw="8" slack="0"/>
<pin id="286" dir="0" index="28" bw="8" slack="0"/>
<pin id="287" dir="0" index="29" bw="8" slack="0"/>
<pin id="288" dir="0" index="30" bw="8" slack="0"/>
<pin id="289" dir="0" index="31" bw="8" slack="0"/>
<pin id="290" dir="0" index="32" bw="8" slack="0"/>
<pin id="291" dir="0" index="33" bw="8" slack="0"/>
<pin id="292" dir="0" index="34" bw="8" slack="0"/>
<pin id="293" dir="0" index="35" bw="8" slack="0"/>
<pin id="294" dir="0" index="36" bw="8" slack="0"/>
<pin id="295" dir="1" index="37" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="kernel_data_V_4_4_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_4_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="kernel_data_V_4_5_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_5_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="kernel_data_V_4_6_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_6_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_data_V_4_7_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_7_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="kernel_data_V_4_8_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_8_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="kernel_data_V_4_9_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_9_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="kernel_data_V_4_10_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_10_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="kernel_data_V_4_11_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_11_load/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="kernel_data_V_4_16_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_16_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="kernel_data_V_4_17_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_17_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="kernel_data_V_4_18_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_18_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kernel_data_V_4_19_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_19_load/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="kernel_data_V_4_20_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_20_load/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="kernel_data_V_4_21_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_21_load/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="kernel_data_V_4_22_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_22_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="kernel_data_V_4_23_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_23_load/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="kernel_data_V_4_28_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_28_load/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="kernel_data_V_4_29_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_29_load/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="kernel_data_V_4_30_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_30_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="kernel_data_V_4_31_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_31_load/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="kernel_data_V_4_32_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_32_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="kernel_data_V_4_33_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_33_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="kernel_data_V_4_34_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_34_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="kernel_data_V_4_35_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_35_load/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="kernel_data_V_4_27_ret_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="288" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_27_ret/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="kernel_data_V_4_26_ret_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="288" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_26_ret/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="kernel_data_V_4_25_ret_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="288" slack="0"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_25_ret/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="kernel_data_V_4_24_ret_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="288" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_24_ret/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="kernel_data_V_4_15_ret_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="288" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_15_ret/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="kernel_data_V_4_14_ret_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="288" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_14_ret/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="kernel_data_V_4_13_ret_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="288" slack="0"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_13_ret/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="kernel_data_V_4_12_ret_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="288" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_12_ret/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="kernel_data_V_4_3_ret_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="288" slack="0"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_3_ret/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="kernel_data_V_4_2_ret_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="288" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_2_ret/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="kernel_data_V_4_1_ret_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="288" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_1_ret/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="kernel_data_V_4_0_ret_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="288" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_0_ret/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="kernel_data_V_4_4_ret_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="288" slack="0"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_4_ret/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln286_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="kernel_data_V_4_5_ret_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="288" slack="0"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_5_ret/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln286_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="kernel_data_V_4_6_ret_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="288" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_6_ret/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln286_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="kernel_data_V_4_7_ret_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="288" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_7_ret/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln286_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="kernel_data_V_4_8_ret_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="288" slack="0"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_8_ret/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln286_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="kernel_data_V_4_9_ret_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="288" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_9_ret/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln286_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="kernel_data_V_4_10_ret_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="288" slack="0"/>
<pin id="539" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_10_ret/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln286_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="kernel_data_V_4_11_ret_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="288" slack="0"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_11_ret/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln286_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="kernel_data_V_4_16_ret_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="288" slack="0"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_16_ret/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln286_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="kernel_data_V_4_17_ret_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="288" slack="0"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_17_ret/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln286_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="kernel_data_V_4_18_ret_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="288" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_18_ret/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln286_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="kernel_data_V_4_19_ret_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="288" slack="0"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_19_ret/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln286_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="kernel_data_V_4_20_ret_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="288" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_20_ret/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln286_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="kernel_data_V_4_21_ret_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="288" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_21_ret/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln286_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="kernel_data_V_4_22_ret_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="288" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_22_ret/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln286_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="kernel_data_V_4_23_ret_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="288" slack="0"/>
<pin id="629" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_23_ret/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln286_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="kernel_data_V_4_28_ret_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="288" slack="0"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_28_ret/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln286_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="kernel_data_V_4_29_ret_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="288" slack="0"/>
<pin id="649" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_29_ret/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln286_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="kernel_data_V_4_30_ret_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="288" slack="0"/>
<pin id="659" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_30_ret/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln286_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="kernel_data_V_4_31_ret_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="288" slack="0"/>
<pin id="669" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_31_ret/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln286_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="kernel_data_V_4_32_ret_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="288" slack="0"/>
<pin id="679" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_32_ret/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln286_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="kernel_data_V_4_33_ret_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="288" slack="0"/>
<pin id="689" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_33_ret/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln286_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="8" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="kernel_data_V_4_34_ret_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="288" slack="0"/>
<pin id="699" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_34_ret/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="store_ln286_store_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="kernel_data_V_4_35_ret_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="288" slack="0"/>
<pin id="709" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_35_ret/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln286_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sX_5_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_5_load/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln289_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sY_5_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_5_load/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln289_10_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_10/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="pY_5_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_5_load/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="31" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln289_11_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="31" slack="0"/>
<pin id="753" dir="0" index="1" bw="31" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_11/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="pX_5_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_5_load/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_4506_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="31" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="0" index="3" bw="6" slack="0"/>
<pin id="766" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4506/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln289_12_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="31" slack="0"/>
<pin id="773" dir="0" index="1" bw="31" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_12/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="and_ln289_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln289_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_7/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="and_ln289_8_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_8/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln313_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln326_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln326_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln328_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="select_ln328_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="0" index="2" bw="32" slack="0"/>
<pin id="823" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="store_ln328_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln315_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="store_ln316_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln317_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln321_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="store_ln321_store_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln323_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="select_ln323_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="0" index="2" bw="32" slack="0"/>
<pin id="873" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="store_ln318_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="store_ln319_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="res_out_0_V_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_0_V/20 "/>
</bind>
</comp>

<comp id="893" class="1004" name="res_out_1_V_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1_V/20 "/>
</bind>
</comp>

<comp id="897" class="1004" name="res_out_2_V_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2_V/20 "/>
</bind>
</comp>

<comp id="901" class="1004" name="res_out_3_V_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3_V/20 "/>
</bind>
</comp>

<comp id="905" class="1005" name="kernel_data_V_4_27_ret_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_27_ret "/>
</bind>
</comp>

<comp id="910" class="1005" name="kernel_data_V_4_26_ret_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_26_ret "/>
</bind>
</comp>

<comp id="915" class="1005" name="kernel_data_V_4_25_ret_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_25_ret "/>
</bind>
</comp>

<comp id="920" class="1005" name="kernel_data_V_4_24_ret_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_24_ret "/>
</bind>
</comp>

<comp id="925" class="1005" name="kernel_data_V_4_15_ret_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_15_ret "/>
</bind>
</comp>

<comp id="930" class="1005" name="kernel_data_V_4_14_ret_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_14_ret "/>
</bind>
</comp>

<comp id="935" class="1005" name="kernel_data_V_4_13_ret_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_13_ret "/>
</bind>
</comp>

<comp id="940" class="1005" name="kernel_data_V_4_12_ret_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_12_ret "/>
</bind>
</comp>

<comp id="945" class="1005" name="kernel_data_V_4_3_ret_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_3_ret "/>
</bind>
</comp>

<comp id="950" class="1005" name="kernel_data_V_4_2_ret_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_2_ret "/>
</bind>
</comp>

<comp id="955" class="1005" name="kernel_data_V_4_1_ret_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_1_ret "/>
</bind>
</comp>

<comp id="960" class="1005" name="kernel_data_V_4_0_ret_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="1"/>
<pin id="962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_0_ret "/>
</bind>
</comp>

<comp id="965" class="1005" name="kernel_data_V_4_4_ret_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="1"/>
<pin id="967" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_4_ret "/>
</bind>
</comp>

<comp id="970" class="1005" name="kernel_data_V_4_5_ret_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_5_ret "/>
</bind>
</comp>

<comp id="975" class="1005" name="kernel_data_V_4_6_ret_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_6_ret "/>
</bind>
</comp>

<comp id="980" class="1005" name="kernel_data_V_4_7_ret_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="1"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_7_ret "/>
</bind>
</comp>

<comp id="985" class="1005" name="kernel_data_V_4_8_ret_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_8_ret "/>
</bind>
</comp>

<comp id="990" class="1005" name="kernel_data_V_4_9_ret_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="1"/>
<pin id="992" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_9_ret "/>
</bind>
</comp>

<comp id="995" class="1005" name="kernel_data_V_4_10_ret_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_10_ret "/>
</bind>
</comp>

<comp id="1000" class="1005" name="kernel_data_V_4_11_ret_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_11_ret "/>
</bind>
</comp>

<comp id="1005" class="1005" name="kernel_data_V_4_16_ret_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_16_ret "/>
</bind>
</comp>

<comp id="1010" class="1005" name="kernel_data_V_4_17_ret_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_17_ret "/>
</bind>
</comp>

<comp id="1015" class="1005" name="kernel_data_V_4_18_ret_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="1"/>
<pin id="1017" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_18_ret "/>
</bind>
</comp>

<comp id="1020" class="1005" name="kernel_data_V_4_19_ret_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="1"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_19_ret "/>
</bind>
</comp>

<comp id="1025" class="1005" name="kernel_data_V_4_20_ret_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="1"/>
<pin id="1027" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_20_ret "/>
</bind>
</comp>

<comp id="1030" class="1005" name="kernel_data_V_4_21_ret_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="1"/>
<pin id="1032" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_21_ret "/>
</bind>
</comp>

<comp id="1035" class="1005" name="kernel_data_V_4_22_ret_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_22_ret "/>
</bind>
</comp>

<comp id="1040" class="1005" name="kernel_data_V_4_23_ret_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="1"/>
<pin id="1042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_23_ret "/>
</bind>
</comp>

<comp id="1045" class="1005" name="kernel_data_V_4_28_ret_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_28_ret "/>
</bind>
</comp>

<comp id="1050" class="1005" name="kernel_data_V_4_29_ret_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="1"/>
<pin id="1052" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_29_ret "/>
</bind>
</comp>

<comp id="1055" class="1005" name="kernel_data_V_4_30_ret_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="1"/>
<pin id="1057" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_30_ret "/>
</bind>
</comp>

<comp id="1060" class="1005" name="kernel_data_V_4_31_ret_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_31_ret "/>
</bind>
</comp>

<comp id="1065" class="1005" name="kernel_data_V_4_32_ret_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="1"/>
<pin id="1067" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_32_ret "/>
</bind>
</comp>

<comp id="1070" class="1005" name="kernel_data_V_4_33_ret_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_33_ret "/>
</bind>
</comp>

<comp id="1075" class="1005" name="kernel_data_V_4_34_ret_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="1"/>
<pin id="1077" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_34_ret "/>
</bind>
</comp>

<comp id="1080" class="1005" name="kernel_data_V_4_35_ret_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_35_ret "/>
</bind>
</comp>

<comp id="1085" class="1005" name="and_ln289_8_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_8 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="icmp_ln313_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="select_ln323_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="res_out_0_V_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="1"/>
<pin id="1103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_0_V "/>
</bind>
</comp>

<comp id="1106" class="1005" name="res_out_1_V_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="1"/>
<pin id="1108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1_V "/>
</bind>
</comp>

<comp id="1111" class="1005" name="res_out_2_V_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="1"/>
<pin id="1113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2_V "/>
</bind>
</comp>

<comp id="1116" class="1005" name="res_out_3_V_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="1"/>
<pin id="1118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="170"><net_src comp="88" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="88" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="88" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="88" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="201"><net_src comp="164" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="209"><net_src comp="106" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="256"><net_src comp="102" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="296"><net_src comp="90" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="297"><net_src comp="184" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="298"><net_src comp="178" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="299"><net_src comp="172" pin="2"/><net_sink comp="257" pin=3"/></net>

<net id="300"><net_src comp="166" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="257" pin=29"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="257" pin=30"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="257" pin=31"/></net>

<net id="304"><net_src comp="70" pin="0"/><net_sink comp="257" pin=32"/></net>

<net id="305"><net_src comp="72" pin="0"/><net_sink comp="257" pin=33"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="257" pin=34"/></net>

<net id="307"><net_src comp="76" pin="0"/><net_sink comp="257" pin=35"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="257" pin=36"/></net>

<net id="312"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="257" pin=5"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="257" pin=6"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="257" pin=7"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="257" pin=8"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="257" pin=9"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="257" pin=10"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="257" pin=11"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="257" pin=12"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="257" pin=13"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="257" pin=14"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="257" pin=15"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="257" pin=16"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="257" pin=17"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="257" pin=18"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="257" pin=19"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="257" pin=20"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="257" pin=21"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="257" pin=22"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="257" pin=23"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="257" pin=24"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="257" pin=25"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="257" pin=26"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="257" pin=27"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="257" pin=28"/></net>

<net id="432"><net_src comp="257" pin="37"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="257" pin="37"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="257" pin="37"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="257" pin="37"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="257" pin="37"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="257" pin="37"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="257" pin="37"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="257" pin="37"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="257" pin="37"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="257" pin="37"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="257" pin="37"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="257" pin="37"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="257" pin="37"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="16" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="257" pin="37"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="18" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="257" pin="37"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="20" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="257" pin="37"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="22" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="257" pin="37"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="257" pin="37"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="26" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="257" pin="37"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="28" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="257" pin="37"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="30" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="257" pin="37"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="32" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="257" pin="37"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="34" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="257" pin="37"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="36" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="257" pin="37"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="38" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="257" pin="37"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="257" pin="37"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="257" pin="37"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="257" pin="37"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="46" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="257" pin="37"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="257" pin="37"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="50" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="257" pin="37"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="52" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="257" pin="37"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="257" pin="37"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="56" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="257" pin="37"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="58" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="257" pin="37"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="60" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="257" pin="37"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="62" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="92" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="82" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="92" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="84" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="747"><net_src comp="94" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="96" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="98" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="755"><net_src comp="741" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="100" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="86" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="767"><net_src comp="94" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="96" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="98" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="775"><net_src comp="761" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="100" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="721" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="731" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="751" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="771" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="777" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="757" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="104" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="757" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="96" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="86" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="717" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="96" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="721" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="92" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="813" pin="2"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="819" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="80" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="106" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="86" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="106" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="80" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="737" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="108" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="737" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="96" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="84" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="727" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="96" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="731" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="92" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="863" pin="2"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="106" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="84" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="210" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="82" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="217" pin="37"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="217" pin="37"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="217" pin="37"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="217" pin="37"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="429" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="217" pin=28"/></net>

<net id="913"><net_src comp="433" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="217" pin=27"/></net>

<net id="918"><net_src comp="437" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="217" pin=26"/></net>

<net id="923"><net_src comp="441" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="217" pin=25"/></net>

<net id="928"><net_src comp="445" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="217" pin=16"/></net>

<net id="933"><net_src comp="449" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="217" pin=15"/></net>

<net id="938"><net_src comp="453" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="217" pin=14"/></net>

<net id="943"><net_src comp="457" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="217" pin=13"/></net>

<net id="948"><net_src comp="461" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="953"><net_src comp="465" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="958"><net_src comp="469" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="963"><net_src comp="473" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="968"><net_src comp="477" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="217" pin=5"/></net>

<net id="973"><net_src comp="487" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="217" pin=6"/></net>

<net id="978"><net_src comp="497" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="217" pin=7"/></net>

<net id="983"><net_src comp="507" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="217" pin=8"/></net>

<net id="988"><net_src comp="517" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="217" pin=9"/></net>

<net id="993"><net_src comp="527" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="217" pin=10"/></net>

<net id="998"><net_src comp="537" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="217" pin=11"/></net>

<net id="1003"><net_src comp="547" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="217" pin=12"/></net>

<net id="1008"><net_src comp="557" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="217" pin=17"/></net>

<net id="1013"><net_src comp="567" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="217" pin=18"/></net>

<net id="1018"><net_src comp="577" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="217" pin=19"/></net>

<net id="1023"><net_src comp="587" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="217" pin=20"/></net>

<net id="1028"><net_src comp="597" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="217" pin=21"/></net>

<net id="1033"><net_src comp="607" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="217" pin=22"/></net>

<net id="1038"><net_src comp="617" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="217" pin=23"/></net>

<net id="1043"><net_src comp="627" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="217" pin=24"/></net>

<net id="1048"><net_src comp="637" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="217" pin=29"/></net>

<net id="1053"><net_src comp="647" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="217" pin=30"/></net>

<net id="1058"><net_src comp="657" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="217" pin=31"/></net>

<net id="1063"><net_src comp="667" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="217" pin=32"/></net>

<net id="1068"><net_src comp="677" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="217" pin=33"/></net>

<net id="1073"><net_src comp="687" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="217" pin=34"/></net>

<net id="1078"><net_src comp="697" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="217" pin=35"/></net>

<net id="1083"><net_src comp="707" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="217" pin=36"/></net>

<net id="1088"><net_src comp="789" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="795" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1099"><net_src comp="869" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1104"><net_src comp="889" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="1109"><net_src comp="893" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="1114"><net_src comp="897" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="190" pin=7"/></net>

<net id="1119"><net_src comp="901" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="190" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_0_V_read | {}
	Port: in_elem_data_1_V_read | {}
	Port: in_elem_data_2_V_read | {}
	Port: in_elem_data_3_V_read | {}
	Port: res_stream_V_data_0_V | {21 }
	Port: res_stream_V_data_1_V | {21 }
	Port: res_stream_V_data_2_V | {21 }
	Port: res_stream_V_data_3_V | {21 }
	Port: kernel_data_V_4_4 | {1 }
	Port: kernel_data_V_4_5 | {1 }
	Port: kernel_data_V_4_6 | {1 }
	Port: kernel_data_V_4_7 | {1 }
	Port: kernel_data_V_4_8 | {1 }
	Port: kernel_data_V_4_9 | {1 }
	Port: kernel_data_V_4_10 | {1 }
	Port: kernel_data_V_4_11 | {1 }
	Port: kernel_data_V_4_16 | {1 }
	Port: kernel_data_V_4_17 | {1 }
	Port: kernel_data_V_4_18 | {1 }
	Port: kernel_data_V_4_19 | {1 }
	Port: kernel_data_V_4_20 | {1 }
	Port: kernel_data_V_4_21 | {1 }
	Port: kernel_data_V_4_22 | {1 }
	Port: kernel_data_V_4_23 | {1 }
	Port: kernel_data_V_4_28 | {1 }
	Port: kernel_data_V_4_29 | {1 }
	Port: kernel_data_V_4_30 | {1 }
	Port: kernel_data_V_4_31 | {1 }
	Port: kernel_data_V_4_32 | {1 }
	Port: kernel_data_V_4_33 | {1 }
	Port: kernel_data_V_4_34 | {1 }
	Port: kernel_data_V_4_35 | {1 }
	Port: line_buffer_Array_V_4_0_0 | {}
	Port: line_buffer_Array_V_4_1_0 | {}
	Port: line_buffer_Array_V_4_0_1 | {}
	Port: line_buffer_Array_V_4_1_1 | {}
	Port: line_buffer_Array_V_4_0_2 | {}
	Port: line_buffer_Array_V_4_1_2 | {}
	Port: line_buffer_Array_V_4_0_3 | {}
	Port: line_buffer_Array_V_4_1_3 | {}
	Port: sX_5 | {2 }
	Port: sY_5 | {3 }
	Port: pY_5 | {2 }
	Port: pX_5 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : in_elem_data_3_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_6 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_8 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_9 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_10 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_11 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_16 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_17 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_18 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_19 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_20 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_21 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_22 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_23 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_28 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_29 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_30 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_31 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_32 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_33 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_34 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : kernel_data_V_4_35 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_0_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_1_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_0_1 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_1_1 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_0_2 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_1_2 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_0_3 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : line_buffer_Array_V_4_1_3 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : sX_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : sY_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : pY_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42> : pX_5 | {2 }
  - Chain level:
	State 1
		call_ret4 : 1
		kernel_data_V_4_27_ret : 2
		kernel_data_V_4_26_ret : 2
		kernel_data_V_4_25_ret : 2
		kernel_data_V_4_24_ret : 2
		kernel_data_V_4_15_ret : 2
		kernel_data_V_4_14_ret : 2
		kernel_data_V_4_13_ret : 2
		kernel_data_V_4_12_ret : 2
		kernel_data_V_4_3_ret : 2
		kernel_data_V_4_2_ret : 2
		kernel_data_V_4_1_ret : 2
		kernel_data_V_4_0_ret : 2
		kernel_data_V_4_4_ret : 2
		store_ln286 : 3
		kernel_data_V_4_5_ret : 2
		store_ln286 : 3
		kernel_data_V_4_6_ret : 2
		store_ln286 : 3
		kernel_data_V_4_7_ret : 2
		store_ln286 : 3
		kernel_data_V_4_8_ret : 2
		store_ln286 : 3
		kernel_data_V_4_9_ret : 2
		store_ln286 : 3
		kernel_data_V_4_10_ret : 2
		store_ln286 : 3
		kernel_data_V_4_11_ret : 2
		store_ln286 : 3
		kernel_data_V_4_16_ret : 2
		store_ln286 : 3
		kernel_data_V_4_17_ret : 2
		store_ln286 : 3
		kernel_data_V_4_18_ret : 2
		store_ln286 : 3
		kernel_data_V_4_19_ret : 2
		store_ln286 : 3
		kernel_data_V_4_20_ret : 2
		store_ln286 : 3
		kernel_data_V_4_21_ret : 2
		store_ln286 : 3
		kernel_data_V_4_22_ret : 2
		store_ln286 : 3
		kernel_data_V_4_23_ret : 2
		store_ln286 : 3
		kernel_data_V_4_28_ret : 2
		store_ln286 : 3
		kernel_data_V_4_29_ret : 2
		store_ln286 : 3
		kernel_data_V_4_30_ret : 2
		store_ln286 : 3
		kernel_data_V_4_31_ret : 2
		store_ln286 : 3
		kernel_data_V_4_32_ret : 2
		store_ln286 : 3
		kernel_data_V_4_33_ret : 2
		store_ln286 : 3
		kernel_data_V_4_34_ret : 2
		store_ln286 : 3
		kernel_data_V_4_35_ret : 2
		store_ln286 : 3
	State 2
		icmp_ln289 : 1
		icmp_ln289_10 : 1
		tmp : 1
		icmp_ln289_11 : 2
		tmp_4506 : 1
		icmp_ln289_12 : 2
		and_ln289 : 2
		and_ln289_7 : 3
		and_ln289_8 : 3
		br_ln289 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		add_ln326 : 1
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		icmp_ln317 : 1
		br_ln317 : 2
		add_ln321 : 1
		store_ln321 : 2
		add_ln323 : 1
		select_ln323 : 2
	State 3
		store_ln319 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		res_out_0_V : 1
		res_out_1_V : 1
		res_out_2_V : 1
		res_out_3_V : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                Functional Unit                               |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217 |    0    |   2345  |  15167  |
|          |   call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257  |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                               add_ln326_fu_801                               |    0    |    0    |    32   |
|    add   |                               add_ln328_fu_813                               |    0    |    0    |    32   |
|          |                               add_ln321_fu_851                               |    0    |    0    |    32   |
|          |                               add_ln323_fu_863                               |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                               icmp_ln289_fu_721                              |    0    |    0    |    20   |
|          |                             icmp_ln289_10_fu_731                             |    0    |    0    |    20   |
|   icmp   |                             icmp_ln289_11_fu_751                             |    0    |    0    |    20   |
|          |                             icmp_ln289_12_fu_771                             |    0    |    0    |    20   |
|          |                               icmp_ln313_fu_795                              |    0    |    0    |    20   |
|          |                               icmp_ln317_fu_845                              |    0    |    0    |    20   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                              select_ln328_fu_819                             |    0    |    0    |    32   |
|          |                              select_ln323_fu_869                             |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                               and_ln289_fu_777                               |    0    |    0    |    2    |
|    and   |                              and_ln289_7_fu_783                              |    0    |    0    |    2    |
|          |                              and_ln289_8_fu_789                              |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                      in_elem_data_3_V_read_9_read_fu_166                     |    0    |    0    |    0    |
|   read   |                      in_elem_data_2_V_read_8_read_fu_172                     |    0    |    0    |    0    |
|          |                      in_elem_data_1_V_read_7_read_fu_178                     |    0    |    0    |    0    |
|          |                      in_elem_data_0_V_read_6_read_fu_184                     |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                           write_ln309_write_fu_190                           |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|          |                         kernel_data_V_4_27_ret_fu_429                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_26_ret_fu_433                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_25_ret_fu_437                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_24_ret_fu_441                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_15_ret_fu_445                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_14_ret_fu_449                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_13_ret_fu_453                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_12_ret_fu_457                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_3_ret_fu_461                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_2_ret_fu_465                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_1_ret_fu_469                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_0_ret_fu_473                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_4_ret_fu_477                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_5_ret_fu_487                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_6_ret_fu_497                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_7_ret_fu_507                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_8_ret_fu_517                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_9_ret_fu_527                         |    0    |    0    |    0    |
|          |                         kernel_data_V_4_10_ret_fu_537                        |    0    |    0    |    0    |
|extractvalue|                         kernel_data_V_4_11_ret_fu_547                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_16_ret_fu_557                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_17_ret_fu_567                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_18_ret_fu_577                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_19_ret_fu_587                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_20_ret_fu_597                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_21_ret_fu_607                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_22_ret_fu_617                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_23_ret_fu_627                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_28_ret_fu_637                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_29_ret_fu_647                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_30_ret_fu_657                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_31_ret_fu_667                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_32_ret_fu_677                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_33_ret_fu_687                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_34_ret_fu_697                        |    0    |    0    |    0    |
|          |                         kernel_data_V_4_35_ret_fu_707                        |    0    |    0    |    0    |
|          |                              res_out_0_V_fu_889                              |    0    |    0    |    0    |
|          |                              res_out_1_V_fu_893                              |    0    |    0    |    0    |
|          |                              res_out_2_V_fu_897                              |    0    |    0    |    0    |
|          |                              res_out_3_V_fu_901                              |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                  tmp_fu_741                                  |    0    |    0    |    0    |
|          |                                tmp_4506_fu_761                               |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                              |    0    |   2345  |  15485  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      and_ln289_8_reg_1085     |    1   |
|      icmp_ln313_reg_1089      |    1   |
| kernel_data_V_4_0_ret_reg_960 |    8   |
| kernel_data_V_4_10_ret_reg_995|    8   |
|kernel_data_V_4_11_ret_reg_1000|    8   |
| kernel_data_V_4_12_ret_reg_940|    8   |
| kernel_data_V_4_13_ret_reg_935|    8   |
| kernel_data_V_4_14_ret_reg_930|    8   |
| kernel_data_V_4_15_ret_reg_925|    8   |
|kernel_data_V_4_16_ret_reg_1005|    8   |
|kernel_data_V_4_17_ret_reg_1010|    8   |
|kernel_data_V_4_18_ret_reg_1015|    8   |
|kernel_data_V_4_19_ret_reg_1020|    8   |
| kernel_data_V_4_1_ret_reg_955 |    8   |
|kernel_data_V_4_20_ret_reg_1025|    8   |
|kernel_data_V_4_21_ret_reg_1030|    8   |
|kernel_data_V_4_22_ret_reg_1035|    8   |
|kernel_data_V_4_23_ret_reg_1040|    8   |
| kernel_data_V_4_24_ret_reg_920|    8   |
| kernel_data_V_4_25_ret_reg_915|    8   |
| kernel_data_V_4_26_ret_reg_910|    8   |
| kernel_data_V_4_27_ret_reg_905|    8   |
|kernel_data_V_4_28_ret_reg_1045|    8   |
|kernel_data_V_4_29_ret_reg_1050|    8   |
| kernel_data_V_4_2_ret_reg_950 |    8   |
|kernel_data_V_4_30_ret_reg_1055|    8   |
|kernel_data_V_4_31_ret_reg_1060|    8   |
|kernel_data_V_4_32_ret_reg_1065|    8   |
|kernel_data_V_4_33_ret_reg_1070|    8   |
|kernel_data_V_4_34_ret_reg_1075|    8   |
|kernel_data_V_4_35_ret_reg_1080|    8   |
| kernel_data_V_4_3_ret_reg_945 |    8   |
| kernel_data_V_4_4_ret_reg_965 |    8   |
| kernel_data_V_4_5_ret_reg_970 |    8   |
| kernel_data_V_4_6_ret_reg_975 |    8   |
| kernel_data_V_4_7_ret_reg_980 |    8   |
| kernel_data_V_4_8_ret_reg_985 |    8   |
| kernel_data_V_4_9_ret_reg_990 |    8   |
|      res_out_0_V_reg_1101     |    8   |
|      res_out_1_V_reg_1106     |    8   |
|      res_out_2_V_reg_1111     |    8   |
|      res_out_3_V_reg_1116     |    8   |
|     select_ln323_reg_1096     |   32   |
|       storemerge_reg_206      |   32   |
+-------------------------------+--------+
|             Total             |   386  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  2345  |  15485 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   386  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2731  |  15485 |
+-----------+--------+--------+--------+
