
test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af70  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800b030  0800b030  0001b030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b604  0800b604  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b604  0800b604  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b604  0800b604  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b604  0800b604  0001b604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b608  0800b608  0001b608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b60c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001d8  0800b7e4  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  0800b7e4  00020478  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d86  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca7  00000000  00000000  00029f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002bc30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e8  00000000  00000000  0002c710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e9fa  00000000  00000000  0002d0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d13e  00000000  00000000  0003baf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00049e26  00000000  00000000  00048c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00092a56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c44  00000000  00000000  00092aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b018 	.word	0x0800b018

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800b018 	.word	0x0800b018

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f9cd 	bl	80017dc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f91d 	bl	800168c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f9bf 	bl	80017dc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f9b5 	bl	80017dc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f945 	bl	8001710 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f93b 	bl	8001710 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fa27 	bl	8000904 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 f9b3 	bl	800082c <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fa19 	bl	8000904 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fa0f 	bl	8000904 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 f9bf 	bl	8000878 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 f9b5 	bl	8000878 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_d2uiz>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	2200      	movs	r2, #0
 8000520:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <__aeabi_d2uiz+0x38>)
 8000522:	0004      	movs	r4, r0
 8000524:	000d      	movs	r5, r1
 8000526:	f7ff ffb5 	bl	8000494 <__aeabi_dcmpge>
 800052a:	2800      	cmp	r0, #0
 800052c:	d104      	bne.n	8000538 <__aeabi_d2uiz+0x1c>
 800052e:	0020      	movs	r0, r4
 8000530:	0029      	movs	r1, r5
 8000532:	f001 ffd3 	bl	80024dc <__aeabi_d2iz>
 8000536:	bd70      	pop	{r4, r5, r6, pc}
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <__aeabi_d2uiz+0x38>)
 800053a:	2200      	movs	r2, #0
 800053c:	0020      	movs	r0, r4
 800053e:	0029      	movs	r1, r5
 8000540:	f001 fc1c 	bl	8001d7c <__aeabi_dsub>
 8000544:	f001 ffca 	bl	80024dc <__aeabi_d2iz>
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	469c      	mov	ip, r3
 800054e:	4460      	add	r0, ip
 8000550:	e7f1      	b.n	8000536 <__aeabi_d2uiz+0x1a>
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	41e00000 	.word	0x41e00000

08000558 <__aeabi_d2lz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	0005      	movs	r5, r0
 800055c:	000c      	movs	r4, r1
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	0028      	movs	r0, r5
 8000564:	0021      	movs	r1, r4
 8000566:	f7ff ff77 	bl	8000458 <__aeabi_dcmplt>
 800056a:	2800      	cmp	r0, #0
 800056c:	d108      	bne.n	8000580 <__aeabi_d2lz+0x28>
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f000 f80f 	bl	8000594 <__aeabi_d2ulz>
 8000576:	0002      	movs	r2, r0
 8000578:	000b      	movs	r3, r1
 800057a:	0010      	movs	r0, r2
 800057c:	0019      	movs	r1, r3
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	061b      	lsls	r3, r3, #24
 8000584:	18e1      	adds	r1, r4, r3
 8000586:	0028      	movs	r0, r5
 8000588:	f000 f804 	bl	8000594 <__aeabi_d2ulz>
 800058c:	2300      	movs	r3, #0
 800058e:	4242      	negs	r2, r0
 8000590:	418b      	sbcs	r3, r1
 8000592:	e7f2      	b.n	800057a <__aeabi_d2lz+0x22>

08000594 <__aeabi_d2ulz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	2200      	movs	r2, #0
 8000598:	4b0b      	ldr	r3, [pc, #44]	; (80005c8 <__aeabi_d2ulz+0x34>)
 800059a:	000d      	movs	r5, r1
 800059c:	0004      	movs	r4, r0
 800059e:	f001 f981 	bl	80018a4 <__aeabi_dmul>
 80005a2:	f7ff ffbb 	bl	800051c <__aeabi_d2uiz>
 80005a6:	0006      	movs	r6, r0
 80005a8:	f001 fffe 	bl	80025a8 <__aeabi_ui2d>
 80005ac:	2200      	movs	r2, #0
 80005ae:	4b07      	ldr	r3, [pc, #28]	; (80005cc <__aeabi_d2ulz+0x38>)
 80005b0:	f001 f978 	bl	80018a4 <__aeabi_dmul>
 80005b4:	0002      	movs	r2, r0
 80005b6:	000b      	movs	r3, r1
 80005b8:	0020      	movs	r0, r4
 80005ba:	0029      	movs	r1, r5
 80005bc:	f001 fbde 	bl	8001d7c <__aeabi_dsub>
 80005c0:	f7ff ffac 	bl	800051c <__aeabi_d2uiz>
 80005c4:	0031      	movs	r1, r6
 80005c6:	bd70      	pop	{r4, r5, r6, pc}
 80005c8:	3df00000 	.word	0x3df00000
 80005cc:	41f00000 	.word	0x41f00000

080005d0 <__aeabi_l2d>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	0006      	movs	r6, r0
 80005d4:	0008      	movs	r0, r1
 80005d6:	f001 ffb7 	bl	8002548 <__aeabi_i2d>
 80005da:	2200      	movs	r2, #0
 80005dc:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <__aeabi_l2d+0x28>)
 80005de:	f001 f961 	bl	80018a4 <__aeabi_dmul>
 80005e2:	000d      	movs	r5, r1
 80005e4:	0004      	movs	r4, r0
 80005e6:	0030      	movs	r0, r6
 80005e8:	f001 ffde 	bl	80025a8 <__aeabi_ui2d>
 80005ec:	002b      	movs	r3, r5
 80005ee:	0022      	movs	r2, r4
 80005f0:	f000 fa1a 	bl	8000a28 <__aeabi_dadd>
 80005f4:	bd70      	pop	{r4, r5, r6, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	41f00000 	.word	0x41f00000

080005fc <__aeabi_fdiv>:
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	464f      	mov	r7, r9
 8000600:	4646      	mov	r6, r8
 8000602:	46d6      	mov	lr, sl
 8000604:	0245      	lsls	r5, r0, #9
 8000606:	b5c0      	push	{r6, r7, lr}
 8000608:	0047      	lsls	r7, r0, #1
 800060a:	1c0c      	adds	r4, r1, #0
 800060c:	0a6d      	lsrs	r5, r5, #9
 800060e:	0e3f      	lsrs	r7, r7, #24
 8000610:	0fc6      	lsrs	r6, r0, #31
 8000612:	2f00      	cmp	r7, #0
 8000614:	d100      	bne.n	8000618 <__aeabi_fdiv+0x1c>
 8000616:	e070      	b.n	80006fa <__aeabi_fdiv+0xfe>
 8000618:	2fff      	cmp	r7, #255	; 0xff
 800061a:	d100      	bne.n	800061e <__aeabi_fdiv+0x22>
 800061c:	e075      	b.n	800070a <__aeabi_fdiv+0x10e>
 800061e:	00eb      	lsls	r3, r5, #3
 8000620:	2580      	movs	r5, #128	; 0x80
 8000622:	04ed      	lsls	r5, r5, #19
 8000624:	431d      	orrs	r5, r3
 8000626:	2300      	movs	r3, #0
 8000628:	4699      	mov	r9, r3
 800062a:	469a      	mov	sl, r3
 800062c:	3f7f      	subs	r7, #127	; 0x7f
 800062e:	0260      	lsls	r0, r4, #9
 8000630:	0a43      	lsrs	r3, r0, #9
 8000632:	4698      	mov	r8, r3
 8000634:	0063      	lsls	r3, r4, #1
 8000636:	0e1b      	lsrs	r3, r3, #24
 8000638:	0fe4      	lsrs	r4, r4, #31
 800063a:	2b00      	cmp	r3, #0
 800063c:	d04e      	beq.n	80006dc <__aeabi_fdiv+0xe0>
 800063e:	2bff      	cmp	r3, #255	; 0xff
 8000640:	d046      	beq.n	80006d0 <__aeabi_fdiv+0xd4>
 8000642:	4642      	mov	r2, r8
 8000644:	00d0      	lsls	r0, r2, #3
 8000646:	2280      	movs	r2, #128	; 0x80
 8000648:	04d2      	lsls	r2, r2, #19
 800064a:	4302      	orrs	r2, r0
 800064c:	4690      	mov	r8, r2
 800064e:	2200      	movs	r2, #0
 8000650:	3b7f      	subs	r3, #127	; 0x7f
 8000652:	0031      	movs	r1, r6
 8000654:	1aff      	subs	r7, r7, r3
 8000656:	464b      	mov	r3, r9
 8000658:	4061      	eors	r1, r4
 800065a:	b2c9      	uxtb	r1, r1
 800065c:	4313      	orrs	r3, r2
 800065e:	2b0f      	cmp	r3, #15
 8000660:	d900      	bls.n	8000664 <__aeabi_fdiv+0x68>
 8000662:	e0b5      	b.n	80007d0 <__aeabi_fdiv+0x1d4>
 8000664:	486e      	ldr	r0, [pc, #440]	; (8000820 <__aeabi_fdiv+0x224>)
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	58c3      	ldr	r3, [r0, r3]
 800066a:	469f      	mov	pc, r3
 800066c:	2300      	movs	r3, #0
 800066e:	4698      	mov	r8, r3
 8000670:	0026      	movs	r6, r4
 8000672:	4645      	mov	r5, r8
 8000674:	4692      	mov	sl, r2
 8000676:	4653      	mov	r3, sl
 8000678:	2b02      	cmp	r3, #2
 800067a:	d100      	bne.n	800067e <__aeabi_fdiv+0x82>
 800067c:	e089      	b.n	8000792 <__aeabi_fdiv+0x196>
 800067e:	2b03      	cmp	r3, #3
 8000680:	d100      	bne.n	8000684 <__aeabi_fdiv+0x88>
 8000682:	e09e      	b.n	80007c2 <__aeabi_fdiv+0x1c6>
 8000684:	2b01      	cmp	r3, #1
 8000686:	d018      	beq.n	80006ba <__aeabi_fdiv+0xbe>
 8000688:	003b      	movs	r3, r7
 800068a:	337f      	adds	r3, #127	; 0x7f
 800068c:	2b00      	cmp	r3, #0
 800068e:	dd69      	ble.n	8000764 <__aeabi_fdiv+0x168>
 8000690:	076a      	lsls	r2, r5, #29
 8000692:	d004      	beq.n	800069e <__aeabi_fdiv+0xa2>
 8000694:	220f      	movs	r2, #15
 8000696:	402a      	ands	r2, r5
 8000698:	2a04      	cmp	r2, #4
 800069a:	d000      	beq.n	800069e <__aeabi_fdiv+0xa2>
 800069c:	3504      	adds	r5, #4
 800069e:	012a      	lsls	r2, r5, #4
 80006a0:	d503      	bpl.n	80006aa <__aeabi_fdiv+0xae>
 80006a2:	4b60      	ldr	r3, [pc, #384]	; (8000824 <__aeabi_fdiv+0x228>)
 80006a4:	401d      	ands	r5, r3
 80006a6:	003b      	movs	r3, r7
 80006a8:	3380      	adds	r3, #128	; 0x80
 80006aa:	2bfe      	cmp	r3, #254	; 0xfe
 80006ac:	dd00      	ble.n	80006b0 <__aeabi_fdiv+0xb4>
 80006ae:	e070      	b.n	8000792 <__aeabi_fdiv+0x196>
 80006b0:	01ad      	lsls	r5, r5, #6
 80006b2:	0a6d      	lsrs	r5, r5, #9
 80006b4:	b2d8      	uxtb	r0, r3
 80006b6:	e002      	b.n	80006be <__aeabi_fdiv+0xc2>
 80006b8:	000e      	movs	r6, r1
 80006ba:	2000      	movs	r0, #0
 80006bc:	2500      	movs	r5, #0
 80006be:	05c0      	lsls	r0, r0, #23
 80006c0:	4328      	orrs	r0, r5
 80006c2:	07f6      	lsls	r6, r6, #31
 80006c4:	4330      	orrs	r0, r6
 80006c6:	bce0      	pop	{r5, r6, r7}
 80006c8:	46ba      	mov	sl, r7
 80006ca:	46b1      	mov	r9, r6
 80006cc:	46a8      	mov	r8, r5
 80006ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d0:	4643      	mov	r3, r8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d13f      	bne.n	8000756 <__aeabi_fdiv+0x15a>
 80006d6:	2202      	movs	r2, #2
 80006d8:	3fff      	subs	r7, #255	; 0xff
 80006da:	e003      	b.n	80006e4 <__aeabi_fdiv+0xe8>
 80006dc:	4643      	mov	r3, r8
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d12d      	bne.n	800073e <__aeabi_fdiv+0x142>
 80006e2:	2201      	movs	r2, #1
 80006e4:	0031      	movs	r1, r6
 80006e6:	464b      	mov	r3, r9
 80006e8:	4061      	eors	r1, r4
 80006ea:	b2c9      	uxtb	r1, r1
 80006ec:	4313      	orrs	r3, r2
 80006ee:	2b0f      	cmp	r3, #15
 80006f0:	d834      	bhi.n	800075c <__aeabi_fdiv+0x160>
 80006f2:	484d      	ldr	r0, [pc, #308]	; (8000828 <__aeabi_fdiv+0x22c>)
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	58c3      	ldr	r3, [r0, r3]
 80006f8:	469f      	mov	pc, r3
 80006fa:	2d00      	cmp	r5, #0
 80006fc:	d113      	bne.n	8000726 <__aeabi_fdiv+0x12a>
 80006fe:	2304      	movs	r3, #4
 8000700:	4699      	mov	r9, r3
 8000702:	3b03      	subs	r3, #3
 8000704:	2700      	movs	r7, #0
 8000706:	469a      	mov	sl, r3
 8000708:	e791      	b.n	800062e <__aeabi_fdiv+0x32>
 800070a:	2d00      	cmp	r5, #0
 800070c:	d105      	bne.n	800071a <__aeabi_fdiv+0x11e>
 800070e:	2308      	movs	r3, #8
 8000710:	4699      	mov	r9, r3
 8000712:	3b06      	subs	r3, #6
 8000714:	27ff      	movs	r7, #255	; 0xff
 8000716:	469a      	mov	sl, r3
 8000718:	e789      	b.n	800062e <__aeabi_fdiv+0x32>
 800071a:	230c      	movs	r3, #12
 800071c:	4699      	mov	r9, r3
 800071e:	3b09      	subs	r3, #9
 8000720:	27ff      	movs	r7, #255	; 0xff
 8000722:	469a      	mov	sl, r3
 8000724:	e783      	b.n	800062e <__aeabi_fdiv+0x32>
 8000726:	0028      	movs	r0, r5
 8000728:	f001 ffec 	bl	8002704 <__clzsi2>
 800072c:	2776      	movs	r7, #118	; 0x76
 800072e:	1f43      	subs	r3, r0, #5
 8000730:	409d      	lsls	r5, r3
 8000732:	2300      	movs	r3, #0
 8000734:	427f      	negs	r7, r7
 8000736:	4699      	mov	r9, r3
 8000738:	469a      	mov	sl, r3
 800073a:	1a3f      	subs	r7, r7, r0
 800073c:	e777      	b.n	800062e <__aeabi_fdiv+0x32>
 800073e:	4640      	mov	r0, r8
 8000740:	f001 ffe0 	bl	8002704 <__clzsi2>
 8000744:	4642      	mov	r2, r8
 8000746:	1f43      	subs	r3, r0, #5
 8000748:	409a      	lsls	r2, r3
 800074a:	2376      	movs	r3, #118	; 0x76
 800074c:	425b      	negs	r3, r3
 800074e:	4690      	mov	r8, r2
 8000750:	1a1b      	subs	r3, r3, r0
 8000752:	2200      	movs	r2, #0
 8000754:	e77d      	b.n	8000652 <__aeabi_fdiv+0x56>
 8000756:	23ff      	movs	r3, #255	; 0xff
 8000758:	2203      	movs	r2, #3
 800075a:	e77a      	b.n	8000652 <__aeabi_fdiv+0x56>
 800075c:	000e      	movs	r6, r1
 800075e:	20ff      	movs	r0, #255	; 0xff
 8000760:	2500      	movs	r5, #0
 8000762:	e7ac      	b.n	80006be <__aeabi_fdiv+0xc2>
 8000764:	2001      	movs	r0, #1
 8000766:	1ac0      	subs	r0, r0, r3
 8000768:	281b      	cmp	r0, #27
 800076a:	dca6      	bgt.n	80006ba <__aeabi_fdiv+0xbe>
 800076c:	379e      	adds	r7, #158	; 0x9e
 800076e:	002a      	movs	r2, r5
 8000770:	40bd      	lsls	r5, r7
 8000772:	40c2      	lsrs	r2, r0
 8000774:	1e6b      	subs	r3, r5, #1
 8000776:	419d      	sbcs	r5, r3
 8000778:	4315      	orrs	r5, r2
 800077a:	076b      	lsls	r3, r5, #29
 800077c:	d004      	beq.n	8000788 <__aeabi_fdiv+0x18c>
 800077e:	230f      	movs	r3, #15
 8000780:	402b      	ands	r3, r5
 8000782:	2b04      	cmp	r3, #4
 8000784:	d000      	beq.n	8000788 <__aeabi_fdiv+0x18c>
 8000786:	3504      	adds	r5, #4
 8000788:	016b      	lsls	r3, r5, #5
 800078a:	d544      	bpl.n	8000816 <__aeabi_fdiv+0x21a>
 800078c:	2001      	movs	r0, #1
 800078e:	2500      	movs	r5, #0
 8000790:	e795      	b.n	80006be <__aeabi_fdiv+0xc2>
 8000792:	20ff      	movs	r0, #255	; 0xff
 8000794:	2500      	movs	r5, #0
 8000796:	e792      	b.n	80006be <__aeabi_fdiv+0xc2>
 8000798:	2580      	movs	r5, #128	; 0x80
 800079a:	2600      	movs	r6, #0
 800079c:	20ff      	movs	r0, #255	; 0xff
 800079e:	03ed      	lsls	r5, r5, #15
 80007a0:	e78d      	b.n	80006be <__aeabi_fdiv+0xc2>
 80007a2:	2300      	movs	r3, #0
 80007a4:	4698      	mov	r8, r3
 80007a6:	2080      	movs	r0, #128	; 0x80
 80007a8:	03c0      	lsls	r0, r0, #15
 80007aa:	4205      	tst	r5, r0
 80007ac:	d009      	beq.n	80007c2 <__aeabi_fdiv+0x1c6>
 80007ae:	4643      	mov	r3, r8
 80007b0:	4203      	tst	r3, r0
 80007b2:	d106      	bne.n	80007c2 <__aeabi_fdiv+0x1c6>
 80007b4:	4645      	mov	r5, r8
 80007b6:	4305      	orrs	r5, r0
 80007b8:	026d      	lsls	r5, r5, #9
 80007ba:	0026      	movs	r6, r4
 80007bc:	20ff      	movs	r0, #255	; 0xff
 80007be:	0a6d      	lsrs	r5, r5, #9
 80007c0:	e77d      	b.n	80006be <__aeabi_fdiv+0xc2>
 80007c2:	2080      	movs	r0, #128	; 0x80
 80007c4:	03c0      	lsls	r0, r0, #15
 80007c6:	4305      	orrs	r5, r0
 80007c8:	026d      	lsls	r5, r5, #9
 80007ca:	20ff      	movs	r0, #255	; 0xff
 80007cc:	0a6d      	lsrs	r5, r5, #9
 80007ce:	e776      	b.n	80006be <__aeabi_fdiv+0xc2>
 80007d0:	4642      	mov	r2, r8
 80007d2:	016b      	lsls	r3, r5, #5
 80007d4:	0150      	lsls	r0, r2, #5
 80007d6:	4283      	cmp	r3, r0
 80007d8:	d219      	bcs.n	800080e <__aeabi_fdiv+0x212>
 80007da:	221b      	movs	r2, #27
 80007dc:	2500      	movs	r5, #0
 80007de:	3f01      	subs	r7, #1
 80007e0:	2601      	movs	r6, #1
 80007e2:	001c      	movs	r4, r3
 80007e4:	006d      	lsls	r5, r5, #1
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	2c00      	cmp	r4, #0
 80007ea:	db01      	blt.n	80007f0 <__aeabi_fdiv+0x1f4>
 80007ec:	4298      	cmp	r0, r3
 80007ee:	d801      	bhi.n	80007f4 <__aeabi_fdiv+0x1f8>
 80007f0:	1a1b      	subs	r3, r3, r0
 80007f2:	4335      	orrs	r5, r6
 80007f4:	3a01      	subs	r2, #1
 80007f6:	2a00      	cmp	r2, #0
 80007f8:	d1f3      	bne.n	80007e2 <__aeabi_fdiv+0x1e6>
 80007fa:	1e5a      	subs	r2, r3, #1
 80007fc:	4193      	sbcs	r3, r2
 80007fe:	431d      	orrs	r5, r3
 8000800:	003b      	movs	r3, r7
 8000802:	337f      	adds	r3, #127	; 0x7f
 8000804:	000e      	movs	r6, r1
 8000806:	2b00      	cmp	r3, #0
 8000808:	dd00      	ble.n	800080c <__aeabi_fdiv+0x210>
 800080a:	e741      	b.n	8000690 <__aeabi_fdiv+0x94>
 800080c:	e7aa      	b.n	8000764 <__aeabi_fdiv+0x168>
 800080e:	221a      	movs	r2, #26
 8000810:	2501      	movs	r5, #1
 8000812:	1a1b      	subs	r3, r3, r0
 8000814:	e7e4      	b.n	80007e0 <__aeabi_fdiv+0x1e4>
 8000816:	01ad      	lsls	r5, r5, #6
 8000818:	2000      	movs	r0, #0
 800081a:	0a6d      	lsrs	r5, r5, #9
 800081c:	e74f      	b.n	80006be <__aeabi_fdiv+0xc2>
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	0800b050 	.word	0x0800b050
 8000824:	f7ffffff 	.word	0xf7ffffff
 8000828:	0800b090 	.word	0x0800b090

0800082c <__eqsf2>:
 800082c:	b570      	push	{r4, r5, r6, lr}
 800082e:	0042      	lsls	r2, r0, #1
 8000830:	0245      	lsls	r5, r0, #9
 8000832:	024e      	lsls	r6, r1, #9
 8000834:	004c      	lsls	r4, r1, #1
 8000836:	0fc3      	lsrs	r3, r0, #31
 8000838:	0a6d      	lsrs	r5, r5, #9
 800083a:	2001      	movs	r0, #1
 800083c:	0e12      	lsrs	r2, r2, #24
 800083e:	0a76      	lsrs	r6, r6, #9
 8000840:	0e24      	lsrs	r4, r4, #24
 8000842:	0fc9      	lsrs	r1, r1, #31
 8000844:	2aff      	cmp	r2, #255	; 0xff
 8000846:	d006      	beq.n	8000856 <__eqsf2+0x2a>
 8000848:	2cff      	cmp	r4, #255	; 0xff
 800084a:	d003      	beq.n	8000854 <__eqsf2+0x28>
 800084c:	42a2      	cmp	r2, r4
 800084e:	d101      	bne.n	8000854 <__eqsf2+0x28>
 8000850:	42b5      	cmp	r5, r6
 8000852:	d006      	beq.n	8000862 <__eqsf2+0x36>
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	2d00      	cmp	r5, #0
 8000858:	d1fc      	bne.n	8000854 <__eqsf2+0x28>
 800085a:	2cff      	cmp	r4, #255	; 0xff
 800085c:	d1fa      	bne.n	8000854 <__eqsf2+0x28>
 800085e:	2e00      	cmp	r6, #0
 8000860:	d1f8      	bne.n	8000854 <__eqsf2+0x28>
 8000862:	428b      	cmp	r3, r1
 8000864:	d006      	beq.n	8000874 <__eqsf2+0x48>
 8000866:	2001      	movs	r0, #1
 8000868:	2a00      	cmp	r2, #0
 800086a:	d1f3      	bne.n	8000854 <__eqsf2+0x28>
 800086c:	0028      	movs	r0, r5
 800086e:	1e43      	subs	r3, r0, #1
 8000870:	4198      	sbcs	r0, r3
 8000872:	e7ef      	b.n	8000854 <__eqsf2+0x28>
 8000874:	2000      	movs	r0, #0
 8000876:	e7ed      	b.n	8000854 <__eqsf2+0x28>

08000878 <__gesf2>:
 8000878:	b570      	push	{r4, r5, r6, lr}
 800087a:	0042      	lsls	r2, r0, #1
 800087c:	0245      	lsls	r5, r0, #9
 800087e:	024e      	lsls	r6, r1, #9
 8000880:	004c      	lsls	r4, r1, #1
 8000882:	0fc3      	lsrs	r3, r0, #31
 8000884:	0a6d      	lsrs	r5, r5, #9
 8000886:	0e12      	lsrs	r2, r2, #24
 8000888:	0a76      	lsrs	r6, r6, #9
 800088a:	0e24      	lsrs	r4, r4, #24
 800088c:	0fc8      	lsrs	r0, r1, #31
 800088e:	2aff      	cmp	r2, #255	; 0xff
 8000890:	d01b      	beq.n	80008ca <__gesf2+0x52>
 8000892:	2cff      	cmp	r4, #255	; 0xff
 8000894:	d00e      	beq.n	80008b4 <__gesf2+0x3c>
 8000896:	2a00      	cmp	r2, #0
 8000898:	d11b      	bne.n	80008d2 <__gesf2+0x5a>
 800089a:	2c00      	cmp	r4, #0
 800089c:	d101      	bne.n	80008a2 <__gesf2+0x2a>
 800089e:	2e00      	cmp	r6, #0
 80008a0:	d01c      	beq.n	80008dc <__gesf2+0x64>
 80008a2:	2d00      	cmp	r5, #0
 80008a4:	d00c      	beq.n	80008c0 <__gesf2+0x48>
 80008a6:	4283      	cmp	r3, r0
 80008a8:	d01c      	beq.n	80008e4 <__gesf2+0x6c>
 80008aa:	2102      	movs	r1, #2
 80008ac:	1e58      	subs	r0, r3, #1
 80008ae:	4008      	ands	r0, r1
 80008b0:	3801      	subs	r0, #1
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	2e00      	cmp	r6, #0
 80008b6:	d122      	bne.n	80008fe <__gesf2+0x86>
 80008b8:	2a00      	cmp	r2, #0
 80008ba:	d1f4      	bne.n	80008a6 <__gesf2+0x2e>
 80008bc:	2d00      	cmp	r5, #0
 80008be:	d1f2      	bne.n	80008a6 <__gesf2+0x2e>
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d1f6      	bne.n	80008b2 <__gesf2+0x3a>
 80008c4:	2001      	movs	r0, #1
 80008c6:	4240      	negs	r0, r0
 80008c8:	e7f3      	b.n	80008b2 <__gesf2+0x3a>
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d117      	bne.n	80008fe <__gesf2+0x86>
 80008ce:	2cff      	cmp	r4, #255	; 0xff
 80008d0:	d0f0      	beq.n	80008b4 <__gesf2+0x3c>
 80008d2:	2c00      	cmp	r4, #0
 80008d4:	d1e7      	bne.n	80008a6 <__gesf2+0x2e>
 80008d6:	2e00      	cmp	r6, #0
 80008d8:	d1e5      	bne.n	80008a6 <__gesf2+0x2e>
 80008da:	e7e6      	b.n	80008aa <__gesf2+0x32>
 80008dc:	2000      	movs	r0, #0
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d0e7      	beq.n	80008b2 <__gesf2+0x3a>
 80008e2:	e7e2      	b.n	80008aa <__gesf2+0x32>
 80008e4:	42a2      	cmp	r2, r4
 80008e6:	dc05      	bgt.n	80008f4 <__gesf2+0x7c>
 80008e8:	dbea      	blt.n	80008c0 <__gesf2+0x48>
 80008ea:	42b5      	cmp	r5, r6
 80008ec:	d802      	bhi.n	80008f4 <__gesf2+0x7c>
 80008ee:	d3e7      	bcc.n	80008c0 <__gesf2+0x48>
 80008f0:	2000      	movs	r0, #0
 80008f2:	e7de      	b.n	80008b2 <__gesf2+0x3a>
 80008f4:	4243      	negs	r3, r0
 80008f6:	4158      	adcs	r0, r3
 80008f8:	0040      	lsls	r0, r0, #1
 80008fa:	3801      	subs	r0, #1
 80008fc:	e7d9      	b.n	80008b2 <__gesf2+0x3a>
 80008fe:	2002      	movs	r0, #2
 8000900:	4240      	negs	r0, r0
 8000902:	e7d6      	b.n	80008b2 <__gesf2+0x3a>

08000904 <__lesf2>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	0042      	lsls	r2, r0, #1
 8000908:	0245      	lsls	r5, r0, #9
 800090a:	024e      	lsls	r6, r1, #9
 800090c:	004c      	lsls	r4, r1, #1
 800090e:	0fc3      	lsrs	r3, r0, #31
 8000910:	0a6d      	lsrs	r5, r5, #9
 8000912:	0e12      	lsrs	r2, r2, #24
 8000914:	0a76      	lsrs	r6, r6, #9
 8000916:	0e24      	lsrs	r4, r4, #24
 8000918:	0fc8      	lsrs	r0, r1, #31
 800091a:	2aff      	cmp	r2, #255	; 0xff
 800091c:	d00b      	beq.n	8000936 <__lesf2+0x32>
 800091e:	2cff      	cmp	r4, #255	; 0xff
 8000920:	d00d      	beq.n	800093e <__lesf2+0x3a>
 8000922:	2a00      	cmp	r2, #0
 8000924:	d11f      	bne.n	8000966 <__lesf2+0x62>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d116      	bne.n	8000958 <__lesf2+0x54>
 800092a:	2e00      	cmp	r6, #0
 800092c:	d114      	bne.n	8000958 <__lesf2+0x54>
 800092e:	2000      	movs	r0, #0
 8000930:	2d00      	cmp	r5, #0
 8000932:	d010      	beq.n	8000956 <__lesf2+0x52>
 8000934:	e009      	b.n	800094a <__lesf2+0x46>
 8000936:	2d00      	cmp	r5, #0
 8000938:	d10c      	bne.n	8000954 <__lesf2+0x50>
 800093a:	2cff      	cmp	r4, #255	; 0xff
 800093c:	d113      	bne.n	8000966 <__lesf2+0x62>
 800093e:	2e00      	cmp	r6, #0
 8000940:	d108      	bne.n	8000954 <__lesf2+0x50>
 8000942:	2a00      	cmp	r2, #0
 8000944:	d008      	beq.n	8000958 <__lesf2+0x54>
 8000946:	4283      	cmp	r3, r0
 8000948:	d012      	beq.n	8000970 <__lesf2+0x6c>
 800094a:	2102      	movs	r1, #2
 800094c:	1e58      	subs	r0, r3, #1
 800094e:	4008      	ands	r0, r1
 8000950:	3801      	subs	r0, #1
 8000952:	e000      	b.n	8000956 <__lesf2+0x52>
 8000954:	2002      	movs	r0, #2
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	2d00      	cmp	r5, #0
 800095a:	d1f4      	bne.n	8000946 <__lesf2+0x42>
 800095c:	2800      	cmp	r0, #0
 800095e:	d1fa      	bne.n	8000956 <__lesf2+0x52>
 8000960:	2001      	movs	r0, #1
 8000962:	4240      	negs	r0, r0
 8000964:	e7f7      	b.n	8000956 <__lesf2+0x52>
 8000966:	2c00      	cmp	r4, #0
 8000968:	d1ed      	bne.n	8000946 <__lesf2+0x42>
 800096a:	2e00      	cmp	r6, #0
 800096c:	d1eb      	bne.n	8000946 <__lesf2+0x42>
 800096e:	e7ec      	b.n	800094a <__lesf2+0x46>
 8000970:	42a2      	cmp	r2, r4
 8000972:	dc05      	bgt.n	8000980 <__lesf2+0x7c>
 8000974:	dbf2      	blt.n	800095c <__lesf2+0x58>
 8000976:	42b5      	cmp	r5, r6
 8000978:	d802      	bhi.n	8000980 <__lesf2+0x7c>
 800097a:	d3ef      	bcc.n	800095c <__lesf2+0x58>
 800097c:	2000      	movs	r0, #0
 800097e:	e7ea      	b.n	8000956 <__lesf2+0x52>
 8000980:	4243      	negs	r3, r0
 8000982:	4158      	adcs	r0, r3
 8000984:	0040      	lsls	r0, r0, #1
 8000986:	3801      	subs	r0, #1
 8000988:	e7e5      	b.n	8000956 <__lesf2+0x52>
 800098a:	46c0      	nop			; (mov r8, r8)

0800098c <__aeabi_i2f>:
 800098c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800098e:	2800      	cmp	r0, #0
 8000990:	d013      	beq.n	80009ba <__aeabi_i2f+0x2e>
 8000992:	17c3      	asrs	r3, r0, #31
 8000994:	18c6      	adds	r6, r0, r3
 8000996:	405e      	eors	r6, r3
 8000998:	0fc4      	lsrs	r4, r0, #31
 800099a:	0030      	movs	r0, r6
 800099c:	f001 feb2 	bl	8002704 <__clzsi2>
 80009a0:	239e      	movs	r3, #158	; 0x9e
 80009a2:	0005      	movs	r5, r0
 80009a4:	1a1b      	subs	r3, r3, r0
 80009a6:	2b96      	cmp	r3, #150	; 0x96
 80009a8:	dc0f      	bgt.n	80009ca <__aeabi_i2f+0x3e>
 80009aa:	2808      	cmp	r0, #8
 80009ac:	dd01      	ble.n	80009b2 <__aeabi_i2f+0x26>
 80009ae:	3d08      	subs	r5, #8
 80009b0:	40ae      	lsls	r6, r5
 80009b2:	0276      	lsls	r6, r6, #9
 80009b4:	0a76      	lsrs	r6, r6, #9
 80009b6:	b2d8      	uxtb	r0, r3
 80009b8:	e002      	b.n	80009c0 <__aeabi_i2f+0x34>
 80009ba:	2400      	movs	r4, #0
 80009bc:	2000      	movs	r0, #0
 80009be:	2600      	movs	r6, #0
 80009c0:	05c0      	lsls	r0, r0, #23
 80009c2:	4330      	orrs	r0, r6
 80009c4:	07e4      	lsls	r4, r4, #31
 80009c6:	4320      	orrs	r0, r4
 80009c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009ca:	2b99      	cmp	r3, #153	; 0x99
 80009cc:	dd0c      	ble.n	80009e8 <__aeabi_i2f+0x5c>
 80009ce:	2205      	movs	r2, #5
 80009d0:	0031      	movs	r1, r6
 80009d2:	1a12      	subs	r2, r2, r0
 80009d4:	40d1      	lsrs	r1, r2
 80009d6:	000a      	movs	r2, r1
 80009d8:	0001      	movs	r1, r0
 80009da:	0030      	movs	r0, r6
 80009dc:	311b      	adds	r1, #27
 80009de:	4088      	lsls	r0, r1
 80009e0:	1e41      	subs	r1, r0, #1
 80009e2:	4188      	sbcs	r0, r1
 80009e4:	4302      	orrs	r2, r0
 80009e6:	0016      	movs	r6, r2
 80009e8:	2d05      	cmp	r5, #5
 80009ea:	dc12      	bgt.n	8000a12 <__aeabi_i2f+0x86>
 80009ec:	0031      	movs	r1, r6
 80009ee:	4f0d      	ldr	r7, [pc, #52]	; (8000a24 <__aeabi_i2f+0x98>)
 80009f0:	4039      	ands	r1, r7
 80009f2:	0772      	lsls	r2, r6, #29
 80009f4:	d009      	beq.n	8000a0a <__aeabi_i2f+0x7e>
 80009f6:	200f      	movs	r0, #15
 80009f8:	4030      	ands	r0, r6
 80009fa:	2804      	cmp	r0, #4
 80009fc:	d005      	beq.n	8000a0a <__aeabi_i2f+0x7e>
 80009fe:	3104      	adds	r1, #4
 8000a00:	014a      	lsls	r2, r1, #5
 8000a02:	d502      	bpl.n	8000a0a <__aeabi_i2f+0x7e>
 8000a04:	239f      	movs	r3, #159	; 0x9f
 8000a06:	4039      	ands	r1, r7
 8000a08:	1b5b      	subs	r3, r3, r5
 8000a0a:	0189      	lsls	r1, r1, #6
 8000a0c:	0a4e      	lsrs	r6, r1, #9
 8000a0e:	b2d8      	uxtb	r0, r3
 8000a10:	e7d6      	b.n	80009c0 <__aeabi_i2f+0x34>
 8000a12:	1f6a      	subs	r2, r5, #5
 8000a14:	4096      	lsls	r6, r2
 8000a16:	0031      	movs	r1, r6
 8000a18:	4f02      	ldr	r7, [pc, #8]	; (8000a24 <__aeabi_i2f+0x98>)
 8000a1a:	4039      	ands	r1, r7
 8000a1c:	0772      	lsls	r2, r6, #29
 8000a1e:	d0f4      	beq.n	8000a0a <__aeabi_i2f+0x7e>
 8000a20:	e7e9      	b.n	80009f6 <__aeabi_i2f+0x6a>
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	fbffffff 	.word	0xfbffffff

08000a28 <__aeabi_dadd>:
 8000a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2a:	464f      	mov	r7, r9
 8000a2c:	4646      	mov	r6, r8
 8000a2e:	46d6      	mov	lr, sl
 8000a30:	000d      	movs	r5, r1
 8000a32:	0004      	movs	r4, r0
 8000a34:	b5c0      	push	{r6, r7, lr}
 8000a36:	001f      	movs	r7, r3
 8000a38:	0011      	movs	r1, r2
 8000a3a:	0328      	lsls	r0, r5, #12
 8000a3c:	0f62      	lsrs	r2, r4, #29
 8000a3e:	0a40      	lsrs	r0, r0, #9
 8000a40:	4310      	orrs	r0, r2
 8000a42:	007a      	lsls	r2, r7, #1
 8000a44:	0d52      	lsrs	r2, r2, #21
 8000a46:	00e3      	lsls	r3, r4, #3
 8000a48:	033c      	lsls	r4, r7, #12
 8000a4a:	4691      	mov	r9, r2
 8000a4c:	0a64      	lsrs	r4, r4, #9
 8000a4e:	0ffa      	lsrs	r2, r7, #31
 8000a50:	0f4f      	lsrs	r7, r1, #29
 8000a52:	006e      	lsls	r6, r5, #1
 8000a54:	4327      	orrs	r7, r4
 8000a56:	4692      	mov	sl, r2
 8000a58:	46b8      	mov	r8, r7
 8000a5a:	0d76      	lsrs	r6, r6, #21
 8000a5c:	0fed      	lsrs	r5, r5, #31
 8000a5e:	00c9      	lsls	r1, r1, #3
 8000a60:	4295      	cmp	r5, r2
 8000a62:	d100      	bne.n	8000a66 <__aeabi_dadd+0x3e>
 8000a64:	e099      	b.n	8000b9a <__aeabi_dadd+0x172>
 8000a66:	464c      	mov	r4, r9
 8000a68:	1b34      	subs	r4, r6, r4
 8000a6a:	46a4      	mov	ip, r4
 8000a6c:	2c00      	cmp	r4, #0
 8000a6e:	dc00      	bgt.n	8000a72 <__aeabi_dadd+0x4a>
 8000a70:	e07c      	b.n	8000b6c <__aeabi_dadd+0x144>
 8000a72:	464a      	mov	r2, r9
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x52>
 8000a78:	e0b8      	b.n	8000bec <__aeabi_dadd+0x1c4>
 8000a7a:	4ac5      	ldr	r2, [pc, #788]	; (8000d90 <__aeabi_dadd+0x368>)
 8000a7c:	4296      	cmp	r6, r2
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_dadd+0x5a>
 8000a80:	e11c      	b.n	8000cbc <__aeabi_dadd+0x294>
 8000a82:	2280      	movs	r2, #128	; 0x80
 8000a84:	003c      	movs	r4, r7
 8000a86:	0412      	lsls	r2, r2, #16
 8000a88:	4314      	orrs	r4, r2
 8000a8a:	46a0      	mov	r8, r4
 8000a8c:	4662      	mov	r2, ip
 8000a8e:	2a38      	cmp	r2, #56	; 0x38
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_dadd+0x6c>
 8000a92:	e161      	b.n	8000d58 <__aeabi_dadd+0x330>
 8000a94:	2a1f      	cmp	r2, #31
 8000a96:	dd00      	ble.n	8000a9a <__aeabi_dadd+0x72>
 8000a98:	e1cc      	b.n	8000e34 <__aeabi_dadd+0x40c>
 8000a9a:	4664      	mov	r4, ip
 8000a9c:	2220      	movs	r2, #32
 8000a9e:	1b12      	subs	r2, r2, r4
 8000aa0:	4644      	mov	r4, r8
 8000aa2:	4094      	lsls	r4, r2
 8000aa4:	000f      	movs	r7, r1
 8000aa6:	46a1      	mov	r9, r4
 8000aa8:	4664      	mov	r4, ip
 8000aaa:	4091      	lsls	r1, r2
 8000aac:	40e7      	lsrs	r7, r4
 8000aae:	464c      	mov	r4, r9
 8000ab0:	1e4a      	subs	r2, r1, #1
 8000ab2:	4191      	sbcs	r1, r2
 8000ab4:	433c      	orrs	r4, r7
 8000ab6:	4642      	mov	r2, r8
 8000ab8:	4321      	orrs	r1, r4
 8000aba:	4664      	mov	r4, ip
 8000abc:	40e2      	lsrs	r2, r4
 8000abe:	1a80      	subs	r0, r0, r2
 8000ac0:	1a5c      	subs	r4, r3, r1
 8000ac2:	42a3      	cmp	r3, r4
 8000ac4:	419b      	sbcs	r3, r3
 8000ac6:	425f      	negs	r7, r3
 8000ac8:	1bc7      	subs	r7, r0, r7
 8000aca:	023b      	lsls	r3, r7, #8
 8000acc:	d400      	bmi.n	8000ad0 <__aeabi_dadd+0xa8>
 8000ace:	e0d0      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8000ad0:	027f      	lsls	r7, r7, #9
 8000ad2:	0a7f      	lsrs	r7, r7, #9
 8000ad4:	2f00      	cmp	r7, #0
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dadd+0xb2>
 8000ad8:	e0ff      	b.n	8000cda <__aeabi_dadd+0x2b2>
 8000ada:	0038      	movs	r0, r7
 8000adc:	f001 fe12 	bl	8002704 <__clzsi2>
 8000ae0:	0001      	movs	r1, r0
 8000ae2:	3908      	subs	r1, #8
 8000ae4:	2320      	movs	r3, #32
 8000ae6:	0022      	movs	r2, r4
 8000ae8:	1a5b      	subs	r3, r3, r1
 8000aea:	408f      	lsls	r7, r1
 8000aec:	40da      	lsrs	r2, r3
 8000aee:	408c      	lsls	r4, r1
 8000af0:	4317      	orrs	r7, r2
 8000af2:	42b1      	cmp	r1, r6
 8000af4:	da00      	bge.n	8000af8 <__aeabi_dadd+0xd0>
 8000af6:	e0ff      	b.n	8000cf8 <__aeabi_dadd+0x2d0>
 8000af8:	1b89      	subs	r1, r1, r6
 8000afa:	1c4b      	adds	r3, r1, #1
 8000afc:	2b1f      	cmp	r3, #31
 8000afe:	dd00      	ble.n	8000b02 <__aeabi_dadd+0xda>
 8000b00:	e0a8      	b.n	8000c54 <__aeabi_dadd+0x22c>
 8000b02:	2220      	movs	r2, #32
 8000b04:	0039      	movs	r1, r7
 8000b06:	1ad2      	subs	r2, r2, r3
 8000b08:	0020      	movs	r0, r4
 8000b0a:	4094      	lsls	r4, r2
 8000b0c:	4091      	lsls	r1, r2
 8000b0e:	40d8      	lsrs	r0, r3
 8000b10:	1e62      	subs	r2, r4, #1
 8000b12:	4194      	sbcs	r4, r2
 8000b14:	40df      	lsrs	r7, r3
 8000b16:	2600      	movs	r6, #0
 8000b18:	4301      	orrs	r1, r0
 8000b1a:	430c      	orrs	r4, r1
 8000b1c:	0763      	lsls	r3, r4, #29
 8000b1e:	d009      	beq.n	8000b34 <__aeabi_dadd+0x10c>
 8000b20:	230f      	movs	r3, #15
 8000b22:	4023      	ands	r3, r4
 8000b24:	2b04      	cmp	r3, #4
 8000b26:	d005      	beq.n	8000b34 <__aeabi_dadd+0x10c>
 8000b28:	1d23      	adds	r3, r4, #4
 8000b2a:	42a3      	cmp	r3, r4
 8000b2c:	41a4      	sbcs	r4, r4
 8000b2e:	4264      	negs	r4, r4
 8000b30:	193f      	adds	r7, r7, r4
 8000b32:	001c      	movs	r4, r3
 8000b34:	023b      	lsls	r3, r7, #8
 8000b36:	d400      	bmi.n	8000b3a <__aeabi_dadd+0x112>
 8000b38:	e09e      	b.n	8000c78 <__aeabi_dadd+0x250>
 8000b3a:	4b95      	ldr	r3, [pc, #596]	; (8000d90 <__aeabi_dadd+0x368>)
 8000b3c:	3601      	adds	r6, #1
 8000b3e:	429e      	cmp	r6, r3
 8000b40:	d100      	bne.n	8000b44 <__aeabi_dadd+0x11c>
 8000b42:	e0b7      	b.n	8000cb4 <__aeabi_dadd+0x28c>
 8000b44:	4a93      	ldr	r2, [pc, #588]	; (8000d94 <__aeabi_dadd+0x36c>)
 8000b46:	08e4      	lsrs	r4, r4, #3
 8000b48:	4017      	ands	r7, r2
 8000b4a:	077b      	lsls	r3, r7, #29
 8000b4c:	0571      	lsls	r1, r6, #21
 8000b4e:	027f      	lsls	r7, r7, #9
 8000b50:	4323      	orrs	r3, r4
 8000b52:	0b3f      	lsrs	r7, r7, #12
 8000b54:	0d4a      	lsrs	r2, r1, #21
 8000b56:	0512      	lsls	r2, r2, #20
 8000b58:	433a      	orrs	r2, r7
 8000b5a:	07ed      	lsls	r5, r5, #31
 8000b5c:	432a      	orrs	r2, r5
 8000b5e:	0018      	movs	r0, r3
 8000b60:	0011      	movs	r1, r2
 8000b62:	bce0      	pop	{r5, r6, r7}
 8000b64:	46ba      	mov	sl, r7
 8000b66:	46b1      	mov	r9, r6
 8000b68:	46a8      	mov	r8, r5
 8000b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b6c:	2c00      	cmp	r4, #0
 8000b6e:	d04b      	beq.n	8000c08 <__aeabi_dadd+0x1e0>
 8000b70:	464c      	mov	r4, r9
 8000b72:	1ba4      	subs	r4, r4, r6
 8000b74:	46a4      	mov	ip, r4
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d000      	beq.n	8000b7c <__aeabi_dadd+0x154>
 8000b7a:	e123      	b.n	8000dc4 <__aeabi_dadd+0x39c>
 8000b7c:	0004      	movs	r4, r0
 8000b7e:	431c      	orrs	r4, r3
 8000b80:	d100      	bne.n	8000b84 <__aeabi_dadd+0x15c>
 8000b82:	e1af      	b.n	8000ee4 <__aeabi_dadd+0x4bc>
 8000b84:	4662      	mov	r2, ip
 8000b86:	1e54      	subs	r4, r2, #1
 8000b88:	2a01      	cmp	r2, #1
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_dadd+0x166>
 8000b8c:	e215      	b.n	8000fba <__aeabi_dadd+0x592>
 8000b8e:	4d80      	ldr	r5, [pc, #512]	; (8000d90 <__aeabi_dadd+0x368>)
 8000b90:	45ac      	cmp	ip, r5
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x16e>
 8000b94:	e1c8      	b.n	8000f28 <__aeabi_dadd+0x500>
 8000b96:	46a4      	mov	ip, r4
 8000b98:	e11b      	b.n	8000dd2 <__aeabi_dadd+0x3aa>
 8000b9a:	464a      	mov	r2, r9
 8000b9c:	1ab2      	subs	r2, r6, r2
 8000b9e:	4694      	mov	ip, r2
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	dc00      	bgt.n	8000ba6 <__aeabi_dadd+0x17e>
 8000ba4:	e0ac      	b.n	8000d00 <__aeabi_dadd+0x2d8>
 8000ba6:	464a      	mov	r2, r9
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	d043      	beq.n	8000c34 <__aeabi_dadd+0x20c>
 8000bac:	4a78      	ldr	r2, [pc, #480]	; (8000d90 <__aeabi_dadd+0x368>)
 8000bae:	4296      	cmp	r6, r2
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_dadd+0x18c>
 8000bb2:	e1af      	b.n	8000f14 <__aeabi_dadd+0x4ec>
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	003c      	movs	r4, r7
 8000bb8:	0412      	lsls	r2, r2, #16
 8000bba:	4314      	orrs	r4, r2
 8000bbc:	46a0      	mov	r8, r4
 8000bbe:	4662      	mov	r2, ip
 8000bc0:	2a38      	cmp	r2, #56	; 0x38
 8000bc2:	dc67      	bgt.n	8000c94 <__aeabi_dadd+0x26c>
 8000bc4:	2a1f      	cmp	r2, #31
 8000bc6:	dc00      	bgt.n	8000bca <__aeabi_dadd+0x1a2>
 8000bc8:	e15f      	b.n	8000e8a <__aeabi_dadd+0x462>
 8000bca:	4647      	mov	r7, r8
 8000bcc:	3a20      	subs	r2, #32
 8000bce:	40d7      	lsrs	r7, r2
 8000bd0:	4662      	mov	r2, ip
 8000bd2:	2a20      	cmp	r2, #32
 8000bd4:	d005      	beq.n	8000be2 <__aeabi_dadd+0x1ba>
 8000bd6:	4664      	mov	r4, ip
 8000bd8:	2240      	movs	r2, #64	; 0x40
 8000bda:	1b12      	subs	r2, r2, r4
 8000bdc:	4644      	mov	r4, r8
 8000bde:	4094      	lsls	r4, r2
 8000be0:	4321      	orrs	r1, r4
 8000be2:	1e4a      	subs	r2, r1, #1
 8000be4:	4191      	sbcs	r1, r2
 8000be6:	000c      	movs	r4, r1
 8000be8:	433c      	orrs	r4, r7
 8000bea:	e057      	b.n	8000c9c <__aeabi_dadd+0x274>
 8000bec:	003a      	movs	r2, r7
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_dadd+0x1cc>
 8000bf2:	e105      	b.n	8000e00 <__aeabi_dadd+0x3d8>
 8000bf4:	0022      	movs	r2, r4
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	2c01      	cmp	r4, #1
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x1d6>
 8000bfc:	e182      	b.n	8000f04 <__aeabi_dadd+0x4dc>
 8000bfe:	4c64      	ldr	r4, [pc, #400]	; (8000d90 <__aeabi_dadd+0x368>)
 8000c00:	45a4      	cmp	ip, r4
 8000c02:	d05b      	beq.n	8000cbc <__aeabi_dadd+0x294>
 8000c04:	4694      	mov	ip, r2
 8000c06:	e741      	b.n	8000a8c <__aeabi_dadd+0x64>
 8000c08:	4c63      	ldr	r4, [pc, #396]	; (8000d98 <__aeabi_dadd+0x370>)
 8000c0a:	1c77      	adds	r7, r6, #1
 8000c0c:	4227      	tst	r7, r4
 8000c0e:	d000      	beq.n	8000c12 <__aeabi_dadd+0x1ea>
 8000c10:	e0c4      	b.n	8000d9c <__aeabi_dadd+0x374>
 8000c12:	0004      	movs	r4, r0
 8000c14:	431c      	orrs	r4, r3
 8000c16:	2e00      	cmp	r6, #0
 8000c18:	d000      	beq.n	8000c1c <__aeabi_dadd+0x1f4>
 8000c1a:	e169      	b.n	8000ef0 <__aeabi_dadd+0x4c8>
 8000c1c:	2c00      	cmp	r4, #0
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x1fa>
 8000c20:	e1bf      	b.n	8000fa2 <__aeabi_dadd+0x57a>
 8000c22:	4644      	mov	r4, r8
 8000c24:	430c      	orrs	r4, r1
 8000c26:	d000      	beq.n	8000c2a <__aeabi_dadd+0x202>
 8000c28:	e1d0      	b.n	8000fcc <__aeabi_dadd+0x5a4>
 8000c2a:	0742      	lsls	r2, r0, #29
 8000c2c:	08db      	lsrs	r3, r3, #3
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	08c0      	lsrs	r0, r0, #3
 8000c32:	e029      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000c34:	003a      	movs	r2, r7
 8000c36:	430a      	orrs	r2, r1
 8000c38:	d100      	bne.n	8000c3c <__aeabi_dadd+0x214>
 8000c3a:	e170      	b.n	8000f1e <__aeabi_dadd+0x4f6>
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	4664      	mov	r4, ip
 8000c40:	3a01      	subs	r2, #1
 8000c42:	2c01      	cmp	r4, #1
 8000c44:	d100      	bne.n	8000c48 <__aeabi_dadd+0x220>
 8000c46:	e0e0      	b.n	8000e0a <__aeabi_dadd+0x3e2>
 8000c48:	4c51      	ldr	r4, [pc, #324]	; (8000d90 <__aeabi_dadd+0x368>)
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_dadd+0x228>
 8000c4e:	e161      	b.n	8000f14 <__aeabi_dadd+0x4ec>
 8000c50:	4694      	mov	ip, r2
 8000c52:	e7b4      	b.n	8000bbe <__aeabi_dadd+0x196>
 8000c54:	003a      	movs	r2, r7
 8000c56:	391f      	subs	r1, #31
 8000c58:	40ca      	lsrs	r2, r1
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	2b20      	cmp	r3, #32
 8000c5e:	d003      	beq.n	8000c68 <__aeabi_dadd+0x240>
 8000c60:	2240      	movs	r2, #64	; 0x40
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	409f      	lsls	r7, r3
 8000c66:	433c      	orrs	r4, r7
 8000c68:	1e63      	subs	r3, r4, #1
 8000c6a:	419c      	sbcs	r4, r3
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	2600      	movs	r6, #0
 8000c70:	430c      	orrs	r4, r1
 8000c72:	0763      	lsls	r3, r4, #29
 8000c74:	d000      	beq.n	8000c78 <__aeabi_dadd+0x250>
 8000c76:	e753      	b.n	8000b20 <__aeabi_dadd+0xf8>
 8000c78:	46b4      	mov	ip, r6
 8000c7a:	08e4      	lsrs	r4, r4, #3
 8000c7c:	077b      	lsls	r3, r7, #29
 8000c7e:	4323      	orrs	r3, r4
 8000c80:	08f8      	lsrs	r0, r7, #3
 8000c82:	4a43      	ldr	r2, [pc, #268]	; (8000d90 <__aeabi_dadd+0x368>)
 8000c84:	4594      	cmp	ip, r2
 8000c86:	d01d      	beq.n	8000cc4 <__aeabi_dadd+0x29c>
 8000c88:	4662      	mov	r2, ip
 8000c8a:	0307      	lsls	r7, r0, #12
 8000c8c:	0552      	lsls	r2, r2, #21
 8000c8e:	0b3f      	lsrs	r7, r7, #12
 8000c90:	0d52      	lsrs	r2, r2, #21
 8000c92:	e760      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8000c94:	4644      	mov	r4, r8
 8000c96:	430c      	orrs	r4, r1
 8000c98:	1e62      	subs	r2, r4, #1
 8000c9a:	4194      	sbcs	r4, r2
 8000c9c:	18e4      	adds	r4, r4, r3
 8000c9e:	429c      	cmp	r4, r3
 8000ca0:	419b      	sbcs	r3, r3
 8000ca2:	425f      	negs	r7, r3
 8000ca4:	183f      	adds	r7, r7, r0
 8000ca6:	023b      	lsls	r3, r7, #8
 8000ca8:	d5e3      	bpl.n	8000c72 <__aeabi_dadd+0x24a>
 8000caa:	4b39      	ldr	r3, [pc, #228]	; (8000d90 <__aeabi_dadd+0x368>)
 8000cac:	3601      	adds	r6, #1
 8000cae:	429e      	cmp	r6, r3
 8000cb0:	d000      	beq.n	8000cb4 <__aeabi_dadd+0x28c>
 8000cb2:	e0b5      	b.n	8000e20 <__aeabi_dadd+0x3f8>
 8000cb4:	0032      	movs	r2, r6
 8000cb6:	2700      	movs	r7, #0
 8000cb8:	2300      	movs	r3, #0
 8000cba:	e74c      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8000cbc:	0742      	lsls	r2, r0, #29
 8000cbe:	08db      	lsrs	r3, r3, #3
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	08c0      	lsrs	r0, r0, #3
 8000cc4:	001a      	movs	r2, r3
 8000cc6:	4302      	orrs	r2, r0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_dadd+0x2a4>
 8000cca:	e1e1      	b.n	8001090 <__aeabi_dadd+0x668>
 8000ccc:	2780      	movs	r7, #128	; 0x80
 8000cce:	033f      	lsls	r7, r7, #12
 8000cd0:	4307      	orrs	r7, r0
 8000cd2:	033f      	lsls	r7, r7, #12
 8000cd4:	4a2e      	ldr	r2, [pc, #184]	; (8000d90 <__aeabi_dadd+0x368>)
 8000cd6:	0b3f      	lsrs	r7, r7, #12
 8000cd8:	e73d      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8000cda:	0020      	movs	r0, r4
 8000cdc:	f001 fd12 	bl	8002704 <__clzsi2>
 8000ce0:	0001      	movs	r1, r0
 8000ce2:	3118      	adds	r1, #24
 8000ce4:	291f      	cmp	r1, #31
 8000ce6:	dc00      	bgt.n	8000cea <__aeabi_dadd+0x2c2>
 8000ce8:	e6fc      	b.n	8000ae4 <__aeabi_dadd+0xbc>
 8000cea:	3808      	subs	r0, #8
 8000cec:	4084      	lsls	r4, r0
 8000cee:	0027      	movs	r7, r4
 8000cf0:	2400      	movs	r4, #0
 8000cf2:	42b1      	cmp	r1, r6
 8000cf4:	db00      	blt.n	8000cf8 <__aeabi_dadd+0x2d0>
 8000cf6:	e6ff      	b.n	8000af8 <__aeabi_dadd+0xd0>
 8000cf8:	4a26      	ldr	r2, [pc, #152]	; (8000d94 <__aeabi_dadd+0x36c>)
 8000cfa:	1a76      	subs	r6, r6, r1
 8000cfc:	4017      	ands	r7, r2
 8000cfe:	e70d      	b.n	8000b1c <__aeabi_dadd+0xf4>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	d02f      	beq.n	8000d64 <__aeabi_dadd+0x33c>
 8000d04:	464a      	mov	r2, r9
 8000d06:	1b92      	subs	r2, r2, r6
 8000d08:	4694      	mov	ip, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_dadd+0x2e8>
 8000d0e:	e0ad      	b.n	8000e6c <__aeabi_dadd+0x444>
 8000d10:	4a1f      	ldr	r2, [pc, #124]	; (8000d90 <__aeabi_dadd+0x368>)
 8000d12:	4591      	cmp	r9, r2
 8000d14:	d100      	bne.n	8000d18 <__aeabi_dadd+0x2f0>
 8000d16:	e10f      	b.n	8000f38 <__aeabi_dadd+0x510>
 8000d18:	2280      	movs	r2, #128	; 0x80
 8000d1a:	0412      	lsls	r2, r2, #16
 8000d1c:	4310      	orrs	r0, r2
 8000d1e:	4662      	mov	r2, ip
 8000d20:	2a38      	cmp	r2, #56	; 0x38
 8000d22:	dd00      	ble.n	8000d26 <__aeabi_dadd+0x2fe>
 8000d24:	e10f      	b.n	8000f46 <__aeabi_dadd+0x51e>
 8000d26:	2a1f      	cmp	r2, #31
 8000d28:	dd00      	ble.n	8000d2c <__aeabi_dadd+0x304>
 8000d2a:	e180      	b.n	800102e <__aeabi_dadd+0x606>
 8000d2c:	4664      	mov	r4, ip
 8000d2e:	2220      	movs	r2, #32
 8000d30:	001e      	movs	r6, r3
 8000d32:	1b12      	subs	r2, r2, r4
 8000d34:	4667      	mov	r7, ip
 8000d36:	0004      	movs	r4, r0
 8000d38:	4093      	lsls	r3, r2
 8000d3a:	4094      	lsls	r4, r2
 8000d3c:	40fe      	lsrs	r6, r7
 8000d3e:	1e5a      	subs	r2, r3, #1
 8000d40:	4193      	sbcs	r3, r2
 8000d42:	40f8      	lsrs	r0, r7
 8000d44:	4334      	orrs	r4, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	4480      	add	r8, r0
 8000d4a:	1864      	adds	r4, r4, r1
 8000d4c:	428c      	cmp	r4, r1
 8000d4e:	41bf      	sbcs	r7, r7
 8000d50:	427f      	negs	r7, r7
 8000d52:	464e      	mov	r6, r9
 8000d54:	4447      	add	r7, r8
 8000d56:	e7a6      	b.n	8000ca6 <__aeabi_dadd+0x27e>
 8000d58:	4642      	mov	r2, r8
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	0011      	movs	r1, r2
 8000d5e:	1e4a      	subs	r2, r1, #1
 8000d60:	4191      	sbcs	r1, r2
 8000d62:	e6ad      	b.n	8000ac0 <__aeabi_dadd+0x98>
 8000d64:	4c0c      	ldr	r4, [pc, #48]	; (8000d98 <__aeabi_dadd+0x370>)
 8000d66:	1c72      	adds	r2, r6, #1
 8000d68:	4222      	tst	r2, r4
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_dadd+0x346>
 8000d6c:	e0a1      	b.n	8000eb2 <__aeabi_dadd+0x48a>
 8000d6e:	0002      	movs	r2, r0
 8000d70:	431a      	orrs	r2, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d000      	beq.n	8000d78 <__aeabi_dadd+0x350>
 8000d76:	e0fa      	b.n	8000f6e <__aeabi_dadd+0x546>
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d100      	bne.n	8000d7e <__aeabi_dadd+0x356>
 8000d7c:	e145      	b.n	800100a <__aeabi_dadd+0x5e2>
 8000d7e:	003a      	movs	r2, r7
 8000d80:	430a      	orrs	r2, r1
 8000d82:	d000      	beq.n	8000d86 <__aeabi_dadd+0x35e>
 8000d84:	e146      	b.n	8001014 <__aeabi_dadd+0x5ec>
 8000d86:	0742      	lsls	r2, r0, #29
 8000d88:	08db      	lsrs	r3, r3, #3
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	08c0      	lsrs	r0, r0, #3
 8000d8e:	e77b      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000d90:	000007ff 	.word	0x000007ff
 8000d94:	ff7fffff 	.word	0xff7fffff
 8000d98:	000007fe 	.word	0x000007fe
 8000d9c:	4647      	mov	r7, r8
 8000d9e:	1a5c      	subs	r4, r3, r1
 8000da0:	1bc2      	subs	r2, r0, r7
 8000da2:	42a3      	cmp	r3, r4
 8000da4:	41bf      	sbcs	r7, r7
 8000da6:	427f      	negs	r7, r7
 8000da8:	46b9      	mov	r9, r7
 8000daa:	0017      	movs	r7, r2
 8000dac:	464a      	mov	r2, r9
 8000dae:	1abf      	subs	r7, r7, r2
 8000db0:	023a      	lsls	r2, r7, #8
 8000db2:	d500      	bpl.n	8000db6 <__aeabi_dadd+0x38e>
 8000db4:	e08d      	b.n	8000ed2 <__aeabi_dadd+0x4aa>
 8000db6:	0023      	movs	r3, r4
 8000db8:	433b      	orrs	r3, r7
 8000dba:	d000      	beq.n	8000dbe <__aeabi_dadd+0x396>
 8000dbc:	e68a      	b.n	8000ad4 <__aeabi_dadd+0xac>
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	2500      	movs	r5, #0
 8000dc2:	e761      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000dc4:	4cb4      	ldr	r4, [pc, #720]	; (8001098 <__aeabi_dadd+0x670>)
 8000dc6:	45a1      	cmp	r9, r4
 8000dc8:	d100      	bne.n	8000dcc <__aeabi_dadd+0x3a4>
 8000dca:	e0ad      	b.n	8000f28 <__aeabi_dadd+0x500>
 8000dcc:	2480      	movs	r4, #128	; 0x80
 8000dce:	0424      	lsls	r4, r4, #16
 8000dd0:	4320      	orrs	r0, r4
 8000dd2:	4664      	mov	r4, ip
 8000dd4:	2c38      	cmp	r4, #56	; 0x38
 8000dd6:	dc3d      	bgt.n	8000e54 <__aeabi_dadd+0x42c>
 8000dd8:	4662      	mov	r2, ip
 8000dda:	2c1f      	cmp	r4, #31
 8000ddc:	dd00      	ble.n	8000de0 <__aeabi_dadd+0x3b8>
 8000dde:	e0b7      	b.n	8000f50 <__aeabi_dadd+0x528>
 8000de0:	2520      	movs	r5, #32
 8000de2:	001e      	movs	r6, r3
 8000de4:	1b2d      	subs	r5, r5, r4
 8000de6:	0004      	movs	r4, r0
 8000de8:	40ab      	lsls	r3, r5
 8000dea:	40ac      	lsls	r4, r5
 8000dec:	40d6      	lsrs	r6, r2
 8000dee:	40d0      	lsrs	r0, r2
 8000df0:	4642      	mov	r2, r8
 8000df2:	1e5d      	subs	r5, r3, #1
 8000df4:	41ab      	sbcs	r3, r5
 8000df6:	4334      	orrs	r4, r6
 8000df8:	1a12      	subs	r2, r2, r0
 8000dfa:	4690      	mov	r8, r2
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	e02c      	b.n	8000e5a <__aeabi_dadd+0x432>
 8000e00:	0742      	lsls	r2, r0, #29
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	4313      	orrs	r3, r2
 8000e06:	08c0      	lsrs	r0, r0, #3
 8000e08:	e73b      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000e0a:	185c      	adds	r4, r3, r1
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	419b      	sbcs	r3, r3
 8000e10:	4440      	add	r0, r8
 8000e12:	425b      	negs	r3, r3
 8000e14:	18c7      	adds	r7, r0, r3
 8000e16:	2601      	movs	r6, #1
 8000e18:	023b      	lsls	r3, r7, #8
 8000e1a:	d400      	bmi.n	8000e1e <__aeabi_dadd+0x3f6>
 8000e1c:	e729      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8000e1e:	2602      	movs	r6, #2
 8000e20:	4a9e      	ldr	r2, [pc, #632]	; (800109c <__aeabi_dadd+0x674>)
 8000e22:	0863      	lsrs	r3, r4, #1
 8000e24:	4017      	ands	r7, r2
 8000e26:	2201      	movs	r2, #1
 8000e28:	4014      	ands	r4, r2
 8000e2a:	431c      	orrs	r4, r3
 8000e2c:	07fb      	lsls	r3, r7, #31
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	087f      	lsrs	r7, r7, #1
 8000e32:	e673      	b.n	8000b1c <__aeabi_dadd+0xf4>
 8000e34:	4644      	mov	r4, r8
 8000e36:	3a20      	subs	r2, #32
 8000e38:	40d4      	lsrs	r4, r2
 8000e3a:	4662      	mov	r2, ip
 8000e3c:	2a20      	cmp	r2, #32
 8000e3e:	d005      	beq.n	8000e4c <__aeabi_dadd+0x424>
 8000e40:	4667      	mov	r7, ip
 8000e42:	2240      	movs	r2, #64	; 0x40
 8000e44:	1bd2      	subs	r2, r2, r7
 8000e46:	4647      	mov	r7, r8
 8000e48:	4097      	lsls	r7, r2
 8000e4a:	4339      	orrs	r1, r7
 8000e4c:	1e4a      	subs	r2, r1, #1
 8000e4e:	4191      	sbcs	r1, r2
 8000e50:	4321      	orrs	r1, r4
 8000e52:	e635      	b.n	8000ac0 <__aeabi_dadd+0x98>
 8000e54:	4303      	orrs	r3, r0
 8000e56:	1e58      	subs	r0, r3, #1
 8000e58:	4183      	sbcs	r3, r0
 8000e5a:	1acc      	subs	r4, r1, r3
 8000e5c:	42a1      	cmp	r1, r4
 8000e5e:	41bf      	sbcs	r7, r7
 8000e60:	4643      	mov	r3, r8
 8000e62:	427f      	negs	r7, r7
 8000e64:	4655      	mov	r5, sl
 8000e66:	464e      	mov	r6, r9
 8000e68:	1bdf      	subs	r7, r3, r7
 8000e6a:	e62e      	b.n	8000aca <__aeabi_dadd+0xa2>
 8000e6c:	0002      	movs	r2, r0
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	d100      	bne.n	8000e74 <__aeabi_dadd+0x44c>
 8000e72:	e0bd      	b.n	8000ff0 <__aeabi_dadd+0x5c8>
 8000e74:	4662      	mov	r2, ip
 8000e76:	4664      	mov	r4, ip
 8000e78:	3a01      	subs	r2, #1
 8000e7a:	2c01      	cmp	r4, #1
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_dadd+0x458>
 8000e7e:	e0e5      	b.n	800104c <__aeabi_dadd+0x624>
 8000e80:	4c85      	ldr	r4, [pc, #532]	; (8001098 <__aeabi_dadd+0x670>)
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d058      	beq.n	8000f38 <__aeabi_dadd+0x510>
 8000e86:	4694      	mov	ip, r2
 8000e88:	e749      	b.n	8000d1e <__aeabi_dadd+0x2f6>
 8000e8a:	4664      	mov	r4, ip
 8000e8c:	2220      	movs	r2, #32
 8000e8e:	1b12      	subs	r2, r2, r4
 8000e90:	4644      	mov	r4, r8
 8000e92:	4094      	lsls	r4, r2
 8000e94:	000f      	movs	r7, r1
 8000e96:	46a1      	mov	r9, r4
 8000e98:	4664      	mov	r4, ip
 8000e9a:	4091      	lsls	r1, r2
 8000e9c:	40e7      	lsrs	r7, r4
 8000e9e:	464c      	mov	r4, r9
 8000ea0:	1e4a      	subs	r2, r1, #1
 8000ea2:	4191      	sbcs	r1, r2
 8000ea4:	433c      	orrs	r4, r7
 8000ea6:	4642      	mov	r2, r8
 8000ea8:	430c      	orrs	r4, r1
 8000eaa:	4661      	mov	r1, ip
 8000eac:	40ca      	lsrs	r2, r1
 8000eae:	1880      	adds	r0, r0, r2
 8000eb0:	e6f4      	b.n	8000c9c <__aeabi_dadd+0x274>
 8000eb2:	4c79      	ldr	r4, [pc, #484]	; (8001098 <__aeabi_dadd+0x670>)
 8000eb4:	42a2      	cmp	r2, r4
 8000eb6:	d100      	bne.n	8000eba <__aeabi_dadd+0x492>
 8000eb8:	e6fd      	b.n	8000cb6 <__aeabi_dadd+0x28e>
 8000eba:	1859      	adds	r1, r3, r1
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	419b      	sbcs	r3, r3
 8000ec0:	4440      	add	r0, r8
 8000ec2:	425f      	negs	r7, r3
 8000ec4:	19c7      	adds	r7, r0, r7
 8000ec6:	07fc      	lsls	r4, r7, #31
 8000ec8:	0849      	lsrs	r1, r1, #1
 8000eca:	0016      	movs	r6, r2
 8000ecc:	430c      	orrs	r4, r1
 8000ece:	087f      	lsrs	r7, r7, #1
 8000ed0:	e6cf      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8000ed2:	1acc      	subs	r4, r1, r3
 8000ed4:	42a1      	cmp	r1, r4
 8000ed6:	41bf      	sbcs	r7, r7
 8000ed8:	4643      	mov	r3, r8
 8000eda:	427f      	negs	r7, r7
 8000edc:	1a18      	subs	r0, r3, r0
 8000ede:	4655      	mov	r5, sl
 8000ee0:	1bc7      	subs	r7, r0, r7
 8000ee2:	e5f7      	b.n	8000ad4 <__aeabi_dadd+0xac>
 8000ee4:	08c9      	lsrs	r1, r1, #3
 8000ee6:	077b      	lsls	r3, r7, #29
 8000ee8:	4655      	mov	r5, sl
 8000eea:	430b      	orrs	r3, r1
 8000eec:	08f8      	lsrs	r0, r7, #3
 8000eee:	e6c8      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000ef0:	2c00      	cmp	r4, #0
 8000ef2:	d000      	beq.n	8000ef6 <__aeabi_dadd+0x4ce>
 8000ef4:	e081      	b.n	8000ffa <__aeabi_dadd+0x5d2>
 8000ef6:	4643      	mov	r3, r8
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	d115      	bne.n	8000f28 <__aeabi_dadd+0x500>
 8000efc:	2080      	movs	r0, #128	; 0x80
 8000efe:	2500      	movs	r5, #0
 8000f00:	0300      	lsls	r0, r0, #12
 8000f02:	e6e3      	b.n	8000ccc <__aeabi_dadd+0x2a4>
 8000f04:	1a5c      	subs	r4, r3, r1
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	419b      	sbcs	r3, r3
 8000f0a:	1bc7      	subs	r7, r0, r7
 8000f0c:	425b      	negs	r3, r3
 8000f0e:	2601      	movs	r6, #1
 8000f10:	1aff      	subs	r7, r7, r3
 8000f12:	e5da      	b.n	8000aca <__aeabi_dadd+0xa2>
 8000f14:	0742      	lsls	r2, r0, #29
 8000f16:	08db      	lsrs	r3, r3, #3
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	08c0      	lsrs	r0, r0, #3
 8000f1c:	e6d2      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000f1e:	0742      	lsls	r2, r0, #29
 8000f20:	08db      	lsrs	r3, r3, #3
 8000f22:	4313      	orrs	r3, r2
 8000f24:	08c0      	lsrs	r0, r0, #3
 8000f26:	e6ac      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000f28:	4643      	mov	r3, r8
 8000f2a:	4642      	mov	r2, r8
 8000f2c:	08c9      	lsrs	r1, r1, #3
 8000f2e:	075b      	lsls	r3, r3, #29
 8000f30:	4655      	mov	r5, sl
 8000f32:	430b      	orrs	r3, r1
 8000f34:	08d0      	lsrs	r0, r2, #3
 8000f36:	e6c5      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000f38:	4643      	mov	r3, r8
 8000f3a:	4642      	mov	r2, r8
 8000f3c:	075b      	lsls	r3, r3, #29
 8000f3e:	08c9      	lsrs	r1, r1, #3
 8000f40:	430b      	orrs	r3, r1
 8000f42:	08d0      	lsrs	r0, r2, #3
 8000f44:	e6be      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000f46:	4303      	orrs	r3, r0
 8000f48:	001c      	movs	r4, r3
 8000f4a:	1e63      	subs	r3, r4, #1
 8000f4c:	419c      	sbcs	r4, r3
 8000f4e:	e6fc      	b.n	8000d4a <__aeabi_dadd+0x322>
 8000f50:	0002      	movs	r2, r0
 8000f52:	3c20      	subs	r4, #32
 8000f54:	40e2      	lsrs	r2, r4
 8000f56:	0014      	movs	r4, r2
 8000f58:	4662      	mov	r2, ip
 8000f5a:	2a20      	cmp	r2, #32
 8000f5c:	d003      	beq.n	8000f66 <__aeabi_dadd+0x53e>
 8000f5e:	2540      	movs	r5, #64	; 0x40
 8000f60:	1aad      	subs	r5, r5, r2
 8000f62:	40a8      	lsls	r0, r5
 8000f64:	4303      	orrs	r3, r0
 8000f66:	1e58      	subs	r0, r3, #1
 8000f68:	4183      	sbcs	r3, r0
 8000f6a:	4323      	orrs	r3, r4
 8000f6c:	e775      	b.n	8000e5a <__aeabi_dadd+0x432>
 8000f6e:	2a00      	cmp	r2, #0
 8000f70:	d0e2      	beq.n	8000f38 <__aeabi_dadd+0x510>
 8000f72:	003a      	movs	r2, r7
 8000f74:	430a      	orrs	r2, r1
 8000f76:	d0cd      	beq.n	8000f14 <__aeabi_dadd+0x4ec>
 8000f78:	0742      	lsls	r2, r0, #29
 8000f7a:	08db      	lsrs	r3, r3, #3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	2280      	movs	r2, #128	; 0x80
 8000f80:	08c0      	lsrs	r0, r0, #3
 8000f82:	0312      	lsls	r2, r2, #12
 8000f84:	4210      	tst	r0, r2
 8000f86:	d006      	beq.n	8000f96 <__aeabi_dadd+0x56e>
 8000f88:	08fc      	lsrs	r4, r7, #3
 8000f8a:	4214      	tst	r4, r2
 8000f8c:	d103      	bne.n	8000f96 <__aeabi_dadd+0x56e>
 8000f8e:	0020      	movs	r0, r4
 8000f90:	08cb      	lsrs	r3, r1, #3
 8000f92:	077a      	lsls	r2, r7, #29
 8000f94:	4313      	orrs	r3, r2
 8000f96:	0f5a      	lsrs	r2, r3, #29
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	0752      	lsls	r2, r2, #29
 8000f9c:	08db      	lsrs	r3, r3, #3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	e690      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000fa2:	4643      	mov	r3, r8
 8000fa4:	430b      	orrs	r3, r1
 8000fa6:	d100      	bne.n	8000faa <__aeabi_dadd+0x582>
 8000fa8:	e709      	b.n	8000dbe <__aeabi_dadd+0x396>
 8000faa:	4643      	mov	r3, r8
 8000fac:	4642      	mov	r2, r8
 8000fae:	08c9      	lsrs	r1, r1, #3
 8000fb0:	075b      	lsls	r3, r3, #29
 8000fb2:	4655      	mov	r5, sl
 8000fb4:	430b      	orrs	r3, r1
 8000fb6:	08d0      	lsrs	r0, r2, #3
 8000fb8:	e666      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000fba:	1acc      	subs	r4, r1, r3
 8000fbc:	42a1      	cmp	r1, r4
 8000fbe:	4189      	sbcs	r1, r1
 8000fc0:	1a3f      	subs	r7, r7, r0
 8000fc2:	4249      	negs	r1, r1
 8000fc4:	4655      	mov	r5, sl
 8000fc6:	2601      	movs	r6, #1
 8000fc8:	1a7f      	subs	r7, r7, r1
 8000fca:	e57e      	b.n	8000aca <__aeabi_dadd+0xa2>
 8000fcc:	4642      	mov	r2, r8
 8000fce:	1a5c      	subs	r4, r3, r1
 8000fd0:	1a87      	subs	r7, r0, r2
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	4192      	sbcs	r2, r2
 8000fd6:	4252      	negs	r2, r2
 8000fd8:	1abf      	subs	r7, r7, r2
 8000fda:	023a      	lsls	r2, r7, #8
 8000fdc:	d53d      	bpl.n	800105a <__aeabi_dadd+0x632>
 8000fde:	1acc      	subs	r4, r1, r3
 8000fe0:	42a1      	cmp	r1, r4
 8000fe2:	4189      	sbcs	r1, r1
 8000fe4:	4643      	mov	r3, r8
 8000fe6:	4249      	negs	r1, r1
 8000fe8:	1a1f      	subs	r7, r3, r0
 8000fea:	4655      	mov	r5, sl
 8000fec:	1a7f      	subs	r7, r7, r1
 8000fee:	e595      	b.n	8000b1c <__aeabi_dadd+0xf4>
 8000ff0:	077b      	lsls	r3, r7, #29
 8000ff2:	08c9      	lsrs	r1, r1, #3
 8000ff4:	430b      	orrs	r3, r1
 8000ff6:	08f8      	lsrs	r0, r7, #3
 8000ff8:	e643      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000ffa:	4644      	mov	r4, r8
 8000ffc:	08db      	lsrs	r3, r3, #3
 8000ffe:	430c      	orrs	r4, r1
 8001000:	d130      	bne.n	8001064 <__aeabi_dadd+0x63c>
 8001002:	0742      	lsls	r2, r0, #29
 8001004:	4313      	orrs	r3, r2
 8001006:	08c0      	lsrs	r0, r0, #3
 8001008:	e65c      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 800100a:	077b      	lsls	r3, r7, #29
 800100c:	08c9      	lsrs	r1, r1, #3
 800100e:	430b      	orrs	r3, r1
 8001010:	08f8      	lsrs	r0, r7, #3
 8001012:	e639      	b.n	8000c88 <__aeabi_dadd+0x260>
 8001014:	185c      	adds	r4, r3, r1
 8001016:	429c      	cmp	r4, r3
 8001018:	419b      	sbcs	r3, r3
 800101a:	4440      	add	r0, r8
 800101c:	425b      	negs	r3, r3
 800101e:	18c7      	adds	r7, r0, r3
 8001020:	023b      	lsls	r3, r7, #8
 8001022:	d400      	bmi.n	8001026 <__aeabi_dadd+0x5fe>
 8001024:	e625      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8001026:	4b1d      	ldr	r3, [pc, #116]	; (800109c <__aeabi_dadd+0x674>)
 8001028:	2601      	movs	r6, #1
 800102a:	401f      	ands	r7, r3
 800102c:	e621      	b.n	8000c72 <__aeabi_dadd+0x24a>
 800102e:	0004      	movs	r4, r0
 8001030:	3a20      	subs	r2, #32
 8001032:	40d4      	lsrs	r4, r2
 8001034:	4662      	mov	r2, ip
 8001036:	2a20      	cmp	r2, #32
 8001038:	d004      	beq.n	8001044 <__aeabi_dadd+0x61c>
 800103a:	2240      	movs	r2, #64	; 0x40
 800103c:	4666      	mov	r6, ip
 800103e:	1b92      	subs	r2, r2, r6
 8001040:	4090      	lsls	r0, r2
 8001042:	4303      	orrs	r3, r0
 8001044:	1e5a      	subs	r2, r3, #1
 8001046:	4193      	sbcs	r3, r2
 8001048:	431c      	orrs	r4, r3
 800104a:	e67e      	b.n	8000d4a <__aeabi_dadd+0x322>
 800104c:	185c      	adds	r4, r3, r1
 800104e:	428c      	cmp	r4, r1
 8001050:	4189      	sbcs	r1, r1
 8001052:	4440      	add	r0, r8
 8001054:	4249      	negs	r1, r1
 8001056:	1847      	adds	r7, r0, r1
 8001058:	e6dd      	b.n	8000e16 <__aeabi_dadd+0x3ee>
 800105a:	0023      	movs	r3, r4
 800105c:	433b      	orrs	r3, r7
 800105e:	d100      	bne.n	8001062 <__aeabi_dadd+0x63a>
 8001060:	e6ad      	b.n	8000dbe <__aeabi_dadd+0x396>
 8001062:	e606      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8001064:	0744      	lsls	r4, r0, #29
 8001066:	4323      	orrs	r3, r4
 8001068:	2480      	movs	r4, #128	; 0x80
 800106a:	08c0      	lsrs	r0, r0, #3
 800106c:	0324      	lsls	r4, r4, #12
 800106e:	4220      	tst	r0, r4
 8001070:	d008      	beq.n	8001084 <__aeabi_dadd+0x65c>
 8001072:	4642      	mov	r2, r8
 8001074:	08d6      	lsrs	r6, r2, #3
 8001076:	4226      	tst	r6, r4
 8001078:	d104      	bne.n	8001084 <__aeabi_dadd+0x65c>
 800107a:	4655      	mov	r5, sl
 800107c:	0030      	movs	r0, r6
 800107e:	08cb      	lsrs	r3, r1, #3
 8001080:	0751      	lsls	r1, r2, #29
 8001082:	430b      	orrs	r3, r1
 8001084:	0f5a      	lsrs	r2, r3, #29
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	0752      	lsls	r2, r2, #29
 800108c:	4313      	orrs	r3, r2
 800108e:	e619      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8001090:	2300      	movs	r3, #0
 8001092:	4a01      	ldr	r2, [pc, #4]	; (8001098 <__aeabi_dadd+0x670>)
 8001094:	001f      	movs	r7, r3
 8001096:	e55e      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8001098:	000007ff 	.word	0x000007ff
 800109c:	ff7fffff 	.word	0xff7fffff

080010a0 <__aeabi_ddiv>:
 80010a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a2:	4657      	mov	r7, sl
 80010a4:	464e      	mov	r6, r9
 80010a6:	4645      	mov	r5, r8
 80010a8:	46de      	mov	lr, fp
 80010aa:	b5e0      	push	{r5, r6, r7, lr}
 80010ac:	4681      	mov	r9, r0
 80010ae:	0005      	movs	r5, r0
 80010b0:	030c      	lsls	r4, r1, #12
 80010b2:	0048      	lsls	r0, r1, #1
 80010b4:	4692      	mov	sl, r2
 80010b6:	001f      	movs	r7, r3
 80010b8:	b085      	sub	sp, #20
 80010ba:	0b24      	lsrs	r4, r4, #12
 80010bc:	0d40      	lsrs	r0, r0, #21
 80010be:	0fce      	lsrs	r6, r1, #31
 80010c0:	2800      	cmp	r0, #0
 80010c2:	d100      	bne.n	80010c6 <__aeabi_ddiv+0x26>
 80010c4:	e156      	b.n	8001374 <__aeabi_ddiv+0x2d4>
 80010c6:	4bd4      	ldr	r3, [pc, #848]	; (8001418 <__aeabi_ddiv+0x378>)
 80010c8:	4298      	cmp	r0, r3
 80010ca:	d100      	bne.n	80010ce <__aeabi_ddiv+0x2e>
 80010cc:	e172      	b.n	80013b4 <__aeabi_ddiv+0x314>
 80010ce:	0f6b      	lsrs	r3, r5, #29
 80010d0:	00e4      	lsls	r4, r4, #3
 80010d2:	431c      	orrs	r4, r3
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	041b      	lsls	r3, r3, #16
 80010d8:	4323      	orrs	r3, r4
 80010da:	4698      	mov	r8, r3
 80010dc:	4bcf      	ldr	r3, [pc, #828]	; (800141c <__aeabi_ddiv+0x37c>)
 80010de:	00ed      	lsls	r5, r5, #3
 80010e0:	469b      	mov	fp, r3
 80010e2:	2300      	movs	r3, #0
 80010e4:	4699      	mov	r9, r3
 80010e6:	4483      	add	fp, r0
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	033c      	lsls	r4, r7, #12
 80010ec:	007b      	lsls	r3, r7, #1
 80010ee:	4650      	mov	r0, sl
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	0d5b      	lsrs	r3, r3, #21
 80010f4:	0fff      	lsrs	r7, r7, #31
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d100      	bne.n	80010fc <__aeabi_ddiv+0x5c>
 80010fa:	e11f      	b.n	800133c <__aeabi_ddiv+0x29c>
 80010fc:	4ac6      	ldr	r2, [pc, #792]	; (8001418 <__aeabi_ddiv+0x378>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d100      	bne.n	8001104 <__aeabi_ddiv+0x64>
 8001102:	e162      	b.n	80013ca <__aeabi_ddiv+0x32a>
 8001104:	49c5      	ldr	r1, [pc, #788]	; (800141c <__aeabi_ddiv+0x37c>)
 8001106:	0f42      	lsrs	r2, r0, #29
 8001108:	468c      	mov	ip, r1
 800110a:	00e4      	lsls	r4, r4, #3
 800110c:	4659      	mov	r1, fp
 800110e:	4314      	orrs	r4, r2
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	4463      	add	r3, ip
 8001114:	0412      	lsls	r2, r2, #16
 8001116:	1acb      	subs	r3, r1, r3
 8001118:	4314      	orrs	r4, r2
 800111a:	469b      	mov	fp, r3
 800111c:	00c2      	lsls	r2, r0, #3
 800111e:	2000      	movs	r0, #0
 8001120:	0033      	movs	r3, r6
 8001122:	407b      	eors	r3, r7
 8001124:	469a      	mov	sl, r3
 8001126:	464b      	mov	r3, r9
 8001128:	2b0f      	cmp	r3, #15
 800112a:	d827      	bhi.n	800117c <__aeabi_ddiv+0xdc>
 800112c:	49bc      	ldr	r1, [pc, #752]	; (8001420 <__aeabi_ddiv+0x380>)
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	58cb      	ldr	r3, [r1, r3]
 8001132:	469f      	mov	pc, r3
 8001134:	46b2      	mov	sl, r6
 8001136:	9b00      	ldr	r3, [sp, #0]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d016      	beq.n	800116a <__aeabi_ddiv+0xca>
 800113c:	2b03      	cmp	r3, #3
 800113e:	d100      	bne.n	8001142 <__aeabi_ddiv+0xa2>
 8001140:	e28e      	b.n	8001660 <__aeabi_ddiv+0x5c0>
 8001142:	2b01      	cmp	r3, #1
 8001144:	d000      	beq.n	8001148 <__aeabi_ddiv+0xa8>
 8001146:	e0d9      	b.n	80012fc <__aeabi_ddiv+0x25c>
 8001148:	2300      	movs	r3, #0
 800114a:	2400      	movs	r4, #0
 800114c:	2500      	movs	r5, #0
 800114e:	4652      	mov	r2, sl
 8001150:	051b      	lsls	r3, r3, #20
 8001152:	4323      	orrs	r3, r4
 8001154:	07d2      	lsls	r2, r2, #31
 8001156:	4313      	orrs	r3, r2
 8001158:	0028      	movs	r0, r5
 800115a:	0019      	movs	r1, r3
 800115c:	b005      	add	sp, #20
 800115e:	bcf0      	pop	{r4, r5, r6, r7}
 8001160:	46bb      	mov	fp, r7
 8001162:	46b2      	mov	sl, r6
 8001164:	46a9      	mov	r9, r5
 8001166:	46a0      	mov	r8, r4
 8001168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800116a:	2400      	movs	r4, #0
 800116c:	2500      	movs	r5, #0
 800116e:	4baa      	ldr	r3, [pc, #680]	; (8001418 <__aeabi_ddiv+0x378>)
 8001170:	e7ed      	b.n	800114e <__aeabi_ddiv+0xae>
 8001172:	46ba      	mov	sl, r7
 8001174:	46a0      	mov	r8, r4
 8001176:	0015      	movs	r5, r2
 8001178:	9000      	str	r0, [sp, #0]
 800117a:	e7dc      	b.n	8001136 <__aeabi_ddiv+0x96>
 800117c:	4544      	cmp	r4, r8
 800117e:	d200      	bcs.n	8001182 <__aeabi_ddiv+0xe2>
 8001180:	e1c7      	b.n	8001512 <__aeabi_ddiv+0x472>
 8001182:	d100      	bne.n	8001186 <__aeabi_ddiv+0xe6>
 8001184:	e1c2      	b.n	800150c <__aeabi_ddiv+0x46c>
 8001186:	2301      	movs	r3, #1
 8001188:	425b      	negs	r3, r3
 800118a:	469c      	mov	ip, r3
 800118c:	002e      	movs	r6, r5
 800118e:	4640      	mov	r0, r8
 8001190:	2500      	movs	r5, #0
 8001192:	44e3      	add	fp, ip
 8001194:	0223      	lsls	r3, r4, #8
 8001196:	0e14      	lsrs	r4, r2, #24
 8001198:	431c      	orrs	r4, r3
 800119a:	0c1b      	lsrs	r3, r3, #16
 800119c:	4699      	mov	r9, r3
 800119e:	0423      	lsls	r3, r4, #16
 80011a0:	0c1f      	lsrs	r7, r3, #16
 80011a2:	0212      	lsls	r2, r2, #8
 80011a4:	4649      	mov	r1, r9
 80011a6:	9200      	str	r2, [sp, #0]
 80011a8:	9701      	str	r7, [sp, #4]
 80011aa:	f7ff f84f 	bl	800024c <__aeabi_uidivmod>
 80011ae:	0002      	movs	r2, r0
 80011b0:	437a      	muls	r2, r7
 80011b2:	040b      	lsls	r3, r1, #16
 80011b4:	0c31      	lsrs	r1, r6, #16
 80011b6:	4680      	mov	r8, r0
 80011b8:	4319      	orrs	r1, r3
 80011ba:	428a      	cmp	r2, r1
 80011bc:	d907      	bls.n	80011ce <__aeabi_ddiv+0x12e>
 80011be:	2301      	movs	r3, #1
 80011c0:	425b      	negs	r3, r3
 80011c2:	469c      	mov	ip, r3
 80011c4:	1909      	adds	r1, r1, r4
 80011c6:	44e0      	add	r8, ip
 80011c8:	428c      	cmp	r4, r1
 80011ca:	d800      	bhi.n	80011ce <__aeabi_ddiv+0x12e>
 80011cc:	e207      	b.n	80015de <__aeabi_ddiv+0x53e>
 80011ce:	1a88      	subs	r0, r1, r2
 80011d0:	4649      	mov	r1, r9
 80011d2:	f7ff f83b 	bl	800024c <__aeabi_uidivmod>
 80011d6:	0409      	lsls	r1, r1, #16
 80011d8:	468c      	mov	ip, r1
 80011da:	0431      	lsls	r1, r6, #16
 80011dc:	4666      	mov	r6, ip
 80011de:	9a01      	ldr	r2, [sp, #4]
 80011e0:	0c09      	lsrs	r1, r1, #16
 80011e2:	4342      	muls	r2, r0
 80011e4:	0003      	movs	r3, r0
 80011e6:	4331      	orrs	r1, r6
 80011e8:	428a      	cmp	r2, r1
 80011ea:	d904      	bls.n	80011f6 <__aeabi_ddiv+0x156>
 80011ec:	1909      	adds	r1, r1, r4
 80011ee:	3b01      	subs	r3, #1
 80011f0:	428c      	cmp	r4, r1
 80011f2:	d800      	bhi.n	80011f6 <__aeabi_ddiv+0x156>
 80011f4:	e1ed      	b.n	80015d2 <__aeabi_ddiv+0x532>
 80011f6:	1a88      	subs	r0, r1, r2
 80011f8:	4642      	mov	r2, r8
 80011fa:	0412      	lsls	r2, r2, #16
 80011fc:	431a      	orrs	r2, r3
 80011fe:	4690      	mov	r8, r2
 8001200:	4641      	mov	r1, r8
 8001202:	9b00      	ldr	r3, [sp, #0]
 8001204:	040e      	lsls	r6, r1, #16
 8001206:	0c1b      	lsrs	r3, r3, #16
 8001208:	001f      	movs	r7, r3
 800120a:	9302      	str	r3, [sp, #8]
 800120c:	9b00      	ldr	r3, [sp, #0]
 800120e:	0c36      	lsrs	r6, r6, #16
 8001210:	041b      	lsls	r3, r3, #16
 8001212:	0c19      	lsrs	r1, r3, #16
 8001214:	000b      	movs	r3, r1
 8001216:	4373      	muls	r3, r6
 8001218:	0c12      	lsrs	r2, r2, #16
 800121a:	437e      	muls	r6, r7
 800121c:	9103      	str	r1, [sp, #12]
 800121e:	4351      	muls	r1, r2
 8001220:	437a      	muls	r2, r7
 8001222:	0c1f      	lsrs	r7, r3, #16
 8001224:	46bc      	mov	ip, r7
 8001226:	1876      	adds	r6, r6, r1
 8001228:	4466      	add	r6, ip
 800122a:	42b1      	cmp	r1, r6
 800122c:	d903      	bls.n	8001236 <__aeabi_ddiv+0x196>
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	0249      	lsls	r1, r1, #9
 8001232:	468c      	mov	ip, r1
 8001234:	4462      	add	r2, ip
 8001236:	0c31      	lsrs	r1, r6, #16
 8001238:	188a      	adds	r2, r1, r2
 800123a:	0431      	lsls	r1, r6, #16
 800123c:	041e      	lsls	r6, r3, #16
 800123e:	0c36      	lsrs	r6, r6, #16
 8001240:	198e      	adds	r6, r1, r6
 8001242:	4290      	cmp	r0, r2
 8001244:	d302      	bcc.n	800124c <__aeabi_ddiv+0x1ac>
 8001246:	d112      	bne.n	800126e <__aeabi_ddiv+0x1ce>
 8001248:	42b5      	cmp	r5, r6
 800124a:	d210      	bcs.n	800126e <__aeabi_ddiv+0x1ce>
 800124c:	4643      	mov	r3, r8
 800124e:	1e59      	subs	r1, r3, #1
 8001250:	9b00      	ldr	r3, [sp, #0]
 8001252:	469c      	mov	ip, r3
 8001254:	4465      	add	r5, ip
 8001256:	001f      	movs	r7, r3
 8001258:	429d      	cmp	r5, r3
 800125a:	419b      	sbcs	r3, r3
 800125c:	425b      	negs	r3, r3
 800125e:	191b      	adds	r3, r3, r4
 8001260:	18c0      	adds	r0, r0, r3
 8001262:	4284      	cmp	r4, r0
 8001264:	d200      	bcs.n	8001268 <__aeabi_ddiv+0x1c8>
 8001266:	e1a0      	b.n	80015aa <__aeabi_ddiv+0x50a>
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x1cc>
 800126a:	e19b      	b.n	80015a4 <__aeabi_ddiv+0x504>
 800126c:	4688      	mov	r8, r1
 800126e:	1bae      	subs	r6, r5, r6
 8001270:	42b5      	cmp	r5, r6
 8001272:	41ad      	sbcs	r5, r5
 8001274:	1a80      	subs	r0, r0, r2
 8001276:	426d      	negs	r5, r5
 8001278:	1b40      	subs	r0, r0, r5
 800127a:	4284      	cmp	r4, r0
 800127c:	d100      	bne.n	8001280 <__aeabi_ddiv+0x1e0>
 800127e:	e1d5      	b.n	800162c <__aeabi_ddiv+0x58c>
 8001280:	4649      	mov	r1, r9
 8001282:	f7fe ffe3 	bl	800024c <__aeabi_uidivmod>
 8001286:	9a01      	ldr	r2, [sp, #4]
 8001288:	040b      	lsls	r3, r1, #16
 800128a:	4342      	muls	r2, r0
 800128c:	0c31      	lsrs	r1, r6, #16
 800128e:	0005      	movs	r5, r0
 8001290:	4319      	orrs	r1, r3
 8001292:	428a      	cmp	r2, r1
 8001294:	d900      	bls.n	8001298 <__aeabi_ddiv+0x1f8>
 8001296:	e16c      	b.n	8001572 <__aeabi_ddiv+0x4d2>
 8001298:	1a88      	subs	r0, r1, r2
 800129a:	4649      	mov	r1, r9
 800129c:	f7fe ffd6 	bl	800024c <__aeabi_uidivmod>
 80012a0:	9a01      	ldr	r2, [sp, #4]
 80012a2:	0436      	lsls	r6, r6, #16
 80012a4:	4342      	muls	r2, r0
 80012a6:	0409      	lsls	r1, r1, #16
 80012a8:	0c36      	lsrs	r6, r6, #16
 80012aa:	0003      	movs	r3, r0
 80012ac:	430e      	orrs	r6, r1
 80012ae:	42b2      	cmp	r2, r6
 80012b0:	d900      	bls.n	80012b4 <__aeabi_ddiv+0x214>
 80012b2:	e153      	b.n	800155c <__aeabi_ddiv+0x4bc>
 80012b4:	9803      	ldr	r0, [sp, #12]
 80012b6:	1ab6      	subs	r6, r6, r2
 80012b8:	0002      	movs	r2, r0
 80012ba:	042d      	lsls	r5, r5, #16
 80012bc:	431d      	orrs	r5, r3
 80012be:	9f02      	ldr	r7, [sp, #8]
 80012c0:	042b      	lsls	r3, r5, #16
 80012c2:	0c1b      	lsrs	r3, r3, #16
 80012c4:	435a      	muls	r2, r3
 80012c6:	437b      	muls	r3, r7
 80012c8:	469c      	mov	ip, r3
 80012ca:	0c29      	lsrs	r1, r5, #16
 80012cc:	4348      	muls	r0, r1
 80012ce:	0c13      	lsrs	r3, r2, #16
 80012d0:	4484      	add	ip, r0
 80012d2:	4463      	add	r3, ip
 80012d4:	4379      	muls	r1, r7
 80012d6:	4298      	cmp	r0, r3
 80012d8:	d903      	bls.n	80012e2 <__aeabi_ddiv+0x242>
 80012da:	2080      	movs	r0, #128	; 0x80
 80012dc:	0240      	lsls	r0, r0, #9
 80012de:	4684      	mov	ip, r0
 80012e0:	4461      	add	r1, ip
 80012e2:	0c18      	lsrs	r0, r3, #16
 80012e4:	0412      	lsls	r2, r2, #16
 80012e6:	041b      	lsls	r3, r3, #16
 80012e8:	0c12      	lsrs	r2, r2, #16
 80012ea:	1841      	adds	r1, r0, r1
 80012ec:	189b      	adds	r3, r3, r2
 80012ee:	428e      	cmp	r6, r1
 80012f0:	d200      	bcs.n	80012f4 <__aeabi_ddiv+0x254>
 80012f2:	e0ff      	b.n	80014f4 <__aeabi_ddiv+0x454>
 80012f4:	d100      	bne.n	80012f8 <__aeabi_ddiv+0x258>
 80012f6:	e0fa      	b.n	80014ee <__aeabi_ddiv+0x44e>
 80012f8:	2301      	movs	r3, #1
 80012fa:	431d      	orrs	r5, r3
 80012fc:	4a49      	ldr	r2, [pc, #292]	; (8001424 <__aeabi_ddiv+0x384>)
 80012fe:	445a      	add	r2, fp
 8001300:	2a00      	cmp	r2, #0
 8001302:	dc00      	bgt.n	8001306 <__aeabi_ddiv+0x266>
 8001304:	e0aa      	b.n	800145c <__aeabi_ddiv+0x3bc>
 8001306:	076b      	lsls	r3, r5, #29
 8001308:	d000      	beq.n	800130c <__aeabi_ddiv+0x26c>
 800130a:	e13d      	b.n	8001588 <__aeabi_ddiv+0x4e8>
 800130c:	08ed      	lsrs	r5, r5, #3
 800130e:	4643      	mov	r3, r8
 8001310:	01db      	lsls	r3, r3, #7
 8001312:	d506      	bpl.n	8001322 <__aeabi_ddiv+0x282>
 8001314:	4642      	mov	r2, r8
 8001316:	4b44      	ldr	r3, [pc, #272]	; (8001428 <__aeabi_ddiv+0x388>)
 8001318:	401a      	ands	r2, r3
 800131a:	4690      	mov	r8, r2
 800131c:	2280      	movs	r2, #128	; 0x80
 800131e:	00d2      	lsls	r2, r2, #3
 8001320:	445a      	add	r2, fp
 8001322:	4b42      	ldr	r3, [pc, #264]	; (800142c <__aeabi_ddiv+0x38c>)
 8001324:	429a      	cmp	r2, r3
 8001326:	dd00      	ble.n	800132a <__aeabi_ddiv+0x28a>
 8001328:	e71f      	b.n	800116a <__aeabi_ddiv+0xca>
 800132a:	4643      	mov	r3, r8
 800132c:	075b      	lsls	r3, r3, #29
 800132e:	431d      	orrs	r5, r3
 8001330:	4643      	mov	r3, r8
 8001332:	0552      	lsls	r2, r2, #21
 8001334:	025c      	lsls	r4, r3, #9
 8001336:	0b24      	lsrs	r4, r4, #12
 8001338:	0d53      	lsrs	r3, r2, #21
 800133a:	e708      	b.n	800114e <__aeabi_ddiv+0xae>
 800133c:	4652      	mov	r2, sl
 800133e:	4322      	orrs	r2, r4
 8001340:	d100      	bne.n	8001344 <__aeabi_ddiv+0x2a4>
 8001342:	e07b      	b.n	800143c <__aeabi_ddiv+0x39c>
 8001344:	2c00      	cmp	r4, #0
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x2aa>
 8001348:	e0fa      	b.n	8001540 <__aeabi_ddiv+0x4a0>
 800134a:	0020      	movs	r0, r4
 800134c:	f001 f9da 	bl	8002704 <__clzsi2>
 8001350:	0002      	movs	r2, r0
 8001352:	3a0b      	subs	r2, #11
 8001354:	231d      	movs	r3, #29
 8001356:	0001      	movs	r1, r0
 8001358:	1a9b      	subs	r3, r3, r2
 800135a:	4652      	mov	r2, sl
 800135c:	3908      	subs	r1, #8
 800135e:	40da      	lsrs	r2, r3
 8001360:	408c      	lsls	r4, r1
 8001362:	4314      	orrs	r4, r2
 8001364:	4652      	mov	r2, sl
 8001366:	408a      	lsls	r2, r1
 8001368:	4b31      	ldr	r3, [pc, #196]	; (8001430 <__aeabi_ddiv+0x390>)
 800136a:	4458      	add	r0, fp
 800136c:	469b      	mov	fp, r3
 800136e:	4483      	add	fp, r0
 8001370:	2000      	movs	r0, #0
 8001372:	e6d5      	b.n	8001120 <__aeabi_ddiv+0x80>
 8001374:	464b      	mov	r3, r9
 8001376:	4323      	orrs	r3, r4
 8001378:	4698      	mov	r8, r3
 800137a:	d044      	beq.n	8001406 <__aeabi_ddiv+0x366>
 800137c:	2c00      	cmp	r4, #0
 800137e:	d100      	bne.n	8001382 <__aeabi_ddiv+0x2e2>
 8001380:	e0ce      	b.n	8001520 <__aeabi_ddiv+0x480>
 8001382:	0020      	movs	r0, r4
 8001384:	f001 f9be 	bl	8002704 <__clzsi2>
 8001388:	0001      	movs	r1, r0
 800138a:	0002      	movs	r2, r0
 800138c:	390b      	subs	r1, #11
 800138e:	231d      	movs	r3, #29
 8001390:	1a5b      	subs	r3, r3, r1
 8001392:	4649      	mov	r1, r9
 8001394:	0010      	movs	r0, r2
 8001396:	40d9      	lsrs	r1, r3
 8001398:	3808      	subs	r0, #8
 800139a:	4084      	lsls	r4, r0
 800139c:	000b      	movs	r3, r1
 800139e:	464d      	mov	r5, r9
 80013a0:	4323      	orrs	r3, r4
 80013a2:	4698      	mov	r8, r3
 80013a4:	4085      	lsls	r5, r0
 80013a6:	4823      	ldr	r0, [pc, #140]	; (8001434 <__aeabi_ddiv+0x394>)
 80013a8:	1a83      	subs	r3, r0, r2
 80013aa:	469b      	mov	fp, r3
 80013ac:	2300      	movs	r3, #0
 80013ae:	4699      	mov	r9, r3
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	e69a      	b.n	80010ea <__aeabi_ddiv+0x4a>
 80013b4:	464b      	mov	r3, r9
 80013b6:	4323      	orrs	r3, r4
 80013b8:	4698      	mov	r8, r3
 80013ba:	d11d      	bne.n	80013f8 <__aeabi_ddiv+0x358>
 80013bc:	2308      	movs	r3, #8
 80013be:	4699      	mov	r9, r3
 80013c0:	3b06      	subs	r3, #6
 80013c2:	2500      	movs	r5, #0
 80013c4:	4683      	mov	fp, r0
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	e68f      	b.n	80010ea <__aeabi_ddiv+0x4a>
 80013ca:	4652      	mov	r2, sl
 80013cc:	4322      	orrs	r2, r4
 80013ce:	d109      	bne.n	80013e4 <__aeabi_ddiv+0x344>
 80013d0:	2302      	movs	r3, #2
 80013d2:	4649      	mov	r1, r9
 80013d4:	4319      	orrs	r1, r3
 80013d6:	4b18      	ldr	r3, [pc, #96]	; (8001438 <__aeabi_ddiv+0x398>)
 80013d8:	4689      	mov	r9, r1
 80013da:	469c      	mov	ip, r3
 80013dc:	2400      	movs	r4, #0
 80013de:	2002      	movs	r0, #2
 80013e0:	44e3      	add	fp, ip
 80013e2:	e69d      	b.n	8001120 <__aeabi_ddiv+0x80>
 80013e4:	2303      	movs	r3, #3
 80013e6:	464a      	mov	r2, r9
 80013e8:	431a      	orrs	r2, r3
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <__aeabi_ddiv+0x398>)
 80013ec:	4691      	mov	r9, r2
 80013ee:	469c      	mov	ip, r3
 80013f0:	4652      	mov	r2, sl
 80013f2:	2003      	movs	r0, #3
 80013f4:	44e3      	add	fp, ip
 80013f6:	e693      	b.n	8001120 <__aeabi_ddiv+0x80>
 80013f8:	230c      	movs	r3, #12
 80013fa:	4699      	mov	r9, r3
 80013fc:	3b09      	subs	r3, #9
 80013fe:	46a0      	mov	r8, r4
 8001400:	4683      	mov	fp, r0
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	e671      	b.n	80010ea <__aeabi_ddiv+0x4a>
 8001406:	2304      	movs	r3, #4
 8001408:	4699      	mov	r9, r3
 800140a:	2300      	movs	r3, #0
 800140c:	469b      	mov	fp, r3
 800140e:	3301      	adds	r3, #1
 8001410:	2500      	movs	r5, #0
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	e669      	b.n	80010ea <__aeabi_ddiv+0x4a>
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	000007ff 	.word	0x000007ff
 800141c:	fffffc01 	.word	0xfffffc01
 8001420:	0800b0d0 	.word	0x0800b0d0
 8001424:	000003ff 	.word	0x000003ff
 8001428:	feffffff 	.word	0xfeffffff
 800142c:	000007fe 	.word	0x000007fe
 8001430:	000003f3 	.word	0x000003f3
 8001434:	fffffc0d 	.word	0xfffffc0d
 8001438:	fffff801 	.word	0xfffff801
 800143c:	4649      	mov	r1, r9
 800143e:	2301      	movs	r3, #1
 8001440:	4319      	orrs	r1, r3
 8001442:	4689      	mov	r9, r1
 8001444:	2400      	movs	r4, #0
 8001446:	2001      	movs	r0, #1
 8001448:	e66a      	b.n	8001120 <__aeabi_ddiv+0x80>
 800144a:	2300      	movs	r3, #0
 800144c:	2480      	movs	r4, #128	; 0x80
 800144e:	469a      	mov	sl, r3
 8001450:	2500      	movs	r5, #0
 8001452:	4b8a      	ldr	r3, [pc, #552]	; (800167c <__aeabi_ddiv+0x5dc>)
 8001454:	0324      	lsls	r4, r4, #12
 8001456:	e67a      	b.n	800114e <__aeabi_ddiv+0xae>
 8001458:	2501      	movs	r5, #1
 800145a:	426d      	negs	r5, r5
 800145c:	2301      	movs	r3, #1
 800145e:	1a9b      	subs	r3, r3, r2
 8001460:	2b38      	cmp	r3, #56	; 0x38
 8001462:	dd00      	ble.n	8001466 <__aeabi_ddiv+0x3c6>
 8001464:	e670      	b.n	8001148 <__aeabi_ddiv+0xa8>
 8001466:	2b1f      	cmp	r3, #31
 8001468:	dc00      	bgt.n	800146c <__aeabi_ddiv+0x3cc>
 800146a:	e0bf      	b.n	80015ec <__aeabi_ddiv+0x54c>
 800146c:	211f      	movs	r1, #31
 800146e:	4249      	negs	r1, r1
 8001470:	1a8a      	subs	r2, r1, r2
 8001472:	4641      	mov	r1, r8
 8001474:	40d1      	lsrs	r1, r2
 8001476:	000a      	movs	r2, r1
 8001478:	2b20      	cmp	r3, #32
 800147a:	d004      	beq.n	8001486 <__aeabi_ddiv+0x3e6>
 800147c:	4641      	mov	r1, r8
 800147e:	4b80      	ldr	r3, [pc, #512]	; (8001680 <__aeabi_ddiv+0x5e0>)
 8001480:	445b      	add	r3, fp
 8001482:	4099      	lsls	r1, r3
 8001484:	430d      	orrs	r5, r1
 8001486:	1e6b      	subs	r3, r5, #1
 8001488:	419d      	sbcs	r5, r3
 800148a:	2307      	movs	r3, #7
 800148c:	432a      	orrs	r2, r5
 800148e:	001d      	movs	r5, r3
 8001490:	2400      	movs	r4, #0
 8001492:	4015      	ands	r5, r2
 8001494:	4213      	tst	r3, r2
 8001496:	d100      	bne.n	800149a <__aeabi_ddiv+0x3fa>
 8001498:	e0d4      	b.n	8001644 <__aeabi_ddiv+0x5a4>
 800149a:	210f      	movs	r1, #15
 800149c:	2300      	movs	r3, #0
 800149e:	4011      	ands	r1, r2
 80014a0:	2904      	cmp	r1, #4
 80014a2:	d100      	bne.n	80014a6 <__aeabi_ddiv+0x406>
 80014a4:	e0cb      	b.n	800163e <__aeabi_ddiv+0x59e>
 80014a6:	1d11      	adds	r1, r2, #4
 80014a8:	4291      	cmp	r1, r2
 80014aa:	4192      	sbcs	r2, r2
 80014ac:	4252      	negs	r2, r2
 80014ae:	189b      	adds	r3, r3, r2
 80014b0:	000a      	movs	r2, r1
 80014b2:	0219      	lsls	r1, r3, #8
 80014b4:	d400      	bmi.n	80014b8 <__aeabi_ddiv+0x418>
 80014b6:	e0c2      	b.n	800163e <__aeabi_ddiv+0x59e>
 80014b8:	2301      	movs	r3, #1
 80014ba:	2400      	movs	r4, #0
 80014bc:	2500      	movs	r5, #0
 80014be:	e646      	b.n	800114e <__aeabi_ddiv+0xae>
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	4641      	mov	r1, r8
 80014c4:	031b      	lsls	r3, r3, #12
 80014c6:	4219      	tst	r1, r3
 80014c8:	d008      	beq.n	80014dc <__aeabi_ddiv+0x43c>
 80014ca:	421c      	tst	r4, r3
 80014cc:	d106      	bne.n	80014dc <__aeabi_ddiv+0x43c>
 80014ce:	431c      	orrs	r4, r3
 80014d0:	0324      	lsls	r4, r4, #12
 80014d2:	46ba      	mov	sl, r7
 80014d4:	0015      	movs	r5, r2
 80014d6:	4b69      	ldr	r3, [pc, #420]	; (800167c <__aeabi_ddiv+0x5dc>)
 80014d8:	0b24      	lsrs	r4, r4, #12
 80014da:	e638      	b.n	800114e <__aeabi_ddiv+0xae>
 80014dc:	2480      	movs	r4, #128	; 0x80
 80014de:	4643      	mov	r3, r8
 80014e0:	0324      	lsls	r4, r4, #12
 80014e2:	431c      	orrs	r4, r3
 80014e4:	0324      	lsls	r4, r4, #12
 80014e6:	46b2      	mov	sl, r6
 80014e8:	4b64      	ldr	r3, [pc, #400]	; (800167c <__aeabi_ddiv+0x5dc>)
 80014ea:	0b24      	lsrs	r4, r4, #12
 80014ec:	e62f      	b.n	800114e <__aeabi_ddiv+0xae>
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_ddiv+0x454>
 80014f2:	e703      	b.n	80012fc <__aeabi_ddiv+0x25c>
 80014f4:	19a6      	adds	r6, r4, r6
 80014f6:	1e68      	subs	r0, r5, #1
 80014f8:	42a6      	cmp	r6, r4
 80014fa:	d200      	bcs.n	80014fe <__aeabi_ddiv+0x45e>
 80014fc:	e08d      	b.n	800161a <__aeabi_ddiv+0x57a>
 80014fe:	428e      	cmp	r6, r1
 8001500:	d200      	bcs.n	8001504 <__aeabi_ddiv+0x464>
 8001502:	e0a3      	b.n	800164c <__aeabi_ddiv+0x5ac>
 8001504:	d100      	bne.n	8001508 <__aeabi_ddiv+0x468>
 8001506:	e0b3      	b.n	8001670 <__aeabi_ddiv+0x5d0>
 8001508:	0005      	movs	r5, r0
 800150a:	e6f5      	b.n	80012f8 <__aeabi_ddiv+0x258>
 800150c:	42aa      	cmp	r2, r5
 800150e:	d900      	bls.n	8001512 <__aeabi_ddiv+0x472>
 8001510:	e639      	b.n	8001186 <__aeabi_ddiv+0xe6>
 8001512:	4643      	mov	r3, r8
 8001514:	07de      	lsls	r6, r3, #31
 8001516:	0858      	lsrs	r0, r3, #1
 8001518:	086b      	lsrs	r3, r5, #1
 800151a:	431e      	orrs	r6, r3
 800151c:	07ed      	lsls	r5, r5, #31
 800151e:	e639      	b.n	8001194 <__aeabi_ddiv+0xf4>
 8001520:	4648      	mov	r0, r9
 8001522:	f001 f8ef 	bl	8002704 <__clzsi2>
 8001526:	0001      	movs	r1, r0
 8001528:	0002      	movs	r2, r0
 800152a:	3115      	adds	r1, #21
 800152c:	3220      	adds	r2, #32
 800152e:	291c      	cmp	r1, #28
 8001530:	dc00      	bgt.n	8001534 <__aeabi_ddiv+0x494>
 8001532:	e72c      	b.n	800138e <__aeabi_ddiv+0x2ee>
 8001534:	464b      	mov	r3, r9
 8001536:	3808      	subs	r0, #8
 8001538:	4083      	lsls	r3, r0
 800153a:	2500      	movs	r5, #0
 800153c:	4698      	mov	r8, r3
 800153e:	e732      	b.n	80013a6 <__aeabi_ddiv+0x306>
 8001540:	f001 f8e0 	bl	8002704 <__clzsi2>
 8001544:	0003      	movs	r3, r0
 8001546:	001a      	movs	r2, r3
 8001548:	3215      	adds	r2, #21
 800154a:	3020      	adds	r0, #32
 800154c:	2a1c      	cmp	r2, #28
 800154e:	dc00      	bgt.n	8001552 <__aeabi_ddiv+0x4b2>
 8001550:	e700      	b.n	8001354 <__aeabi_ddiv+0x2b4>
 8001552:	4654      	mov	r4, sl
 8001554:	3b08      	subs	r3, #8
 8001556:	2200      	movs	r2, #0
 8001558:	409c      	lsls	r4, r3
 800155a:	e705      	b.n	8001368 <__aeabi_ddiv+0x2c8>
 800155c:	1936      	adds	r6, r6, r4
 800155e:	3b01      	subs	r3, #1
 8001560:	42b4      	cmp	r4, r6
 8001562:	d900      	bls.n	8001566 <__aeabi_ddiv+0x4c6>
 8001564:	e6a6      	b.n	80012b4 <__aeabi_ddiv+0x214>
 8001566:	42b2      	cmp	r2, r6
 8001568:	d800      	bhi.n	800156c <__aeabi_ddiv+0x4cc>
 800156a:	e6a3      	b.n	80012b4 <__aeabi_ddiv+0x214>
 800156c:	1e83      	subs	r3, r0, #2
 800156e:	1936      	adds	r6, r6, r4
 8001570:	e6a0      	b.n	80012b4 <__aeabi_ddiv+0x214>
 8001572:	1909      	adds	r1, r1, r4
 8001574:	3d01      	subs	r5, #1
 8001576:	428c      	cmp	r4, r1
 8001578:	d900      	bls.n	800157c <__aeabi_ddiv+0x4dc>
 800157a:	e68d      	b.n	8001298 <__aeabi_ddiv+0x1f8>
 800157c:	428a      	cmp	r2, r1
 800157e:	d800      	bhi.n	8001582 <__aeabi_ddiv+0x4e2>
 8001580:	e68a      	b.n	8001298 <__aeabi_ddiv+0x1f8>
 8001582:	1e85      	subs	r5, r0, #2
 8001584:	1909      	adds	r1, r1, r4
 8001586:	e687      	b.n	8001298 <__aeabi_ddiv+0x1f8>
 8001588:	230f      	movs	r3, #15
 800158a:	402b      	ands	r3, r5
 800158c:	2b04      	cmp	r3, #4
 800158e:	d100      	bne.n	8001592 <__aeabi_ddiv+0x4f2>
 8001590:	e6bc      	b.n	800130c <__aeabi_ddiv+0x26c>
 8001592:	2305      	movs	r3, #5
 8001594:	425b      	negs	r3, r3
 8001596:	42ab      	cmp	r3, r5
 8001598:	419b      	sbcs	r3, r3
 800159a:	3504      	adds	r5, #4
 800159c:	425b      	negs	r3, r3
 800159e:	08ed      	lsrs	r5, r5, #3
 80015a0:	4498      	add	r8, r3
 80015a2:	e6b4      	b.n	800130e <__aeabi_ddiv+0x26e>
 80015a4:	42af      	cmp	r7, r5
 80015a6:	d900      	bls.n	80015aa <__aeabi_ddiv+0x50a>
 80015a8:	e660      	b.n	800126c <__aeabi_ddiv+0x1cc>
 80015aa:	4282      	cmp	r2, r0
 80015ac:	d804      	bhi.n	80015b8 <__aeabi_ddiv+0x518>
 80015ae:	d000      	beq.n	80015b2 <__aeabi_ddiv+0x512>
 80015b0:	e65c      	b.n	800126c <__aeabi_ddiv+0x1cc>
 80015b2:	42ae      	cmp	r6, r5
 80015b4:	d800      	bhi.n	80015b8 <__aeabi_ddiv+0x518>
 80015b6:	e659      	b.n	800126c <__aeabi_ddiv+0x1cc>
 80015b8:	2302      	movs	r3, #2
 80015ba:	425b      	negs	r3, r3
 80015bc:	469c      	mov	ip, r3
 80015be:	9b00      	ldr	r3, [sp, #0]
 80015c0:	44e0      	add	r8, ip
 80015c2:	469c      	mov	ip, r3
 80015c4:	4465      	add	r5, ip
 80015c6:	429d      	cmp	r5, r3
 80015c8:	419b      	sbcs	r3, r3
 80015ca:	425b      	negs	r3, r3
 80015cc:	191b      	adds	r3, r3, r4
 80015ce:	18c0      	adds	r0, r0, r3
 80015d0:	e64d      	b.n	800126e <__aeabi_ddiv+0x1ce>
 80015d2:	428a      	cmp	r2, r1
 80015d4:	d800      	bhi.n	80015d8 <__aeabi_ddiv+0x538>
 80015d6:	e60e      	b.n	80011f6 <__aeabi_ddiv+0x156>
 80015d8:	1e83      	subs	r3, r0, #2
 80015da:	1909      	adds	r1, r1, r4
 80015dc:	e60b      	b.n	80011f6 <__aeabi_ddiv+0x156>
 80015de:	428a      	cmp	r2, r1
 80015e0:	d800      	bhi.n	80015e4 <__aeabi_ddiv+0x544>
 80015e2:	e5f4      	b.n	80011ce <__aeabi_ddiv+0x12e>
 80015e4:	1e83      	subs	r3, r0, #2
 80015e6:	4698      	mov	r8, r3
 80015e8:	1909      	adds	r1, r1, r4
 80015ea:	e5f0      	b.n	80011ce <__aeabi_ddiv+0x12e>
 80015ec:	4925      	ldr	r1, [pc, #148]	; (8001684 <__aeabi_ddiv+0x5e4>)
 80015ee:	0028      	movs	r0, r5
 80015f0:	4459      	add	r1, fp
 80015f2:	408d      	lsls	r5, r1
 80015f4:	4642      	mov	r2, r8
 80015f6:	408a      	lsls	r2, r1
 80015f8:	1e69      	subs	r1, r5, #1
 80015fa:	418d      	sbcs	r5, r1
 80015fc:	4641      	mov	r1, r8
 80015fe:	40d8      	lsrs	r0, r3
 8001600:	40d9      	lsrs	r1, r3
 8001602:	4302      	orrs	r2, r0
 8001604:	432a      	orrs	r2, r5
 8001606:	000b      	movs	r3, r1
 8001608:	0751      	lsls	r1, r2, #29
 800160a:	d100      	bne.n	800160e <__aeabi_ddiv+0x56e>
 800160c:	e751      	b.n	80014b2 <__aeabi_ddiv+0x412>
 800160e:	210f      	movs	r1, #15
 8001610:	4011      	ands	r1, r2
 8001612:	2904      	cmp	r1, #4
 8001614:	d000      	beq.n	8001618 <__aeabi_ddiv+0x578>
 8001616:	e746      	b.n	80014a6 <__aeabi_ddiv+0x406>
 8001618:	e74b      	b.n	80014b2 <__aeabi_ddiv+0x412>
 800161a:	0005      	movs	r5, r0
 800161c:	428e      	cmp	r6, r1
 800161e:	d000      	beq.n	8001622 <__aeabi_ddiv+0x582>
 8001620:	e66a      	b.n	80012f8 <__aeabi_ddiv+0x258>
 8001622:	9a00      	ldr	r2, [sp, #0]
 8001624:	4293      	cmp	r3, r2
 8001626:	d000      	beq.n	800162a <__aeabi_ddiv+0x58a>
 8001628:	e666      	b.n	80012f8 <__aeabi_ddiv+0x258>
 800162a:	e667      	b.n	80012fc <__aeabi_ddiv+0x25c>
 800162c:	4a16      	ldr	r2, [pc, #88]	; (8001688 <__aeabi_ddiv+0x5e8>)
 800162e:	445a      	add	r2, fp
 8001630:	2a00      	cmp	r2, #0
 8001632:	dc00      	bgt.n	8001636 <__aeabi_ddiv+0x596>
 8001634:	e710      	b.n	8001458 <__aeabi_ddiv+0x3b8>
 8001636:	2301      	movs	r3, #1
 8001638:	2500      	movs	r5, #0
 800163a:	4498      	add	r8, r3
 800163c:	e667      	b.n	800130e <__aeabi_ddiv+0x26e>
 800163e:	075d      	lsls	r5, r3, #29
 8001640:	025b      	lsls	r3, r3, #9
 8001642:	0b1c      	lsrs	r4, r3, #12
 8001644:	08d2      	lsrs	r2, r2, #3
 8001646:	2300      	movs	r3, #0
 8001648:	4315      	orrs	r5, r2
 800164a:	e580      	b.n	800114e <__aeabi_ddiv+0xae>
 800164c:	9800      	ldr	r0, [sp, #0]
 800164e:	3d02      	subs	r5, #2
 8001650:	0042      	lsls	r2, r0, #1
 8001652:	4282      	cmp	r2, r0
 8001654:	41bf      	sbcs	r7, r7
 8001656:	427f      	negs	r7, r7
 8001658:	193c      	adds	r4, r7, r4
 800165a:	1936      	adds	r6, r6, r4
 800165c:	9200      	str	r2, [sp, #0]
 800165e:	e7dd      	b.n	800161c <__aeabi_ddiv+0x57c>
 8001660:	2480      	movs	r4, #128	; 0x80
 8001662:	4643      	mov	r3, r8
 8001664:	0324      	lsls	r4, r4, #12
 8001666:	431c      	orrs	r4, r3
 8001668:	0324      	lsls	r4, r4, #12
 800166a:	4b04      	ldr	r3, [pc, #16]	; (800167c <__aeabi_ddiv+0x5dc>)
 800166c:	0b24      	lsrs	r4, r4, #12
 800166e:	e56e      	b.n	800114e <__aeabi_ddiv+0xae>
 8001670:	9a00      	ldr	r2, [sp, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d3ea      	bcc.n	800164c <__aeabi_ddiv+0x5ac>
 8001676:	0005      	movs	r5, r0
 8001678:	e7d3      	b.n	8001622 <__aeabi_ddiv+0x582>
 800167a:	46c0      	nop			; (mov r8, r8)
 800167c:	000007ff 	.word	0x000007ff
 8001680:	0000043e 	.word	0x0000043e
 8001684:	0000041e 	.word	0x0000041e
 8001688:	000003ff 	.word	0x000003ff

0800168c <__eqdf2>:
 800168c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800168e:	464e      	mov	r6, r9
 8001690:	4645      	mov	r5, r8
 8001692:	46de      	mov	lr, fp
 8001694:	4657      	mov	r7, sl
 8001696:	4690      	mov	r8, r2
 8001698:	b5e0      	push	{r5, r6, r7, lr}
 800169a:	0017      	movs	r7, r2
 800169c:	031a      	lsls	r2, r3, #12
 800169e:	0b12      	lsrs	r2, r2, #12
 80016a0:	0005      	movs	r5, r0
 80016a2:	4684      	mov	ip, r0
 80016a4:	4819      	ldr	r0, [pc, #100]	; (800170c <__eqdf2+0x80>)
 80016a6:	030e      	lsls	r6, r1, #12
 80016a8:	004c      	lsls	r4, r1, #1
 80016aa:	4691      	mov	r9, r2
 80016ac:	005a      	lsls	r2, r3, #1
 80016ae:	0fdb      	lsrs	r3, r3, #31
 80016b0:	469b      	mov	fp, r3
 80016b2:	0b36      	lsrs	r6, r6, #12
 80016b4:	0d64      	lsrs	r4, r4, #21
 80016b6:	0fc9      	lsrs	r1, r1, #31
 80016b8:	0d52      	lsrs	r2, r2, #21
 80016ba:	4284      	cmp	r4, r0
 80016bc:	d019      	beq.n	80016f2 <__eqdf2+0x66>
 80016be:	4282      	cmp	r2, r0
 80016c0:	d010      	beq.n	80016e4 <__eqdf2+0x58>
 80016c2:	2001      	movs	r0, #1
 80016c4:	4294      	cmp	r4, r2
 80016c6:	d10e      	bne.n	80016e6 <__eqdf2+0x5a>
 80016c8:	454e      	cmp	r6, r9
 80016ca:	d10c      	bne.n	80016e6 <__eqdf2+0x5a>
 80016cc:	2001      	movs	r0, #1
 80016ce:	45c4      	cmp	ip, r8
 80016d0:	d109      	bne.n	80016e6 <__eqdf2+0x5a>
 80016d2:	4559      	cmp	r1, fp
 80016d4:	d017      	beq.n	8001706 <__eqdf2+0x7a>
 80016d6:	2c00      	cmp	r4, #0
 80016d8:	d105      	bne.n	80016e6 <__eqdf2+0x5a>
 80016da:	0030      	movs	r0, r6
 80016dc:	4328      	orrs	r0, r5
 80016de:	1e43      	subs	r3, r0, #1
 80016e0:	4198      	sbcs	r0, r3
 80016e2:	e000      	b.n	80016e6 <__eqdf2+0x5a>
 80016e4:	2001      	movs	r0, #1
 80016e6:	bcf0      	pop	{r4, r5, r6, r7}
 80016e8:	46bb      	mov	fp, r7
 80016ea:	46b2      	mov	sl, r6
 80016ec:	46a9      	mov	r9, r5
 80016ee:	46a0      	mov	r8, r4
 80016f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016f2:	0033      	movs	r3, r6
 80016f4:	2001      	movs	r0, #1
 80016f6:	432b      	orrs	r3, r5
 80016f8:	d1f5      	bne.n	80016e6 <__eqdf2+0x5a>
 80016fa:	42a2      	cmp	r2, r4
 80016fc:	d1f3      	bne.n	80016e6 <__eqdf2+0x5a>
 80016fe:	464b      	mov	r3, r9
 8001700:	433b      	orrs	r3, r7
 8001702:	d1f0      	bne.n	80016e6 <__eqdf2+0x5a>
 8001704:	e7e2      	b.n	80016cc <__eqdf2+0x40>
 8001706:	2000      	movs	r0, #0
 8001708:	e7ed      	b.n	80016e6 <__eqdf2+0x5a>
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff

08001710 <__gedf2>:
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	4647      	mov	r7, r8
 8001714:	46ce      	mov	lr, r9
 8001716:	0004      	movs	r4, r0
 8001718:	0018      	movs	r0, r3
 800171a:	0016      	movs	r6, r2
 800171c:	031b      	lsls	r3, r3, #12
 800171e:	0b1b      	lsrs	r3, r3, #12
 8001720:	4d2d      	ldr	r5, [pc, #180]	; (80017d8 <__gedf2+0xc8>)
 8001722:	004a      	lsls	r2, r1, #1
 8001724:	4699      	mov	r9, r3
 8001726:	b580      	push	{r7, lr}
 8001728:	0043      	lsls	r3, r0, #1
 800172a:	030f      	lsls	r7, r1, #12
 800172c:	46a4      	mov	ip, r4
 800172e:	46b0      	mov	r8, r6
 8001730:	0b3f      	lsrs	r7, r7, #12
 8001732:	0d52      	lsrs	r2, r2, #21
 8001734:	0fc9      	lsrs	r1, r1, #31
 8001736:	0d5b      	lsrs	r3, r3, #21
 8001738:	0fc0      	lsrs	r0, r0, #31
 800173a:	42aa      	cmp	r2, r5
 800173c:	d021      	beq.n	8001782 <__gedf2+0x72>
 800173e:	42ab      	cmp	r3, r5
 8001740:	d013      	beq.n	800176a <__gedf2+0x5a>
 8001742:	2a00      	cmp	r2, #0
 8001744:	d122      	bne.n	800178c <__gedf2+0x7c>
 8001746:	433c      	orrs	r4, r7
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <__gedf2+0x42>
 800174c:	464d      	mov	r5, r9
 800174e:	432e      	orrs	r6, r5
 8001750:	d022      	beq.n	8001798 <__gedf2+0x88>
 8001752:	2c00      	cmp	r4, #0
 8001754:	d010      	beq.n	8001778 <__gedf2+0x68>
 8001756:	4281      	cmp	r1, r0
 8001758:	d022      	beq.n	80017a0 <__gedf2+0x90>
 800175a:	2002      	movs	r0, #2
 800175c:	3901      	subs	r1, #1
 800175e:	4008      	ands	r0, r1
 8001760:	3801      	subs	r0, #1
 8001762:	bcc0      	pop	{r6, r7}
 8001764:	46b9      	mov	r9, r7
 8001766:	46b0      	mov	r8, r6
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	464d      	mov	r5, r9
 800176c:	432e      	orrs	r6, r5
 800176e:	d129      	bne.n	80017c4 <__gedf2+0xb4>
 8001770:	2a00      	cmp	r2, #0
 8001772:	d1f0      	bne.n	8001756 <__gedf2+0x46>
 8001774:	433c      	orrs	r4, r7
 8001776:	d1ee      	bne.n	8001756 <__gedf2+0x46>
 8001778:	2800      	cmp	r0, #0
 800177a:	d1f2      	bne.n	8001762 <__gedf2+0x52>
 800177c:	2001      	movs	r0, #1
 800177e:	4240      	negs	r0, r0
 8001780:	e7ef      	b.n	8001762 <__gedf2+0x52>
 8001782:	003d      	movs	r5, r7
 8001784:	4325      	orrs	r5, r4
 8001786:	d11d      	bne.n	80017c4 <__gedf2+0xb4>
 8001788:	4293      	cmp	r3, r2
 800178a:	d0ee      	beq.n	800176a <__gedf2+0x5a>
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1e2      	bne.n	8001756 <__gedf2+0x46>
 8001790:	464c      	mov	r4, r9
 8001792:	4326      	orrs	r6, r4
 8001794:	d1df      	bne.n	8001756 <__gedf2+0x46>
 8001796:	e7e0      	b.n	800175a <__gedf2+0x4a>
 8001798:	2000      	movs	r0, #0
 800179a:	2c00      	cmp	r4, #0
 800179c:	d0e1      	beq.n	8001762 <__gedf2+0x52>
 800179e:	e7dc      	b.n	800175a <__gedf2+0x4a>
 80017a0:	429a      	cmp	r2, r3
 80017a2:	dc0a      	bgt.n	80017ba <__gedf2+0xaa>
 80017a4:	dbe8      	blt.n	8001778 <__gedf2+0x68>
 80017a6:	454f      	cmp	r7, r9
 80017a8:	d8d7      	bhi.n	800175a <__gedf2+0x4a>
 80017aa:	d00e      	beq.n	80017ca <__gedf2+0xba>
 80017ac:	2000      	movs	r0, #0
 80017ae:	454f      	cmp	r7, r9
 80017b0:	d2d7      	bcs.n	8001762 <__gedf2+0x52>
 80017b2:	2900      	cmp	r1, #0
 80017b4:	d0e2      	beq.n	800177c <__gedf2+0x6c>
 80017b6:	0008      	movs	r0, r1
 80017b8:	e7d3      	b.n	8001762 <__gedf2+0x52>
 80017ba:	4243      	negs	r3, r0
 80017bc:	4158      	adcs	r0, r3
 80017be:	0040      	lsls	r0, r0, #1
 80017c0:	3801      	subs	r0, #1
 80017c2:	e7ce      	b.n	8001762 <__gedf2+0x52>
 80017c4:	2002      	movs	r0, #2
 80017c6:	4240      	negs	r0, r0
 80017c8:	e7cb      	b.n	8001762 <__gedf2+0x52>
 80017ca:	45c4      	cmp	ip, r8
 80017cc:	d8c5      	bhi.n	800175a <__gedf2+0x4a>
 80017ce:	2000      	movs	r0, #0
 80017d0:	45c4      	cmp	ip, r8
 80017d2:	d2c6      	bcs.n	8001762 <__gedf2+0x52>
 80017d4:	e7ed      	b.n	80017b2 <__gedf2+0xa2>
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	000007ff 	.word	0x000007ff

080017dc <__ledf2>:
 80017dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017de:	4647      	mov	r7, r8
 80017e0:	46ce      	mov	lr, r9
 80017e2:	0004      	movs	r4, r0
 80017e4:	0018      	movs	r0, r3
 80017e6:	0016      	movs	r6, r2
 80017e8:	031b      	lsls	r3, r3, #12
 80017ea:	0b1b      	lsrs	r3, r3, #12
 80017ec:	4d2c      	ldr	r5, [pc, #176]	; (80018a0 <__ledf2+0xc4>)
 80017ee:	004a      	lsls	r2, r1, #1
 80017f0:	4699      	mov	r9, r3
 80017f2:	b580      	push	{r7, lr}
 80017f4:	0043      	lsls	r3, r0, #1
 80017f6:	030f      	lsls	r7, r1, #12
 80017f8:	46a4      	mov	ip, r4
 80017fa:	46b0      	mov	r8, r6
 80017fc:	0b3f      	lsrs	r7, r7, #12
 80017fe:	0d52      	lsrs	r2, r2, #21
 8001800:	0fc9      	lsrs	r1, r1, #31
 8001802:	0d5b      	lsrs	r3, r3, #21
 8001804:	0fc0      	lsrs	r0, r0, #31
 8001806:	42aa      	cmp	r2, r5
 8001808:	d00d      	beq.n	8001826 <__ledf2+0x4a>
 800180a:	42ab      	cmp	r3, r5
 800180c:	d010      	beq.n	8001830 <__ledf2+0x54>
 800180e:	2a00      	cmp	r2, #0
 8001810:	d127      	bne.n	8001862 <__ledf2+0x86>
 8001812:	433c      	orrs	r4, r7
 8001814:	2b00      	cmp	r3, #0
 8001816:	d111      	bne.n	800183c <__ledf2+0x60>
 8001818:	464d      	mov	r5, r9
 800181a:	432e      	orrs	r6, r5
 800181c:	d10e      	bne.n	800183c <__ledf2+0x60>
 800181e:	2000      	movs	r0, #0
 8001820:	2c00      	cmp	r4, #0
 8001822:	d015      	beq.n	8001850 <__ledf2+0x74>
 8001824:	e00e      	b.n	8001844 <__ledf2+0x68>
 8001826:	003d      	movs	r5, r7
 8001828:	4325      	orrs	r5, r4
 800182a:	d110      	bne.n	800184e <__ledf2+0x72>
 800182c:	4293      	cmp	r3, r2
 800182e:	d118      	bne.n	8001862 <__ledf2+0x86>
 8001830:	464d      	mov	r5, r9
 8001832:	432e      	orrs	r6, r5
 8001834:	d10b      	bne.n	800184e <__ledf2+0x72>
 8001836:	2a00      	cmp	r2, #0
 8001838:	d102      	bne.n	8001840 <__ledf2+0x64>
 800183a:	433c      	orrs	r4, r7
 800183c:	2c00      	cmp	r4, #0
 800183e:	d00b      	beq.n	8001858 <__ledf2+0x7c>
 8001840:	4281      	cmp	r1, r0
 8001842:	d014      	beq.n	800186e <__ledf2+0x92>
 8001844:	2002      	movs	r0, #2
 8001846:	3901      	subs	r1, #1
 8001848:	4008      	ands	r0, r1
 800184a:	3801      	subs	r0, #1
 800184c:	e000      	b.n	8001850 <__ledf2+0x74>
 800184e:	2002      	movs	r0, #2
 8001850:	bcc0      	pop	{r6, r7}
 8001852:	46b9      	mov	r9, r7
 8001854:	46b0      	mov	r8, r6
 8001856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001858:	2800      	cmp	r0, #0
 800185a:	d1f9      	bne.n	8001850 <__ledf2+0x74>
 800185c:	2001      	movs	r0, #1
 800185e:	4240      	negs	r0, r0
 8001860:	e7f6      	b.n	8001850 <__ledf2+0x74>
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1ec      	bne.n	8001840 <__ledf2+0x64>
 8001866:	464c      	mov	r4, r9
 8001868:	4326      	orrs	r6, r4
 800186a:	d1e9      	bne.n	8001840 <__ledf2+0x64>
 800186c:	e7ea      	b.n	8001844 <__ledf2+0x68>
 800186e:	429a      	cmp	r2, r3
 8001870:	dd04      	ble.n	800187c <__ledf2+0xa0>
 8001872:	4243      	negs	r3, r0
 8001874:	4158      	adcs	r0, r3
 8001876:	0040      	lsls	r0, r0, #1
 8001878:	3801      	subs	r0, #1
 800187a:	e7e9      	b.n	8001850 <__ledf2+0x74>
 800187c:	429a      	cmp	r2, r3
 800187e:	dbeb      	blt.n	8001858 <__ledf2+0x7c>
 8001880:	454f      	cmp	r7, r9
 8001882:	d8df      	bhi.n	8001844 <__ledf2+0x68>
 8001884:	d006      	beq.n	8001894 <__ledf2+0xb8>
 8001886:	2000      	movs	r0, #0
 8001888:	454f      	cmp	r7, r9
 800188a:	d2e1      	bcs.n	8001850 <__ledf2+0x74>
 800188c:	2900      	cmp	r1, #0
 800188e:	d0e5      	beq.n	800185c <__ledf2+0x80>
 8001890:	0008      	movs	r0, r1
 8001892:	e7dd      	b.n	8001850 <__ledf2+0x74>
 8001894:	45c4      	cmp	ip, r8
 8001896:	d8d5      	bhi.n	8001844 <__ledf2+0x68>
 8001898:	2000      	movs	r0, #0
 800189a:	45c4      	cmp	ip, r8
 800189c:	d2d8      	bcs.n	8001850 <__ledf2+0x74>
 800189e:	e7f5      	b.n	800188c <__ledf2+0xb0>
 80018a0:	000007ff 	.word	0x000007ff

080018a4 <__aeabi_dmul>:
 80018a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a6:	4657      	mov	r7, sl
 80018a8:	464e      	mov	r6, r9
 80018aa:	4645      	mov	r5, r8
 80018ac:	46de      	mov	lr, fp
 80018ae:	b5e0      	push	{r5, r6, r7, lr}
 80018b0:	4698      	mov	r8, r3
 80018b2:	030c      	lsls	r4, r1, #12
 80018b4:	004b      	lsls	r3, r1, #1
 80018b6:	0006      	movs	r6, r0
 80018b8:	4692      	mov	sl, r2
 80018ba:	b087      	sub	sp, #28
 80018bc:	0b24      	lsrs	r4, r4, #12
 80018be:	0d5b      	lsrs	r3, r3, #21
 80018c0:	0fcf      	lsrs	r7, r1, #31
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d100      	bne.n	80018c8 <__aeabi_dmul+0x24>
 80018c6:	e15c      	b.n	8001b82 <__aeabi_dmul+0x2de>
 80018c8:	4ad9      	ldr	r2, [pc, #868]	; (8001c30 <__aeabi_dmul+0x38c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d100      	bne.n	80018d0 <__aeabi_dmul+0x2c>
 80018ce:	e175      	b.n	8001bbc <__aeabi_dmul+0x318>
 80018d0:	0f42      	lsrs	r2, r0, #29
 80018d2:	00e4      	lsls	r4, r4, #3
 80018d4:	4314      	orrs	r4, r2
 80018d6:	2280      	movs	r2, #128	; 0x80
 80018d8:	0412      	lsls	r2, r2, #16
 80018da:	4314      	orrs	r4, r2
 80018dc:	4ad5      	ldr	r2, [pc, #852]	; (8001c34 <__aeabi_dmul+0x390>)
 80018de:	00c5      	lsls	r5, r0, #3
 80018e0:	4694      	mov	ip, r2
 80018e2:	4463      	add	r3, ip
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2300      	movs	r3, #0
 80018e8:	4699      	mov	r9, r3
 80018ea:	469b      	mov	fp, r3
 80018ec:	4643      	mov	r3, r8
 80018ee:	4642      	mov	r2, r8
 80018f0:	031e      	lsls	r6, r3, #12
 80018f2:	0fd2      	lsrs	r2, r2, #31
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4650      	mov	r0, sl
 80018f8:	4690      	mov	r8, r2
 80018fa:	0b36      	lsrs	r6, r6, #12
 80018fc:	0d5b      	lsrs	r3, r3, #21
 80018fe:	d100      	bne.n	8001902 <__aeabi_dmul+0x5e>
 8001900:	e120      	b.n	8001b44 <__aeabi_dmul+0x2a0>
 8001902:	4acb      	ldr	r2, [pc, #812]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d100      	bne.n	800190a <__aeabi_dmul+0x66>
 8001908:	e162      	b.n	8001bd0 <__aeabi_dmul+0x32c>
 800190a:	49ca      	ldr	r1, [pc, #808]	; (8001c34 <__aeabi_dmul+0x390>)
 800190c:	0f42      	lsrs	r2, r0, #29
 800190e:	468c      	mov	ip, r1
 8001910:	9900      	ldr	r1, [sp, #0]
 8001912:	4463      	add	r3, ip
 8001914:	00f6      	lsls	r6, r6, #3
 8001916:	468c      	mov	ip, r1
 8001918:	4316      	orrs	r6, r2
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	449c      	add	ip, r3
 800191e:	0412      	lsls	r2, r2, #16
 8001920:	4663      	mov	r3, ip
 8001922:	4316      	orrs	r6, r2
 8001924:	00c2      	lsls	r2, r0, #3
 8001926:	2000      	movs	r0, #0
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	9900      	ldr	r1, [sp, #0]
 800192c:	4643      	mov	r3, r8
 800192e:	3101      	adds	r1, #1
 8001930:	468c      	mov	ip, r1
 8001932:	4649      	mov	r1, r9
 8001934:	407b      	eors	r3, r7
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	290f      	cmp	r1, #15
 800193a:	d826      	bhi.n	800198a <__aeabi_dmul+0xe6>
 800193c:	4bbe      	ldr	r3, [pc, #760]	; (8001c38 <__aeabi_dmul+0x394>)
 800193e:	0089      	lsls	r1, r1, #2
 8001940:	5859      	ldr	r1, [r3, r1]
 8001942:	468f      	mov	pc, r1
 8001944:	4643      	mov	r3, r8
 8001946:	9301      	str	r3, [sp, #4]
 8001948:	0034      	movs	r4, r6
 800194a:	0015      	movs	r5, r2
 800194c:	4683      	mov	fp, r0
 800194e:	465b      	mov	r3, fp
 8001950:	2b02      	cmp	r3, #2
 8001952:	d016      	beq.n	8001982 <__aeabi_dmul+0xde>
 8001954:	2b03      	cmp	r3, #3
 8001956:	d100      	bne.n	800195a <__aeabi_dmul+0xb6>
 8001958:	e203      	b.n	8001d62 <__aeabi_dmul+0x4be>
 800195a:	2b01      	cmp	r3, #1
 800195c:	d000      	beq.n	8001960 <__aeabi_dmul+0xbc>
 800195e:	e0cd      	b.n	8001afc <__aeabi_dmul+0x258>
 8001960:	2200      	movs	r2, #0
 8001962:	2400      	movs	r4, #0
 8001964:	2500      	movs	r5, #0
 8001966:	9b01      	ldr	r3, [sp, #4]
 8001968:	0512      	lsls	r2, r2, #20
 800196a:	4322      	orrs	r2, r4
 800196c:	07db      	lsls	r3, r3, #31
 800196e:	431a      	orrs	r2, r3
 8001970:	0028      	movs	r0, r5
 8001972:	0011      	movs	r1, r2
 8001974:	b007      	add	sp, #28
 8001976:	bcf0      	pop	{r4, r5, r6, r7}
 8001978:	46bb      	mov	fp, r7
 800197a:	46b2      	mov	sl, r6
 800197c:	46a9      	mov	r9, r5
 800197e:	46a0      	mov	r8, r4
 8001980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001982:	2400      	movs	r4, #0
 8001984:	2500      	movs	r5, #0
 8001986:	4aaa      	ldr	r2, [pc, #680]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001988:	e7ed      	b.n	8001966 <__aeabi_dmul+0xc2>
 800198a:	0c28      	lsrs	r0, r5, #16
 800198c:	042d      	lsls	r5, r5, #16
 800198e:	0c2d      	lsrs	r5, r5, #16
 8001990:	002b      	movs	r3, r5
 8001992:	0c11      	lsrs	r1, r2, #16
 8001994:	0412      	lsls	r2, r2, #16
 8001996:	0c12      	lsrs	r2, r2, #16
 8001998:	4353      	muls	r3, r2
 800199a:	4698      	mov	r8, r3
 800199c:	0013      	movs	r3, r2
 800199e:	002f      	movs	r7, r5
 80019a0:	4343      	muls	r3, r0
 80019a2:	4699      	mov	r9, r3
 80019a4:	434f      	muls	r7, r1
 80019a6:	444f      	add	r7, r9
 80019a8:	46bb      	mov	fp, r7
 80019aa:	4647      	mov	r7, r8
 80019ac:	000b      	movs	r3, r1
 80019ae:	0c3f      	lsrs	r7, r7, #16
 80019b0:	46ba      	mov	sl, r7
 80019b2:	4343      	muls	r3, r0
 80019b4:	44da      	add	sl, fp
 80019b6:	9302      	str	r3, [sp, #8]
 80019b8:	45d1      	cmp	r9, sl
 80019ba:	d904      	bls.n	80019c6 <__aeabi_dmul+0x122>
 80019bc:	2780      	movs	r7, #128	; 0x80
 80019be:	027f      	lsls	r7, r7, #9
 80019c0:	46b9      	mov	r9, r7
 80019c2:	444b      	add	r3, r9
 80019c4:	9302      	str	r3, [sp, #8]
 80019c6:	4653      	mov	r3, sl
 80019c8:	0c1b      	lsrs	r3, r3, #16
 80019ca:	469b      	mov	fp, r3
 80019cc:	4653      	mov	r3, sl
 80019ce:	041f      	lsls	r7, r3, #16
 80019d0:	4643      	mov	r3, r8
 80019d2:	041b      	lsls	r3, r3, #16
 80019d4:	0c1b      	lsrs	r3, r3, #16
 80019d6:	4698      	mov	r8, r3
 80019d8:	003b      	movs	r3, r7
 80019da:	4443      	add	r3, r8
 80019dc:	9304      	str	r3, [sp, #16]
 80019de:	0c33      	lsrs	r3, r6, #16
 80019e0:	0436      	lsls	r6, r6, #16
 80019e2:	0c36      	lsrs	r6, r6, #16
 80019e4:	4698      	mov	r8, r3
 80019e6:	0033      	movs	r3, r6
 80019e8:	4343      	muls	r3, r0
 80019ea:	4699      	mov	r9, r3
 80019ec:	4643      	mov	r3, r8
 80019ee:	4343      	muls	r3, r0
 80019f0:	002f      	movs	r7, r5
 80019f2:	469a      	mov	sl, r3
 80019f4:	4643      	mov	r3, r8
 80019f6:	4377      	muls	r7, r6
 80019f8:	435d      	muls	r5, r3
 80019fa:	0c38      	lsrs	r0, r7, #16
 80019fc:	444d      	add	r5, r9
 80019fe:	1945      	adds	r5, r0, r5
 8001a00:	45a9      	cmp	r9, r5
 8001a02:	d903      	bls.n	8001a0c <__aeabi_dmul+0x168>
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	025b      	lsls	r3, r3, #9
 8001a08:	4699      	mov	r9, r3
 8001a0a:	44ca      	add	sl, r9
 8001a0c:	043f      	lsls	r7, r7, #16
 8001a0e:	0c28      	lsrs	r0, r5, #16
 8001a10:	0c3f      	lsrs	r7, r7, #16
 8001a12:	042d      	lsls	r5, r5, #16
 8001a14:	19ed      	adds	r5, r5, r7
 8001a16:	0c27      	lsrs	r7, r4, #16
 8001a18:	0424      	lsls	r4, r4, #16
 8001a1a:	0c24      	lsrs	r4, r4, #16
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	0020      	movs	r0, r4
 8001a20:	4350      	muls	r0, r2
 8001a22:	437a      	muls	r2, r7
 8001a24:	4691      	mov	r9, r2
 8001a26:	003a      	movs	r2, r7
 8001a28:	4453      	add	r3, sl
 8001a2a:	9305      	str	r3, [sp, #20]
 8001a2c:	0c03      	lsrs	r3, r0, #16
 8001a2e:	469a      	mov	sl, r3
 8001a30:	434a      	muls	r2, r1
 8001a32:	4361      	muls	r1, r4
 8001a34:	4449      	add	r1, r9
 8001a36:	4451      	add	r1, sl
 8001a38:	44ab      	add	fp, r5
 8001a3a:	4589      	cmp	r9, r1
 8001a3c:	d903      	bls.n	8001a46 <__aeabi_dmul+0x1a2>
 8001a3e:	2380      	movs	r3, #128	; 0x80
 8001a40:	025b      	lsls	r3, r3, #9
 8001a42:	4699      	mov	r9, r3
 8001a44:	444a      	add	r2, r9
 8001a46:	0400      	lsls	r0, r0, #16
 8001a48:	0c0b      	lsrs	r3, r1, #16
 8001a4a:	0c00      	lsrs	r0, r0, #16
 8001a4c:	0409      	lsls	r1, r1, #16
 8001a4e:	1809      	adds	r1, r1, r0
 8001a50:	0020      	movs	r0, r4
 8001a52:	4699      	mov	r9, r3
 8001a54:	4643      	mov	r3, r8
 8001a56:	4370      	muls	r0, r6
 8001a58:	435c      	muls	r4, r3
 8001a5a:	437e      	muls	r6, r7
 8001a5c:	435f      	muls	r7, r3
 8001a5e:	0c03      	lsrs	r3, r0, #16
 8001a60:	4698      	mov	r8, r3
 8001a62:	19a4      	adds	r4, r4, r6
 8001a64:	4444      	add	r4, r8
 8001a66:	444a      	add	r2, r9
 8001a68:	9703      	str	r7, [sp, #12]
 8001a6a:	42a6      	cmp	r6, r4
 8001a6c:	d904      	bls.n	8001a78 <__aeabi_dmul+0x1d4>
 8001a6e:	2380      	movs	r3, #128	; 0x80
 8001a70:	025b      	lsls	r3, r3, #9
 8001a72:	4698      	mov	r8, r3
 8001a74:	4447      	add	r7, r8
 8001a76:	9703      	str	r7, [sp, #12]
 8001a78:	0423      	lsls	r3, r4, #16
 8001a7a:	9e02      	ldr	r6, [sp, #8]
 8001a7c:	469a      	mov	sl, r3
 8001a7e:	9b05      	ldr	r3, [sp, #20]
 8001a80:	445e      	add	r6, fp
 8001a82:	4698      	mov	r8, r3
 8001a84:	42ae      	cmp	r6, r5
 8001a86:	41ad      	sbcs	r5, r5
 8001a88:	1876      	adds	r6, r6, r1
 8001a8a:	428e      	cmp	r6, r1
 8001a8c:	4189      	sbcs	r1, r1
 8001a8e:	0400      	lsls	r0, r0, #16
 8001a90:	0c00      	lsrs	r0, r0, #16
 8001a92:	4450      	add	r0, sl
 8001a94:	4440      	add	r0, r8
 8001a96:	426d      	negs	r5, r5
 8001a98:	1947      	adds	r7, r0, r5
 8001a9a:	46b8      	mov	r8, r7
 8001a9c:	4693      	mov	fp, r2
 8001a9e:	4249      	negs	r1, r1
 8001aa0:	4689      	mov	r9, r1
 8001aa2:	44c3      	add	fp, r8
 8001aa4:	44d9      	add	r9, fp
 8001aa6:	4298      	cmp	r0, r3
 8001aa8:	4180      	sbcs	r0, r0
 8001aaa:	45a8      	cmp	r8, r5
 8001aac:	41ad      	sbcs	r5, r5
 8001aae:	4593      	cmp	fp, r2
 8001ab0:	4192      	sbcs	r2, r2
 8001ab2:	4589      	cmp	r9, r1
 8001ab4:	4189      	sbcs	r1, r1
 8001ab6:	426d      	negs	r5, r5
 8001ab8:	4240      	negs	r0, r0
 8001aba:	4328      	orrs	r0, r5
 8001abc:	0c24      	lsrs	r4, r4, #16
 8001abe:	4252      	negs	r2, r2
 8001ac0:	4249      	negs	r1, r1
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	9b03      	ldr	r3, [sp, #12]
 8001ac6:	1900      	adds	r0, r0, r4
 8001ac8:	1880      	adds	r0, r0, r2
 8001aca:	18c7      	adds	r7, r0, r3
 8001acc:	464b      	mov	r3, r9
 8001ace:	0ddc      	lsrs	r4, r3, #23
 8001ad0:	9b04      	ldr	r3, [sp, #16]
 8001ad2:	0275      	lsls	r5, r6, #9
 8001ad4:	431d      	orrs	r5, r3
 8001ad6:	1e6a      	subs	r2, r5, #1
 8001ad8:	4195      	sbcs	r5, r2
 8001ada:	464b      	mov	r3, r9
 8001adc:	0df6      	lsrs	r6, r6, #23
 8001ade:	027f      	lsls	r7, r7, #9
 8001ae0:	4335      	orrs	r5, r6
 8001ae2:	025a      	lsls	r2, r3, #9
 8001ae4:	433c      	orrs	r4, r7
 8001ae6:	4315      	orrs	r5, r2
 8001ae8:	01fb      	lsls	r3, r7, #7
 8001aea:	d400      	bmi.n	8001aee <__aeabi_dmul+0x24a>
 8001aec:	e11c      	b.n	8001d28 <__aeabi_dmul+0x484>
 8001aee:	2101      	movs	r1, #1
 8001af0:	086a      	lsrs	r2, r5, #1
 8001af2:	400d      	ands	r5, r1
 8001af4:	4315      	orrs	r5, r2
 8001af6:	07e2      	lsls	r2, r4, #31
 8001af8:	4315      	orrs	r5, r2
 8001afa:	0864      	lsrs	r4, r4, #1
 8001afc:	494f      	ldr	r1, [pc, #316]	; (8001c3c <__aeabi_dmul+0x398>)
 8001afe:	4461      	add	r1, ip
 8001b00:	2900      	cmp	r1, #0
 8001b02:	dc00      	bgt.n	8001b06 <__aeabi_dmul+0x262>
 8001b04:	e0b0      	b.n	8001c68 <__aeabi_dmul+0x3c4>
 8001b06:	076b      	lsls	r3, r5, #29
 8001b08:	d009      	beq.n	8001b1e <__aeabi_dmul+0x27a>
 8001b0a:	220f      	movs	r2, #15
 8001b0c:	402a      	ands	r2, r5
 8001b0e:	2a04      	cmp	r2, #4
 8001b10:	d005      	beq.n	8001b1e <__aeabi_dmul+0x27a>
 8001b12:	1d2a      	adds	r2, r5, #4
 8001b14:	42aa      	cmp	r2, r5
 8001b16:	41ad      	sbcs	r5, r5
 8001b18:	426d      	negs	r5, r5
 8001b1a:	1964      	adds	r4, r4, r5
 8001b1c:	0015      	movs	r5, r2
 8001b1e:	01e3      	lsls	r3, r4, #7
 8001b20:	d504      	bpl.n	8001b2c <__aeabi_dmul+0x288>
 8001b22:	2180      	movs	r1, #128	; 0x80
 8001b24:	4a46      	ldr	r2, [pc, #280]	; (8001c40 <__aeabi_dmul+0x39c>)
 8001b26:	00c9      	lsls	r1, r1, #3
 8001b28:	4014      	ands	r4, r2
 8001b2a:	4461      	add	r1, ip
 8001b2c:	4a45      	ldr	r2, [pc, #276]	; (8001c44 <__aeabi_dmul+0x3a0>)
 8001b2e:	4291      	cmp	r1, r2
 8001b30:	dd00      	ble.n	8001b34 <__aeabi_dmul+0x290>
 8001b32:	e726      	b.n	8001982 <__aeabi_dmul+0xde>
 8001b34:	0762      	lsls	r2, r4, #29
 8001b36:	08ed      	lsrs	r5, r5, #3
 8001b38:	0264      	lsls	r4, r4, #9
 8001b3a:	0549      	lsls	r1, r1, #21
 8001b3c:	4315      	orrs	r5, r2
 8001b3e:	0b24      	lsrs	r4, r4, #12
 8001b40:	0d4a      	lsrs	r2, r1, #21
 8001b42:	e710      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001b44:	4652      	mov	r2, sl
 8001b46:	4332      	orrs	r2, r6
 8001b48:	d100      	bne.n	8001b4c <__aeabi_dmul+0x2a8>
 8001b4a:	e07f      	b.n	8001c4c <__aeabi_dmul+0x3a8>
 8001b4c:	2e00      	cmp	r6, #0
 8001b4e:	d100      	bne.n	8001b52 <__aeabi_dmul+0x2ae>
 8001b50:	e0dc      	b.n	8001d0c <__aeabi_dmul+0x468>
 8001b52:	0030      	movs	r0, r6
 8001b54:	f000 fdd6 	bl	8002704 <__clzsi2>
 8001b58:	0002      	movs	r2, r0
 8001b5a:	3a0b      	subs	r2, #11
 8001b5c:	231d      	movs	r3, #29
 8001b5e:	0001      	movs	r1, r0
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	4652      	mov	r2, sl
 8001b64:	3908      	subs	r1, #8
 8001b66:	40da      	lsrs	r2, r3
 8001b68:	408e      	lsls	r6, r1
 8001b6a:	4316      	orrs	r6, r2
 8001b6c:	4652      	mov	r2, sl
 8001b6e:	408a      	lsls	r2, r1
 8001b70:	9b00      	ldr	r3, [sp, #0]
 8001b72:	4935      	ldr	r1, [pc, #212]	; (8001c48 <__aeabi_dmul+0x3a4>)
 8001b74:	1a18      	subs	r0, r3, r0
 8001b76:	0003      	movs	r3, r0
 8001b78:	468c      	mov	ip, r1
 8001b7a:	4463      	add	r3, ip
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	e6d3      	b.n	800192a <__aeabi_dmul+0x86>
 8001b82:	0025      	movs	r5, r4
 8001b84:	4305      	orrs	r5, r0
 8001b86:	d04a      	beq.n	8001c1e <__aeabi_dmul+0x37a>
 8001b88:	2c00      	cmp	r4, #0
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dmul+0x2ea>
 8001b8c:	e0b0      	b.n	8001cf0 <__aeabi_dmul+0x44c>
 8001b8e:	0020      	movs	r0, r4
 8001b90:	f000 fdb8 	bl	8002704 <__clzsi2>
 8001b94:	0001      	movs	r1, r0
 8001b96:	0002      	movs	r2, r0
 8001b98:	390b      	subs	r1, #11
 8001b9a:	231d      	movs	r3, #29
 8001b9c:	0010      	movs	r0, r2
 8001b9e:	1a5b      	subs	r3, r3, r1
 8001ba0:	0031      	movs	r1, r6
 8001ba2:	0035      	movs	r5, r6
 8001ba4:	3808      	subs	r0, #8
 8001ba6:	4084      	lsls	r4, r0
 8001ba8:	40d9      	lsrs	r1, r3
 8001baa:	4085      	lsls	r5, r0
 8001bac:	430c      	orrs	r4, r1
 8001bae:	4826      	ldr	r0, [pc, #152]	; (8001c48 <__aeabi_dmul+0x3a4>)
 8001bb0:	1a83      	subs	r3, r0, r2
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	4699      	mov	r9, r3
 8001bb8:	469b      	mov	fp, r3
 8001bba:	e697      	b.n	80018ec <__aeabi_dmul+0x48>
 8001bbc:	0005      	movs	r5, r0
 8001bbe:	4325      	orrs	r5, r4
 8001bc0:	d126      	bne.n	8001c10 <__aeabi_dmul+0x36c>
 8001bc2:	2208      	movs	r2, #8
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4691      	mov	r9, r2
 8001bcc:	469b      	mov	fp, r3
 8001bce:	e68d      	b.n	80018ec <__aeabi_dmul+0x48>
 8001bd0:	4652      	mov	r2, sl
 8001bd2:	9b00      	ldr	r3, [sp, #0]
 8001bd4:	4332      	orrs	r2, r6
 8001bd6:	d110      	bne.n	8001bfa <__aeabi_dmul+0x356>
 8001bd8:	4915      	ldr	r1, [pc, #84]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001bda:	2600      	movs	r6, #0
 8001bdc:	468c      	mov	ip, r1
 8001bde:	4463      	add	r3, ip
 8001be0:	4649      	mov	r1, r9
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	2302      	movs	r3, #2
 8001be6:	4319      	orrs	r1, r3
 8001be8:	4689      	mov	r9, r1
 8001bea:	2002      	movs	r0, #2
 8001bec:	e69d      	b.n	800192a <__aeabi_dmul+0x86>
 8001bee:	465b      	mov	r3, fp
 8001bf0:	9701      	str	r7, [sp, #4]
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d000      	beq.n	8001bf8 <__aeabi_dmul+0x354>
 8001bf6:	e6ad      	b.n	8001954 <__aeabi_dmul+0xb0>
 8001bf8:	e6c3      	b.n	8001982 <__aeabi_dmul+0xde>
 8001bfa:	4a0d      	ldr	r2, [pc, #52]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	4694      	mov	ip, r2
 8001c00:	4463      	add	r3, ip
 8001c02:	464a      	mov	r2, r9
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2303      	movs	r3, #3
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	4691      	mov	r9, r2
 8001c0c:	4652      	mov	r2, sl
 8001c0e:	e68c      	b.n	800192a <__aeabi_dmul+0x86>
 8001c10:	220c      	movs	r2, #12
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	2303      	movs	r3, #3
 8001c16:	0005      	movs	r5, r0
 8001c18:	4691      	mov	r9, r2
 8001c1a:	469b      	mov	fp, r3
 8001c1c:	e666      	b.n	80018ec <__aeabi_dmul+0x48>
 8001c1e:	2304      	movs	r3, #4
 8001c20:	4699      	mov	r9, r3
 8001c22:	2300      	movs	r3, #0
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	3301      	adds	r3, #1
 8001c28:	2400      	movs	r4, #0
 8001c2a:	469b      	mov	fp, r3
 8001c2c:	e65e      	b.n	80018ec <__aeabi_dmul+0x48>
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	000007ff 	.word	0x000007ff
 8001c34:	fffffc01 	.word	0xfffffc01
 8001c38:	0800b110 	.word	0x0800b110
 8001c3c:	000003ff 	.word	0x000003ff
 8001c40:	feffffff 	.word	0xfeffffff
 8001c44:	000007fe 	.word	0x000007fe
 8001c48:	fffffc0d 	.word	0xfffffc0d
 8001c4c:	4649      	mov	r1, r9
 8001c4e:	2301      	movs	r3, #1
 8001c50:	4319      	orrs	r1, r3
 8001c52:	4689      	mov	r9, r1
 8001c54:	2600      	movs	r6, #0
 8001c56:	2001      	movs	r0, #1
 8001c58:	e667      	b.n	800192a <__aeabi_dmul+0x86>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	2480      	movs	r4, #128	; 0x80
 8001c5e:	2500      	movs	r5, #0
 8001c60:	4a43      	ldr	r2, [pc, #268]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	0324      	lsls	r4, r4, #12
 8001c66:	e67e      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001c68:	2001      	movs	r0, #1
 8001c6a:	1a40      	subs	r0, r0, r1
 8001c6c:	2838      	cmp	r0, #56	; 0x38
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dmul+0x3ce>
 8001c70:	e676      	b.n	8001960 <__aeabi_dmul+0xbc>
 8001c72:	281f      	cmp	r0, #31
 8001c74:	dd5b      	ble.n	8001d2e <__aeabi_dmul+0x48a>
 8001c76:	221f      	movs	r2, #31
 8001c78:	0023      	movs	r3, r4
 8001c7a:	4252      	negs	r2, r2
 8001c7c:	1a51      	subs	r1, r2, r1
 8001c7e:	40cb      	lsrs	r3, r1
 8001c80:	0019      	movs	r1, r3
 8001c82:	2820      	cmp	r0, #32
 8001c84:	d003      	beq.n	8001c8e <__aeabi_dmul+0x3ea>
 8001c86:	4a3b      	ldr	r2, [pc, #236]	; (8001d74 <__aeabi_dmul+0x4d0>)
 8001c88:	4462      	add	r2, ip
 8001c8a:	4094      	lsls	r4, r2
 8001c8c:	4325      	orrs	r5, r4
 8001c8e:	1e6a      	subs	r2, r5, #1
 8001c90:	4195      	sbcs	r5, r2
 8001c92:	002a      	movs	r2, r5
 8001c94:	430a      	orrs	r2, r1
 8001c96:	2107      	movs	r1, #7
 8001c98:	000d      	movs	r5, r1
 8001c9a:	2400      	movs	r4, #0
 8001c9c:	4015      	ands	r5, r2
 8001c9e:	4211      	tst	r1, r2
 8001ca0:	d05b      	beq.n	8001d5a <__aeabi_dmul+0x4b6>
 8001ca2:	210f      	movs	r1, #15
 8001ca4:	2400      	movs	r4, #0
 8001ca6:	4011      	ands	r1, r2
 8001ca8:	2904      	cmp	r1, #4
 8001caa:	d053      	beq.n	8001d54 <__aeabi_dmul+0x4b0>
 8001cac:	1d11      	adds	r1, r2, #4
 8001cae:	4291      	cmp	r1, r2
 8001cb0:	4192      	sbcs	r2, r2
 8001cb2:	4252      	negs	r2, r2
 8001cb4:	18a4      	adds	r4, r4, r2
 8001cb6:	000a      	movs	r2, r1
 8001cb8:	0223      	lsls	r3, r4, #8
 8001cba:	d54b      	bpl.n	8001d54 <__aeabi_dmul+0x4b0>
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	2400      	movs	r4, #0
 8001cc0:	2500      	movs	r5, #0
 8001cc2:	e650      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	031b      	lsls	r3, r3, #12
 8001cc8:	421c      	tst	r4, r3
 8001cca:	d009      	beq.n	8001ce0 <__aeabi_dmul+0x43c>
 8001ccc:	421e      	tst	r6, r3
 8001cce:	d107      	bne.n	8001ce0 <__aeabi_dmul+0x43c>
 8001cd0:	4333      	orrs	r3, r6
 8001cd2:	031c      	lsls	r4, r3, #12
 8001cd4:	4643      	mov	r3, r8
 8001cd6:	0015      	movs	r5, r2
 8001cd8:	0b24      	lsrs	r4, r4, #12
 8001cda:	4a25      	ldr	r2, [pc, #148]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	e642      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001ce0:	2280      	movs	r2, #128	; 0x80
 8001ce2:	0312      	lsls	r2, r2, #12
 8001ce4:	4314      	orrs	r4, r2
 8001ce6:	0324      	lsls	r4, r4, #12
 8001ce8:	4a21      	ldr	r2, [pc, #132]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001cea:	0b24      	lsrs	r4, r4, #12
 8001cec:	9701      	str	r7, [sp, #4]
 8001cee:	e63a      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001cf0:	f000 fd08 	bl	8002704 <__clzsi2>
 8001cf4:	0001      	movs	r1, r0
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	3115      	adds	r1, #21
 8001cfa:	3220      	adds	r2, #32
 8001cfc:	291c      	cmp	r1, #28
 8001cfe:	dc00      	bgt.n	8001d02 <__aeabi_dmul+0x45e>
 8001d00:	e74b      	b.n	8001b9a <__aeabi_dmul+0x2f6>
 8001d02:	0034      	movs	r4, r6
 8001d04:	3808      	subs	r0, #8
 8001d06:	2500      	movs	r5, #0
 8001d08:	4084      	lsls	r4, r0
 8001d0a:	e750      	b.n	8001bae <__aeabi_dmul+0x30a>
 8001d0c:	f000 fcfa 	bl	8002704 <__clzsi2>
 8001d10:	0003      	movs	r3, r0
 8001d12:	001a      	movs	r2, r3
 8001d14:	3215      	adds	r2, #21
 8001d16:	3020      	adds	r0, #32
 8001d18:	2a1c      	cmp	r2, #28
 8001d1a:	dc00      	bgt.n	8001d1e <__aeabi_dmul+0x47a>
 8001d1c:	e71e      	b.n	8001b5c <__aeabi_dmul+0x2b8>
 8001d1e:	4656      	mov	r6, sl
 8001d20:	3b08      	subs	r3, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	409e      	lsls	r6, r3
 8001d26:	e723      	b.n	8001b70 <__aeabi_dmul+0x2cc>
 8001d28:	9b00      	ldr	r3, [sp, #0]
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	e6e6      	b.n	8001afc <__aeabi_dmul+0x258>
 8001d2e:	4912      	ldr	r1, [pc, #72]	; (8001d78 <__aeabi_dmul+0x4d4>)
 8001d30:	0022      	movs	r2, r4
 8001d32:	4461      	add	r1, ip
 8001d34:	002e      	movs	r6, r5
 8001d36:	408d      	lsls	r5, r1
 8001d38:	408a      	lsls	r2, r1
 8001d3a:	40c6      	lsrs	r6, r0
 8001d3c:	1e69      	subs	r1, r5, #1
 8001d3e:	418d      	sbcs	r5, r1
 8001d40:	4332      	orrs	r2, r6
 8001d42:	432a      	orrs	r2, r5
 8001d44:	40c4      	lsrs	r4, r0
 8001d46:	0753      	lsls	r3, r2, #29
 8001d48:	d0b6      	beq.n	8001cb8 <__aeabi_dmul+0x414>
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	4011      	ands	r1, r2
 8001d4e:	2904      	cmp	r1, #4
 8001d50:	d1ac      	bne.n	8001cac <__aeabi_dmul+0x408>
 8001d52:	e7b1      	b.n	8001cb8 <__aeabi_dmul+0x414>
 8001d54:	0765      	lsls	r5, r4, #29
 8001d56:	0264      	lsls	r4, r4, #9
 8001d58:	0b24      	lsrs	r4, r4, #12
 8001d5a:	08d2      	lsrs	r2, r2, #3
 8001d5c:	4315      	orrs	r5, r2
 8001d5e:	2200      	movs	r2, #0
 8001d60:	e601      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001d62:	2280      	movs	r2, #128	; 0x80
 8001d64:	0312      	lsls	r2, r2, #12
 8001d66:	4314      	orrs	r4, r2
 8001d68:	0324      	lsls	r4, r4, #12
 8001d6a:	4a01      	ldr	r2, [pc, #4]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001d6c:	0b24      	lsrs	r4, r4, #12
 8001d6e:	e5fa      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001d70:	000007ff 	.word	0x000007ff
 8001d74:	0000043e 	.word	0x0000043e
 8001d78:	0000041e 	.word	0x0000041e

08001d7c <__aeabi_dsub>:
 8001d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d7e:	4657      	mov	r7, sl
 8001d80:	464e      	mov	r6, r9
 8001d82:	4645      	mov	r5, r8
 8001d84:	46de      	mov	lr, fp
 8001d86:	b5e0      	push	{r5, r6, r7, lr}
 8001d88:	001e      	movs	r6, r3
 8001d8a:	0017      	movs	r7, r2
 8001d8c:	004a      	lsls	r2, r1, #1
 8001d8e:	030b      	lsls	r3, r1, #12
 8001d90:	0d52      	lsrs	r2, r2, #21
 8001d92:	0a5b      	lsrs	r3, r3, #9
 8001d94:	4690      	mov	r8, r2
 8001d96:	0f42      	lsrs	r2, r0, #29
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	0fcd      	lsrs	r5, r1, #31
 8001d9c:	4ccd      	ldr	r4, [pc, #820]	; (80020d4 <__aeabi_dsub+0x358>)
 8001d9e:	0331      	lsls	r1, r6, #12
 8001da0:	00c3      	lsls	r3, r0, #3
 8001da2:	4694      	mov	ip, r2
 8001da4:	0070      	lsls	r0, r6, #1
 8001da6:	0f7a      	lsrs	r2, r7, #29
 8001da8:	0a49      	lsrs	r1, r1, #9
 8001daa:	00ff      	lsls	r7, r7, #3
 8001dac:	469a      	mov	sl, r3
 8001dae:	46b9      	mov	r9, r7
 8001db0:	0d40      	lsrs	r0, r0, #21
 8001db2:	0ff6      	lsrs	r6, r6, #31
 8001db4:	4311      	orrs	r1, r2
 8001db6:	42a0      	cmp	r0, r4
 8001db8:	d100      	bne.n	8001dbc <__aeabi_dsub+0x40>
 8001dba:	e0b1      	b.n	8001f20 <__aeabi_dsub+0x1a4>
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	4056      	eors	r6, r2
 8001dc0:	46b3      	mov	fp, r6
 8001dc2:	42b5      	cmp	r5, r6
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x4c>
 8001dc6:	e088      	b.n	8001eda <__aeabi_dsub+0x15e>
 8001dc8:	4642      	mov	r2, r8
 8001dca:	1a12      	subs	r2, r2, r0
 8001dcc:	2a00      	cmp	r2, #0
 8001dce:	dc00      	bgt.n	8001dd2 <__aeabi_dsub+0x56>
 8001dd0:	e0ae      	b.n	8001f30 <__aeabi_dsub+0x1b4>
 8001dd2:	2800      	cmp	r0, #0
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x5c>
 8001dd6:	e0c1      	b.n	8001f5c <__aeabi_dsub+0x1e0>
 8001dd8:	48be      	ldr	r0, [pc, #760]	; (80020d4 <__aeabi_dsub+0x358>)
 8001dda:	4580      	cmp	r8, r0
 8001ddc:	d100      	bne.n	8001de0 <__aeabi_dsub+0x64>
 8001dde:	e151      	b.n	8002084 <__aeabi_dsub+0x308>
 8001de0:	2080      	movs	r0, #128	; 0x80
 8001de2:	0400      	lsls	r0, r0, #16
 8001de4:	4301      	orrs	r1, r0
 8001de6:	2a38      	cmp	r2, #56	; 0x38
 8001de8:	dd00      	ble.n	8001dec <__aeabi_dsub+0x70>
 8001dea:	e17b      	b.n	80020e4 <__aeabi_dsub+0x368>
 8001dec:	2a1f      	cmp	r2, #31
 8001dee:	dd00      	ble.n	8001df2 <__aeabi_dsub+0x76>
 8001df0:	e1ee      	b.n	80021d0 <__aeabi_dsub+0x454>
 8001df2:	2020      	movs	r0, #32
 8001df4:	003e      	movs	r6, r7
 8001df6:	1a80      	subs	r0, r0, r2
 8001df8:	000c      	movs	r4, r1
 8001dfa:	40d6      	lsrs	r6, r2
 8001dfc:	40d1      	lsrs	r1, r2
 8001dfe:	4087      	lsls	r7, r0
 8001e00:	4662      	mov	r2, ip
 8001e02:	4084      	lsls	r4, r0
 8001e04:	1a52      	subs	r2, r2, r1
 8001e06:	1e78      	subs	r0, r7, #1
 8001e08:	4187      	sbcs	r7, r0
 8001e0a:	4694      	mov	ip, r2
 8001e0c:	4334      	orrs	r4, r6
 8001e0e:	4327      	orrs	r7, r4
 8001e10:	1bdc      	subs	r4, r3, r7
 8001e12:	42a3      	cmp	r3, r4
 8001e14:	419b      	sbcs	r3, r3
 8001e16:	4662      	mov	r2, ip
 8001e18:	425b      	negs	r3, r3
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	4699      	mov	r9, r3
 8001e1e:	464b      	mov	r3, r9
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	d400      	bmi.n	8001e26 <__aeabi_dsub+0xaa>
 8001e24:	e118      	b.n	8002058 <__aeabi_dsub+0x2dc>
 8001e26:	464b      	mov	r3, r9
 8001e28:	0258      	lsls	r0, r3, #9
 8001e2a:	0a43      	lsrs	r3, r0, #9
 8001e2c:	4699      	mov	r9, r3
 8001e2e:	464b      	mov	r3, r9
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d100      	bne.n	8001e36 <__aeabi_dsub+0xba>
 8001e34:	e137      	b.n	80020a6 <__aeabi_dsub+0x32a>
 8001e36:	4648      	mov	r0, r9
 8001e38:	f000 fc64 	bl	8002704 <__clzsi2>
 8001e3c:	0001      	movs	r1, r0
 8001e3e:	3908      	subs	r1, #8
 8001e40:	2320      	movs	r3, #32
 8001e42:	0022      	movs	r2, r4
 8001e44:	4648      	mov	r0, r9
 8001e46:	1a5b      	subs	r3, r3, r1
 8001e48:	40da      	lsrs	r2, r3
 8001e4a:	4088      	lsls	r0, r1
 8001e4c:	408c      	lsls	r4, r1
 8001e4e:	4643      	mov	r3, r8
 8001e50:	4310      	orrs	r0, r2
 8001e52:	4588      	cmp	r8, r1
 8001e54:	dd00      	ble.n	8001e58 <__aeabi_dsub+0xdc>
 8001e56:	e136      	b.n	80020c6 <__aeabi_dsub+0x34a>
 8001e58:	1ac9      	subs	r1, r1, r3
 8001e5a:	1c4b      	adds	r3, r1, #1
 8001e5c:	2b1f      	cmp	r3, #31
 8001e5e:	dd00      	ble.n	8001e62 <__aeabi_dsub+0xe6>
 8001e60:	e0ea      	b.n	8002038 <__aeabi_dsub+0x2bc>
 8001e62:	2220      	movs	r2, #32
 8001e64:	0026      	movs	r6, r4
 8001e66:	1ad2      	subs	r2, r2, r3
 8001e68:	0001      	movs	r1, r0
 8001e6a:	4094      	lsls	r4, r2
 8001e6c:	40de      	lsrs	r6, r3
 8001e6e:	40d8      	lsrs	r0, r3
 8001e70:	2300      	movs	r3, #0
 8001e72:	4091      	lsls	r1, r2
 8001e74:	1e62      	subs	r2, r4, #1
 8001e76:	4194      	sbcs	r4, r2
 8001e78:	4681      	mov	r9, r0
 8001e7a:	4698      	mov	r8, r3
 8001e7c:	4331      	orrs	r1, r6
 8001e7e:	430c      	orrs	r4, r1
 8001e80:	0763      	lsls	r3, r4, #29
 8001e82:	d009      	beq.n	8001e98 <__aeabi_dsub+0x11c>
 8001e84:	230f      	movs	r3, #15
 8001e86:	4023      	ands	r3, r4
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	d005      	beq.n	8001e98 <__aeabi_dsub+0x11c>
 8001e8c:	1d23      	adds	r3, r4, #4
 8001e8e:	42a3      	cmp	r3, r4
 8001e90:	41a4      	sbcs	r4, r4
 8001e92:	4264      	negs	r4, r4
 8001e94:	44a1      	add	r9, r4
 8001e96:	001c      	movs	r4, r3
 8001e98:	464b      	mov	r3, r9
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	d400      	bmi.n	8001ea0 <__aeabi_dsub+0x124>
 8001e9e:	e0de      	b.n	800205e <__aeabi_dsub+0x2e2>
 8001ea0:	4641      	mov	r1, r8
 8001ea2:	4b8c      	ldr	r3, [pc, #560]	; (80020d4 <__aeabi_dsub+0x358>)
 8001ea4:	3101      	adds	r1, #1
 8001ea6:	4299      	cmp	r1, r3
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x130>
 8001eaa:	e0e7      	b.n	800207c <__aeabi_dsub+0x300>
 8001eac:	464b      	mov	r3, r9
 8001eae:	488a      	ldr	r0, [pc, #552]	; (80020d8 <__aeabi_dsub+0x35c>)
 8001eb0:	08e4      	lsrs	r4, r4, #3
 8001eb2:	4003      	ands	r3, r0
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	0549      	lsls	r1, r1, #21
 8001eb8:	075b      	lsls	r3, r3, #29
 8001eba:	0240      	lsls	r0, r0, #9
 8001ebc:	4323      	orrs	r3, r4
 8001ebe:	0d4a      	lsrs	r2, r1, #21
 8001ec0:	0b04      	lsrs	r4, r0, #12
 8001ec2:	0512      	lsls	r2, r2, #20
 8001ec4:	07ed      	lsls	r5, r5, #31
 8001ec6:	4322      	orrs	r2, r4
 8001ec8:	432a      	orrs	r2, r5
 8001eca:	0018      	movs	r0, r3
 8001ecc:	0011      	movs	r1, r2
 8001ece:	bcf0      	pop	{r4, r5, r6, r7}
 8001ed0:	46bb      	mov	fp, r7
 8001ed2:	46b2      	mov	sl, r6
 8001ed4:	46a9      	mov	r9, r5
 8001ed6:	46a0      	mov	r8, r4
 8001ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001eda:	4642      	mov	r2, r8
 8001edc:	1a12      	subs	r2, r2, r0
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	dd52      	ble.n	8001f88 <__aeabi_dsub+0x20c>
 8001ee2:	2800      	cmp	r0, #0
 8001ee4:	d100      	bne.n	8001ee8 <__aeabi_dsub+0x16c>
 8001ee6:	e09c      	b.n	8002022 <__aeabi_dsub+0x2a6>
 8001ee8:	45a0      	cmp	r8, r4
 8001eea:	d100      	bne.n	8001eee <__aeabi_dsub+0x172>
 8001eec:	e0ca      	b.n	8002084 <__aeabi_dsub+0x308>
 8001eee:	2080      	movs	r0, #128	; 0x80
 8001ef0:	0400      	lsls	r0, r0, #16
 8001ef2:	4301      	orrs	r1, r0
 8001ef4:	2a38      	cmp	r2, #56	; 0x38
 8001ef6:	dd00      	ble.n	8001efa <__aeabi_dsub+0x17e>
 8001ef8:	e149      	b.n	800218e <__aeabi_dsub+0x412>
 8001efa:	2a1f      	cmp	r2, #31
 8001efc:	dc00      	bgt.n	8001f00 <__aeabi_dsub+0x184>
 8001efe:	e197      	b.n	8002230 <__aeabi_dsub+0x4b4>
 8001f00:	0010      	movs	r0, r2
 8001f02:	000e      	movs	r6, r1
 8001f04:	3820      	subs	r0, #32
 8001f06:	40c6      	lsrs	r6, r0
 8001f08:	2a20      	cmp	r2, #32
 8001f0a:	d004      	beq.n	8001f16 <__aeabi_dsub+0x19a>
 8001f0c:	2040      	movs	r0, #64	; 0x40
 8001f0e:	1a82      	subs	r2, r0, r2
 8001f10:	4091      	lsls	r1, r2
 8001f12:	430f      	orrs	r7, r1
 8001f14:	46b9      	mov	r9, r7
 8001f16:	464c      	mov	r4, r9
 8001f18:	1e62      	subs	r2, r4, #1
 8001f1a:	4194      	sbcs	r4, r2
 8001f1c:	4334      	orrs	r4, r6
 8001f1e:	e13a      	b.n	8002196 <__aeabi_dsub+0x41a>
 8001f20:	000a      	movs	r2, r1
 8001f22:	433a      	orrs	r2, r7
 8001f24:	d028      	beq.n	8001f78 <__aeabi_dsub+0x1fc>
 8001f26:	46b3      	mov	fp, r6
 8001f28:	42b5      	cmp	r5, r6
 8001f2a:	d02b      	beq.n	8001f84 <__aeabi_dsub+0x208>
 8001f2c:	4a6b      	ldr	r2, [pc, #428]	; (80020dc <__aeabi_dsub+0x360>)
 8001f2e:	4442      	add	r2, r8
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	d05d      	beq.n	8001ff0 <__aeabi_dsub+0x274>
 8001f34:	4642      	mov	r2, r8
 8001f36:	4644      	mov	r4, r8
 8001f38:	1a82      	subs	r2, r0, r2
 8001f3a:	2c00      	cmp	r4, #0
 8001f3c:	d000      	beq.n	8001f40 <__aeabi_dsub+0x1c4>
 8001f3e:	e0f5      	b.n	800212c <__aeabi_dsub+0x3b0>
 8001f40:	4665      	mov	r5, ip
 8001f42:	431d      	orrs	r5, r3
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x1cc>
 8001f46:	e19c      	b.n	8002282 <__aeabi_dsub+0x506>
 8001f48:	1e55      	subs	r5, r2, #1
 8001f4a:	2a01      	cmp	r2, #1
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x1d4>
 8001f4e:	e1fb      	b.n	8002348 <__aeabi_dsub+0x5cc>
 8001f50:	4c60      	ldr	r4, [pc, #384]	; (80020d4 <__aeabi_dsub+0x358>)
 8001f52:	42a2      	cmp	r2, r4
 8001f54:	d100      	bne.n	8001f58 <__aeabi_dsub+0x1dc>
 8001f56:	e1bd      	b.n	80022d4 <__aeabi_dsub+0x558>
 8001f58:	002a      	movs	r2, r5
 8001f5a:	e0f0      	b.n	800213e <__aeabi_dsub+0x3c2>
 8001f5c:	0008      	movs	r0, r1
 8001f5e:	4338      	orrs	r0, r7
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x1e8>
 8001f62:	e0c3      	b.n	80020ec <__aeabi_dsub+0x370>
 8001f64:	1e50      	subs	r0, r2, #1
 8001f66:	2a01      	cmp	r2, #1
 8001f68:	d100      	bne.n	8001f6c <__aeabi_dsub+0x1f0>
 8001f6a:	e1a8      	b.n	80022be <__aeabi_dsub+0x542>
 8001f6c:	4c59      	ldr	r4, [pc, #356]	; (80020d4 <__aeabi_dsub+0x358>)
 8001f6e:	42a2      	cmp	r2, r4
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dsub+0x1f8>
 8001f72:	e087      	b.n	8002084 <__aeabi_dsub+0x308>
 8001f74:	0002      	movs	r2, r0
 8001f76:	e736      	b.n	8001de6 <__aeabi_dsub+0x6a>
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4056      	eors	r6, r2
 8001f7c:	46b3      	mov	fp, r6
 8001f7e:	42b5      	cmp	r5, r6
 8001f80:	d000      	beq.n	8001f84 <__aeabi_dsub+0x208>
 8001f82:	e721      	b.n	8001dc8 <__aeabi_dsub+0x4c>
 8001f84:	4a55      	ldr	r2, [pc, #340]	; (80020dc <__aeabi_dsub+0x360>)
 8001f86:	4442      	add	r2, r8
 8001f88:	2a00      	cmp	r2, #0
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x212>
 8001f8c:	e0b5      	b.n	80020fa <__aeabi_dsub+0x37e>
 8001f8e:	4642      	mov	r2, r8
 8001f90:	4644      	mov	r4, r8
 8001f92:	1a82      	subs	r2, r0, r2
 8001f94:	2c00      	cmp	r4, #0
 8001f96:	d100      	bne.n	8001f9a <__aeabi_dsub+0x21e>
 8001f98:	e138      	b.n	800220c <__aeabi_dsub+0x490>
 8001f9a:	4e4e      	ldr	r6, [pc, #312]	; (80020d4 <__aeabi_dsub+0x358>)
 8001f9c:	42b0      	cmp	r0, r6
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0x226>
 8001fa0:	e1de      	b.n	8002360 <__aeabi_dsub+0x5e4>
 8001fa2:	2680      	movs	r6, #128	; 0x80
 8001fa4:	4664      	mov	r4, ip
 8001fa6:	0436      	lsls	r6, r6, #16
 8001fa8:	4334      	orrs	r4, r6
 8001faa:	46a4      	mov	ip, r4
 8001fac:	2a38      	cmp	r2, #56	; 0x38
 8001fae:	dd00      	ble.n	8001fb2 <__aeabi_dsub+0x236>
 8001fb0:	e196      	b.n	80022e0 <__aeabi_dsub+0x564>
 8001fb2:	2a1f      	cmp	r2, #31
 8001fb4:	dd00      	ble.n	8001fb8 <__aeabi_dsub+0x23c>
 8001fb6:	e224      	b.n	8002402 <__aeabi_dsub+0x686>
 8001fb8:	2620      	movs	r6, #32
 8001fba:	1ab4      	subs	r4, r6, r2
 8001fbc:	46a2      	mov	sl, r4
 8001fbe:	4664      	mov	r4, ip
 8001fc0:	4656      	mov	r6, sl
 8001fc2:	40b4      	lsls	r4, r6
 8001fc4:	46a1      	mov	r9, r4
 8001fc6:	001c      	movs	r4, r3
 8001fc8:	464e      	mov	r6, r9
 8001fca:	40d4      	lsrs	r4, r2
 8001fcc:	4326      	orrs	r6, r4
 8001fce:	0034      	movs	r4, r6
 8001fd0:	4656      	mov	r6, sl
 8001fd2:	40b3      	lsls	r3, r6
 8001fd4:	1e5e      	subs	r6, r3, #1
 8001fd6:	41b3      	sbcs	r3, r6
 8001fd8:	431c      	orrs	r4, r3
 8001fda:	4663      	mov	r3, ip
 8001fdc:	40d3      	lsrs	r3, r2
 8001fde:	18c9      	adds	r1, r1, r3
 8001fe0:	19e4      	adds	r4, r4, r7
 8001fe2:	42bc      	cmp	r4, r7
 8001fe4:	41bf      	sbcs	r7, r7
 8001fe6:	427f      	negs	r7, r7
 8001fe8:	46b9      	mov	r9, r7
 8001fea:	4680      	mov	r8, r0
 8001fec:	4489      	add	r9, r1
 8001fee:	e0d8      	b.n	80021a2 <__aeabi_dsub+0x426>
 8001ff0:	4640      	mov	r0, r8
 8001ff2:	4c3b      	ldr	r4, [pc, #236]	; (80020e0 <__aeabi_dsub+0x364>)
 8001ff4:	3001      	adds	r0, #1
 8001ff6:	4220      	tst	r0, r4
 8001ff8:	d000      	beq.n	8001ffc <__aeabi_dsub+0x280>
 8001ffa:	e0b4      	b.n	8002166 <__aeabi_dsub+0x3ea>
 8001ffc:	4640      	mov	r0, r8
 8001ffe:	2800      	cmp	r0, #0
 8002000:	d000      	beq.n	8002004 <__aeabi_dsub+0x288>
 8002002:	e144      	b.n	800228e <__aeabi_dsub+0x512>
 8002004:	4660      	mov	r0, ip
 8002006:	4318      	orrs	r0, r3
 8002008:	d100      	bne.n	800200c <__aeabi_dsub+0x290>
 800200a:	e190      	b.n	800232e <__aeabi_dsub+0x5b2>
 800200c:	0008      	movs	r0, r1
 800200e:	4338      	orrs	r0, r7
 8002010:	d000      	beq.n	8002014 <__aeabi_dsub+0x298>
 8002012:	e1aa      	b.n	800236a <__aeabi_dsub+0x5ee>
 8002014:	4661      	mov	r1, ip
 8002016:	08db      	lsrs	r3, r3, #3
 8002018:	0749      	lsls	r1, r1, #29
 800201a:	430b      	orrs	r3, r1
 800201c:	4661      	mov	r1, ip
 800201e:	08cc      	lsrs	r4, r1, #3
 8002020:	e027      	b.n	8002072 <__aeabi_dsub+0x2f6>
 8002022:	0008      	movs	r0, r1
 8002024:	4338      	orrs	r0, r7
 8002026:	d061      	beq.n	80020ec <__aeabi_dsub+0x370>
 8002028:	1e50      	subs	r0, r2, #1
 800202a:	2a01      	cmp	r2, #1
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x2b4>
 800202e:	e139      	b.n	80022a4 <__aeabi_dsub+0x528>
 8002030:	42a2      	cmp	r2, r4
 8002032:	d027      	beq.n	8002084 <__aeabi_dsub+0x308>
 8002034:	0002      	movs	r2, r0
 8002036:	e75d      	b.n	8001ef4 <__aeabi_dsub+0x178>
 8002038:	0002      	movs	r2, r0
 800203a:	391f      	subs	r1, #31
 800203c:	40ca      	lsrs	r2, r1
 800203e:	0011      	movs	r1, r2
 8002040:	2b20      	cmp	r3, #32
 8002042:	d003      	beq.n	800204c <__aeabi_dsub+0x2d0>
 8002044:	2240      	movs	r2, #64	; 0x40
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	4098      	lsls	r0, r3
 800204a:	4304      	orrs	r4, r0
 800204c:	1e63      	subs	r3, r4, #1
 800204e:	419c      	sbcs	r4, r3
 8002050:	2300      	movs	r3, #0
 8002052:	4699      	mov	r9, r3
 8002054:	4698      	mov	r8, r3
 8002056:	430c      	orrs	r4, r1
 8002058:	0763      	lsls	r3, r4, #29
 800205a:	d000      	beq.n	800205e <__aeabi_dsub+0x2e2>
 800205c:	e712      	b.n	8001e84 <__aeabi_dsub+0x108>
 800205e:	464b      	mov	r3, r9
 8002060:	464a      	mov	r2, r9
 8002062:	08e4      	lsrs	r4, r4, #3
 8002064:	075b      	lsls	r3, r3, #29
 8002066:	4323      	orrs	r3, r4
 8002068:	08d4      	lsrs	r4, r2, #3
 800206a:	4642      	mov	r2, r8
 800206c:	4919      	ldr	r1, [pc, #100]	; (80020d4 <__aeabi_dsub+0x358>)
 800206e:	428a      	cmp	r2, r1
 8002070:	d00e      	beq.n	8002090 <__aeabi_dsub+0x314>
 8002072:	0324      	lsls	r4, r4, #12
 8002074:	0552      	lsls	r2, r2, #21
 8002076:	0b24      	lsrs	r4, r4, #12
 8002078:	0d52      	lsrs	r2, r2, #21
 800207a:	e722      	b.n	8001ec2 <__aeabi_dsub+0x146>
 800207c:	000a      	movs	r2, r1
 800207e:	2400      	movs	r4, #0
 8002080:	2300      	movs	r3, #0
 8002082:	e71e      	b.n	8001ec2 <__aeabi_dsub+0x146>
 8002084:	08db      	lsrs	r3, r3, #3
 8002086:	4662      	mov	r2, ip
 8002088:	0752      	lsls	r2, r2, #29
 800208a:	4313      	orrs	r3, r2
 800208c:	4662      	mov	r2, ip
 800208e:	08d4      	lsrs	r4, r2, #3
 8002090:	001a      	movs	r2, r3
 8002092:	4322      	orrs	r2, r4
 8002094:	d100      	bne.n	8002098 <__aeabi_dsub+0x31c>
 8002096:	e1fc      	b.n	8002492 <__aeabi_dsub+0x716>
 8002098:	2280      	movs	r2, #128	; 0x80
 800209a:	0312      	lsls	r2, r2, #12
 800209c:	4314      	orrs	r4, r2
 800209e:	0324      	lsls	r4, r4, #12
 80020a0:	4a0c      	ldr	r2, [pc, #48]	; (80020d4 <__aeabi_dsub+0x358>)
 80020a2:	0b24      	lsrs	r4, r4, #12
 80020a4:	e70d      	b.n	8001ec2 <__aeabi_dsub+0x146>
 80020a6:	0020      	movs	r0, r4
 80020a8:	f000 fb2c 	bl	8002704 <__clzsi2>
 80020ac:	0001      	movs	r1, r0
 80020ae:	3118      	adds	r1, #24
 80020b0:	291f      	cmp	r1, #31
 80020b2:	dc00      	bgt.n	80020b6 <__aeabi_dsub+0x33a>
 80020b4:	e6c4      	b.n	8001e40 <__aeabi_dsub+0xc4>
 80020b6:	3808      	subs	r0, #8
 80020b8:	4084      	lsls	r4, r0
 80020ba:	4643      	mov	r3, r8
 80020bc:	0020      	movs	r0, r4
 80020be:	2400      	movs	r4, #0
 80020c0:	4588      	cmp	r8, r1
 80020c2:	dc00      	bgt.n	80020c6 <__aeabi_dsub+0x34a>
 80020c4:	e6c8      	b.n	8001e58 <__aeabi_dsub+0xdc>
 80020c6:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <__aeabi_dsub+0x35c>)
 80020c8:	1a5b      	subs	r3, r3, r1
 80020ca:	4010      	ands	r0, r2
 80020cc:	4698      	mov	r8, r3
 80020ce:	4681      	mov	r9, r0
 80020d0:	e6d6      	b.n	8001e80 <__aeabi_dsub+0x104>
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	000007ff 	.word	0x000007ff
 80020d8:	ff7fffff 	.word	0xff7fffff
 80020dc:	fffff801 	.word	0xfffff801
 80020e0:	000007fe 	.word	0x000007fe
 80020e4:	430f      	orrs	r7, r1
 80020e6:	1e7a      	subs	r2, r7, #1
 80020e8:	4197      	sbcs	r7, r2
 80020ea:	e691      	b.n	8001e10 <__aeabi_dsub+0x94>
 80020ec:	4661      	mov	r1, ip
 80020ee:	08db      	lsrs	r3, r3, #3
 80020f0:	0749      	lsls	r1, r1, #29
 80020f2:	430b      	orrs	r3, r1
 80020f4:	4661      	mov	r1, ip
 80020f6:	08cc      	lsrs	r4, r1, #3
 80020f8:	e7b8      	b.n	800206c <__aeabi_dsub+0x2f0>
 80020fa:	4640      	mov	r0, r8
 80020fc:	4cd3      	ldr	r4, [pc, #844]	; (800244c <__aeabi_dsub+0x6d0>)
 80020fe:	3001      	adds	r0, #1
 8002100:	4220      	tst	r0, r4
 8002102:	d000      	beq.n	8002106 <__aeabi_dsub+0x38a>
 8002104:	e0a2      	b.n	800224c <__aeabi_dsub+0x4d0>
 8002106:	4640      	mov	r0, r8
 8002108:	2800      	cmp	r0, #0
 800210a:	d000      	beq.n	800210e <__aeabi_dsub+0x392>
 800210c:	e101      	b.n	8002312 <__aeabi_dsub+0x596>
 800210e:	4660      	mov	r0, ip
 8002110:	4318      	orrs	r0, r3
 8002112:	d100      	bne.n	8002116 <__aeabi_dsub+0x39a>
 8002114:	e15e      	b.n	80023d4 <__aeabi_dsub+0x658>
 8002116:	0008      	movs	r0, r1
 8002118:	4338      	orrs	r0, r7
 800211a:	d000      	beq.n	800211e <__aeabi_dsub+0x3a2>
 800211c:	e15f      	b.n	80023de <__aeabi_dsub+0x662>
 800211e:	4661      	mov	r1, ip
 8002120:	08db      	lsrs	r3, r3, #3
 8002122:	0749      	lsls	r1, r1, #29
 8002124:	430b      	orrs	r3, r1
 8002126:	4661      	mov	r1, ip
 8002128:	08cc      	lsrs	r4, r1, #3
 800212a:	e7a2      	b.n	8002072 <__aeabi_dsub+0x2f6>
 800212c:	4dc8      	ldr	r5, [pc, #800]	; (8002450 <__aeabi_dsub+0x6d4>)
 800212e:	42a8      	cmp	r0, r5
 8002130:	d100      	bne.n	8002134 <__aeabi_dsub+0x3b8>
 8002132:	e0cf      	b.n	80022d4 <__aeabi_dsub+0x558>
 8002134:	2580      	movs	r5, #128	; 0x80
 8002136:	4664      	mov	r4, ip
 8002138:	042d      	lsls	r5, r5, #16
 800213a:	432c      	orrs	r4, r5
 800213c:	46a4      	mov	ip, r4
 800213e:	2a38      	cmp	r2, #56	; 0x38
 8002140:	dc56      	bgt.n	80021f0 <__aeabi_dsub+0x474>
 8002142:	2a1f      	cmp	r2, #31
 8002144:	dd00      	ble.n	8002148 <__aeabi_dsub+0x3cc>
 8002146:	e0d1      	b.n	80022ec <__aeabi_dsub+0x570>
 8002148:	2520      	movs	r5, #32
 800214a:	001e      	movs	r6, r3
 800214c:	1aad      	subs	r5, r5, r2
 800214e:	4664      	mov	r4, ip
 8002150:	40ab      	lsls	r3, r5
 8002152:	40ac      	lsls	r4, r5
 8002154:	40d6      	lsrs	r6, r2
 8002156:	1e5d      	subs	r5, r3, #1
 8002158:	41ab      	sbcs	r3, r5
 800215a:	4334      	orrs	r4, r6
 800215c:	4323      	orrs	r3, r4
 800215e:	4664      	mov	r4, ip
 8002160:	40d4      	lsrs	r4, r2
 8002162:	1b09      	subs	r1, r1, r4
 8002164:	e049      	b.n	80021fa <__aeabi_dsub+0x47e>
 8002166:	4660      	mov	r0, ip
 8002168:	1bdc      	subs	r4, r3, r7
 800216a:	1a46      	subs	r6, r0, r1
 800216c:	42a3      	cmp	r3, r4
 800216e:	4180      	sbcs	r0, r0
 8002170:	4240      	negs	r0, r0
 8002172:	4681      	mov	r9, r0
 8002174:	0030      	movs	r0, r6
 8002176:	464e      	mov	r6, r9
 8002178:	1b80      	subs	r0, r0, r6
 800217a:	4681      	mov	r9, r0
 800217c:	0200      	lsls	r0, r0, #8
 800217e:	d476      	bmi.n	800226e <__aeabi_dsub+0x4f2>
 8002180:	464b      	mov	r3, r9
 8002182:	4323      	orrs	r3, r4
 8002184:	d000      	beq.n	8002188 <__aeabi_dsub+0x40c>
 8002186:	e652      	b.n	8001e2e <__aeabi_dsub+0xb2>
 8002188:	2400      	movs	r4, #0
 800218a:	2500      	movs	r5, #0
 800218c:	e771      	b.n	8002072 <__aeabi_dsub+0x2f6>
 800218e:	4339      	orrs	r1, r7
 8002190:	000c      	movs	r4, r1
 8002192:	1e62      	subs	r2, r4, #1
 8002194:	4194      	sbcs	r4, r2
 8002196:	18e4      	adds	r4, r4, r3
 8002198:	429c      	cmp	r4, r3
 800219a:	419b      	sbcs	r3, r3
 800219c:	425b      	negs	r3, r3
 800219e:	4463      	add	r3, ip
 80021a0:	4699      	mov	r9, r3
 80021a2:	464b      	mov	r3, r9
 80021a4:	021b      	lsls	r3, r3, #8
 80021a6:	d400      	bmi.n	80021aa <__aeabi_dsub+0x42e>
 80021a8:	e756      	b.n	8002058 <__aeabi_dsub+0x2dc>
 80021aa:	2301      	movs	r3, #1
 80021ac:	469c      	mov	ip, r3
 80021ae:	4ba8      	ldr	r3, [pc, #672]	; (8002450 <__aeabi_dsub+0x6d4>)
 80021b0:	44e0      	add	r8, ip
 80021b2:	4598      	cmp	r8, r3
 80021b4:	d038      	beq.n	8002228 <__aeabi_dsub+0x4ac>
 80021b6:	464b      	mov	r3, r9
 80021b8:	48a6      	ldr	r0, [pc, #664]	; (8002454 <__aeabi_dsub+0x6d8>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	4003      	ands	r3, r0
 80021be:	0018      	movs	r0, r3
 80021c0:	0863      	lsrs	r3, r4, #1
 80021c2:	4014      	ands	r4, r2
 80021c4:	431c      	orrs	r4, r3
 80021c6:	07c3      	lsls	r3, r0, #31
 80021c8:	431c      	orrs	r4, r3
 80021ca:	0843      	lsrs	r3, r0, #1
 80021cc:	4699      	mov	r9, r3
 80021ce:	e657      	b.n	8001e80 <__aeabi_dsub+0x104>
 80021d0:	0010      	movs	r0, r2
 80021d2:	000e      	movs	r6, r1
 80021d4:	3820      	subs	r0, #32
 80021d6:	40c6      	lsrs	r6, r0
 80021d8:	2a20      	cmp	r2, #32
 80021da:	d004      	beq.n	80021e6 <__aeabi_dsub+0x46a>
 80021dc:	2040      	movs	r0, #64	; 0x40
 80021de:	1a82      	subs	r2, r0, r2
 80021e0:	4091      	lsls	r1, r2
 80021e2:	430f      	orrs	r7, r1
 80021e4:	46b9      	mov	r9, r7
 80021e6:	464f      	mov	r7, r9
 80021e8:	1e7a      	subs	r2, r7, #1
 80021ea:	4197      	sbcs	r7, r2
 80021ec:	4337      	orrs	r7, r6
 80021ee:	e60f      	b.n	8001e10 <__aeabi_dsub+0x94>
 80021f0:	4662      	mov	r2, ip
 80021f2:	431a      	orrs	r2, r3
 80021f4:	0013      	movs	r3, r2
 80021f6:	1e5a      	subs	r2, r3, #1
 80021f8:	4193      	sbcs	r3, r2
 80021fa:	1afc      	subs	r4, r7, r3
 80021fc:	42a7      	cmp	r7, r4
 80021fe:	41bf      	sbcs	r7, r7
 8002200:	427f      	negs	r7, r7
 8002202:	1bcb      	subs	r3, r1, r7
 8002204:	4699      	mov	r9, r3
 8002206:	465d      	mov	r5, fp
 8002208:	4680      	mov	r8, r0
 800220a:	e608      	b.n	8001e1e <__aeabi_dsub+0xa2>
 800220c:	4666      	mov	r6, ip
 800220e:	431e      	orrs	r6, r3
 8002210:	d100      	bne.n	8002214 <__aeabi_dsub+0x498>
 8002212:	e0be      	b.n	8002392 <__aeabi_dsub+0x616>
 8002214:	1e56      	subs	r6, r2, #1
 8002216:	2a01      	cmp	r2, #1
 8002218:	d100      	bne.n	800221c <__aeabi_dsub+0x4a0>
 800221a:	e109      	b.n	8002430 <__aeabi_dsub+0x6b4>
 800221c:	4c8c      	ldr	r4, [pc, #560]	; (8002450 <__aeabi_dsub+0x6d4>)
 800221e:	42a2      	cmp	r2, r4
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x4a8>
 8002222:	e119      	b.n	8002458 <__aeabi_dsub+0x6dc>
 8002224:	0032      	movs	r2, r6
 8002226:	e6c1      	b.n	8001fac <__aeabi_dsub+0x230>
 8002228:	4642      	mov	r2, r8
 800222a:	2400      	movs	r4, #0
 800222c:	2300      	movs	r3, #0
 800222e:	e648      	b.n	8001ec2 <__aeabi_dsub+0x146>
 8002230:	2020      	movs	r0, #32
 8002232:	000c      	movs	r4, r1
 8002234:	1a80      	subs	r0, r0, r2
 8002236:	003e      	movs	r6, r7
 8002238:	4087      	lsls	r7, r0
 800223a:	4084      	lsls	r4, r0
 800223c:	40d6      	lsrs	r6, r2
 800223e:	1e78      	subs	r0, r7, #1
 8002240:	4187      	sbcs	r7, r0
 8002242:	40d1      	lsrs	r1, r2
 8002244:	4334      	orrs	r4, r6
 8002246:	433c      	orrs	r4, r7
 8002248:	448c      	add	ip, r1
 800224a:	e7a4      	b.n	8002196 <__aeabi_dsub+0x41a>
 800224c:	4a80      	ldr	r2, [pc, #512]	; (8002450 <__aeabi_dsub+0x6d4>)
 800224e:	4290      	cmp	r0, r2
 8002250:	d100      	bne.n	8002254 <__aeabi_dsub+0x4d8>
 8002252:	e0e9      	b.n	8002428 <__aeabi_dsub+0x6ac>
 8002254:	19df      	adds	r7, r3, r7
 8002256:	429f      	cmp	r7, r3
 8002258:	419b      	sbcs	r3, r3
 800225a:	4461      	add	r1, ip
 800225c:	425b      	negs	r3, r3
 800225e:	18c9      	adds	r1, r1, r3
 8002260:	07cc      	lsls	r4, r1, #31
 8002262:	087f      	lsrs	r7, r7, #1
 8002264:	084b      	lsrs	r3, r1, #1
 8002266:	4699      	mov	r9, r3
 8002268:	4680      	mov	r8, r0
 800226a:	433c      	orrs	r4, r7
 800226c:	e6f4      	b.n	8002058 <__aeabi_dsub+0x2dc>
 800226e:	1afc      	subs	r4, r7, r3
 8002270:	42a7      	cmp	r7, r4
 8002272:	41bf      	sbcs	r7, r7
 8002274:	4663      	mov	r3, ip
 8002276:	427f      	negs	r7, r7
 8002278:	1ac9      	subs	r1, r1, r3
 800227a:	1bcb      	subs	r3, r1, r7
 800227c:	4699      	mov	r9, r3
 800227e:	465d      	mov	r5, fp
 8002280:	e5d5      	b.n	8001e2e <__aeabi_dsub+0xb2>
 8002282:	08ff      	lsrs	r7, r7, #3
 8002284:	074b      	lsls	r3, r1, #29
 8002286:	465d      	mov	r5, fp
 8002288:	433b      	orrs	r3, r7
 800228a:	08cc      	lsrs	r4, r1, #3
 800228c:	e6ee      	b.n	800206c <__aeabi_dsub+0x2f0>
 800228e:	4662      	mov	r2, ip
 8002290:	431a      	orrs	r2, r3
 8002292:	d000      	beq.n	8002296 <__aeabi_dsub+0x51a>
 8002294:	e082      	b.n	800239c <__aeabi_dsub+0x620>
 8002296:	000b      	movs	r3, r1
 8002298:	433b      	orrs	r3, r7
 800229a:	d11b      	bne.n	80022d4 <__aeabi_dsub+0x558>
 800229c:	2480      	movs	r4, #128	; 0x80
 800229e:	2500      	movs	r5, #0
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	e6f9      	b.n	8002098 <__aeabi_dsub+0x31c>
 80022a4:	19dc      	adds	r4, r3, r7
 80022a6:	429c      	cmp	r4, r3
 80022a8:	419b      	sbcs	r3, r3
 80022aa:	4461      	add	r1, ip
 80022ac:	4689      	mov	r9, r1
 80022ae:	425b      	negs	r3, r3
 80022b0:	4499      	add	r9, r3
 80022b2:	464b      	mov	r3, r9
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	d444      	bmi.n	8002342 <__aeabi_dsub+0x5c6>
 80022b8:	2301      	movs	r3, #1
 80022ba:	4698      	mov	r8, r3
 80022bc:	e6cc      	b.n	8002058 <__aeabi_dsub+0x2dc>
 80022be:	1bdc      	subs	r4, r3, r7
 80022c0:	4662      	mov	r2, ip
 80022c2:	42a3      	cmp	r3, r4
 80022c4:	419b      	sbcs	r3, r3
 80022c6:	1a51      	subs	r1, r2, r1
 80022c8:	425b      	negs	r3, r3
 80022ca:	1acb      	subs	r3, r1, r3
 80022cc:	4699      	mov	r9, r3
 80022ce:	2301      	movs	r3, #1
 80022d0:	4698      	mov	r8, r3
 80022d2:	e5a4      	b.n	8001e1e <__aeabi_dsub+0xa2>
 80022d4:	08ff      	lsrs	r7, r7, #3
 80022d6:	074b      	lsls	r3, r1, #29
 80022d8:	465d      	mov	r5, fp
 80022da:	433b      	orrs	r3, r7
 80022dc:	08cc      	lsrs	r4, r1, #3
 80022de:	e6d7      	b.n	8002090 <__aeabi_dsub+0x314>
 80022e0:	4662      	mov	r2, ip
 80022e2:	431a      	orrs	r2, r3
 80022e4:	0014      	movs	r4, r2
 80022e6:	1e63      	subs	r3, r4, #1
 80022e8:	419c      	sbcs	r4, r3
 80022ea:	e679      	b.n	8001fe0 <__aeabi_dsub+0x264>
 80022ec:	0015      	movs	r5, r2
 80022ee:	4664      	mov	r4, ip
 80022f0:	3d20      	subs	r5, #32
 80022f2:	40ec      	lsrs	r4, r5
 80022f4:	46a0      	mov	r8, r4
 80022f6:	2a20      	cmp	r2, #32
 80022f8:	d005      	beq.n	8002306 <__aeabi_dsub+0x58a>
 80022fa:	2540      	movs	r5, #64	; 0x40
 80022fc:	4664      	mov	r4, ip
 80022fe:	1aaa      	subs	r2, r5, r2
 8002300:	4094      	lsls	r4, r2
 8002302:	4323      	orrs	r3, r4
 8002304:	469a      	mov	sl, r3
 8002306:	4654      	mov	r4, sl
 8002308:	1e63      	subs	r3, r4, #1
 800230a:	419c      	sbcs	r4, r3
 800230c:	4643      	mov	r3, r8
 800230e:	4323      	orrs	r3, r4
 8002310:	e773      	b.n	80021fa <__aeabi_dsub+0x47e>
 8002312:	4662      	mov	r2, ip
 8002314:	431a      	orrs	r2, r3
 8002316:	d023      	beq.n	8002360 <__aeabi_dsub+0x5e4>
 8002318:	000a      	movs	r2, r1
 800231a:	433a      	orrs	r2, r7
 800231c:	d000      	beq.n	8002320 <__aeabi_dsub+0x5a4>
 800231e:	e0a0      	b.n	8002462 <__aeabi_dsub+0x6e6>
 8002320:	4662      	mov	r2, ip
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	0752      	lsls	r2, r2, #29
 8002326:	4313      	orrs	r3, r2
 8002328:	4662      	mov	r2, ip
 800232a:	08d4      	lsrs	r4, r2, #3
 800232c:	e6b0      	b.n	8002090 <__aeabi_dsub+0x314>
 800232e:	000b      	movs	r3, r1
 8002330:	433b      	orrs	r3, r7
 8002332:	d100      	bne.n	8002336 <__aeabi_dsub+0x5ba>
 8002334:	e728      	b.n	8002188 <__aeabi_dsub+0x40c>
 8002336:	08ff      	lsrs	r7, r7, #3
 8002338:	074b      	lsls	r3, r1, #29
 800233a:	465d      	mov	r5, fp
 800233c:	433b      	orrs	r3, r7
 800233e:	08cc      	lsrs	r4, r1, #3
 8002340:	e697      	b.n	8002072 <__aeabi_dsub+0x2f6>
 8002342:	2302      	movs	r3, #2
 8002344:	4698      	mov	r8, r3
 8002346:	e736      	b.n	80021b6 <__aeabi_dsub+0x43a>
 8002348:	1afc      	subs	r4, r7, r3
 800234a:	42a7      	cmp	r7, r4
 800234c:	41bf      	sbcs	r7, r7
 800234e:	4663      	mov	r3, ip
 8002350:	427f      	negs	r7, r7
 8002352:	1ac9      	subs	r1, r1, r3
 8002354:	1bcb      	subs	r3, r1, r7
 8002356:	4699      	mov	r9, r3
 8002358:	2301      	movs	r3, #1
 800235a:	465d      	mov	r5, fp
 800235c:	4698      	mov	r8, r3
 800235e:	e55e      	b.n	8001e1e <__aeabi_dsub+0xa2>
 8002360:	074b      	lsls	r3, r1, #29
 8002362:	08ff      	lsrs	r7, r7, #3
 8002364:	433b      	orrs	r3, r7
 8002366:	08cc      	lsrs	r4, r1, #3
 8002368:	e692      	b.n	8002090 <__aeabi_dsub+0x314>
 800236a:	1bdc      	subs	r4, r3, r7
 800236c:	4660      	mov	r0, ip
 800236e:	42a3      	cmp	r3, r4
 8002370:	41b6      	sbcs	r6, r6
 8002372:	1a40      	subs	r0, r0, r1
 8002374:	4276      	negs	r6, r6
 8002376:	1b80      	subs	r0, r0, r6
 8002378:	4681      	mov	r9, r0
 800237a:	0200      	lsls	r0, r0, #8
 800237c:	d560      	bpl.n	8002440 <__aeabi_dsub+0x6c4>
 800237e:	1afc      	subs	r4, r7, r3
 8002380:	42a7      	cmp	r7, r4
 8002382:	41bf      	sbcs	r7, r7
 8002384:	4663      	mov	r3, ip
 8002386:	427f      	negs	r7, r7
 8002388:	1ac9      	subs	r1, r1, r3
 800238a:	1bcb      	subs	r3, r1, r7
 800238c:	4699      	mov	r9, r3
 800238e:	465d      	mov	r5, fp
 8002390:	e576      	b.n	8001e80 <__aeabi_dsub+0x104>
 8002392:	08ff      	lsrs	r7, r7, #3
 8002394:	074b      	lsls	r3, r1, #29
 8002396:	433b      	orrs	r3, r7
 8002398:	08cc      	lsrs	r4, r1, #3
 800239a:	e667      	b.n	800206c <__aeabi_dsub+0x2f0>
 800239c:	000a      	movs	r2, r1
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	433a      	orrs	r2, r7
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dsub+0x62a>
 80023a4:	e66f      	b.n	8002086 <__aeabi_dsub+0x30a>
 80023a6:	4662      	mov	r2, ip
 80023a8:	0752      	lsls	r2, r2, #29
 80023aa:	4313      	orrs	r3, r2
 80023ac:	4662      	mov	r2, ip
 80023ae:	08d4      	lsrs	r4, r2, #3
 80023b0:	2280      	movs	r2, #128	; 0x80
 80023b2:	0312      	lsls	r2, r2, #12
 80023b4:	4214      	tst	r4, r2
 80023b6:	d007      	beq.n	80023c8 <__aeabi_dsub+0x64c>
 80023b8:	08c8      	lsrs	r0, r1, #3
 80023ba:	4210      	tst	r0, r2
 80023bc:	d104      	bne.n	80023c8 <__aeabi_dsub+0x64c>
 80023be:	465d      	mov	r5, fp
 80023c0:	0004      	movs	r4, r0
 80023c2:	08fb      	lsrs	r3, r7, #3
 80023c4:	0749      	lsls	r1, r1, #29
 80023c6:	430b      	orrs	r3, r1
 80023c8:	0f5a      	lsrs	r2, r3, #29
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	08db      	lsrs	r3, r3, #3
 80023ce:	0752      	lsls	r2, r2, #29
 80023d0:	4313      	orrs	r3, r2
 80023d2:	e65d      	b.n	8002090 <__aeabi_dsub+0x314>
 80023d4:	074b      	lsls	r3, r1, #29
 80023d6:	08ff      	lsrs	r7, r7, #3
 80023d8:	433b      	orrs	r3, r7
 80023da:	08cc      	lsrs	r4, r1, #3
 80023dc:	e649      	b.n	8002072 <__aeabi_dsub+0x2f6>
 80023de:	19dc      	adds	r4, r3, r7
 80023e0:	429c      	cmp	r4, r3
 80023e2:	419b      	sbcs	r3, r3
 80023e4:	4461      	add	r1, ip
 80023e6:	4689      	mov	r9, r1
 80023e8:	425b      	negs	r3, r3
 80023ea:	4499      	add	r9, r3
 80023ec:	464b      	mov	r3, r9
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	d400      	bmi.n	80023f4 <__aeabi_dsub+0x678>
 80023f2:	e631      	b.n	8002058 <__aeabi_dsub+0x2dc>
 80023f4:	464a      	mov	r2, r9
 80023f6:	4b17      	ldr	r3, [pc, #92]	; (8002454 <__aeabi_dsub+0x6d8>)
 80023f8:	401a      	ands	r2, r3
 80023fa:	2301      	movs	r3, #1
 80023fc:	4691      	mov	r9, r2
 80023fe:	4698      	mov	r8, r3
 8002400:	e62a      	b.n	8002058 <__aeabi_dsub+0x2dc>
 8002402:	0016      	movs	r6, r2
 8002404:	4664      	mov	r4, ip
 8002406:	3e20      	subs	r6, #32
 8002408:	40f4      	lsrs	r4, r6
 800240a:	46a0      	mov	r8, r4
 800240c:	2a20      	cmp	r2, #32
 800240e:	d005      	beq.n	800241c <__aeabi_dsub+0x6a0>
 8002410:	2640      	movs	r6, #64	; 0x40
 8002412:	4664      	mov	r4, ip
 8002414:	1ab2      	subs	r2, r6, r2
 8002416:	4094      	lsls	r4, r2
 8002418:	4323      	orrs	r3, r4
 800241a:	469a      	mov	sl, r3
 800241c:	4654      	mov	r4, sl
 800241e:	1e63      	subs	r3, r4, #1
 8002420:	419c      	sbcs	r4, r3
 8002422:	4643      	mov	r3, r8
 8002424:	431c      	orrs	r4, r3
 8002426:	e5db      	b.n	8001fe0 <__aeabi_dsub+0x264>
 8002428:	0002      	movs	r2, r0
 800242a:	2400      	movs	r4, #0
 800242c:	2300      	movs	r3, #0
 800242e:	e548      	b.n	8001ec2 <__aeabi_dsub+0x146>
 8002430:	19dc      	adds	r4, r3, r7
 8002432:	42bc      	cmp	r4, r7
 8002434:	41bf      	sbcs	r7, r7
 8002436:	4461      	add	r1, ip
 8002438:	4689      	mov	r9, r1
 800243a:	427f      	negs	r7, r7
 800243c:	44b9      	add	r9, r7
 800243e:	e738      	b.n	80022b2 <__aeabi_dsub+0x536>
 8002440:	464b      	mov	r3, r9
 8002442:	4323      	orrs	r3, r4
 8002444:	d100      	bne.n	8002448 <__aeabi_dsub+0x6cc>
 8002446:	e69f      	b.n	8002188 <__aeabi_dsub+0x40c>
 8002448:	e606      	b.n	8002058 <__aeabi_dsub+0x2dc>
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	000007fe 	.word	0x000007fe
 8002450:	000007ff 	.word	0x000007ff
 8002454:	ff7fffff 	.word	0xff7fffff
 8002458:	08ff      	lsrs	r7, r7, #3
 800245a:	074b      	lsls	r3, r1, #29
 800245c:	433b      	orrs	r3, r7
 800245e:	08cc      	lsrs	r4, r1, #3
 8002460:	e616      	b.n	8002090 <__aeabi_dsub+0x314>
 8002462:	4662      	mov	r2, ip
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	0752      	lsls	r2, r2, #29
 8002468:	4313      	orrs	r3, r2
 800246a:	4662      	mov	r2, ip
 800246c:	08d4      	lsrs	r4, r2, #3
 800246e:	2280      	movs	r2, #128	; 0x80
 8002470:	0312      	lsls	r2, r2, #12
 8002472:	4214      	tst	r4, r2
 8002474:	d007      	beq.n	8002486 <__aeabi_dsub+0x70a>
 8002476:	08c8      	lsrs	r0, r1, #3
 8002478:	4210      	tst	r0, r2
 800247a:	d104      	bne.n	8002486 <__aeabi_dsub+0x70a>
 800247c:	465d      	mov	r5, fp
 800247e:	0004      	movs	r4, r0
 8002480:	08fb      	lsrs	r3, r7, #3
 8002482:	0749      	lsls	r1, r1, #29
 8002484:	430b      	orrs	r3, r1
 8002486:	0f5a      	lsrs	r2, r3, #29
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	0752      	lsls	r2, r2, #29
 800248c:	08db      	lsrs	r3, r3, #3
 800248e:	4313      	orrs	r3, r2
 8002490:	e5fe      	b.n	8002090 <__aeabi_dsub+0x314>
 8002492:	2300      	movs	r3, #0
 8002494:	4a01      	ldr	r2, [pc, #4]	; (800249c <__aeabi_dsub+0x720>)
 8002496:	001c      	movs	r4, r3
 8002498:	e513      	b.n	8001ec2 <__aeabi_dsub+0x146>
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	000007ff 	.word	0x000007ff

080024a0 <__aeabi_dcmpun>:
 80024a0:	b570      	push	{r4, r5, r6, lr}
 80024a2:	0005      	movs	r5, r0
 80024a4:	480c      	ldr	r0, [pc, #48]	; (80024d8 <__aeabi_dcmpun+0x38>)
 80024a6:	031c      	lsls	r4, r3, #12
 80024a8:	0016      	movs	r6, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	030a      	lsls	r2, r1, #12
 80024ae:	0049      	lsls	r1, r1, #1
 80024b0:	0b12      	lsrs	r2, r2, #12
 80024b2:	0d49      	lsrs	r1, r1, #21
 80024b4:	0b24      	lsrs	r4, r4, #12
 80024b6:	0d5b      	lsrs	r3, r3, #21
 80024b8:	4281      	cmp	r1, r0
 80024ba:	d008      	beq.n	80024ce <__aeabi_dcmpun+0x2e>
 80024bc:	4a06      	ldr	r2, [pc, #24]	; (80024d8 <__aeabi_dcmpun+0x38>)
 80024be:	2000      	movs	r0, #0
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d103      	bne.n	80024cc <__aeabi_dcmpun+0x2c>
 80024c4:	0020      	movs	r0, r4
 80024c6:	4330      	orrs	r0, r6
 80024c8:	1e43      	subs	r3, r0, #1
 80024ca:	4198      	sbcs	r0, r3
 80024cc:	bd70      	pop	{r4, r5, r6, pc}
 80024ce:	2001      	movs	r0, #1
 80024d0:	432a      	orrs	r2, r5
 80024d2:	d1fb      	bne.n	80024cc <__aeabi_dcmpun+0x2c>
 80024d4:	e7f2      	b.n	80024bc <__aeabi_dcmpun+0x1c>
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	000007ff 	.word	0x000007ff

080024dc <__aeabi_d2iz>:
 80024dc:	000a      	movs	r2, r1
 80024de:	b530      	push	{r4, r5, lr}
 80024e0:	4c13      	ldr	r4, [pc, #76]	; (8002530 <__aeabi_d2iz+0x54>)
 80024e2:	0053      	lsls	r3, r2, #1
 80024e4:	0309      	lsls	r1, r1, #12
 80024e6:	0005      	movs	r5, r0
 80024e8:	0b09      	lsrs	r1, r1, #12
 80024ea:	2000      	movs	r0, #0
 80024ec:	0d5b      	lsrs	r3, r3, #21
 80024ee:	0fd2      	lsrs	r2, r2, #31
 80024f0:	42a3      	cmp	r3, r4
 80024f2:	dd04      	ble.n	80024fe <__aeabi_d2iz+0x22>
 80024f4:	480f      	ldr	r0, [pc, #60]	; (8002534 <__aeabi_d2iz+0x58>)
 80024f6:	4283      	cmp	r3, r0
 80024f8:	dd02      	ble.n	8002500 <__aeabi_d2iz+0x24>
 80024fa:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <__aeabi_d2iz+0x5c>)
 80024fc:	18d0      	adds	r0, r2, r3
 80024fe:	bd30      	pop	{r4, r5, pc}
 8002500:	2080      	movs	r0, #128	; 0x80
 8002502:	0340      	lsls	r0, r0, #13
 8002504:	4301      	orrs	r1, r0
 8002506:	480d      	ldr	r0, [pc, #52]	; (800253c <__aeabi_d2iz+0x60>)
 8002508:	1ac0      	subs	r0, r0, r3
 800250a:	281f      	cmp	r0, #31
 800250c:	dd08      	ble.n	8002520 <__aeabi_d2iz+0x44>
 800250e:	480c      	ldr	r0, [pc, #48]	; (8002540 <__aeabi_d2iz+0x64>)
 8002510:	1ac3      	subs	r3, r0, r3
 8002512:	40d9      	lsrs	r1, r3
 8002514:	000b      	movs	r3, r1
 8002516:	4258      	negs	r0, r3
 8002518:	2a00      	cmp	r2, #0
 800251a:	d1f0      	bne.n	80024fe <__aeabi_d2iz+0x22>
 800251c:	0018      	movs	r0, r3
 800251e:	e7ee      	b.n	80024fe <__aeabi_d2iz+0x22>
 8002520:	4c08      	ldr	r4, [pc, #32]	; (8002544 <__aeabi_d2iz+0x68>)
 8002522:	40c5      	lsrs	r5, r0
 8002524:	46a4      	mov	ip, r4
 8002526:	4463      	add	r3, ip
 8002528:	4099      	lsls	r1, r3
 800252a:	000b      	movs	r3, r1
 800252c:	432b      	orrs	r3, r5
 800252e:	e7f2      	b.n	8002516 <__aeabi_d2iz+0x3a>
 8002530:	000003fe 	.word	0x000003fe
 8002534:	0000041d 	.word	0x0000041d
 8002538:	7fffffff 	.word	0x7fffffff
 800253c:	00000433 	.word	0x00000433
 8002540:	00000413 	.word	0x00000413
 8002544:	fffffbed 	.word	0xfffffbed

08002548 <__aeabi_i2d>:
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	2800      	cmp	r0, #0
 800254c:	d016      	beq.n	800257c <__aeabi_i2d+0x34>
 800254e:	17c3      	asrs	r3, r0, #31
 8002550:	18c5      	adds	r5, r0, r3
 8002552:	405d      	eors	r5, r3
 8002554:	0fc4      	lsrs	r4, r0, #31
 8002556:	0028      	movs	r0, r5
 8002558:	f000 f8d4 	bl	8002704 <__clzsi2>
 800255c:	4a11      	ldr	r2, [pc, #68]	; (80025a4 <__aeabi_i2d+0x5c>)
 800255e:	1a12      	subs	r2, r2, r0
 8002560:	280a      	cmp	r0, #10
 8002562:	dc16      	bgt.n	8002592 <__aeabi_i2d+0x4a>
 8002564:	0003      	movs	r3, r0
 8002566:	002e      	movs	r6, r5
 8002568:	3315      	adds	r3, #21
 800256a:	409e      	lsls	r6, r3
 800256c:	230b      	movs	r3, #11
 800256e:	1a18      	subs	r0, r3, r0
 8002570:	40c5      	lsrs	r5, r0
 8002572:	0552      	lsls	r2, r2, #21
 8002574:	032d      	lsls	r5, r5, #12
 8002576:	0b2d      	lsrs	r5, r5, #12
 8002578:	0d53      	lsrs	r3, r2, #21
 800257a:	e003      	b.n	8002584 <__aeabi_i2d+0x3c>
 800257c:	2400      	movs	r4, #0
 800257e:	2300      	movs	r3, #0
 8002580:	2500      	movs	r5, #0
 8002582:	2600      	movs	r6, #0
 8002584:	051b      	lsls	r3, r3, #20
 8002586:	432b      	orrs	r3, r5
 8002588:	07e4      	lsls	r4, r4, #31
 800258a:	4323      	orrs	r3, r4
 800258c:	0030      	movs	r0, r6
 800258e:	0019      	movs	r1, r3
 8002590:	bd70      	pop	{r4, r5, r6, pc}
 8002592:	380b      	subs	r0, #11
 8002594:	4085      	lsls	r5, r0
 8002596:	0552      	lsls	r2, r2, #21
 8002598:	032d      	lsls	r5, r5, #12
 800259a:	2600      	movs	r6, #0
 800259c:	0b2d      	lsrs	r5, r5, #12
 800259e:	0d53      	lsrs	r3, r2, #21
 80025a0:	e7f0      	b.n	8002584 <__aeabi_i2d+0x3c>
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	0000041e 	.word	0x0000041e

080025a8 <__aeabi_ui2d>:
 80025a8:	b510      	push	{r4, lr}
 80025aa:	1e04      	subs	r4, r0, #0
 80025ac:	d010      	beq.n	80025d0 <__aeabi_ui2d+0x28>
 80025ae:	f000 f8a9 	bl	8002704 <__clzsi2>
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <__aeabi_ui2d+0x48>)
 80025b4:	1a1b      	subs	r3, r3, r0
 80025b6:	280a      	cmp	r0, #10
 80025b8:	dc11      	bgt.n	80025de <__aeabi_ui2d+0x36>
 80025ba:	220b      	movs	r2, #11
 80025bc:	0021      	movs	r1, r4
 80025be:	1a12      	subs	r2, r2, r0
 80025c0:	40d1      	lsrs	r1, r2
 80025c2:	3015      	adds	r0, #21
 80025c4:	030a      	lsls	r2, r1, #12
 80025c6:	055b      	lsls	r3, r3, #21
 80025c8:	4084      	lsls	r4, r0
 80025ca:	0b12      	lsrs	r2, r2, #12
 80025cc:	0d5b      	lsrs	r3, r3, #21
 80025ce:	e001      	b.n	80025d4 <__aeabi_ui2d+0x2c>
 80025d0:	2300      	movs	r3, #0
 80025d2:	2200      	movs	r2, #0
 80025d4:	051b      	lsls	r3, r3, #20
 80025d6:	4313      	orrs	r3, r2
 80025d8:	0020      	movs	r0, r4
 80025da:	0019      	movs	r1, r3
 80025dc:	bd10      	pop	{r4, pc}
 80025de:	0022      	movs	r2, r4
 80025e0:	380b      	subs	r0, #11
 80025e2:	4082      	lsls	r2, r0
 80025e4:	055b      	lsls	r3, r3, #21
 80025e6:	0312      	lsls	r2, r2, #12
 80025e8:	2400      	movs	r4, #0
 80025ea:	0b12      	lsrs	r2, r2, #12
 80025ec:	0d5b      	lsrs	r3, r3, #21
 80025ee:	e7f1      	b.n	80025d4 <__aeabi_ui2d+0x2c>
 80025f0:	0000041e 	.word	0x0000041e

080025f4 <__aeabi_d2f>:
 80025f4:	0002      	movs	r2, r0
 80025f6:	004b      	lsls	r3, r1, #1
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025fa:	0d5b      	lsrs	r3, r3, #21
 80025fc:	030c      	lsls	r4, r1, #12
 80025fe:	4e3d      	ldr	r6, [pc, #244]	; (80026f4 <__aeabi_d2f+0x100>)
 8002600:	0a64      	lsrs	r4, r4, #9
 8002602:	0f40      	lsrs	r0, r0, #29
 8002604:	1c5f      	adds	r7, r3, #1
 8002606:	0fc9      	lsrs	r1, r1, #31
 8002608:	4304      	orrs	r4, r0
 800260a:	00d5      	lsls	r5, r2, #3
 800260c:	4237      	tst	r7, r6
 800260e:	d00a      	beq.n	8002626 <__aeabi_d2f+0x32>
 8002610:	4839      	ldr	r0, [pc, #228]	; (80026f8 <__aeabi_d2f+0x104>)
 8002612:	181e      	adds	r6, r3, r0
 8002614:	2efe      	cmp	r6, #254	; 0xfe
 8002616:	dd16      	ble.n	8002646 <__aeabi_d2f+0x52>
 8002618:	20ff      	movs	r0, #255	; 0xff
 800261a:	2400      	movs	r4, #0
 800261c:	05c0      	lsls	r0, r0, #23
 800261e:	4320      	orrs	r0, r4
 8002620:	07c9      	lsls	r1, r1, #31
 8002622:	4308      	orrs	r0, r1
 8002624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002626:	2b00      	cmp	r3, #0
 8002628:	d106      	bne.n	8002638 <__aeabi_d2f+0x44>
 800262a:	432c      	orrs	r4, r5
 800262c:	d026      	beq.n	800267c <__aeabi_d2f+0x88>
 800262e:	2205      	movs	r2, #5
 8002630:	0192      	lsls	r2, r2, #6
 8002632:	0a54      	lsrs	r4, r2, #9
 8002634:	b2d8      	uxtb	r0, r3
 8002636:	e7f1      	b.n	800261c <__aeabi_d2f+0x28>
 8002638:	4325      	orrs	r5, r4
 800263a:	d0ed      	beq.n	8002618 <__aeabi_d2f+0x24>
 800263c:	2080      	movs	r0, #128	; 0x80
 800263e:	03c0      	lsls	r0, r0, #15
 8002640:	4304      	orrs	r4, r0
 8002642:	20ff      	movs	r0, #255	; 0xff
 8002644:	e7ea      	b.n	800261c <__aeabi_d2f+0x28>
 8002646:	2e00      	cmp	r6, #0
 8002648:	dd1b      	ble.n	8002682 <__aeabi_d2f+0x8e>
 800264a:	0192      	lsls	r2, r2, #6
 800264c:	1e53      	subs	r3, r2, #1
 800264e:	419a      	sbcs	r2, r3
 8002650:	00e4      	lsls	r4, r4, #3
 8002652:	0f6d      	lsrs	r5, r5, #29
 8002654:	4322      	orrs	r2, r4
 8002656:	432a      	orrs	r2, r5
 8002658:	0753      	lsls	r3, r2, #29
 800265a:	d048      	beq.n	80026ee <__aeabi_d2f+0xfa>
 800265c:	230f      	movs	r3, #15
 800265e:	4013      	ands	r3, r2
 8002660:	2b04      	cmp	r3, #4
 8002662:	d000      	beq.n	8002666 <__aeabi_d2f+0x72>
 8002664:	3204      	adds	r2, #4
 8002666:	2380      	movs	r3, #128	; 0x80
 8002668:	04db      	lsls	r3, r3, #19
 800266a:	4013      	ands	r3, r2
 800266c:	d03f      	beq.n	80026ee <__aeabi_d2f+0xfa>
 800266e:	1c70      	adds	r0, r6, #1
 8002670:	2efe      	cmp	r6, #254	; 0xfe
 8002672:	d0d1      	beq.n	8002618 <__aeabi_d2f+0x24>
 8002674:	0192      	lsls	r2, r2, #6
 8002676:	0a54      	lsrs	r4, r2, #9
 8002678:	b2c0      	uxtb	r0, r0
 800267a:	e7cf      	b.n	800261c <__aeabi_d2f+0x28>
 800267c:	2000      	movs	r0, #0
 800267e:	2400      	movs	r4, #0
 8002680:	e7cc      	b.n	800261c <__aeabi_d2f+0x28>
 8002682:	0032      	movs	r2, r6
 8002684:	3217      	adds	r2, #23
 8002686:	db22      	blt.n	80026ce <__aeabi_d2f+0xda>
 8002688:	2080      	movs	r0, #128	; 0x80
 800268a:	0400      	lsls	r0, r0, #16
 800268c:	4320      	orrs	r0, r4
 800268e:	241e      	movs	r4, #30
 8002690:	1ba4      	subs	r4, r4, r6
 8002692:	2c1f      	cmp	r4, #31
 8002694:	dd1d      	ble.n	80026d2 <__aeabi_d2f+0xde>
 8002696:	2202      	movs	r2, #2
 8002698:	4252      	negs	r2, r2
 800269a:	1b96      	subs	r6, r2, r6
 800269c:	0002      	movs	r2, r0
 800269e:	40f2      	lsrs	r2, r6
 80026a0:	0016      	movs	r6, r2
 80026a2:	2c20      	cmp	r4, #32
 80026a4:	d004      	beq.n	80026b0 <__aeabi_d2f+0xbc>
 80026a6:	4a15      	ldr	r2, [pc, #84]	; (80026fc <__aeabi_d2f+0x108>)
 80026a8:	4694      	mov	ip, r2
 80026aa:	4463      	add	r3, ip
 80026ac:	4098      	lsls	r0, r3
 80026ae:	4305      	orrs	r5, r0
 80026b0:	002a      	movs	r2, r5
 80026b2:	1e53      	subs	r3, r2, #1
 80026b4:	419a      	sbcs	r2, r3
 80026b6:	4332      	orrs	r2, r6
 80026b8:	2600      	movs	r6, #0
 80026ba:	0753      	lsls	r3, r2, #29
 80026bc:	d1ce      	bne.n	800265c <__aeabi_d2f+0x68>
 80026be:	2480      	movs	r4, #128	; 0x80
 80026c0:	0013      	movs	r3, r2
 80026c2:	04e4      	lsls	r4, r4, #19
 80026c4:	2001      	movs	r0, #1
 80026c6:	4023      	ands	r3, r4
 80026c8:	4222      	tst	r2, r4
 80026ca:	d1d3      	bne.n	8002674 <__aeabi_d2f+0x80>
 80026cc:	e7b0      	b.n	8002630 <__aeabi_d2f+0x3c>
 80026ce:	2300      	movs	r3, #0
 80026d0:	e7ad      	b.n	800262e <__aeabi_d2f+0x3a>
 80026d2:	4a0b      	ldr	r2, [pc, #44]	; (8002700 <__aeabi_d2f+0x10c>)
 80026d4:	4694      	mov	ip, r2
 80026d6:	002a      	movs	r2, r5
 80026d8:	40e2      	lsrs	r2, r4
 80026da:	0014      	movs	r4, r2
 80026dc:	002a      	movs	r2, r5
 80026de:	4463      	add	r3, ip
 80026e0:	409a      	lsls	r2, r3
 80026e2:	4098      	lsls	r0, r3
 80026e4:	1e55      	subs	r5, r2, #1
 80026e6:	41aa      	sbcs	r2, r5
 80026e8:	4302      	orrs	r2, r0
 80026ea:	4322      	orrs	r2, r4
 80026ec:	e7e4      	b.n	80026b8 <__aeabi_d2f+0xc4>
 80026ee:	0033      	movs	r3, r6
 80026f0:	e79e      	b.n	8002630 <__aeabi_d2f+0x3c>
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	000007fe 	.word	0x000007fe
 80026f8:	fffffc80 	.word	0xfffffc80
 80026fc:	fffffca2 	.word	0xfffffca2
 8002700:	fffffc82 	.word	0xfffffc82

08002704 <__clzsi2>:
 8002704:	211c      	movs	r1, #28
 8002706:	2301      	movs	r3, #1
 8002708:	041b      	lsls	r3, r3, #16
 800270a:	4298      	cmp	r0, r3
 800270c:	d301      	bcc.n	8002712 <__clzsi2+0xe>
 800270e:	0c00      	lsrs	r0, r0, #16
 8002710:	3910      	subs	r1, #16
 8002712:	0a1b      	lsrs	r3, r3, #8
 8002714:	4298      	cmp	r0, r3
 8002716:	d301      	bcc.n	800271c <__clzsi2+0x18>
 8002718:	0a00      	lsrs	r0, r0, #8
 800271a:	3908      	subs	r1, #8
 800271c:	091b      	lsrs	r3, r3, #4
 800271e:	4298      	cmp	r0, r3
 8002720:	d301      	bcc.n	8002726 <__clzsi2+0x22>
 8002722:	0900      	lsrs	r0, r0, #4
 8002724:	3904      	subs	r1, #4
 8002726:	a202      	add	r2, pc, #8	; (adr r2, 8002730 <__clzsi2+0x2c>)
 8002728:	5c10      	ldrb	r0, [r2, r0]
 800272a:	1840      	adds	r0, r0, r1
 800272c:	4770      	bx	lr
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	02020304 	.word	0x02020304
 8002734:	01010101 	.word	0x01010101
	...

08002740 <sqrt_my>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*     */
uint16_t sqrt_my (uint32_t L)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if (L < 2)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d802      	bhi.n	8002754 <sqrt_my+0x14>
    return (uint16_t) L;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	b29b      	uxth	r3, r3
 8002752:	e09e      	b.n	8002892 <sqrt_my+0x152>

  uint32_t div;
  uint32_t rslt;
  uint32_t temp;

  if (L & 0xFFFF0000L)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	0c1b      	lsrs	r3, r3, #16
 8002758:	041b      	lsls	r3, r3, #16
 800275a:	d038      	beq.n	80027ce <sqrt_my+0x8e>
    if (L & 0xFF000000L)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	0e1b      	lsrs	r3, r3, #24
 8002760:	061b      	lsls	r3, r3, #24
 8002762:	d018      	beq.n	8002796 <sqrt_my+0x56>
      if (L & 0xF0000000L)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	0f1b      	lsrs	r3, r3, #28
 8002768:	071b      	lsls	r3, r3, #28
 800276a:	d009      	beq.n	8002780 <sqrt_my+0x40>
	if (L & 0xE0000000L)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	0f5b      	lsrs	r3, r3, #29
 8002770:	075b      	lsls	r3, r3, #29
 8002772:	d002      	beq.n	800277a <sqrt_my+0x3a>
	  div = 43771;
 8002774:	4b49      	ldr	r3, [pc, #292]	; (800289c <sqrt_my+0x15c>)
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	e059      	b.n	800282e <sqrt_my+0xee>
	else
	  div = 22250;
 800277a:	4b49      	ldr	r3, [pc, #292]	; (80028a0 <sqrt_my+0x160>)
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	e056      	b.n	800282e <sqrt_my+0xee>
      else if (L & 0x0C000000L)
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	23c0      	movs	r3, #192	; 0xc0
 8002784:	051b      	lsls	r3, r3, #20
 8002786:	4013      	ands	r3, r2
 8002788:	d002      	beq.n	8002790 <sqrt_my+0x50>
	div = 11310;
 800278a:	4b46      	ldr	r3, [pc, #280]	; (80028a4 <sqrt_my+0x164>)
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	e04e      	b.n	800282e <sqrt_my+0xee>
      else
	div = 5749;
 8002790:	4b45      	ldr	r3, [pc, #276]	; (80028a8 <sqrt_my+0x168>)
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	e04b      	b.n	800282e <sqrt_my+0xee>
    else if (L & 0x00F00000L)
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	23f0      	movs	r3, #240	; 0xf0
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	4013      	ands	r3, r2
 800279e:	d00a      	beq.n	80027b6 <sqrt_my+0x76>
      if (L & 0x00C00000L)
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	23c0      	movs	r3, #192	; 0xc0
 80027a4:	041b      	lsls	r3, r3, #16
 80027a6:	4013      	ands	r3, r2
 80027a8:	d002      	beq.n	80027b0 <sqrt_my+0x70>
	div = 2923;
 80027aa:	4b40      	ldr	r3, [pc, #256]	; (80028ac <sqrt_my+0x16c>)
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	e03e      	b.n	800282e <sqrt_my+0xee>
      else
	div = 1486;
 80027b0:	4b3f      	ldr	r3, [pc, #252]	; (80028b0 <sqrt_my+0x170>)
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	e03b      	b.n	800282e <sqrt_my+0xee>
    else if (L & 0x000C0000L)
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	23c0      	movs	r3, #192	; 0xc0
 80027ba:	031b      	lsls	r3, r3, #12
 80027bc:	4013      	ands	r3, r2
 80027be:	d002      	beq.n	80027c6 <sqrt_my+0x86>
      div = 755;
 80027c0:	4b3c      	ldr	r3, [pc, #240]	; (80028b4 <sqrt_my+0x174>)
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	e033      	b.n	800282e <sqrt_my+0xee>
    else
      div = 384;
 80027c6:	23c0      	movs	r3, #192	; 0xc0
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	e02f      	b.n	800282e <sqrt_my+0xee>
  else if (L & 0xFF00L)
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	23ff      	movs	r3, #255	; 0xff
 80027d2:	021b      	lsls	r3, r3, #8
 80027d4:	4013      	ands	r3, r2
 80027d6:	d01a      	beq.n	800280e <sqrt_my+0xce>
    if (L & 0xF000L)
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	23f0      	movs	r3, #240	; 0xf0
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	4013      	ands	r3, r2
 80027e0:	d00a      	beq.n	80027f8 <sqrt_my+0xb8>
      if (L & 0xC000L)
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	23c0      	movs	r3, #192	; 0xc0
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	4013      	ands	r3, r2
 80027ea:	d002      	beq.n	80027f2 <sqrt_my+0xb2>
	div = 195;
 80027ec:	23c3      	movs	r3, #195	; 0xc3
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	e01d      	b.n	800282e <sqrt_my+0xee>
      else
	div = 99;
 80027f2:	2363      	movs	r3, #99	; 0x63
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	e01a      	b.n	800282e <sqrt_my+0xee>
    else if (L & 0x0C00L)
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	23c0      	movs	r3, #192	; 0xc0
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	4013      	ands	r3, r2
 8002800:	d002      	beq.n	8002808 <sqrt_my+0xc8>
      div = 50;
 8002802:	2332      	movs	r3, #50	; 0x32
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	e012      	b.n	800282e <sqrt_my+0xee>
    else
      div = 25;
 8002808:	2319      	movs	r3, #25
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	e00f      	b.n	800282e <sqrt_my+0xee>
  else if (L & 0xF0L)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	22f0      	movs	r2, #240	; 0xf0
 8002812:	4013      	ands	r3, r2
 8002814:	d009      	beq.n	800282a <sqrt_my+0xea>
    if (L & 0x80L)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2280      	movs	r2, #128	; 0x80
 800281a:	4013      	ands	r3, r2
 800281c:	d002      	beq.n	8002824 <sqrt_my+0xe4>
      div = 13;
 800281e:	230d      	movs	r3, #13
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	e004      	b.n	800282e <sqrt_my+0xee>
    else
      div = 7;
 8002824:	2307      	movs	r3, #7
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e001      	b.n	800282e <sqrt_my+0xee>
  else
    div = 3;
 800282a:	2303      	movs	r3, #3
 800282c:	617b      	str	r3, [r7, #20]

  rslt = L;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	613b      	str	r3, [r7, #16]

  while (1)
    {
      temp = L / div;
 8002832:	6979      	ldr	r1, [r7, #20]
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7fd fc83 	bl	8000140 <__udivsi3>
 800283a:	0003      	movs	r3, r0
 800283c:	60fb      	str	r3, [r7, #12]
      temp += div;
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	18d3      	adds	r3, r2, r3
 8002844:	60fb      	str	r3, [r7, #12]

      div = temp >> 1;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	085b      	lsrs	r3, r3, #1
 800284a:	617b      	str	r3, [r7, #20]
      div += temp & 1;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2201      	movs	r2, #1
 8002850:	4013      	ands	r3, r2
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	18d3      	adds	r3, r2, r3
 8002856:	617b      	str	r3, [r7, #20]

      if (rslt > div)
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	429a      	cmp	r2, r3
 800285e:	d902      	bls.n	8002866 <sqrt_my+0x126>
	rslt = div;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	e7e5      	b.n	8002832 <sqrt_my+0xf2>
      else
	{
	  if (L / rslt == rslt - 1 && L % rslt == 0)
 8002866:	6939      	ldr	r1, [r7, #16]
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7fd fc69 	bl	8000140 <__udivsi3>
 800286e:	0003      	movs	r3, r0
 8002870:	001a      	movs	r2, r3
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	3b01      	subs	r3, #1
 8002876:	429a      	cmp	r2, r3
 8002878:	d109      	bne.n	800288e <sqrt_my+0x14e>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6939      	ldr	r1, [r7, #16]
 800287e:	0018      	movs	r0, r3
 8002880:	f7fd fce4 	bl	800024c <__aeabi_uidivmod>
 8002884:	1e0b      	subs	r3, r1, #0
 8002886:	d102      	bne.n	800288e <sqrt_my+0x14e>
	    rslt--;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	3b01      	subs	r3, #1
 800288c:	613b      	str	r3, [r7, #16]

	  return (uint16_t) rslt;
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	b29b      	uxth	r3, r3
	}
    }
}
 8002892:	0018      	movs	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	b006      	add	sp, #24
 8002898:	bd80      	pop	{r7, pc}
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	0000aafb 	.word	0x0000aafb
 80028a0:	000056ea 	.word	0x000056ea
 80028a4:	00002c2e 	.word	0x00002c2e
 80028a8:	00001675 	.word	0x00001675
 80028ac:	00000b6b 	.word	0x00000b6b
 80028b0:	000005ce 	.word	0x000005ce
 80028b4:	000002f3 	.word	0x000002f3

080028b8 <adc_processing>:



/*    */
void adc_processing (uint8_t phase)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	0002      	movs	r2, r0
 80028c0:	1dfb      	adds	r3, r7, #7
 80028c2:	701a      	strb	r2, [r3, #0]
  /*      */
  if (adc_sqrt[phase] > DEAD_ZONE_SQRT)
 80028c4:	1dfb      	adds	r3, r7, #7
 80028c6:	781a      	ldrb	r2, [r3, #0]
 80028c8:	4b6b      	ldr	r3, [pc, #428]	; (8002a78 <adc_processing+0x1c0>)
 80028ca:	0092      	lsls	r2, r2, #2
 80028cc:	58d2      	ldr	r2, [r2, r3]
 80028ce:	23c8      	movs	r3, #200	; 0xc8
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d800      	bhi.n	80028d8 <adc_processing+0x20>
 80028d6:	e0b3      	b.n	8002a40 <adc_processing+0x188>
    {
      /*       */
      if (flag_dead_zone & (1 << phase))
 80028d8:	4b68      	ldr	r3, [pc, #416]	; (8002a7c <adc_processing+0x1c4>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	001a      	movs	r2, r3
 80028de:	1dfb      	adds	r3, r7, #7
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	411a      	asrs	r2, r3
 80028e4:	0013      	movs	r3, r2
 80028e6:	2201      	movs	r2, #1
 80028e8:	4013      	ands	r3, r2
 80028ea:	d06f      	beq.n	80029cc <adc_processing+0x114>
	{
	  flag_dead_zone &= ~(1 << phase); //   
 80028ec:	1dfb      	adds	r3, r7, #7
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2201      	movs	r2, #1
 80028f2:	409a      	lsls	r2, r3
 80028f4:	0013      	movs	r3, r2
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	4a5f      	ldr	r2, [pc, #380]	; (8002a7c <adc_processing+0x1c4>)
 80028fe:	7812      	ldrb	r2, [r2, #0]
 8002900:	b252      	sxtb	r2, r2
 8002902:	4013      	ands	r3, r2
 8002904:	b25b      	sxtb	r3, r3
 8002906:	b2da      	uxtb	r2, r3
 8002908:	4b5c      	ldr	r3, [pc, #368]	; (8002a7c <adc_processing+0x1c4>)
 800290a:	701a      	strb	r2, [r3, #0]

	  /*        */
	  if (!(flag_calc & (1 << phase)))
 800290c:	4b5c      	ldr	r3, [pc, #368]	; (8002a80 <adc_processing+0x1c8>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	001a      	movs	r2, r3
 8002912:	1dfb      	adds	r3, r7, #7
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	411a      	asrs	r2, r3
 8002918:	0013      	movs	r3, r2
 800291a:	2201      	movs	r2, #1
 800291c:	4013      	ands	r3, r2
 800291e:	d139      	bne.n	8002994 <adc_processing+0xdc>
	    {
	      flag_calc |= (1 << phase); // 
 8002920:	1dfb      	adds	r3, r7, #7
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2201      	movs	r2, #1
 8002926:	409a      	lsls	r2, r3
 8002928:	0013      	movs	r3, r2
 800292a:	b25a      	sxtb	r2, r3
 800292c:	4b54      	ldr	r3, [pc, #336]	; (8002a80 <adc_processing+0x1c8>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	b25b      	sxtb	r3, r3
 8002932:	4313      	orrs	r3, r2
 8002934:	b25b      	sxtb	r3, r3
 8002936:	b2da      	uxtb	r2, r3
 8002938:	4b51      	ldr	r3, [pc, #324]	; (8002a80 <adc_processing+0x1c8>)
 800293a:	701a      	strb	r2, [r3, #0]

	      saved_summ_adc_sqrt[phase] = summ_adc_sqrt[phase];
 800293c:	1dfb      	adds	r3, r7, #7
 800293e:	7819      	ldrb	r1, [r3, #0]
 8002940:	1dfb      	adds	r3, r7, #7
 8002942:	781a      	ldrb	r2, [r3, #0]
 8002944:	4b4f      	ldr	r3, [pc, #316]	; (8002a84 <adc_processing+0x1cc>)
 8002946:	0089      	lsls	r1, r1, #2
 8002948:	58c9      	ldr	r1, [r1, r3]
 800294a:	4b4f      	ldr	r3, [pc, #316]	; (8002a88 <adc_processing+0x1d0>)
 800294c:	0092      	lsls	r2, r2, #2
 800294e:	50d1      	str	r1, [r2, r3]
	      freq_num_of_meas_curr[phase] = freq_num_of_meas[phase];
 8002950:	1dfb      	adds	r3, r7, #7
 8002952:	7819      	ldrb	r1, [r3, #0]
 8002954:	1dfb      	adds	r3, r7, #7
 8002956:	781a      	ldrb	r2, [r3, #0]
 8002958:	4b4c      	ldr	r3, [pc, #304]	; (8002a8c <adc_processing+0x1d4>)
 800295a:	0049      	lsls	r1, r1, #1
 800295c:	5ac9      	ldrh	r1, [r1, r3]
 800295e:	4b4c      	ldr	r3, [pc, #304]	; (8002a90 <adc_processing+0x1d8>)
 8002960:	0052      	lsls	r2, r2, #1
 8002962:	52d1      	strh	r1, [r2, r3]
	      saved_num_of_meas[phase] = num_of_meas[phase];
 8002964:	1dfb      	adds	r3, r7, #7
 8002966:	7819      	ldrb	r1, [r3, #0]
 8002968:	1dfb      	adds	r3, r7, #7
 800296a:	781a      	ldrb	r2, [r3, #0]
 800296c:	4b49      	ldr	r3, [pc, #292]	; (8002a94 <adc_processing+0x1dc>)
 800296e:	0049      	lsls	r1, r1, #1
 8002970:	5ac9      	ldrh	r1, [r1, r3]
 8002972:	4b49      	ldr	r3, [pc, #292]	; (8002a98 <adc_processing+0x1e0>)
 8002974:	0052      	lsls	r2, r2, #1
 8002976:	52d1      	strh	r1, [r2, r3]
	      (phase < 3) ? (saved_summ_adc_diff_sqrt[phase] = summ_adc_diff_sqrt[phase]) : 0;
 8002978:	1dfb      	adds	r3, r7, #7
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d809      	bhi.n	8002994 <adc_processing+0xdc>
 8002980:	1dfb      	adds	r3, r7, #7
 8002982:	7819      	ldrb	r1, [r3, #0]
 8002984:	1dfb      	adds	r3, r7, #7
 8002986:	781a      	ldrb	r2, [r3, #0]
 8002988:	4b44      	ldr	r3, [pc, #272]	; (8002a9c <adc_processing+0x1e4>)
 800298a:	0089      	lsls	r1, r1, #2
 800298c:	58c9      	ldr	r1, [r1, r3]
 800298e:	4b44      	ldr	r3, [pc, #272]	; (8002aa0 <adc_processing+0x1e8>)
 8002990:	0092      	lsls	r2, r2, #2
 8002992:	50d1      	str	r1, [r2, r3]
	    }
	  /*     */
	  summ_adc_sqrt[phase] = 0;
 8002994:	1dfb      	adds	r3, r7, #7
 8002996:	781a      	ldrb	r2, [r3, #0]
 8002998:	4b3a      	ldr	r3, [pc, #232]	; (8002a84 <adc_processing+0x1cc>)
 800299a:	0092      	lsls	r2, r2, #2
 800299c:	2100      	movs	r1, #0
 800299e:	50d1      	str	r1, [r2, r3]
	  num_of_meas[phase] = 0;
 80029a0:	1dfb      	adds	r3, r7, #7
 80029a2:	781a      	ldrb	r2, [r3, #0]
 80029a4:	4b3b      	ldr	r3, [pc, #236]	; (8002a94 <adc_processing+0x1dc>)
 80029a6:	0052      	lsls	r2, r2, #1
 80029a8:	2100      	movs	r1, #0
 80029aa:	52d1      	strh	r1, [r2, r3]
	  freq_num_of_meas[phase] = 0;
 80029ac:	1dfb      	adds	r3, r7, #7
 80029ae:	781a      	ldrb	r2, [r3, #0]
 80029b0:	4b36      	ldr	r3, [pc, #216]	; (8002a8c <adc_processing+0x1d4>)
 80029b2:	0052      	lsls	r2, r2, #1
 80029b4:	2100      	movs	r1, #0
 80029b6:	52d1      	strh	r1, [r2, r3]
	  (phase < 3) ? (summ_adc_diff_sqrt[phase] = 0) : 0;
 80029b8:	1dfb      	adds	r3, r7, #7
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d805      	bhi.n	80029cc <adc_processing+0x114>
 80029c0:	1dfb      	adds	r3, r7, #7
 80029c2:	781a      	ldrb	r2, [r3, #0]
 80029c4:	4b35      	ldr	r3, [pc, #212]	; (8002a9c <adc_processing+0x1e4>)
 80029c6:	0092      	lsls	r2, r2, #2
 80029c8:	2100      	movs	r1, #0
 80029ca:	50d1      	str	r1, [r2, r3]
	}

      /*      */
      if (!(flag_dead_zone & (1 << (phase + 3))))
 80029cc:	4b2b      	ldr	r3, [pc, #172]	; (8002a7c <adc_processing+0x1c4>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	001a      	movs	r2, r3
 80029d2:	1dfb      	adds	r3, r7, #7
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	3303      	adds	r3, #3
 80029d8:	411a      	asrs	r2, r3
 80029da:	0013      	movs	r3, r2
 80029dc:	2201      	movs	r2, #1
 80029de:	4013      	ands	r3, r2
 80029e0:	d146      	bne.n	8002a70 <adc_processing+0x1b8>
	{
	  ++num_of_meas[phase];
 80029e2:	1dfb      	adds	r3, r7, #7
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	4a2b      	ldr	r2, [pc, #172]	; (8002a94 <adc_processing+0x1dc>)
 80029e8:	0059      	lsls	r1, r3, #1
 80029ea:	5a8a      	ldrh	r2, [r1, r2]
 80029ec:	3201      	adds	r2, #1
 80029ee:	b291      	uxth	r1, r2
 80029f0:	4a28      	ldr	r2, [pc, #160]	; (8002a94 <adc_processing+0x1dc>)
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	5299      	strh	r1, [r3, r2]
	  summ_adc_sqrt[phase] += adc_sqrt[phase];
 80029f6:	1dfb      	adds	r3, r7, #7
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <adc_processing+0x1cc>)
 80029fc:	0092      	lsls	r2, r2, #2
 80029fe:	58d1      	ldr	r1, [r2, r3]
 8002a00:	1dfb      	adds	r3, r7, #7
 8002a02:	781a      	ldrb	r2, [r3, #0]
 8002a04:	4b1c      	ldr	r3, [pc, #112]	; (8002a78 <adc_processing+0x1c0>)
 8002a06:	0092      	lsls	r2, r2, #2
 8002a08:	58d3      	ldr	r3, [r2, r3]
 8002a0a:	1dfa      	adds	r2, r7, #7
 8002a0c:	7812      	ldrb	r2, [r2, #0]
 8002a0e:	18c9      	adds	r1, r1, r3
 8002a10:	4b1c      	ldr	r3, [pc, #112]	; (8002a84 <adc_processing+0x1cc>)
 8002a12:	0092      	lsls	r2, r2, #2
 8002a14:	50d1      	str	r1, [r2, r3]
	  (phase < 3) ? (summ_adc_diff_sqrt[phase] += adc_diff_sqrt[phase]) : 0;
 8002a16:	1dfb      	adds	r3, r7, #7
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d828      	bhi.n	8002a70 <adc_processing+0x1b8>
 8002a1e:	1dfb      	adds	r3, r7, #7
 8002a20:	781a      	ldrb	r2, [r3, #0]
 8002a22:	4b1e      	ldr	r3, [pc, #120]	; (8002a9c <adc_processing+0x1e4>)
 8002a24:	0092      	lsls	r2, r2, #2
 8002a26:	58d3      	ldr	r3, [r2, r3]
 8002a28:	1dfa      	adds	r2, r7, #7
 8002a2a:	7812      	ldrb	r2, [r2, #0]
 8002a2c:	491d      	ldr	r1, [pc, #116]	; (8002aa4 <adc_processing+0x1ec>)
 8002a2e:	5c8a      	ldrb	r2, [r1, r2]
 8002a30:	0011      	movs	r1, r2
 8002a32:	1dfa      	adds	r2, r7, #7
 8002a34:	7812      	ldrb	r2, [r2, #0]
 8002a36:	1859      	adds	r1, r3, r1
 8002a38:	4b18      	ldr	r3, [pc, #96]	; (8002a9c <adc_processing+0x1e4>)
 8002a3a:	0092      	lsls	r2, r2, #2
 8002a3c:	50d1      	str	r1, [r2, r3]
  else
    {
      flag_dead_zone |= (1 << phase);
      ++freq_num_of_meas[phase];
    }
}
 8002a3e:	e017      	b.n	8002a70 <adc_processing+0x1b8>
      flag_dead_zone |= (1 << phase);
 8002a40:	1dfb      	adds	r3, r7, #7
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2201      	movs	r2, #1
 8002a46:	409a      	lsls	r2, r3
 8002a48:	0013      	movs	r3, r2
 8002a4a:	b25a      	sxtb	r2, r3
 8002a4c:	4b0b      	ldr	r3, [pc, #44]	; (8002a7c <adc_processing+0x1c4>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	b25b      	sxtb	r3, r3
 8002a52:	4313      	orrs	r3, r2
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <adc_processing+0x1c4>)
 8002a5a:	701a      	strb	r2, [r3, #0]
      ++freq_num_of_meas[phase];
 8002a5c:	1dfb      	adds	r3, r7, #7
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <adc_processing+0x1d4>)
 8002a62:	0059      	lsls	r1, r3, #1
 8002a64:	5a8a      	ldrh	r2, [r1, r2]
 8002a66:	3201      	adds	r2, #1
 8002a68:	b291      	uxth	r1, r2
 8002a6a:	4a08      	ldr	r2, [pc, #32]	; (8002a8c <adc_processing+0x1d4>)
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	5299      	strh	r1, [r3, r2]
}
 8002a70:	46c0      	nop			; (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000310 	.word	0x20000310
 8002a7c:	200003e0 	.word	0x200003e0
 8002a80:	2000041e 	.word	0x2000041e
 8002a84:	20000328 	.word	0x20000328
 8002a88:	20000350 	.word	0x20000350
 8002a8c:	200003ec 	.word	0x200003ec
 8002a90:	200003f8 	.word	0x200003f8
 8002a94:	200003bc 	.word	0x200003bc
 8002a98:	200003c8 	.word	0x200003c8
 8002a9c:	20000344 	.word	0x20000344
 8002aa0:	20000368 	.word	0x20000368
 8002aa4:	20000340 	.word	0x20000340

08002aa8 <calculation>:


/*      */
void calculation (uint8_t phase)
{
 8002aa8:	b590      	push	{r4, r7, lr}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	0002      	movs	r2, r0
 8002ab0:	1dfb      	adds	r3, r7, #7
 8002ab2:	701a      	strb	r2, [r3, #0]
  freq[phase] = MEASUREMENT_FREQUENCY / (freq_num_of_meas_curr[phase] + saved_num_of_meas[phase]);
 8002ab4:	1dfb      	adds	r3, r7, #7
 8002ab6:	781a      	ldrb	r2, [r3, #0]
 8002ab8:	4b81      	ldr	r3, [pc, #516]	; (8002cc0 <calculation+0x218>)
 8002aba:	0052      	lsls	r2, r2, #1
 8002abc:	5ad3      	ldrh	r3, [r2, r3]
 8002abe:	0019      	movs	r1, r3
 8002ac0:	1dfb      	adds	r3, r7, #7
 8002ac2:	781a      	ldrb	r2, [r3, #0]
 8002ac4:	4b7f      	ldr	r3, [pc, #508]	; (8002cc4 <calculation+0x21c>)
 8002ac6:	0052      	lsls	r2, r2, #1
 8002ac8:	5ad3      	ldrh	r3, [r2, r3]
 8002aca:	18cb      	adds	r3, r1, r3
 8002acc:	0019      	movs	r1, r3
 8002ace:	23fa      	movs	r3, #250	; 0xfa
 8002ad0:	0098      	lsls	r0, r3, #2
 8002ad2:	f7fd fbbf 	bl	8000254 <__divsi3>
 8002ad6:	0003      	movs	r3, r0
 8002ad8:	001a      	movs	r2, r3
 8002ada:	1dfb      	adds	r3, r7, #7
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	b2d1      	uxtb	r1, r2
 8002ae0:	4a79      	ldr	r2, [pc, #484]	; (8002cc8 <calculation+0x220>)
 8002ae2:	54d1      	strb	r1, [r2, r3]

  if (freq[phase] > FREQ_LIM_LOW && freq[phase] < FREQ_LIM_UPP)
 8002ae4:	1dfb      	adds	r3, r7, #7
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	4a77      	ldr	r2, [pc, #476]	; (8002cc8 <calculation+0x220>)
 8002aea:	5cd3      	ldrb	r3, [r2, r3]
 8002aec:	2b28      	cmp	r3, #40	; 0x28
 8002aee:	d800      	bhi.n	8002af2 <calculation+0x4a>
 8002af0:	e0b0      	b.n	8002c54 <calculation+0x1ac>
 8002af2:	1dfb      	adds	r3, r7, #7
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	4a74      	ldr	r2, [pc, #464]	; (8002cc8 <calculation+0x220>)
 8002af8:	5cd3      	ldrb	r3, [r2, r3]
 8002afa:	2b3b      	cmp	r3, #59	; 0x3b
 8002afc:	d900      	bls.n	8002b00 <calculation+0x58>
 8002afe:	e0a9      	b.n	8002c54 <calculation+0x1ac>
    {
      ++flag;
 8002b00:	4b72      	ldr	r3, [pc, #456]	; (8002ccc <calculation+0x224>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	3301      	adds	r3, #1
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	4b70      	ldr	r3, [pc, #448]	; (8002ccc <calculation+0x224>)
 8002b0a:	701a      	strb	r2, [r3, #0]
      if (phase < 3)
 8002b0c:	1dfb      	adds	r3, r7, #7
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d864      	bhi.n	8002bde <calculation+0x136>
	{
	  u_rms[phase] = (sqrt_my((saved_summ_adc_sqrt[phase] + prev_saved_summ_adc_sqrt[phase]) / (saved_num_of_meas[phase] + prev_saved_num_of_meas[phase]))) * VOLTAGE_COEFFICIENT;
 8002b14:	1dfb      	adds	r3, r7, #7
 8002b16:	781a      	ldrb	r2, [r3, #0]
 8002b18:	4b6d      	ldr	r3, [pc, #436]	; (8002cd0 <calculation+0x228>)
 8002b1a:	0092      	lsls	r2, r2, #2
 8002b1c:	58d2      	ldr	r2, [r2, r3]
 8002b1e:	1dfb      	adds	r3, r7, #7
 8002b20:	7819      	ldrb	r1, [r3, #0]
 8002b22:	4b6c      	ldr	r3, [pc, #432]	; (8002cd4 <calculation+0x22c>)
 8002b24:	0089      	lsls	r1, r1, #2
 8002b26:	58cb      	ldr	r3, [r1, r3]
 8002b28:	18d0      	adds	r0, r2, r3
 8002b2a:	1dfb      	adds	r3, r7, #7
 8002b2c:	781a      	ldrb	r2, [r3, #0]
 8002b2e:	4b65      	ldr	r3, [pc, #404]	; (8002cc4 <calculation+0x21c>)
 8002b30:	0052      	lsls	r2, r2, #1
 8002b32:	5ad3      	ldrh	r3, [r2, r3]
 8002b34:	0019      	movs	r1, r3
 8002b36:	1dfb      	adds	r3, r7, #7
 8002b38:	781a      	ldrb	r2, [r3, #0]
 8002b3a:	4b67      	ldr	r3, [pc, #412]	; (8002cd8 <calculation+0x230>)
 8002b3c:	0052      	lsls	r2, r2, #1
 8002b3e:	5ad3      	ldrh	r3, [r2, r3]
 8002b40:	18cb      	adds	r3, r1, r3
 8002b42:	0019      	movs	r1, r3
 8002b44:	f7fd fafc 	bl	8000140 <__udivsi3>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f7ff fdf8 	bl	8002740 <sqrt_my>
 8002b50:	0003      	movs	r3, r0
 8002b52:	0018      	movs	r0, r3
 8002b54:	f7ff fcf8 	bl	8002548 <__aeabi_i2d>
 8002b58:	4a60      	ldr	r2, [pc, #384]	; (8002cdc <calculation+0x234>)
 8002b5a:	4b61      	ldr	r3, [pc, #388]	; (8002ce0 <calculation+0x238>)
 8002b5c:	f7fe fea2 	bl	80018a4 <__aeabi_dmul>
 8002b60:	0002      	movs	r2, r0
 8002b62:	000b      	movs	r3, r1
 8002b64:	1df9      	adds	r1, r7, #7
 8002b66:	780c      	ldrb	r4, [r1, #0]
 8002b68:	0010      	movs	r0, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	f7ff fd42 	bl	80025f4 <__aeabi_d2f>
 8002b70:	1c01      	adds	r1, r0, #0
 8002b72:	4b5c      	ldr	r3, [pc, #368]	; (8002ce4 <calculation+0x23c>)
 8002b74:	00a2      	lsls	r2, r4, #2
 8002b76:	50d1      	str	r1, [r2, r3]
	  u_l[phase] = (sqrt_my((saved_summ_adc_diff_sqrt[phase] + prev_saved_summ_adc_diff_sqrt[phase]) / (saved_num_of_meas[phase] + prev_saved_num_of_meas[phase]))) * VOLTAGE_COEFFICIENT;
 8002b78:	1dfb      	adds	r3, r7, #7
 8002b7a:	781a      	ldrb	r2, [r3, #0]
 8002b7c:	4b5a      	ldr	r3, [pc, #360]	; (8002ce8 <calculation+0x240>)
 8002b7e:	0092      	lsls	r2, r2, #2
 8002b80:	58d2      	ldr	r2, [r2, r3]
 8002b82:	1dfb      	adds	r3, r7, #7
 8002b84:	7819      	ldrb	r1, [r3, #0]
 8002b86:	4b59      	ldr	r3, [pc, #356]	; (8002cec <calculation+0x244>)
 8002b88:	0089      	lsls	r1, r1, #2
 8002b8a:	58cb      	ldr	r3, [r1, r3]
 8002b8c:	18d0      	adds	r0, r2, r3
 8002b8e:	1dfb      	adds	r3, r7, #7
 8002b90:	781a      	ldrb	r2, [r3, #0]
 8002b92:	4b4c      	ldr	r3, [pc, #304]	; (8002cc4 <calculation+0x21c>)
 8002b94:	0052      	lsls	r2, r2, #1
 8002b96:	5ad3      	ldrh	r3, [r2, r3]
 8002b98:	0019      	movs	r1, r3
 8002b9a:	1dfb      	adds	r3, r7, #7
 8002b9c:	781a      	ldrb	r2, [r3, #0]
 8002b9e:	4b4e      	ldr	r3, [pc, #312]	; (8002cd8 <calculation+0x230>)
 8002ba0:	0052      	lsls	r2, r2, #1
 8002ba2:	5ad3      	ldrh	r3, [r2, r3]
 8002ba4:	18cb      	adds	r3, r1, r3
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	f7fd fb54 	bl	8000254 <__divsi3>
 8002bac:	0003      	movs	r3, r0
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f7ff fdc6 	bl	8002740 <sqrt_my>
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f7ff fcc6 	bl	8002548 <__aeabi_i2d>
 8002bbc:	4a47      	ldr	r2, [pc, #284]	; (8002cdc <calculation+0x234>)
 8002bbe:	4b48      	ldr	r3, [pc, #288]	; (8002ce0 <calculation+0x238>)
 8002bc0:	f7fe fe70 	bl	80018a4 <__aeabi_dmul>
 8002bc4:	0002      	movs	r2, r0
 8002bc6:	000b      	movs	r3, r1
 8002bc8:	1df9      	adds	r1, r7, #7
 8002bca:	780c      	ldrb	r4, [r1, #0]
 8002bcc:	0010      	movs	r0, r2
 8002bce:	0019      	movs	r1, r3
 8002bd0:	f7ff fd10 	bl	80025f4 <__aeabi_d2f>
 8002bd4:	1c01      	adds	r1, r0, #0
 8002bd6:	4b46      	ldr	r3, [pc, #280]	; (8002cf0 <calculation+0x248>)
 8002bd8:	00a2      	lsls	r2, r4, #2
 8002bda:	50d1      	str	r1, [r2, r3]
 8002bdc:	e03a      	b.n	8002c54 <calculation+0x1ac>
	}
      else
	{
	  i_rms[phase - 3] = 0.006173 * (sqrt_my((saved_summ_adc_sqrt[phase] + prev_saved_summ_adc_sqrt[phase]) / (saved_num_of_meas[phase] + prev_saved_num_of_meas[phase]))) + 0.0123457;
 8002bde:	1dfb      	adds	r3, r7, #7
 8002be0:	781a      	ldrb	r2, [r3, #0]
 8002be2:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <calculation+0x228>)
 8002be4:	0092      	lsls	r2, r2, #2
 8002be6:	58d2      	ldr	r2, [r2, r3]
 8002be8:	1dfb      	adds	r3, r7, #7
 8002bea:	7819      	ldrb	r1, [r3, #0]
 8002bec:	4b39      	ldr	r3, [pc, #228]	; (8002cd4 <calculation+0x22c>)
 8002bee:	0089      	lsls	r1, r1, #2
 8002bf0:	58cb      	ldr	r3, [r1, r3]
 8002bf2:	18d0      	adds	r0, r2, r3
 8002bf4:	1dfb      	adds	r3, r7, #7
 8002bf6:	781a      	ldrb	r2, [r3, #0]
 8002bf8:	4b32      	ldr	r3, [pc, #200]	; (8002cc4 <calculation+0x21c>)
 8002bfa:	0052      	lsls	r2, r2, #1
 8002bfc:	5ad3      	ldrh	r3, [r2, r3]
 8002bfe:	0019      	movs	r1, r3
 8002c00:	1dfb      	adds	r3, r7, #7
 8002c02:	781a      	ldrb	r2, [r3, #0]
 8002c04:	4b34      	ldr	r3, [pc, #208]	; (8002cd8 <calculation+0x230>)
 8002c06:	0052      	lsls	r2, r2, #1
 8002c08:	5ad3      	ldrh	r3, [r2, r3]
 8002c0a:	18cb      	adds	r3, r1, r3
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	f7fd fa97 	bl	8000140 <__udivsi3>
 8002c12:	0003      	movs	r3, r0
 8002c14:	0018      	movs	r0, r3
 8002c16:	f7ff fd93 	bl	8002740 <sqrt_my>
 8002c1a:	0003      	movs	r3, r0
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	f7ff fc93 	bl	8002548 <__aeabi_i2d>
 8002c22:	4a34      	ldr	r2, [pc, #208]	; (8002cf4 <calculation+0x24c>)
 8002c24:	4b34      	ldr	r3, [pc, #208]	; (8002cf8 <calculation+0x250>)
 8002c26:	f7fe fe3d 	bl	80018a4 <__aeabi_dmul>
 8002c2a:	0002      	movs	r2, r0
 8002c2c:	000b      	movs	r3, r1
 8002c2e:	0010      	movs	r0, r2
 8002c30:	0019      	movs	r1, r3
 8002c32:	4a32      	ldr	r2, [pc, #200]	; (8002cfc <calculation+0x254>)
 8002c34:	4b32      	ldr	r3, [pc, #200]	; (8002d00 <calculation+0x258>)
 8002c36:	f7fd fef7 	bl	8000a28 <__aeabi_dadd>
 8002c3a:	0002      	movs	r2, r0
 8002c3c:	000b      	movs	r3, r1
 8002c3e:	1df9      	adds	r1, r7, #7
 8002c40:	7809      	ldrb	r1, [r1, #0]
 8002c42:	1ecc      	subs	r4, r1, #3
 8002c44:	0010      	movs	r0, r2
 8002c46:	0019      	movs	r1, r3
 8002c48:	f7ff fcd4 	bl	80025f4 <__aeabi_d2f>
 8002c4c:	1c01      	adds	r1, r0, #0
 8002c4e:	4b2d      	ldr	r3, [pc, #180]	; (8002d04 <calculation+0x25c>)
 8002c50:	00a2      	lsls	r2, r4, #2
 8002c52:	50d1      	str	r1, [r2, r3]
	}
    }

  prev_saved_summ_adc_sqrt[phase] = saved_summ_adc_sqrt[phase];
 8002c54:	1dfb      	adds	r3, r7, #7
 8002c56:	7819      	ldrb	r1, [r3, #0]
 8002c58:	1dfb      	adds	r3, r7, #7
 8002c5a:	781a      	ldrb	r2, [r3, #0]
 8002c5c:	4b1c      	ldr	r3, [pc, #112]	; (8002cd0 <calculation+0x228>)
 8002c5e:	0089      	lsls	r1, r1, #2
 8002c60:	58c9      	ldr	r1, [r1, r3]
 8002c62:	4b1c      	ldr	r3, [pc, #112]	; (8002cd4 <calculation+0x22c>)
 8002c64:	0092      	lsls	r2, r2, #2
 8002c66:	50d1      	str	r1, [r2, r3]
  prev_saved_num_of_meas[phase] = saved_num_of_meas[phase];
 8002c68:	1dfb      	adds	r3, r7, #7
 8002c6a:	7819      	ldrb	r1, [r3, #0]
 8002c6c:	1dfb      	adds	r3, r7, #7
 8002c6e:	781a      	ldrb	r2, [r3, #0]
 8002c70:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <calculation+0x21c>)
 8002c72:	0049      	lsls	r1, r1, #1
 8002c74:	5ac9      	ldrh	r1, [r1, r3]
 8002c76:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <calculation+0x230>)
 8002c78:	0052      	lsls	r2, r2, #1
 8002c7a:	52d1      	strh	r1, [r2, r3]
  (phase < 3) ? (prev_saved_summ_adc_diff_sqrt[phase] = saved_summ_adc_diff_sqrt[phase]) : 0;
 8002c7c:	1dfb      	adds	r3, r7, #7
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d809      	bhi.n	8002c98 <calculation+0x1f0>
 8002c84:	1dfb      	adds	r3, r7, #7
 8002c86:	7819      	ldrb	r1, [r3, #0]
 8002c88:	1dfb      	adds	r3, r7, #7
 8002c8a:	781a      	ldrb	r2, [r3, #0]
 8002c8c:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <calculation+0x240>)
 8002c8e:	0089      	lsls	r1, r1, #2
 8002c90:	58c9      	ldr	r1, [r1, r3]
 8002c92:	4b16      	ldr	r3, [pc, #88]	; (8002cec <calculation+0x244>)
 8002c94:	0092      	lsls	r2, r2, #2
 8002c96:	50d1      	str	r1, [r2, r3]

  flag_calc &= ~(1 << phase);
 8002c98:	1dfb      	adds	r3, r7, #7
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	0013      	movs	r3, r2
 8002ca2:	b25b      	sxtb	r3, r3
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	b25b      	sxtb	r3, r3
 8002ca8:	4a17      	ldr	r2, [pc, #92]	; (8002d08 <calculation+0x260>)
 8002caa:	7812      	ldrb	r2, [r2, #0]
 8002cac:	b252      	sxtb	r2, r2
 8002cae:	4013      	ands	r3, r2
 8002cb0:	b25b      	sxtb	r3, r3
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	4b14      	ldr	r3, [pc, #80]	; (8002d08 <calculation+0x260>)
 8002cb6:	701a      	strb	r2, [r3, #0]
}
 8002cb8:	46c0      	nop			; (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b003      	add	sp, #12
 8002cbe:	bd90      	pop	{r4, r7, pc}
 8002cc0:	200003f8 	.word	0x200003f8
 8002cc4:	200003c8 	.word	0x200003c8
 8002cc8:	200003e4 	.word	0x200003e4
 8002ccc:	2000042c 	.word	0x2000042c
 8002cd0:	20000350 	.word	0x20000350
 8002cd4:	20000380 	.word	0x20000380
 8002cd8:	200003d4 	.word	0x200003d4
 8002cdc:	d70a3d71 	.word	0xd70a3d71
 8002ce0:	3fd170a3 	.word	0x3fd170a3
 8002ce4:	20000374 	.word	0x20000374
 8002ce8:	20000368 	.word	0x20000368
 8002cec:	200003b0 	.word	0x200003b0
 8002cf0:	200003a4 	.word	0x200003a4
 8002cf4:	11e42e12 	.word	0x11e42e12
 8002cf8:	3f7948dc 	.word	0x3f7948dc
 8002cfc:	cdf845f7 	.word	0xcdf845f7
 8002d00:	3f8948b3 	.word	0x3f8948b3
 8002d04:	20000398 	.word	0x20000398
 8002d08:	2000041e 	.word	0x2000041e

08002d0c <freq_filtering_1>:



void
freq_filtering_1 (uint8_t phase)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	0002      	movs	r2, r0
 8002d14:	1dfb      	adds	r3, r7, #7
 8002d16:	701a      	strb	r2, [r3, #0]
  if (freq_hits_num == 0)
 8002d18:	4b2f      	ldr	r3, [pc, #188]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10c      	bne.n	8002d3a <freq_filtering_1+0x2e>
    {
      prev_freq[phase] = fr;
 8002d20:	1dfb      	adds	r3, r7, #7
 8002d22:	781a      	ldrb	r2, [r3, #0]
 8002d24:	4b2d      	ldr	r3, [pc, #180]	; (8002ddc <freq_filtering_1+0xd0>)
 8002d26:	6819      	ldr	r1, [r3, #0]
 8002d28:	4b2d      	ldr	r3, [pc, #180]	; (8002de0 <freq_filtering_1+0xd4>)
 8002d2a:	0092      	lsls	r2, r2, #2
 8002d2c:	50d1      	str	r1, [r2, r3]
      ++freq_hits_num;
 8002d2e:	4b2a      	ldr	r3, [pc, #168]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	4b28      	ldr	r3, [pc, #160]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d38:	801a      	strh	r2, [r3, #0]
    }
  if (fr == prev_freq[phase] && freq_hits_num != 0)
 8002d3a:	1dfb      	adds	r3, r7, #7
 8002d3c:	781a      	ldrb	r2, [r3, #0]
 8002d3e:	4b28      	ldr	r3, [pc, #160]	; (8002de0 <freq_filtering_1+0xd4>)
 8002d40:	0092      	lsls	r2, r2, #2
 8002d42:	58d2      	ldr	r2, [r2, r3]
 8002d44:	4b25      	ldr	r3, [pc, #148]	; (8002ddc <freq_filtering_1+0xd0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	1c19      	adds	r1, r3, #0
 8002d4a:	1c10      	adds	r0, r2, #0
 8002d4c:	f7fd fbb8 	bl	80004c0 <__aeabi_fcmpeq>
 8002d50:	1e03      	subs	r3, r0, #0
 8002d52:	d010      	beq.n	8002d76 <freq_filtering_1+0x6a>
 8002d54:	4b20      	ldr	r3, [pc, #128]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00c      	beq.n	8002d76 <freq_filtering_1+0x6a>
    {
      prev_freq[phase] = fr;
 8002d5c:	1dfb      	adds	r3, r7, #7
 8002d5e:	781a      	ldrb	r2, [r3, #0]
 8002d60:	4b1e      	ldr	r3, [pc, #120]	; (8002ddc <freq_filtering_1+0xd0>)
 8002d62:	6819      	ldr	r1, [r3, #0]
 8002d64:	4b1e      	ldr	r3, [pc, #120]	; (8002de0 <freq_filtering_1+0xd4>)
 8002d66:	0092      	lsls	r2, r2, #2
 8002d68:	50d1      	str	r1, [r2, r3]
      ++freq_hits_num;
 8002d6a:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d6c:	881b      	ldrh	r3, [r3, #0]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	b29a      	uxth	r2, r3
 8002d72:	4b19      	ldr	r3, [pc, #100]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d74:	801a      	strh	r2, [r3, #0]
    }

  if (fr != prev_freq[phase] && freq_hits_num != 0)
 8002d76:	1dfb      	adds	r3, r7, #7
 8002d78:	781a      	ldrb	r2, [r3, #0]
 8002d7a:	4b19      	ldr	r3, [pc, #100]	; (8002de0 <freq_filtering_1+0xd4>)
 8002d7c:	0092      	lsls	r2, r2, #2
 8002d7e:	58d2      	ldr	r2, [r2, r3]
 8002d80:	4b16      	ldr	r3, [pc, #88]	; (8002ddc <freq_filtering_1+0xd0>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	1c19      	adds	r1, r3, #0
 8002d86:	1c10      	adds	r0, r2, #0
 8002d88:	f7fd fb9a 	bl	80004c0 <__aeabi_fcmpeq>
 8002d8c:	1e03      	subs	r3, r0, #0
 8002d8e:	d10d      	bne.n	8002dac <freq_filtering_1+0xa0>
 8002d90:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d009      	beq.n	8002dac <freq_filtering_1+0xa0>
    {
      prev_freq[phase] = fr;
 8002d98:	1dfb      	adds	r3, r7, #7
 8002d9a:	781a      	ldrb	r2, [r3, #0]
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <freq_filtering_1+0xd0>)
 8002d9e:	6819      	ldr	r1, [r3, #0]
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <freq_filtering_1+0xd4>)
 8002da2:	0092      	lsls	r2, r2, #2
 8002da4:	50d1      	str	r1, [r2, r3]
      freq_hits_num = 0;
 8002da6:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	801a      	strh	r2, [r3, #0]
    }

  if (freq_hits_num == 10)
 8002dac:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002dae:	881b      	ldrh	r3, [r3, #0]
 8002db0:	2b0a      	cmp	r3, #10
 8002db2:	d10c      	bne.n	8002dce <freq_filtering_1+0xc2>
    {
      freq_view[phase] = prev_freq[phase];
 8002db4:	1dfb      	adds	r3, r7, #7
 8002db6:	7819      	ldrb	r1, [r3, #0]
 8002db8:	1dfb      	adds	r3, r7, #7
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <freq_filtering_1+0xd4>)
 8002dbe:	0089      	lsls	r1, r1, #2
 8002dc0:	58c9      	ldr	r1, [r1, r3]
 8002dc2:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <freq_filtering_1+0xd8>)
 8002dc4:	0092      	lsls	r2, r2, #2
 8002dc6:	50d1      	str	r1, [r2, r3]
      freq_hits_num = 0;
 8002dc8:	4b03      	ldr	r3, [pc, #12]	; (8002dd8 <freq_filtering_1+0xcc>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	801a      	strh	r2, [r3, #0]
    }
}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	b002      	add	sp, #8
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	2000041c 	.word	0x2000041c
 8002ddc:	20000428 	.word	0x20000428
 8002de0:	20000404 	.word	0x20000404
 8002de4:	20000410 	.word	0x20000410

08002de8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002dec:	f001 f80a 	bl	8003e04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002df0:	f000 f868 	bl	8002ec4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002df4:	f000 fa52 	bl	800329c <MX_GPIO_Init>
  MX_DMA_Init();
 8002df8:	f000 fa32 	bl	8003260 <MX_DMA_Init>
  MX_ADC_Init();
 8002dfc:	f000 f8b0 	bl	8002f60 <MX_ADC_Init>
  MX_TIM15_Init();
 8002e00:	f000 f9d6 	bl	80031b0 <MX_TIM15_Init>
  MX_TIM3_Init();
 8002e04:	f000 f948 	bl	8003098 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc);
 8002e08:	4b29      	ldr	r3, [pc, #164]	; (8002eb0 <main+0xc8>)
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f001 fc06 	bl	800461c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t *)adc, 6);
 8002e10:	4928      	ldr	r1, [pc, #160]	; (8002eb4 <main+0xcc>)
 8002e12:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <main+0xc8>)
 8002e14:	2206      	movs	r2, #6
 8002e16:	0018      	movs	r0, r3
 8002e18:	f001 f978 	bl	800410c <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start(&htim15);
 8002e1c:	4b26      	ldr	r3, [pc, #152]	; (8002eb8 <main+0xd0>)
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f002 fd1e 	bl	8005860 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim15);
 8002e24:	4b24      	ldr	r3, [pc, #144]	; (8002eb8 <main+0xd0>)
 8002e26:	0018      	movs	r0, r3
 8002e28:	f002 fd33 	bl	8005892 <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8002e2c:	4b23      	ldr	r3, [pc, #140]	; (8002ebc <main+0xd4>)
 8002e2e:	2100      	movs	r1, #0
 8002e30:	0018      	movs	r0, r3
 8002e32:	f002 fd7b 	bl	800592c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8002e36:	4b21      	ldr	r3, [pc, #132]	; (8002ebc <main+0xd4>)
 8002e38:	2104      	movs	r1, #4
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f002 fd76 	bl	800592c <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      if (flag_calc & (1 << 0) && flag_calc & (1 << 1)  && flag_calc & (1 << 2))
 8002e40:	4b1f      	ldr	r3, [pc, #124]	; (8002ec0 <main+0xd8>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	001a      	movs	r2, r3
 8002e46:	2301      	movs	r3, #1
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d014      	beq.n	8002e76 <main+0x8e>
 8002e4c:	4b1c      	ldr	r3, [pc, #112]	; (8002ec0 <main+0xd8>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	001a      	movs	r2, r3
 8002e52:	2302      	movs	r3, #2
 8002e54:	4013      	ands	r3, r2
 8002e56:	d00e      	beq.n	8002e76 <main+0x8e>
 8002e58:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <main+0xd8>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	001a      	movs	r2, r3
 8002e5e:	2304      	movs	r3, #4
 8002e60:	4013      	ands	r3, r2
 8002e62:	d008      	beq.n	8002e76 <main+0x8e>
      	{
	  calculation(0);
 8002e64:	2000      	movs	r0, #0
 8002e66:	f7ff fe1f 	bl	8002aa8 <calculation>
	  calculation(1);
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	f7ff fe1c 	bl	8002aa8 <calculation>
	  calculation(2);
 8002e70:	2002      	movs	r0, #2
 8002e72:	f7ff fe19 	bl	8002aa8 <calculation>
      	}

      if (flag_calc & (1 << 3))
 8002e76:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <main+0xd8>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	001a      	movs	r2, r3
 8002e7c:	2308      	movs	r3, #8
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d002      	beq.n	8002e88 <main+0xa0>
	{
	  calculation (3);
 8002e82:	2003      	movs	r0, #3
 8002e84:	f7ff fe10 	bl	8002aa8 <calculation>
	}
      if (flag_calc & (1 << 4))
 8002e88:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <main+0xd8>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	001a      	movs	r2, r3
 8002e8e:	2310      	movs	r3, #16
 8002e90:	4013      	ands	r3, r2
 8002e92:	d002      	beq.n	8002e9a <main+0xb2>
      	{
	  calculation (4);
 8002e94:	2004      	movs	r0, #4
 8002e96:	f7ff fe07 	bl	8002aa8 <calculation>
      	}
      if (flag_calc & (1 << 5))
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <main+0xd8>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	001a      	movs	r2, r3
 8002ea0:	2320      	movs	r3, #32
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d0cc      	beq.n	8002e40 <main+0x58>
      	{
	  calculation (5);
 8002ea6:	2005      	movs	r0, #5
 8002ea8:	f7ff fdfe 	bl	8002aa8 <calculation>
      if (flag_calc & (1 << 0) && flag_calc & (1 << 1)  && flag_calc & (1 << 2))
 8002eac:	e7c8      	b.n	8002e40 <main+0x58>
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	200001f4 	.word	0x200001f4
 8002eb4:	20000304 	.word	0x20000304
 8002eb8:	200002c4 	.word	0x200002c4
 8002ebc:	20000284 	.word	0x20000284
 8002ec0:	2000041e 	.word	0x2000041e

08002ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ec4:	b590      	push	{r4, r7, lr}
 8002ec6:	b091      	sub	sp, #68	; 0x44
 8002ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eca:	2410      	movs	r4, #16
 8002ecc:	193b      	adds	r3, r7, r4
 8002ece:	0018      	movs	r0, r3
 8002ed0:	2330      	movs	r3, #48	; 0x30
 8002ed2:	001a      	movs	r2, r3
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	f003 fb71 	bl	80065bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eda:	003b      	movs	r3, r7
 8002edc:	0018      	movs	r0, r3
 8002ede:	2310      	movs	r3, #16
 8002ee0:	001a      	movs	r2, r3
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	f003 fb6a 	bl	80065bc <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 8002ee8:	0021      	movs	r1, r4
 8002eea:	187b      	adds	r3, r7, r1
 8002eec:	2211      	movs	r2, #17
 8002eee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ef0:	187b      	adds	r3, r7, r1
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2201      	movs	r2, #1
 8002efa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	2210      	movs	r2, #16
 8002f00:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f02:	187b      	adds	r3, r7, r1
 8002f04:	2202      	movs	r2, #2
 8002f06:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f08:	187b      	adds	r3, r7, r1
 8002f0a:	2280      	movs	r2, #128	; 0x80
 8002f0c:	0252      	lsls	r2, r2, #9
 8002f0e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	2200      	movs	r2, #0
 8002f14:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8002f16:	187b      	adds	r3, r7, r1
 8002f18:	2201      	movs	r2, #1
 8002f1a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f1c:	187b      	adds	r3, r7, r1
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f002 f826 	bl	8004f70 <HAL_RCC_OscConfig>
 8002f24:	1e03      	subs	r3, r0, #0
 8002f26:	d001      	beq.n	8002f2c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002f28:	f000 fcd8 	bl	80038dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f2c:	003b      	movs	r3, r7
 8002f2e:	2207      	movs	r2, #7
 8002f30:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f32:	003b      	movs	r3, r7
 8002f34:	2202      	movs	r2, #2
 8002f36:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f38:	003b      	movs	r3, r7
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f3e:	003b      	movs	r3, r7
 8002f40:	2200      	movs	r2, #0
 8002f42:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002f44:	003b      	movs	r3, r7
 8002f46:	2101      	movs	r1, #1
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f002 fb05 	bl	8005558 <HAL_RCC_ClockConfig>
 8002f4e:	1e03      	subs	r3, r0, #0
 8002f50:	d001      	beq.n	8002f56 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002f52:	f000 fcc3 	bl	80038dc <Error_Handler>
  }
}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b011      	add	sp, #68	; 0x44
 8002f5c:	bd90      	pop	{r4, r7, pc}
	...

08002f60 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f66:	1d3b      	adds	r3, r7, #4
 8002f68:	0018      	movs	r0, r3
 8002f6a:	230c      	movs	r3, #12
 8002f6c:	001a      	movs	r2, r3
 8002f6e:	2100      	movs	r1, #0
 8002f70:	f003 fb24 	bl	80065bc <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002f74:	4b46      	ldr	r3, [pc, #280]	; (8003090 <MX_ADC_Init+0x130>)
 8002f76:	4a47      	ldr	r2, [pc, #284]	; (8003094 <MX_ADC_Init+0x134>)
 8002f78:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002f7a:	4b45      	ldr	r3, [pc, #276]	; (8003090 <MX_ADC_Init+0x130>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002f80:	4b43      	ldr	r3, [pc, #268]	; (8003090 <MX_ADC_Init+0x130>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f86:	4b42      	ldr	r3, [pc, #264]	; (8003090 <MX_ADC_Init+0x130>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002f8c:	4b40      	ldr	r3, [pc, #256]	; (8003090 <MX_ADC_Init+0x130>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002f92:	4b3f      	ldr	r3, [pc, #252]	; (8003090 <MX_ADC_Init+0x130>)
 8002f94:	2208      	movs	r2, #8
 8002f96:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002f98:	4b3d      	ldr	r3, [pc, #244]	; (8003090 <MX_ADC_Init+0x130>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002f9e:	4b3c      	ldr	r3, [pc, #240]	; (8003090 <MX_ADC_Init+0x130>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	61da      	str	r2, [r3, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002fa4:	4b3a      	ldr	r3, [pc, #232]	; (8003090 <MX_ADC_Init+0x130>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002faa:	4b39      	ldr	r3, [pc, #228]	; (8003090 <MX_ADC_Init+0x130>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 8002fb0:	4b37      	ldr	r3, [pc, #220]	; (8003090 <MX_ADC_Init+0x130>)
 8002fb2:	2280      	movs	r2, #128	; 0x80
 8002fb4:	0052      	lsls	r2, r2, #1
 8002fb6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002fb8:	4b35      	ldr	r3, [pc, #212]	; (8003090 <MX_ADC_Init+0x130>)
 8002fba:	2280      	movs	r2, #128	; 0x80
 8002fbc:	00d2      	lsls	r2, r2, #3
 8002fbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002fc0:	4b33      	ldr	r3, [pc, #204]	; (8003090 <MX_ADC_Init+0x130>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002fc6:	4b32      	ldr	r3, [pc, #200]	; (8003090 <MX_ADC_Init+0x130>)
 8002fc8:	2201      	movs	r2, #1
 8002fca:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002fcc:	4b30      	ldr	r3, [pc, #192]	; (8003090 <MX_ADC_Init+0x130>)
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f000 ff5e 	bl	8003e90 <HAL_ADC_Init>
 8002fd4:	1e03      	subs	r3, r0, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002fd8:	f000 fc80 	bl	80038dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002fdc:	1d3b      	adds	r3, r7, #4
 8002fde:	2203      	movs	r2, #3
 8002fe0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002fe2:	1d3b      	adds	r3, r7, #4
 8002fe4:	2280      	movs	r2, #128	; 0x80
 8002fe6:	0152      	lsls	r2, r2, #5
 8002fe8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002fea:	1d3b      	adds	r3, r7, #4
 8002fec:	2205      	movs	r2, #5
 8002fee:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002ff0:	1d3a      	adds	r2, r7, #4
 8002ff2:	4b27      	ldr	r3, [pc, #156]	; (8003090 <MX_ADC_Init+0x130>)
 8002ff4:	0011      	movs	r1, r2
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f001 f91a 	bl	8004230 <HAL_ADC_ConfigChannel>
 8002ffc:	1e03      	subs	r3, r0, #0
 8002ffe:	d001      	beq.n	8003004 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8003000:	f000 fc6c 	bl	80038dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003004:	1d3b      	adds	r3, r7, #4
 8003006:	2204      	movs	r2, #4
 8003008:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800300a:	1d3a      	adds	r2, r7, #4
 800300c:	4b20      	ldr	r3, [pc, #128]	; (8003090 <MX_ADC_Init+0x130>)
 800300e:	0011      	movs	r1, r2
 8003010:	0018      	movs	r0, r3
 8003012:	f001 f90d 	bl	8004230 <HAL_ADC_ConfigChannel>
 8003016:	1e03      	subs	r3, r0, #0
 8003018:	d001      	beq.n	800301e <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 800301a:	f000 fc5f 	bl	80038dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800301e:	1d3b      	adds	r3, r7, #4
 8003020:	2205      	movs	r2, #5
 8003022:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003024:	1d3a      	adds	r2, r7, #4
 8003026:	4b1a      	ldr	r3, [pc, #104]	; (8003090 <MX_ADC_Init+0x130>)
 8003028:	0011      	movs	r1, r2
 800302a:	0018      	movs	r0, r3
 800302c:	f001 f900 	bl	8004230 <HAL_ADC_ConfigChannel>
 8003030:	1e03      	subs	r3, r0, #0
 8003032:	d001      	beq.n	8003038 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8003034:	f000 fc52 	bl	80038dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003038:	1d3b      	adds	r3, r7, #4
 800303a:	2207      	movs	r2, #7
 800303c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800303e:	1d3a      	adds	r2, r7, #4
 8003040:	4b13      	ldr	r3, [pc, #76]	; (8003090 <MX_ADC_Init+0x130>)
 8003042:	0011      	movs	r1, r2
 8003044:	0018      	movs	r0, r3
 8003046:	f001 f8f3 	bl	8004230 <HAL_ADC_ConfigChannel>
 800304a:	1e03      	subs	r3, r0, #0
 800304c:	d001      	beq.n	8003052 <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 800304e:	f000 fc45 	bl	80038dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003052:	1d3b      	adds	r3, r7, #4
 8003054:	220e      	movs	r2, #14
 8003056:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003058:	1d3a      	adds	r2, r7, #4
 800305a:	4b0d      	ldr	r3, [pc, #52]	; (8003090 <MX_ADC_Init+0x130>)
 800305c:	0011      	movs	r1, r2
 800305e:	0018      	movs	r0, r3
 8003060:	f001 f8e6 	bl	8004230 <HAL_ADC_ConfigChannel>
 8003064:	1e03      	subs	r3, r0, #0
 8003066:	d001      	beq.n	800306c <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 8003068:	f000 fc38 	bl	80038dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800306c:	1d3b      	adds	r3, r7, #4
 800306e:	220f      	movs	r2, #15
 8003070:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003072:	1d3a      	adds	r2, r7, #4
 8003074:	4b06      	ldr	r3, [pc, #24]	; (8003090 <MX_ADC_Init+0x130>)
 8003076:	0011      	movs	r1, r2
 8003078:	0018      	movs	r0, r3
 800307a:	f001 f8d9 	bl	8004230 <HAL_ADC_ConfigChannel>
 800307e:	1e03      	subs	r3, r0, #0
 8003080:	d001      	beq.n	8003086 <MX_ADC_Init+0x126>
  {
    Error_Handler();
 8003082:	f000 fc2b 	bl	80038dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003086:	46c0      	nop			; (mov r8, r8)
 8003088:	46bd      	mov	sp, r7
 800308a:	b004      	add	sp, #16
 800308c:	bd80      	pop	{r7, pc}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	200001f4 	.word	0x200001f4
 8003094:	40012400 	.word	0x40012400

08003098 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800309e:	2318      	movs	r3, #24
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	0018      	movs	r0, r3
 80030a4:	2310      	movs	r3, #16
 80030a6:	001a      	movs	r2, r3
 80030a8:	2100      	movs	r1, #0
 80030aa:	f003 fa87 	bl	80065bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ae:	2310      	movs	r3, #16
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	0018      	movs	r0, r3
 80030b4:	2308      	movs	r3, #8
 80030b6:	001a      	movs	r2, r3
 80030b8:	2100      	movs	r1, #0
 80030ba:	f003 fa7f 	bl	80065bc <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80030be:	003b      	movs	r3, r7
 80030c0:	0018      	movs	r0, r3
 80030c2:	2310      	movs	r3, #16
 80030c4:	001a      	movs	r2, r3
 80030c6:	2100      	movs	r1, #0
 80030c8:	f003 fa78 	bl	80065bc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030cc:	4b35      	ldr	r3, [pc, #212]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030ce:	4a36      	ldr	r2, [pc, #216]	; (80031a8 <MX_TIM3_Init+0x110>)
 80030d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 80030d2:	4b34      	ldr	r3, [pc, #208]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030d4:	2207      	movs	r2, #7
 80030d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030d8:	4b32      	ldr	r3, [pc, #200]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030da:	2200      	movs	r2, #0
 80030dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80030de:	4b31      	ldr	r3, [pc, #196]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030e0:	4a32      	ldr	r2, [pc, #200]	; (80031ac <MX_TIM3_Init+0x114>)
 80030e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030e4:	4b2f      	ldr	r3, [pc, #188]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ea:	4b2e      	ldr	r3, [pc, #184]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030f0:	4b2c      	ldr	r3, [pc, #176]	; (80031a4 <MX_TIM3_Init+0x10c>)
 80030f2:	0018      	movs	r0, r3
 80030f4:	f002 fb88 	bl	8005808 <HAL_TIM_Base_Init>
 80030f8:	1e03      	subs	r3, r0, #0
 80030fa:	d001      	beq.n	8003100 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80030fc:	f000 fbee 	bl	80038dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003100:	2118      	movs	r1, #24
 8003102:	187b      	adds	r3, r7, r1
 8003104:	2280      	movs	r2, #128	; 0x80
 8003106:	0152      	lsls	r2, r2, #5
 8003108:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800310a:	187a      	adds	r2, r7, r1
 800310c:	4b25      	ldr	r3, [pc, #148]	; (80031a4 <MX_TIM3_Init+0x10c>)
 800310e:	0011      	movs	r1, r2
 8003110:	0018      	movs	r0, r3
 8003112:	f002 fe11 	bl	8005d38 <HAL_TIM_ConfigClockSource>
 8003116:	1e03      	subs	r3, r0, #0
 8003118:	d001      	beq.n	800311e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800311a:	f000 fbdf 	bl	80038dc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800311e:	4b21      	ldr	r3, [pc, #132]	; (80031a4 <MX_TIM3_Init+0x10c>)
 8003120:	0018      	movs	r0, r3
 8003122:	f002 fbcf 	bl	80058c4 <HAL_TIM_IC_Init>
 8003126:	1e03      	subs	r3, r0, #0
 8003128:	d001      	beq.n	800312e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800312a:	f000 fbd7 	bl	80038dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800312e:	2110      	movs	r1, #16
 8003130:	187b      	adds	r3, r7, r1
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003136:	187b      	adds	r3, r7, r1
 8003138:	2200      	movs	r2, #0
 800313a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800313c:	187a      	adds	r2, r7, r1
 800313e:	4b19      	ldr	r3, [pc, #100]	; (80031a4 <MX_TIM3_Init+0x10c>)
 8003140:	0011      	movs	r1, r2
 8003142:	0018      	movs	r0, r3
 8003144:	f003 f9bd 	bl	80064c2 <HAL_TIMEx_MasterConfigSynchronization>
 8003148:	1e03      	subs	r3, r0, #0
 800314a:	d001      	beq.n	8003150 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800314c:	f000 fbc6 	bl	80038dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003150:	003b      	movs	r3, r7
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003156:	003b      	movs	r3, r7
 8003158:	2201      	movs	r2, #1
 800315a:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800315c:	003b      	movs	r3, r7
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8003162:	003b      	movs	r3, r7
 8003164:	2200      	movs	r2, #0
 8003166:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003168:	0039      	movs	r1, r7
 800316a:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <MX_TIM3_Init+0x10c>)
 800316c:	2200      	movs	r2, #0
 800316e:	0018      	movs	r0, r3
 8003170:	f002 fd44 	bl	8005bfc <HAL_TIM_IC_ConfigChannel>
 8003174:	1e03      	subs	r3, r0, #0
 8003176:	d001      	beq.n	800317c <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8003178:	f000 fbb0 	bl	80038dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800317c:	003b      	movs	r3, r7
 800317e:	2202      	movs	r2, #2
 8003180:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003182:	003b      	movs	r3, r7
 8003184:	2202      	movs	r2, #2
 8003186:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003188:	0039      	movs	r1, r7
 800318a:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <MX_TIM3_Init+0x10c>)
 800318c:	2204      	movs	r2, #4
 800318e:	0018      	movs	r0, r3
 8003190:	f002 fd34 	bl	8005bfc <HAL_TIM_IC_ConfigChannel>
 8003194:	1e03      	subs	r3, r0, #0
 8003196:	d001      	beq.n	800319c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003198:	f000 fba0 	bl	80038dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	b00a      	add	sp, #40	; 0x28
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	20000284 	.word	0x20000284
 80031a8:	40000400 	.word	0x40000400
 80031ac:	0000ffff 	.word	0x0000ffff

080031b0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b6:	2308      	movs	r3, #8
 80031b8:	18fb      	adds	r3, r7, r3
 80031ba:	0018      	movs	r0, r3
 80031bc:	2310      	movs	r3, #16
 80031be:	001a      	movs	r2, r3
 80031c0:	2100      	movs	r1, #0
 80031c2:	f003 f9fb 	bl	80065bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c6:	003b      	movs	r3, r7
 80031c8:	0018      	movs	r0, r3
 80031ca:	2308      	movs	r3, #8
 80031cc:	001a      	movs	r2, r3
 80031ce:	2100      	movs	r1, #0
 80031d0:	f003 f9f4 	bl	80065bc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80031d4:	4b1f      	ldr	r3, [pc, #124]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031d6:	4a20      	ldr	r2, [pc, #128]	; (8003258 <MX_TIM15_Init+0xa8>)
 80031d8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1999;
 80031da:	4b1e      	ldr	r3, [pc, #120]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031dc:	4a1f      	ldr	r2, [pc, #124]	; (800325c <MX_TIM15_Init+0xac>)
 80031de:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e0:	4b1c      	ldr	r3, [pc, #112]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1;
 80031e6:	4b1b      	ldr	r3, [pc, #108]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80031f2:	4b18      	ldr	r3, [pc, #96]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031f8:	4b16      	ldr	r3, [pc, #88]	; (8003254 <MX_TIM15_Init+0xa4>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <MX_TIM15_Init+0xa4>)
 8003200:	0018      	movs	r0, r3
 8003202:	f002 fb01 	bl	8005808 <HAL_TIM_Base_Init>
 8003206:	1e03      	subs	r3, r0, #0
 8003208:	d001      	beq.n	800320e <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 800320a:	f000 fb67 	bl	80038dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800320e:	2108      	movs	r1, #8
 8003210:	187b      	adds	r3, r7, r1
 8003212:	2280      	movs	r2, #128	; 0x80
 8003214:	0152      	lsls	r2, r2, #5
 8003216:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003218:	187a      	adds	r2, r7, r1
 800321a:	4b0e      	ldr	r3, [pc, #56]	; (8003254 <MX_TIM15_Init+0xa4>)
 800321c:	0011      	movs	r1, r2
 800321e:	0018      	movs	r0, r3
 8003220:	f002 fd8a 	bl	8005d38 <HAL_TIM_ConfigClockSource>
 8003224:	1e03      	subs	r3, r0, #0
 8003226:	d001      	beq.n	800322c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003228:	f000 fb58 	bl	80038dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800322c:	003b      	movs	r3, r7
 800322e:	2220      	movs	r2, #32
 8003230:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003232:	003b      	movs	r3, r7
 8003234:	2200      	movs	r2, #0
 8003236:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003238:	003a      	movs	r2, r7
 800323a:	4b06      	ldr	r3, [pc, #24]	; (8003254 <MX_TIM15_Init+0xa4>)
 800323c:	0011      	movs	r1, r2
 800323e:	0018      	movs	r0, r3
 8003240:	f003 f93f 	bl	80064c2 <HAL_TIMEx_MasterConfigSynchronization>
 8003244:	1e03      	subs	r3, r0, #0
 8003246:	d001      	beq.n	800324c <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8003248:	f000 fb48 	bl	80038dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800324c:	46c0      	nop			; (mov r8, r8)
 800324e:	46bd      	mov	sp, r7
 8003250:	b006      	add	sp, #24
 8003252:	bd80      	pop	{r7, pc}
 8003254:	200002c4 	.word	0x200002c4
 8003258:	40014000 	.word	0x40014000
 800325c:	000007cf 	.word	0x000007cf

08003260 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003266:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <MX_DMA_Init+0x38>)
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <MX_DMA_Init+0x38>)
 800326c:	2101      	movs	r1, #1
 800326e:	430a      	orrs	r2, r1
 8003270:	615a      	str	r2, [r3, #20]
 8003272:	4b09      	ldr	r3, [pc, #36]	; (8003298 <MX_DMA_Init+0x38>)
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	2201      	movs	r2, #1
 8003278:	4013      	ands	r3, r2
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800327e:	2200      	movs	r2, #0
 8003280:	2100      	movs	r1, #0
 8003282:	2009      	movs	r0, #9
 8003284:	f001 fb0c 	bl	80048a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003288:	2009      	movs	r0, #9
 800328a:	f001 fb1e 	bl	80048ca <HAL_NVIC_EnableIRQ>

}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	46bd      	mov	sp, r7
 8003292:	b002      	add	sp, #8
 8003294:	bd80      	pop	{r7, pc}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	40021000 	.word	0x40021000

0800329c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800329c:	b590      	push	{r4, r7, lr}
 800329e:	b089      	sub	sp, #36	; 0x24
 80032a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a2:	240c      	movs	r4, #12
 80032a4:	193b      	adds	r3, r7, r4
 80032a6:	0018      	movs	r0, r3
 80032a8:	2314      	movs	r3, #20
 80032aa:	001a      	movs	r2, r3
 80032ac:	2100      	movs	r1, #0
 80032ae:	f003 f985 	bl	80065bc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80032b2:	4b31      	ldr	r3, [pc, #196]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	4b30      	ldr	r3, [pc, #192]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	03c9      	lsls	r1, r1, #15
 80032bc:	430a      	orrs	r2, r1
 80032be:	615a      	str	r2, [r3, #20]
 80032c0:	4b2d      	ldr	r3, [pc, #180]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032c2:	695a      	ldr	r2, [r3, #20]
 80032c4:	2380      	movs	r3, #128	; 0x80
 80032c6:	03db      	lsls	r3, r3, #15
 80032c8:	4013      	ands	r3, r2
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ce:	4b2a      	ldr	r3, [pc, #168]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032d0:	695a      	ldr	r2, [r3, #20]
 80032d2:	4b29      	ldr	r3, [pc, #164]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032d4:	2180      	movs	r1, #128	; 0x80
 80032d6:	0289      	lsls	r1, r1, #10
 80032d8:	430a      	orrs	r2, r1
 80032da:	615a      	str	r2, [r3, #20]
 80032dc:	4b26      	ldr	r3, [pc, #152]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032de:	695a      	ldr	r2, [r3, #20]
 80032e0:	2380      	movs	r3, #128	; 0x80
 80032e2:	029b      	lsls	r3, r3, #10
 80032e4:	4013      	ands	r3, r2
 80032e6:	607b      	str	r3, [r7, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ea:	4b23      	ldr	r3, [pc, #140]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032ec:	695a      	ldr	r2, [r3, #20]
 80032ee:	4b22      	ldr	r3, [pc, #136]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032f0:	2180      	movs	r1, #128	; 0x80
 80032f2:	0309      	lsls	r1, r1, #12
 80032f4:	430a      	orrs	r2, r1
 80032f6:	615a      	str	r2, [r3, #20]
 80032f8:	4b1f      	ldr	r3, [pc, #124]	; (8003378 <MX_GPIO_Init+0xdc>)
 80032fa:	695a      	ldr	r2, [r3, #20]
 80032fc:	2380      	movs	r3, #128	; 0x80
 80032fe:	031b      	lsls	r3, r3, #12
 8003300:	4013      	ands	r3, r2
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8003306:	2390      	movs	r3, #144	; 0x90
 8003308:	05db      	lsls	r3, r3, #23
 800330a:	2200      	movs	r2, #0
 800330c:	2101      	movs	r1, #1
 800330e:	0018      	movs	r0, r3
 8003310:	f001 fe10 	bl	8004f34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8003314:	23c0      	movs	r3, #192	; 0xc0
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4818      	ldr	r0, [pc, #96]	; (800337c <MX_GPIO_Init+0xe0>)
 800331a:	2200      	movs	r2, #0
 800331c:	0019      	movs	r1, r3
 800331e:	f001 fe09 	bl	8004f34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003322:	193b      	adds	r3, r7, r4
 8003324:	2201      	movs	r2, #1
 8003326:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003328:	193b      	adds	r3, r7, r4
 800332a:	2201      	movs	r2, #1
 800332c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	193b      	adds	r3, r7, r4
 8003330:	2200      	movs	r2, #0
 8003332:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003334:	193b      	adds	r3, r7, r4
 8003336:	2203      	movs	r2, #3
 8003338:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333a:	193a      	adds	r2, r7, r4
 800333c:	2390      	movs	r3, #144	; 0x90
 800333e:	05db      	lsls	r3, r3, #23
 8003340:	0011      	movs	r1, r2
 8003342:	0018      	movs	r0, r3
 8003344:	f001 fc82 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8003348:	0021      	movs	r1, r4
 800334a:	187b      	adds	r3, r7, r1
 800334c:	22c0      	movs	r2, #192	; 0xc0
 800334e:	0092      	lsls	r2, r2, #2
 8003350:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003352:	187b      	adds	r3, r7, r1
 8003354:	2201      	movs	r2, #1
 8003356:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003358:	187b      	adds	r3, r7, r1
 800335a:	2200      	movs	r2, #0
 800335c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800335e:	187b      	adds	r3, r7, r1
 8003360:	2200      	movs	r2, #0
 8003362:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003364:	187b      	adds	r3, r7, r1
 8003366:	4a05      	ldr	r2, [pc, #20]	; (800337c <MX_GPIO_Init+0xe0>)
 8003368:	0019      	movs	r1, r3
 800336a:	0010      	movs	r0, r2
 800336c:	f001 fc6e 	bl	8004c4c <HAL_GPIO_Init>

}
 8003370:	46c0      	nop			; (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	b009      	add	sp, #36	; 0x24
 8003376:	bd90      	pop	{r4, r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	48000800 	.word	0x48000800

08003380 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef *hadc)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  switch (flag_filter)
 8003388:	4bab      	ldr	r3, [pc, #684]	; (8003638 <HAL_ADC_ConvCpltCallback+0x2b8>)
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b03      	cmp	r3, #3
 800338e:	d05e      	beq.n	800344e <HAL_ADC_ConvCpltCallback+0xce>
 8003390:	dd00      	ble.n	8003394 <HAL_ADC_ConvCpltCallback+0x14>
 8003392:	e23b      	b.n	800380c <HAL_ADC_ConvCpltCallback+0x48c>
 8003394:	2b02      	cmp	r3, #2
 8003396:	d03e      	beq.n	8003416 <HAL_ADC_ConvCpltCallback+0x96>
 8003398:	dd00      	ble.n	800339c <HAL_ADC_ConvCpltCallback+0x1c>
 800339a:	e237      	b.n	800380c <HAL_ADC_ConvCpltCallback+0x48c>
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <HAL_ADC_ConvCpltCallback+0x26>
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d01c      	beq.n	80033de <HAL_ADC_ConvCpltCallback+0x5e>
 80033a4:	e232      	b.n	800380c <HAL_ADC_ConvCpltCallback+0x48c>
    {
    case 0:
      flag_filter = 1;
 80033a6:	4ba4      	ldr	r3, [pc, #656]	; (8003638 <HAL_ADC_ConvCpltCallback+0x2b8>)
 80033a8:	2201      	movs	r2, #1
 80033aa:	701a      	strb	r2, [r3, #0]

      m_1[0] = adc[0];
 80033ac:	4ba3      	ldr	r3, [pc, #652]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033ae:	881a      	ldrh	r2, [r3, #0]
 80033b0:	4ba3      	ldr	r3, [pc, #652]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80033b2:	801a      	strh	r2, [r3, #0]
      m_1[1] = adc[1];
 80033b4:	4ba1      	ldr	r3, [pc, #644]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033b6:	885a      	ldrh	r2, [r3, #2]
 80033b8:	4ba1      	ldr	r3, [pc, #644]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80033ba:	805a      	strh	r2, [r3, #2]
      m_1[2] = adc[2];
 80033bc:	4b9f      	ldr	r3, [pc, #636]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033be:	889a      	ldrh	r2, [r3, #4]
 80033c0:	4b9f      	ldr	r3, [pc, #636]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80033c2:	809a      	strh	r2, [r3, #4]
      m_1[3] = adc[3];
 80033c4:	4b9d      	ldr	r3, [pc, #628]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033c6:	88da      	ldrh	r2, [r3, #6]
 80033c8:	4b9d      	ldr	r3, [pc, #628]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80033ca:	80da      	strh	r2, [r3, #6]
      m_1[4] = adc[4];
 80033cc:	4b9b      	ldr	r3, [pc, #620]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033ce:	891a      	ldrh	r2, [r3, #8]
 80033d0:	4b9b      	ldr	r3, [pc, #620]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80033d2:	811a      	strh	r2, [r3, #8]
      m_1[5] = adc[5];
 80033d4:	4b99      	ldr	r3, [pc, #612]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033d6:	895a      	ldrh	r2, [r3, #10]
 80033d8:	4b99      	ldr	r3, [pc, #612]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80033da:	815a      	strh	r2, [r3, #10]

      break;
 80033dc:	e216      	b.n	800380c <HAL_ADC_ConvCpltCallback+0x48c>
    case 1:
      flag_filter = 2;
 80033de:	4b96      	ldr	r3, [pc, #600]	; (8003638 <HAL_ADC_ConvCpltCallback+0x2b8>)
 80033e0:	2202      	movs	r2, #2
 80033e2:	701a      	strb	r2, [r3, #0]

      m_2[0] = adc[0];
 80033e4:	4b95      	ldr	r3, [pc, #596]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033e6:	881a      	ldrh	r2, [r3, #0]
 80033e8:	4b96      	ldr	r3, [pc, #600]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80033ea:	801a      	strh	r2, [r3, #0]
      m_2[1] = adc[1];
 80033ec:	4b93      	ldr	r3, [pc, #588]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033ee:	885a      	ldrh	r2, [r3, #2]
 80033f0:	4b94      	ldr	r3, [pc, #592]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80033f2:	805a      	strh	r2, [r3, #2]
      m_2[2] = adc[2];
 80033f4:	4b91      	ldr	r3, [pc, #580]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033f6:	889a      	ldrh	r2, [r3, #4]
 80033f8:	4b92      	ldr	r3, [pc, #584]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80033fa:	809a      	strh	r2, [r3, #4]
      m_2[3] = adc[3];
 80033fc:	4b8f      	ldr	r3, [pc, #572]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 80033fe:	88da      	ldrh	r2, [r3, #6]
 8003400:	4b90      	ldr	r3, [pc, #576]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003402:	80da      	strh	r2, [r3, #6]
      m_2[4] = adc[4];
 8003404:	4b8d      	ldr	r3, [pc, #564]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 8003406:	891a      	ldrh	r2, [r3, #8]
 8003408:	4b8e      	ldr	r3, [pc, #568]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800340a:	811a      	strh	r2, [r3, #8]
      m_2[5] = adc[5];
 800340c:	4b8b      	ldr	r3, [pc, #556]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 800340e:	895a      	ldrh	r2, [r3, #10]
 8003410:	4b8c      	ldr	r3, [pc, #560]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003412:	815a      	strh	r2, [r3, #10]

      break;
 8003414:	e1fa      	b.n	800380c <HAL_ADC_ConvCpltCallback+0x48c>
    case 2:
      flag_filter = 3;
 8003416:	4b88      	ldr	r3, [pc, #544]	; (8003638 <HAL_ADC_ConvCpltCallback+0x2b8>)
 8003418:	2203      	movs	r2, #3
 800341a:	701a      	strb	r2, [r3, #0]

      m_3[0] = adc[0];
 800341c:	4b87      	ldr	r3, [pc, #540]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 800341e:	881a      	ldrh	r2, [r3, #0]
 8003420:	4b89      	ldr	r3, [pc, #548]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003422:	801a      	strh	r2, [r3, #0]
      m_3[1] = adc[1];
 8003424:	4b85      	ldr	r3, [pc, #532]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 8003426:	885a      	ldrh	r2, [r3, #2]
 8003428:	4b87      	ldr	r3, [pc, #540]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800342a:	805a      	strh	r2, [r3, #2]
      m_3[2] = adc[2];
 800342c:	4b83      	ldr	r3, [pc, #524]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 800342e:	889a      	ldrh	r2, [r3, #4]
 8003430:	4b85      	ldr	r3, [pc, #532]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003432:	809a      	strh	r2, [r3, #4]
      m_3[3] = adc[3];
 8003434:	4b81      	ldr	r3, [pc, #516]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 8003436:	88da      	ldrh	r2, [r3, #6]
 8003438:	4b83      	ldr	r3, [pc, #524]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800343a:	80da      	strh	r2, [r3, #6]
      m_3[4] = adc[4];
 800343c:	4b7f      	ldr	r3, [pc, #508]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 800343e:	891a      	ldrh	r2, [r3, #8]
 8003440:	4b81      	ldr	r3, [pc, #516]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003442:	811a      	strh	r2, [r3, #8]
      m_3[5] = adc[5];
 8003444:	4b7d      	ldr	r3, [pc, #500]	; (800363c <HAL_ADC_ConvCpltCallback+0x2bc>)
 8003446:	895a      	ldrh	r2, [r3, #10]
 8003448:	4b7f      	ldr	r3, [pc, #508]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800344a:	815a      	strh	r2, [r3, #10]

      break;
 800344c:	e1de      	b.n	800380c <HAL_ADC_ConvCpltCallback+0x48c>
    case 3:
      flag_filter = 0;
 800344e:	4b7a      	ldr	r3, [pc, #488]	; (8003638 <HAL_ADC_ConvCpltCallback+0x2b8>)
 8003450:	2200      	movs	r2, #0
 8003452:	701a      	strb	r2, [r3, #0]

      adc_mean[0] =
	  (m_1[0] < m_2[0]) ?
 8003454:	4b7a      	ldr	r3, [pc, #488]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003456:	881a      	ldrh	r2, [r3, #0]
 8003458:	4b7a      	ldr	r3, [pc, #488]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800345a:	881b      	ldrh	r3, [r3, #0]
      adc_mean[0] =
 800345c:	429a      	cmp	r2, r3
 800345e:	d215      	bcs.n	800348c <HAL_ADC_ConvCpltCallback+0x10c>
	      ((m_2[0] < m_3[0]) ?
 8003460:	4b78      	ldr	r3, [pc, #480]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003462:	881a      	ldrh	r2, [r3, #0]
 8003464:	4b78      	ldr	r3, [pc, #480]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003466:	881b      	ldrh	r3, [r3, #0]
      adc_mean[0] =
 8003468:	429a      	cmp	r2, r3
 800346a:	d202      	bcs.n	8003472 <HAL_ADC_ConvCpltCallback+0xf2>
 800346c:	4b75      	ldr	r3, [pc, #468]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	e021      	b.n	80034b6 <HAL_ADC_ConvCpltCallback+0x136>
		  m_2[0] : ((m_3[0] < m_1[0]) ? m_1[0] : m_3[0])) :
 8003472:	4b75      	ldr	r3, [pc, #468]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003474:	881a      	ldrh	r2, [r3, #0]
 8003476:	4b72      	ldr	r3, [pc, #456]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003478:	881b      	ldrh	r3, [r3, #0]
      adc_mean[0] =
 800347a:	1c18      	adds	r0, r3, #0
 800347c:	1c11      	adds	r1, r2, #0
 800347e:	b28a      	uxth	r2, r1
 8003480:	b283      	uxth	r3, r0
 8003482:	429a      	cmp	r2, r3
 8003484:	d200      	bcs.n	8003488 <HAL_ADC_ConvCpltCallback+0x108>
 8003486:	1c01      	adds	r1, r0, #0
 8003488:	b28b      	uxth	r3, r1
 800348a:	e014      	b.n	80034b6 <HAL_ADC_ConvCpltCallback+0x136>
	      ((m_1[0] < m_3[0]) ?
 800348c:	4b6c      	ldr	r3, [pc, #432]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 800348e:	881a      	ldrh	r2, [r3, #0]
 8003490:	4b6d      	ldr	r3, [pc, #436]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003492:	881b      	ldrh	r3, [r3, #0]
      adc_mean[0] =
 8003494:	429a      	cmp	r2, r3
 8003496:	d202      	bcs.n	800349e <HAL_ADC_ConvCpltCallback+0x11e>
 8003498:	4b69      	ldr	r3, [pc, #420]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 800349a:	881b      	ldrh	r3, [r3, #0]
 800349c:	e00b      	b.n	80034b6 <HAL_ADC_ConvCpltCallback+0x136>
		  m_1[0] : ((m_3[0] < m_2[0]) ? m_2[0] : m_3[0]));
 800349e:	4b6a      	ldr	r3, [pc, #424]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80034a0:	881a      	ldrh	r2, [r3, #0]
 80034a2:	4b68      	ldr	r3, [pc, #416]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80034a4:	881b      	ldrh	r3, [r3, #0]
      adc_mean[0] =
 80034a6:	1c18      	adds	r0, r3, #0
 80034a8:	1c11      	adds	r1, r2, #0
 80034aa:	b28a      	uxth	r2, r1
 80034ac:	b283      	uxth	r3, r0
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d200      	bcs.n	80034b4 <HAL_ADC_ConvCpltCallback+0x134>
 80034b2:	1c01      	adds	r1, r0, #0
 80034b4:	b28b      	uxth	r3, r1
 80034b6:	4a65      	ldr	r2, [pc, #404]	; (800364c <HAL_ADC_ConvCpltCallback+0x2cc>)
 80034b8:	8013      	strh	r3, [r2, #0]
      adc_mean[1] =
	  (m_1[1] < m_2[1]) ?
 80034ba:	4b61      	ldr	r3, [pc, #388]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80034bc:	885a      	ldrh	r2, [r3, #2]
 80034be:	4b61      	ldr	r3, [pc, #388]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80034c0:	885b      	ldrh	r3, [r3, #2]
      adc_mean[1] =
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d215      	bcs.n	80034f2 <HAL_ADC_ConvCpltCallback+0x172>
	      ((m_2[1] < m_3[1]) ?
 80034c6:	4b5f      	ldr	r3, [pc, #380]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80034c8:	885a      	ldrh	r2, [r3, #2]
 80034ca:	4b5f      	ldr	r3, [pc, #380]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80034cc:	885b      	ldrh	r3, [r3, #2]
      adc_mean[1] =
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d202      	bcs.n	80034d8 <HAL_ADC_ConvCpltCallback+0x158>
 80034d2:	4b5c      	ldr	r3, [pc, #368]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80034d4:	885b      	ldrh	r3, [r3, #2]
 80034d6:	e021      	b.n	800351c <HAL_ADC_ConvCpltCallback+0x19c>
		  m_2[1] : ((m_3[1] < m_1[1]) ? m_1[1] : m_3[1])) :
 80034d8:	4b5b      	ldr	r3, [pc, #364]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80034da:	885a      	ldrh	r2, [r3, #2]
 80034dc:	4b58      	ldr	r3, [pc, #352]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80034de:	885b      	ldrh	r3, [r3, #2]
      adc_mean[1] =
 80034e0:	1c18      	adds	r0, r3, #0
 80034e2:	1c11      	adds	r1, r2, #0
 80034e4:	b28a      	uxth	r2, r1
 80034e6:	b283      	uxth	r3, r0
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d200      	bcs.n	80034ee <HAL_ADC_ConvCpltCallback+0x16e>
 80034ec:	1c01      	adds	r1, r0, #0
 80034ee:	b28b      	uxth	r3, r1
 80034f0:	e014      	b.n	800351c <HAL_ADC_ConvCpltCallback+0x19c>
	      ((m_1[1] < m_3[1]) ?
 80034f2:	4b53      	ldr	r3, [pc, #332]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80034f4:	885a      	ldrh	r2, [r3, #2]
 80034f6:	4b54      	ldr	r3, [pc, #336]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80034f8:	885b      	ldrh	r3, [r3, #2]
      adc_mean[1] =
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d202      	bcs.n	8003504 <HAL_ADC_ConvCpltCallback+0x184>
 80034fe:	4b50      	ldr	r3, [pc, #320]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003500:	885b      	ldrh	r3, [r3, #2]
 8003502:	e00b      	b.n	800351c <HAL_ADC_ConvCpltCallback+0x19c>
		  m_1[1] : ((m_3[1] < m_2[1]) ? m_2[1] : m_3[1]));
 8003504:	4b50      	ldr	r3, [pc, #320]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003506:	885a      	ldrh	r2, [r3, #2]
 8003508:	4b4e      	ldr	r3, [pc, #312]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800350a:	885b      	ldrh	r3, [r3, #2]
      adc_mean[1] =
 800350c:	1c18      	adds	r0, r3, #0
 800350e:	1c11      	adds	r1, r2, #0
 8003510:	b28a      	uxth	r2, r1
 8003512:	b283      	uxth	r3, r0
 8003514:	429a      	cmp	r2, r3
 8003516:	d200      	bcs.n	800351a <HAL_ADC_ConvCpltCallback+0x19a>
 8003518:	1c01      	adds	r1, r0, #0
 800351a:	b28b      	uxth	r3, r1
 800351c:	4a4b      	ldr	r2, [pc, #300]	; (800364c <HAL_ADC_ConvCpltCallback+0x2cc>)
 800351e:	8053      	strh	r3, [r2, #2]
      adc_mean[2] =
	  (m_1[2] < m_2[2]) ?
 8003520:	4b47      	ldr	r3, [pc, #284]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003522:	889a      	ldrh	r2, [r3, #4]
 8003524:	4b47      	ldr	r3, [pc, #284]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003526:	889b      	ldrh	r3, [r3, #4]
      adc_mean[2] =
 8003528:	429a      	cmp	r2, r3
 800352a:	d215      	bcs.n	8003558 <HAL_ADC_ConvCpltCallback+0x1d8>
	      ((m_2[2] < m_3[2]) ?
 800352c:	4b45      	ldr	r3, [pc, #276]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800352e:	889a      	ldrh	r2, [r3, #4]
 8003530:	4b45      	ldr	r3, [pc, #276]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003532:	889b      	ldrh	r3, [r3, #4]
      adc_mean[2] =
 8003534:	429a      	cmp	r2, r3
 8003536:	d202      	bcs.n	800353e <HAL_ADC_ConvCpltCallback+0x1be>
 8003538:	4b42      	ldr	r3, [pc, #264]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800353a:	889b      	ldrh	r3, [r3, #4]
 800353c:	e021      	b.n	8003582 <HAL_ADC_ConvCpltCallback+0x202>
		  m_2[2] : ((m_3[2] < m_1[2]) ? m_1[2] : m_3[2])) :
 800353e:	4b42      	ldr	r3, [pc, #264]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003540:	889a      	ldrh	r2, [r3, #4]
 8003542:	4b3f      	ldr	r3, [pc, #252]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003544:	889b      	ldrh	r3, [r3, #4]
      adc_mean[2] =
 8003546:	1c18      	adds	r0, r3, #0
 8003548:	1c11      	adds	r1, r2, #0
 800354a:	b28a      	uxth	r2, r1
 800354c:	b283      	uxth	r3, r0
 800354e:	429a      	cmp	r2, r3
 8003550:	d200      	bcs.n	8003554 <HAL_ADC_ConvCpltCallback+0x1d4>
 8003552:	1c01      	adds	r1, r0, #0
 8003554:	b28b      	uxth	r3, r1
 8003556:	e014      	b.n	8003582 <HAL_ADC_ConvCpltCallback+0x202>
	      ((m_1[2] < m_3[2]) ?
 8003558:	4b39      	ldr	r3, [pc, #228]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 800355a:	889a      	ldrh	r2, [r3, #4]
 800355c:	4b3a      	ldr	r3, [pc, #232]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800355e:	889b      	ldrh	r3, [r3, #4]
      adc_mean[2] =
 8003560:	429a      	cmp	r2, r3
 8003562:	d202      	bcs.n	800356a <HAL_ADC_ConvCpltCallback+0x1ea>
 8003564:	4b36      	ldr	r3, [pc, #216]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003566:	889b      	ldrh	r3, [r3, #4]
 8003568:	e00b      	b.n	8003582 <HAL_ADC_ConvCpltCallback+0x202>
		  m_1[2] : ((m_3[2] < m_2[2]) ? m_2[2] : m_3[2]));
 800356a:	4b37      	ldr	r3, [pc, #220]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800356c:	889a      	ldrh	r2, [r3, #4]
 800356e:	4b35      	ldr	r3, [pc, #212]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003570:	889b      	ldrh	r3, [r3, #4]
      adc_mean[2] =
 8003572:	1c18      	adds	r0, r3, #0
 8003574:	1c11      	adds	r1, r2, #0
 8003576:	b28a      	uxth	r2, r1
 8003578:	b283      	uxth	r3, r0
 800357a:	429a      	cmp	r2, r3
 800357c:	d200      	bcs.n	8003580 <HAL_ADC_ConvCpltCallback+0x200>
 800357e:	1c01      	adds	r1, r0, #0
 8003580:	b28b      	uxth	r3, r1
 8003582:	4a32      	ldr	r2, [pc, #200]	; (800364c <HAL_ADC_ConvCpltCallback+0x2cc>)
 8003584:	8093      	strh	r3, [r2, #4]
      adc_mean[3] =
	  (m_1[3] < m_2[3]) ?
 8003586:	4b2e      	ldr	r3, [pc, #184]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003588:	88da      	ldrh	r2, [r3, #6]
 800358a:	4b2e      	ldr	r3, [pc, #184]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800358c:	88db      	ldrh	r3, [r3, #6]
      adc_mean[3] =
 800358e:	429a      	cmp	r2, r3
 8003590:	d215      	bcs.n	80035be <HAL_ADC_ConvCpltCallback+0x23e>
	      ((m_2[3] < m_3[3]) ?
 8003592:	4b2c      	ldr	r3, [pc, #176]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003594:	88da      	ldrh	r2, [r3, #6]
 8003596:	4b2c      	ldr	r3, [pc, #176]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8003598:	88db      	ldrh	r3, [r3, #6]
      adc_mean[3] =
 800359a:	429a      	cmp	r2, r3
 800359c:	d202      	bcs.n	80035a4 <HAL_ADC_ConvCpltCallback+0x224>
 800359e:	4b29      	ldr	r3, [pc, #164]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80035a0:	88db      	ldrh	r3, [r3, #6]
 80035a2:	e021      	b.n	80035e8 <HAL_ADC_ConvCpltCallback+0x268>
		  m_2[3] : ((m_3[3] < m_1[3]) ? m_1[3] : m_3[3])) :
 80035a4:	4b28      	ldr	r3, [pc, #160]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80035a6:	88da      	ldrh	r2, [r3, #6]
 80035a8:	4b25      	ldr	r3, [pc, #148]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80035aa:	88db      	ldrh	r3, [r3, #6]
      adc_mean[3] =
 80035ac:	1c18      	adds	r0, r3, #0
 80035ae:	1c11      	adds	r1, r2, #0
 80035b0:	b28a      	uxth	r2, r1
 80035b2:	b283      	uxth	r3, r0
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d200      	bcs.n	80035ba <HAL_ADC_ConvCpltCallback+0x23a>
 80035b8:	1c01      	adds	r1, r0, #0
 80035ba:	b28b      	uxth	r3, r1
 80035bc:	e014      	b.n	80035e8 <HAL_ADC_ConvCpltCallback+0x268>
	      ((m_1[3] < m_3[3]) ?
 80035be:	4b20      	ldr	r3, [pc, #128]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80035c0:	88da      	ldrh	r2, [r3, #6]
 80035c2:	4b21      	ldr	r3, [pc, #132]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80035c4:	88db      	ldrh	r3, [r3, #6]
      adc_mean[3] =
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d202      	bcs.n	80035d0 <HAL_ADC_ConvCpltCallback+0x250>
 80035ca:	4b1d      	ldr	r3, [pc, #116]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80035cc:	88db      	ldrh	r3, [r3, #6]
 80035ce:	e00b      	b.n	80035e8 <HAL_ADC_ConvCpltCallback+0x268>
		  m_1[3] : ((m_3[3] < m_2[3]) ? m_2[3] : m_3[3]));
 80035d0:	4b1d      	ldr	r3, [pc, #116]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80035d2:	88da      	ldrh	r2, [r3, #6]
 80035d4:	4b1b      	ldr	r3, [pc, #108]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80035d6:	88db      	ldrh	r3, [r3, #6]
      adc_mean[3] =
 80035d8:	1c18      	adds	r0, r3, #0
 80035da:	1c11      	adds	r1, r2, #0
 80035dc:	b28a      	uxth	r2, r1
 80035de:	b283      	uxth	r3, r0
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d200      	bcs.n	80035e6 <HAL_ADC_ConvCpltCallback+0x266>
 80035e4:	1c01      	adds	r1, r0, #0
 80035e6:	b28b      	uxth	r3, r1
 80035e8:	4a18      	ldr	r2, [pc, #96]	; (800364c <HAL_ADC_ConvCpltCallback+0x2cc>)
 80035ea:	80d3      	strh	r3, [r2, #6]
      adc_mean[4] =
	  (m_1[4] < m_2[4]) ?
 80035ec:	4b14      	ldr	r3, [pc, #80]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80035ee:	891a      	ldrh	r2, [r3, #8]
 80035f0:	4b14      	ldr	r3, [pc, #80]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80035f2:	891b      	ldrh	r3, [r3, #8]
      adc_mean[4] =
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d215      	bcs.n	8003624 <HAL_ADC_ConvCpltCallback+0x2a4>
	      ((m_2[4] < m_3[4]) ?
 80035f8:	4b12      	ldr	r3, [pc, #72]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 80035fa:	891a      	ldrh	r2, [r3, #8]
 80035fc:	4b12      	ldr	r3, [pc, #72]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80035fe:	891b      	ldrh	r3, [r3, #8]
      adc_mean[4] =
 8003600:	429a      	cmp	r2, r3
 8003602:	d202      	bcs.n	800360a <HAL_ADC_ConvCpltCallback+0x28a>
 8003604:	4b0f      	ldr	r3, [pc, #60]	; (8003644 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8003606:	891b      	ldrh	r3, [r3, #8]
 8003608:	e02e      	b.n	8003668 <HAL_ADC_ConvCpltCallback+0x2e8>
		  m_2[4] : ((m_3[4] < m_1[4]) ? m_1[4] : m_3[4])) :
 800360a:	4b0f      	ldr	r3, [pc, #60]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800360c:	891a      	ldrh	r2, [r3, #8]
 800360e:	4b0c      	ldr	r3, [pc, #48]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003610:	891b      	ldrh	r3, [r3, #8]
      adc_mean[4] =
 8003612:	1c18      	adds	r0, r3, #0
 8003614:	1c11      	adds	r1, r2, #0
 8003616:	b28a      	uxth	r2, r1
 8003618:	b283      	uxth	r3, r0
 800361a:	429a      	cmp	r2, r3
 800361c:	d200      	bcs.n	8003620 <HAL_ADC_ConvCpltCallback+0x2a0>
 800361e:	1c01      	adds	r1, r0, #0
 8003620:	b28b      	uxth	r3, r1
 8003622:	e021      	b.n	8003668 <HAL_ADC_ConvCpltCallback+0x2e8>
	      ((m_1[4] < m_3[4]) ?
 8003624:	4b06      	ldr	r3, [pc, #24]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003626:	891a      	ldrh	r2, [r3, #8]
 8003628:	4b07      	ldr	r3, [pc, #28]	; (8003648 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800362a:	891b      	ldrh	r3, [r3, #8]
      adc_mean[4] =
 800362c:	429a      	cmp	r2, r3
 800362e:	d20f      	bcs.n	8003650 <HAL_ADC_ConvCpltCallback+0x2d0>
 8003630:	4b03      	ldr	r3, [pc, #12]	; (8003640 <HAL_ADC_ConvCpltCallback+0x2c0>)
 8003632:	891b      	ldrh	r3, [r3, #8]
 8003634:	e018      	b.n	8003668 <HAL_ADC_ConvCpltCallback+0x2e8>
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	2000042d 	.word	0x2000042d
 800363c:	20000304 	.word	0x20000304
 8003640:	20000430 	.word	0x20000430
 8003644:	2000043c 	.word	0x2000043c
 8003648:	20000448 	.word	0x20000448
 800364c:	20000454 	.word	0x20000454
		  m_1[4] : ((m_3[4] < m_2[4]) ? m_2[4] : m_3[4]));
 8003650:	4b73      	ldr	r3, [pc, #460]	; (8003820 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8003652:	891a      	ldrh	r2, [r3, #8]
 8003654:	4b73      	ldr	r3, [pc, #460]	; (8003824 <HAL_ADC_ConvCpltCallback+0x4a4>)
 8003656:	891b      	ldrh	r3, [r3, #8]
      adc_mean[4] =
 8003658:	1c18      	adds	r0, r3, #0
 800365a:	1c11      	adds	r1, r2, #0
 800365c:	b28a      	uxth	r2, r1
 800365e:	b283      	uxth	r3, r0
 8003660:	429a      	cmp	r2, r3
 8003662:	d200      	bcs.n	8003666 <HAL_ADC_ConvCpltCallback+0x2e6>
 8003664:	1c01      	adds	r1, r0, #0
 8003666:	b28b      	uxth	r3, r1
 8003668:	4a6f      	ldr	r2, [pc, #444]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 800366a:	8113      	strh	r3, [r2, #8]
      adc_mean[5] =
	  (m_1[5] < m_2[5]) ?
 800366c:	4b6f      	ldr	r3, [pc, #444]	; (800382c <HAL_ADC_ConvCpltCallback+0x4ac>)
 800366e:	895a      	ldrh	r2, [r3, #10]
 8003670:	4b6c      	ldr	r3, [pc, #432]	; (8003824 <HAL_ADC_ConvCpltCallback+0x4a4>)
 8003672:	895b      	ldrh	r3, [r3, #10]
      adc_mean[5] =
 8003674:	429a      	cmp	r2, r3
 8003676:	d215      	bcs.n	80036a4 <HAL_ADC_ConvCpltCallback+0x324>
	      ((m_2[5] < m_3[5]) ?
 8003678:	4b6a      	ldr	r3, [pc, #424]	; (8003824 <HAL_ADC_ConvCpltCallback+0x4a4>)
 800367a:	895a      	ldrh	r2, [r3, #10]
 800367c:	4b68      	ldr	r3, [pc, #416]	; (8003820 <HAL_ADC_ConvCpltCallback+0x4a0>)
 800367e:	895b      	ldrh	r3, [r3, #10]
      adc_mean[5] =
 8003680:	429a      	cmp	r2, r3
 8003682:	d202      	bcs.n	800368a <HAL_ADC_ConvCpltCallback+0x30a>
 8003684:	4b67      	ldr	r3, [pc, #412]	; (8003824 <HAL_ADC_ConvCpltCallback+0x4a4>)
 8003686:	895b      	ldrh	r3, [r3, #10]
 8003688:	e021      	b.n	80036ce <HAL_ADC_ConvCpltCallback+0x34e>
		  m_2[5] : ((m_3[5] < m_1[5]) ? m_1[5] : m_3[5])) :
 800368a:	4b65      	ldr	r3, [pc, #404]	; (8003820 <HAL_ADC_ConvCpltCallback+0x4a0>)
 800368c:	895a      	ldrh	r2, [r3, #10]
 800368e:	4b67      	ldr	r3, [pc, #412]	; (800382c <HAL_ADC_ConvCpltCallback+0x4ac>)
 8003690:	895b      	ldrh	r3, [r3, #10]
      adc_mean[5] =
 8003692:	1c18      	adds	r0, r3, #0
 8003694:	1c11      	adds	r1, r2, #0
 8003696:	b28a      	uxth	r2, r1
 8003698:	b283      	uxth	r3, r0
 800369a:	429a      	cmp	r2, r3
 800369c:	d200      	bcs.n	80036a0 <HAL_ADC_ConvCpltCallback+0x320>
 800369e:	1c01      	adds	r1, r0, #0
 80036a0:	b28b      	uxth	r3, r1
 80036a2:	e014      	b.n	80036ce <HAL_ADC_ConvCpltCallback+0x34e>
	      ((m_1[5] < m_3[5]) ?
 80036a4:	4b61      	ldr	r3, [pc, #388]	; (800382c <HAL_ADC_ConvCpltCallback+0x4ac>)
 80036a6:	895a      	ldrh	r2, [r3, #10]
 80036a8:	4b5d      	ldr	r3, [pc, #372]	; (8003820 <HAL_ADC_ConvCpltCallback+0x4a0>)
 80036aa:	895b      	ldrh	r3, [r3, #10]
      adc_mean[5] =
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d202      	bcs.n	80036b6 <HAL_ADC_ConvCpltCallback+0x336>
 80036b0:	4b5e      	ldr	r3, [pc, #376]	; (800382c <HAL_ADC_ConvCpltCallback+0x4ac>)
 80036b2:	895b      	ldrh	r3, [r3, #10]
 80036b4:	e00b      	b.n	80036ce <HAL_ADC_ConvCpltCallback+0x34e>
		  m_1[5] : ((m_3[5] < m_2[5]) ? m_2[5] : m_3[5]));
 80036b6:	4b5a      	ldr	r3, [pc, #360]	; (8003820 <HAL_ADC_ConvCpltCallback+0x4a0>)
 80036b8:	895a      	ldrh	r2, [r3, #10]
 80036ba:	4b5a      	ldr	r3, [pc, #360]	; (8003824 <HAL_ADC_ConvCpltCallback+0x4a4>)
 80036bc:	895b      	ldrh	r3, [r3, #10]
      adc_mean[5] =
 80036be:	1c18      	adds	r0, r3, #0
 80036c0:	1c11      	adds	r1, r2, #0
 80036c2:	b28a      	uxth	r2, r1
 80036c4:	b283      	uxth	r3, r0
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d200      	bcs.n	80036cc <HAL_ADC_ConvCpltCallback+0x34c>
 80036ca:	1c01      	adds	r1, r0, #0
 80036cc:	b28b      	uxth	r3, r1
 80036ce:	4a56      	ldr	r2, [pc, #344]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80036d0:	8153      	strh	r3, [r2, #10]

      /*      */
      adc_sqrt[0] = (adc_mean[0] - ZERO_AXIS) * (adc_mean[0] - ZERO_AXIS);
 80036d2:	4b55      	ldr	r3, [pc, #340]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	4a56      	ldr	r2, [pc, #344]	; (8003830 <HAL_ADC_ConvCpltCallback+0x4b0>)
 80036d8:	4694      	mov	ip, r2
 80036da:	4463      	add	r3, ip
 80036dc:	4a52      	ldr	r2, [pc, #328]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80036de:	8812      	ldrh	r2, [r2, #0]
 80036e0:	4953      	ldr	r1, [pc, #332]	; (8003830 <HAL_ADC_ConvCpltCallback+0x4b0>)
 80036e2:	468c      	mov	ip, r1
 80036e4:	4462      	add	r2, ip
 80036e6:	4353      	muls	r3, r2
 80036e8:	001a      	movs	r2, r3
 80036ea:	4b52      	ldr	r3, [pc, #328]	; (8003834 <HAL_ADC_ConvCpltCallback+0x4b4>)
 80036ec:	601a      	str	r2, [r3, #0]
      adc_sqrt[1] = (adc_mean[1] - ZERO_AXIS) * (adc_mean[1] - ZERO_AXIS);
 80036ee:	4b4e      	ldr	r3, [pc, #312]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80036f0:	885b      	ldrh	r3, [r3, #2]
 80036f2:	4a4f      	ldr	r2, [pc, #316]	; (8003830 <HAL_ADC_ConvCpltCallback+0x4b0>)
 80036f4:	4694      	mov	ip, r2
 80036f6:	4463      	add	r3, ip
 80036f8:	4a4b      	ldr	r2, [pc, #300]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80036fa:	8852      	ldrh	r2, [r2, #2]
 80036fc:	494c      	ldr	r1, [pc, #304]	; (8003830 <HAL_ADC_ConvCpltCallback+0x4b0>)
 80036fe:	468c      	mov	ip, r1
 8003700:	4462      	add	r2, ip
 8003702:	4353      	muls	r3, r2
 8003704:	001a      	movs	r2, r3
 8003706:	4b4b      	ldr	r3, [pc, #300]	; (8003834 <HAL_ADC_ConvCpltCallback+0x4b4>)
 8003708:	605a      	str	r2, [r3, #4]
      adc_sqrt[2] = (adc_mean[2] - ZERO_AXIS) * (adc_mean[2] - ZERO_AXIS);
 800370a:	4b47      	ldr	r3, [pc, #284]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 800370c:	889b      	ldrh	r3, [r3, #4]
 800370e:	4a48      	ldr	r2, [pc, #288]	; (8003830 <HAL_ADC_ConvCpltCallback+0x4b0>)
 8003710:	4694      	mov	ip, r2
 8003712:	4463      	add	r3, ip
 8003714:	4a44      	ldr	r2, [pc, #272]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003716:	8892      	ldrh	r2, [r2, #4]
 8003718:	4945      	ldr	r1, [pc, #276]	; (8003830 <HAL_ADC_ConvCpltCallback+0x4b0>)
 800371a:	468c      	mov	ip, r1
 800371c:	4462      	add	r2, ip
 800371e:	4353      	muls	r3, r2
 8003720:	001a      	movs	r2, r3
 8003722:	4b44      	ldr	r3, [pc, #272]	; (8003834 <HAL_ADC_ConvCpltCallback+0x4b4>)
 8003724:	609a      	str	r2, [r3, #8]

      adc_sqrt[3] = (adc_mean[3] - (ZERO_AXIS + 4))
 8003726:	4b40      	ldr	r3, [pc, #256]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003728:	88db      	ldrh	r3, [r3, #6]
 800372a:	4a43      	ldr	r2, [pc, #268]	; (8003838 <HAL_ADC_ConvCpltCallback+0x4b8>)
 800372c:	4694      	mov	ip, r2
 800372e:	4463      	add	r3, ip
	  * (adc_mean[3] - (ZERO_AXIS + 4));
 8003730:	4a3d      	ldr	r2, [pc, #244]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003732:	88d2      	ldrh	r2, [r2, #6]
 8003734:	4940      	ldr	r1, [pc, #256]	; (8003838 <HAL_ADC_ConvCpltCallback+0x4b8>)
 8003736:	468c      	mov	ip, r1
 8003738:	4462      	add	r2, ip
 800373a:	4353      	muls	r3, r2
 800373c:	001a      	movs	r2, r3
      adc_sqrt[3] = (adc_mean[3] - (ZERO_AXIS + 4))
 800373e:	4b3d      	ldr	r3, [pc, #244]	; (8003834 <HAL_ADC_ConvCpltCallback+0x4b4>)
 8003740:	60da      	str	r2, [r3, #12]
      adc_sqrt[4] = (adc_mean[4] - (ZERO_AXIS + 7))
 8003742:	4b39      	ldr	r3, [pc, #228]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003744:	891b      	ldrh	r3, [r3, #8]
 8003746:	4a3d      	ldr	r2, [pc, #244]	; (800383c <HAL_ADC_ConvCpltCallback+0x4bc>)
 8003748:	4694      	mov	ip, r2
 800374a:	4463      	add	r3, ip
	  * (adc_mean[4] - (ZERO_AXIS + 7));
 800374c:	4a36      	ldr	r2, [pc, #216]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 800374e:	8912      	ldrh	r2, [r2, #8]
 8003750:	493a      	ldr	r1, [pc, #232]	; (800383c <HAL_ADC_ConvCpltCallback+0x4bc>)
 8003752:	468c      	mov	ip, r1
 8003754:	4462      	add	r2, ip
 8003756:	4353      	muls	r3, r2
 8003758:	001a      	movs	r2, r3
      adc_sqrt[4] = (adc_mean[4] - (ZERO_AXIS + 7))
 800375a:	4b36      	ldr	r3, [pc, #216]	; (8003834 <HAL_ADC_ConvCpltCallback+0x4b4>)
 800375c:	611a      	str	r2, [r3, #16]
      adc_sqrt[5] = (adc_mean[5] - (ZERO_AXIS - 5))
 800375e:	4b32      	ldr	r3, [pc, #200]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003760:	895b      	ldrh	r3, [r3, #10]
 8003762:	4a37      	ldr	r2, [pc, #220]	; (8003840 <HAL_ADC_ConvCpltCallback+0x4c0>)
 8003764:	4694      	mov	ip, r2
 8003766:	4463      	add	r3, ip
	  * (adc_mean[5] - (ZERO_AXIS - 5));
 8003768:	4a2f      	ldr	r2, [pc, #188]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 800376a:	8952      	ldrh	r2, [r2, #10]
 800376c:	4934      	ldr	r1, [pc, #208]	; (8003840 <HAL_ADC_ConvCpltCallback+0x4c0>)
 800376e:	468c      	mov	ip, r1
 8003770:	4462      	add	r2, ip
 8003772:	4353      	muls	r3, r2
 8003774:	001a      	movs	r2, r3
      adc_sqrt[5] = (adc_mean[5] - (ZERO_AXIS - 5))
 8003776:	4b2f      	ldr	r3, [pc, #188]	; (8003834 <HAL_ADC_ConvCpltCallback+0x4b4>)
 8003778:	615a      	str	r2, [r3, #20]

      /*       */
      adc_diff_sqrt[0] = (adc_mean[0] - adc_mean[1]) * (adc[0] - adc_mean[1]);
 800377a:	4b2b      	ldr	r3, [pc, #172]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 800377c:	881b      	ldrh	r3, [r3, #0]
 800377e:	001a      	movs	r2, r3
 8003780:	4b29      	ldr	r3, [pc, #164]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003782:	885b      	ldrh	r3, [r3, #2]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	4a2e      	ldr	r2, [pc, #184]	; (8003844 <HAL_ADC_ConvCpltCallback+0x4c4>)
 800378a:	8812      	ldrh	r2, [r2, #0]
 800378c:	0011      	movs	r1, r2
 800378e:	4a26      	ldr	r2, [pc, #152]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 8003790:	8852      	ldrh	r2, [r2, #2]
 8003792:	1a8a      	subs	r2, r1, r2
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	4353      	muls	r3, r2
 8003798:	b2da      	uxtb	r2, r3
 800379a:	4b2b      	ldr	r3, [pc, #172]	; (8003848 <HAL_ADC_ConvCpltCallback+0x4c8>)
 800379c:	701a      	strb	r2, [r3, #0]
      adc_diff_sqrt[1] = (adc_mean[1] - adc_mean[2]) * (adc[1] - adc_mean[2]);
 800379e:	4b22      	ldr	r3, [pc, #136]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80037a0:	885b      	ldrh	r3, [r3, #2]
 80037a2:	001a      	movs	r2, r3
 80037a4:	4b20      	ldr	r3, [pc, #128]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80037a6:	889b      	ldrh	r3, [r3, #4]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	4a25      	ldr	r2, [pc, #148]	; (8003844 <HAL_ADC_ConvCpltCallback+0x4c4>)
 80037ae:	8852      	ldrh	r2, [r2, #2]
 80037b0:	0011      	movs	r1, r2
 80037b2:	4a1d      	ldr	r2, [pc, #116]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80037b4:	8892      	ldrh	r2, [r2, #4]
 80037b6:	1a8a      	subs	r2, r1, r2
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	4353      	muls	r3, r2
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	4b22      	ldr	r3, [pc, #136]	; (8003848 <HAL_ADC_ConvCpltCallback+0x4c8>)
 80037c0:	705a      	strb	r2, [r3, #1]
      adc_diff_sqrt[2] = (adc_mean[2] - adc_mean[0]) * (adc[2] - adc_mean[0]);
 80037c2:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80037c4:	889b      	ldrh	r3, [r3, #4]
 80037c6:	001a      	movs	r2, r3
 80037c8:	4b17      	ldr	r3, [pc, #92]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80037ca:	881b      	ldrh	r3, [r3, #0]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	4a1c      	ldr	r2, [pc, #112]	; (8003844 <HAL_ADC_ConvCpltCallback+0x4c4>)
 80037d2:	8892      	ldrh	r2, [r2, #4]
 80037d4:	0011      	movs	r1, r2
 80037d6:	4a14      	ldr	r2, [pc, #80]	; (8003828 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80037d8:	8812      	ldrh	r2, [r2, #0]
 80037da:	1a8a      	subs	r2, r1, r2
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	4353      	muls	r3, r2
 80037e0:	b2da      	uxtb	r2, r3
 80037e2:	4b19      	ldr	r3, [pc, #100]	; (8003848 <HAL_ADC_ConvCpltCallback+0x4c8>)
 80037e4:	709a      	strb	r2, [r3, #2]

      /*    */
      adc_processing (0);
 80037e6:	2000      	movs	r0, #0
 80037e8:	f7ff f866 	bl	80028b8 <adc_processing>
      adc_processing (1);
 80037ec:	2001      	movs	r0, #1
 80037ee:	f7ff f863 	bl	80028b8 <adc_processing>
      adc_processing (2);
 80037f2:	2002      	movs	r0, #2
 80037f4:	f7ff f860 	bl	80028b8 <adc_processing>
      adc_processing (3);
 80037f8:	2003      	movs	r0, #3
 80037fa:	f7ff f85d 	bl	80028b8 <adc_processing>
      adc_processing (4);
 80037fe:	2004      	movs	r0, #4
 8003800:	f7ff f85a 	bl	80028b8 <adc_processing>
      adc_processing (5);
 8003804:	2005      	movs	r0, #5
 8003806:	f7ff f857 	bl	80028b8 <adc_processing>

      break;
 800380a:	46c0      	nop			; (mov r8, r8)
    }

  /*    */
  HAL_ADC_Start_DMA (hadc, (uint32_t*) adc, 6);
 800380c:	490d      	ldr	r1, [pc, #52]	; (8003844 <HAL_ADC_ConvCpltCallback+0x4c4>)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2206      	movs	r2, #6
 8003812:	0018      	movs	r0, r3
 8003814:	f000 fc7a 	bl	800410c <HAL_ADC_Start_DMA>
}
 8003818:	46c0      	nop			; (mov r8, r8)
 800381a:	46bd      	mov	sp, r7
 800381c:	b002      	add	sp, #8
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20000448 	.word	0x20000448
 8003824:	2000043c 	.word	0x2000043c
 8003828:	20000454 	.word	0x20000454
 800382c:	20000430 	.word	0x20000430
 8003830:	fffff812 	.word	0xfffff812
 8003834:	20000310 	.word	0x20000310
 8003838:	fffff80e 	.word	0xfffff80e
 800383c:	fffff80b 	.word	0xfffff80b
 8003840:	fffff817 	.word	0xfffff817
 8003844:	20000304 	.word	0x20000304
 8003848:	20000340 	.word	0x20000340

0800384c <HAL_TIM_IC_CaptureCallback>:




void HAL_TIM_IC_CaptureCallback (TIM_HandleTypeDef *htim)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a1a      	ldr	r2, [pc, #104]	; (80038c4 <HAL_TIM_IC_CaptureCallback+0x78>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d12d      	bne.n	80038ba <HAL_TIM_IC_CaptureCallback+0x6e>
    {
      if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	7f1b      	ldrb	r3, [r3, #28]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d129      	bne.n	80038ba <HAL_TIM_IC_CaptureCallback+0x6e>
	{
	  TIM3->CNT = 0;
 8003866:	4b17      	ldr	r3, [pc, #92]	; (80038c4 <HAL_TIM_IC_CaptureCallback+0x78>)
 8003868:	2200      	movs	r2, #0
 800386a:	625a      	str	r2, [r3, #36]	; 0x24

	  period = HAL_TIM_ReadCapturedValue (&htim3, TIM_CHANNEL_1);
 800386c:	4b16      	ldr	r3, [pc, #88]	; (80038c8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 800386e:	2100      	movs	r1, #0
 8003870:	0018      	movs	r0, r3
 8003872:	f002 fb4f 	bl	8005f14 <HAL_TIM_ReadCapturedValue>
 8003876:	0003      	movs	r3, r0
 8003878:	001a      	movs	r2, r3
 800387a:	4b14      	ldr	r3, [pc, #80]	; (80038cc <HAL_TIM_IC_CaptureCallback+0x80>)
 800387c:	601a      	str	r2, [r3, #0]
	  pulse_width = HAL_TIM_ReadCapturedValue (&htim3, TIM_CHANNEL_2);
 800387e:	4b12      	ldr	r3, [pc, #72]	; (80038c8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8003880:	2104      	movs	r1, #4
 8003882:	0018      	movs	r0, r3
 8003884:	f002 fb46 	bl	8005f14 <HAL_TIM_ReadCapturedValue>
 8003888:	0003      	movs	r3, r0
 800388a:	001a      	movs	r2, r3
 800388c:	4b10      	ldr	r3, [pc, #64]	; (80038d0 <HAL_TIM_IC_CaptureCallback+0x84>)
 800388e:	601a      	str	r2, [r3, #0]
	  fr = 1000000.0/(float)(period/2);
 8003890:	4b0e      	ldr	r3, [pc, #56]	; (80038cc <HAL_TIM_IC_CaptureCallback+0x80>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	da00      	bge.n	800389a <HAL_TIM_IC_CaptureCallback+0x4e>
 8003898:	3301      	adds	r3, #1
 800389a:	105b      	asrs	r3, r3, #1
 800389c:	0018      	movs	r0, r3
 800389e:	f7fd f875 	bl	800098c <__aeabi_i2f>
 80038a2:	1c03      	adds	r3, r0, #0
 80038a4:	1c19      	adds	r1, r3, #0
 80038a6:	480b      	ldr	r0, [pc, #44]	; (80038d4 <HAL_TIM_IC_CaptureCallback+0x88>)
 80038a8:	f7fc fea8 	bl	80005fc <__aeabi_fdiv>
 80038ac:	1c03      	adds	r3, r0, #0
 80038ae:	1c1a      	adds	r2, r3, #0
 80038b0:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80038b2:	601a      	str	r2, [r3, #0]
	  freq_filtering_1 (0);
 80038b4:	2000      	movs	r0, #0
 80038b6:	f7ff fa29 	bl	8002d0c <freq_filtering_1>
	}
    }
}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	46bd      	mov	sp, r7
 80038be:	b002      	add	sp, #8
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	40000400 	.word	0x40000400
 80038c8:	20000284 	.word	0x20000284
 80038cc:	20000420 	.word	0x20000420
 80038d0:	20000424 	.word	0x20000424
 80038d4:	49742400 	.word	0x49742400
 80038d8:	20000428 	.word	0x20000428

080038dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80038e0:	46c0      	nop			; (mov r8, r8)
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ee:	4b0f      	ldr	r3, [pc, #60]	; (800392c <HAL_MspInit+0x44>)
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	4b0e      	ldr	r3, [pc, #56]	; (800392c <HAL_MspInit+0x44>)
 80038f4:	2101      	movs	r1, #1
 80038f6:	430a      	orrs	r2, r1
 80038f8:	619a      	str	r2, [r3, #24]
 80038fa:	4b0c      	ldr	r3, [pc, #48]	; (800392c <HAL_MspInit+0x44>)
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	2201      	movs	r2, #1
 8003900:	4013      	ands	r3, r2
 8003902:	607b      	str	r3, [r7, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003906:	4b09      	ldr	r3, [pc, #36]	; (800392c <HAL_MspInit+0x44>)
 8003908:	69da      	ldr	r2, [r3, #28]
 800390a:	4b08      	ldr	r3, [pc, #32]	; (800392c <HAL_MspInit+0x44>)
 800390c:	2180      	movs	r1, #128	; 0x80
 800390e:	0549      	lsls	r1, r1, #21
 8003910:	430a      	orrs	r2, r1
 8003912:	61da      	str	r2, [r3, #28]
 8003914:	4b05      	ldr	r3, [pc, #20]	; (800392c <HAL_MspInit+0x44>)
 8003916:	69da      	ldr	r2, [r3, #28]
 8003918:	2380      	movs	r3, #128	; 0x80
 800391a:	055b      	lsls	r3, r3, #21
 800391c:	4013      	ands	r3, r2
 800391e:	603b      	str	r3, [r7, #0]
 8003920:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	46bd      	mov	sp, r7
 8003926:	b002      	add	sp, #8
 8003928:	bd80      	pop	{r7, pc}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	40021000 	.word	0x40021000

08003930 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003930:	b590      	push	{r4, r7, lr}
 8003932:	b08b      	sub	sp, #44	; 0x2c
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003938:	2414      	movs	r4, #20
 800393a:	193b      	adds	r3, r7, r4
 800393c:	0018      	movs	r0, r3
 800393e:	2314      	movs	r3, #20
 8003940:	001a      	movs	r2, r3
 8003942:	2100      	movs	r1, #0
 8003944:	f002 fe3a 	bl	80065bc <memset>
  if(hadc->Instance==ADC1)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a3b      	ldr	r2, [pc, #236]	; (8003a3c <HAL_ADC_MspInit+0x10c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d170      	bne.n	8003a34 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003952:	4b3b      	ldr	r3, [pc, #236]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 8003954:	699a      	ldr	r2, [r3, #24]
 8003956:	4b3a      	ldr	r3, [pc, #232]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 8003958:	2180      	movs	r1, #128	; 0x80
 800395a:	0089      	lsls	r1, r1, #2
 800395c:	430a      	orrs	r2, r1
 800395e:	619a      	str	r2, [r3, #24]
 8003960:	4b37      	ldr	r3, [pc, #220]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 8003962:	699a      	ldr	r2, [r3, #24]
 8003964:	2380      	movs	r3, #128	; 0x80
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
 800396c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800396e:	4b34      	ldr	r3, [pc, #208]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 8003970:	695a      	ldr	r2, [r3, #20]
 8003972:	4b33      	ldr	r3, [pc, #204]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 8003974:	2180      	movs	r1, #128	; 0x80
 8003976:	0289      	lsls	r1, r1, #10
 8003978:	430a      	orrs	r2, r1
 800397a:	615a      	str	r2, [r3, #20]
 800397c:	4b30      	ldr	r3, [pc, #192]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 800397e:	695a      	ldr	r2, [r3, #20]
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	029b      	lsls	r3, r3, #10
 8003984:	4013      	ands	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800398a:	4b2d      	ldr	r3, [pc, #180]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 800398c:	695a      	ldr	r2, [r3, #20]
 800398e:	4b2c      	ldr	r3, [pc, #176]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 8003990:	2180      	movs	r1, #128	; 0x80
 8003992:	0309      	lsls	r1, r1, #12
 8003994:	430a      	orrs	r2, r1
 8003996:	615a      	str	r2, [r3, #20]
 8003998:	4b29      	ldr	r3, [pc, #164]	; (8003a40 <HAL_ADC_MspInit+0x110>)
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	031b      	lsls	r3, r3, #12
 80039a0:	4013      	ands	r3, r2
 80039a2:	60bb      	str	r3, [r7, #8]
 80039a4:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC_IN5
    PA7     ------> ADC_IN7
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80039a6:	193b      	adds	r3, r7, r4
 80039a8:	22b8      	movs	r2, #184	; 0xb8
 80039aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039ac:	193b      	adds	r3, r7, r4
 80039ae:	2203      	movs	r2, #3
 80039b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b2:	193b      	adds	r3, r7, r4
 80039b4:	2200      	movs	r2, #0
 80039b6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b8:	193a      	adds	r2, r7, r4
 80039ba:	2390      	movs	r3, #144	; 0x90
 80039bc:	05db      	lsls	r3, r3, #23
 80039be:	0011      	movs	r1, r2
 80039c0:	0018      	movs	r0, r3
 80039c2:	f001 f943 	bl	8004c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80039c6:	193b      	adds	r3, r7, r4
 80039c8:	2230      	movs	r2, #48	; 0x30
 80039ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039cc:	193b      	adds	r3, r7, r4
 80039ce:	2203      	movs	r2, #3
 80039d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	193b      	adds	r3, r7, r4
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039d8:	193b      	adds	r3, r7, r4
 80039da:	4a1a      	ldr	r2, [pc, #104]	; (8003a44 <HAL_ADC_MspInit+0x114>)
 80039dc:	0019      	movs	r1, r3
 80039de:	0010      	movs	r0, r2
 80039e0:	f001 f934 	bl	8004c4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80039e4:	4b18      	ldr	r3, [pc, #96]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 80039e6:	4a19      	ldr	r2, [pc, #100]	; (8003a4c <HAL_ADC_MspInit+0x11c>)
 80039e8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ea:	4b17      	ldr	r3, [pc, #92]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f0:	4b15      	ldr	r3, [pc, #84]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80039f6:	4b14      	ldr	r3, [pc, #80]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 80039f8:	2280      	movs	r2, #128	; 0x80
 80039fa:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039fc:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 80039fe:	2280      	movs	r2, #128	; 0x80
 8003a00:	0052      	lsls	r2, r2, #1
 8003a02:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003a04:	4b10      	ldr	r3, [pc, #64]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 8003a06:	2280      	movs	r2, #128	; 0x80
 8003a08:	00d2      	lsls	r2, r2, #3
 8003a0a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8003a0c:	4b0e      	ldr	r3, [pc, #56]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 8003a0e:	2220      	movs	r2, #32
 8003a10:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8003a12:	4b0d      	ldr	r3, [pc, #52]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003a18:	4b0b      	ldr	r3, [pc, #44]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	f000 ff72 	bl	8004904 <HAL_DMA_Init>
 8003a20:	1e03      	subs	r3, r0, #0
 8003a22:	d001      	beq.n	8003a28 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8003a24:	f7ff ff5a 	bl	80038dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a07      	ldr	r2, [pc, #28]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 8003a2c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a2e:	4b06      	ldr	r3, [pc, #24]	; (8003a48 <HAL_ADC_MspInit+0x118>)
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a34:	46c0      	nop			; (mov r8, r8)
 8003a36:	46bd      	mov	sp, r7
 8003a38:	b00b      	add	sp, #44	; 0x2c
 8003a3a:	bd90      	pop	{r4, r7, pc}
 8003a3c:	40012400 	.word	0x40012400
 8003a40:	40021000 	.word	0x40021000
 8003a44:	48000800 	.word	0x48000800
 8003a48:	20000240 	.word	0x20000240
 8003a4c:	40020008 	.word	0x40020008

08003a50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a50:	b590      	push	{r4, r7, lr}
 8003a52:	b08b      	sub	sp, #44	; 0x2c
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a58:	2414      	movs	r4, #20
 8003a5a:	193b      	adds	r3, r7, r4
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	2314      	movs	r3, #20
 8003a60:	001a      	movs	r2, r3
 8003a62:	2100      	movs	r1, #0
 8003a64:	f002 fdaa 	bl	80065bc <memset>
  if(htim_base->Instance==TIM3)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a2d      	ldr	r2, [pc, #180]	; (8003b24 <HAL_TIM_Base_MspInit+0xd4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d139      	bne.n	8003ae6 <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a72:	4b2d      	ldr	r3, [pc, #180]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003a74:	69da      	ldr	r2, [r3, #28]
 8003a76:	4b2c      	ldr	r3, [pc, #176]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003a78:	2102      	movs	r1, #2
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	61da      	str	r2, [r3, #28]
 8003a7e:	4b2a      	ldr	r3, [pc, #168]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003a80:	69db      	ldr	r3, [r3, #28]
 8003a82:	2202      	movs	r2, #2
 8003a84:	4013      	ands	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a8a:	4b27      	ldr	r3, [pc, #156]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003a8c:	695a      	ldr	r2, [r3, #20]
 8003a8e:	4b26      	ldr	r3, [pc, #152]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	0289      	lsls	r1, r1, #10
 8003a94:	430a      	orrs	r2, r1
 8003a96:	615a      	str	r2, [r3, #20]
 8003a98:	4b23      	ldr	r3, [pc, #140]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	2380      	movs	r3, #128	; 0x80
 8003a9e:	029b      	lsls	r3, r3, #10
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003aa6:	0021      	movs	r1, r4
 8003aa8:	187b      	adds	r3, r7, r1
 8003aaa:	2240      	movs	r2, #64	; 0x40
 8003aac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aae:	187b      	adds	r3, r7, r1
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab4:	187b      	adds	r3, r7, r1
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aba:	187b      	adds	r3, r7, r1
 8003abc:	2200      	movs	r2, #0
 8003abe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003ac0:	187b      	adds	r3, r7, r1
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac6:	187a      	adds	r2, r7, r1
 8003ac8:	2390      	movs	r3, #144	; 0x90
 8003aca:	05db      	lsls	r3, r3, #23
 8003acc:	0011      	movs	r1, r2
 8003ace:	0018      	movs	r0, r3
 8003ad0:	f001 f8bc 	bl	8004c4c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	2010      	movs	r0, #16
 8003ada:	f000 fee1 	bl	80048a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ade:	2010      	movs	r0, #16
 8003ae0:	f000 fef3 	bl	80048ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003ae4:	e01a      	b.n	8003b1c <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM15)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a10      	ldr	r2, [pc, #64]	; (8003b2c <HAL_TIM_Base_MspInit+0xdc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d115      	bne.n	8003b1c <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003af0:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003af2:	699a      	ldr	r2, [r3, #24]
 8003af4:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003af6:	2180      	movs	r1, #128	; 0x80
 8003af8:	0249      	lsls	r1, r1, #9
 8003afa:	430a      	orrs	r2, r1
 8003afc:	619a      	str	r2, [r3, #24]
 8003afe:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <HAL_TIM_Base_MspInit+0xd8>)
 8003b00:	699a      	ldr	r2, [r3, #24]
 8003b02:	2380      	movs	r3, #128	; 0x80
 8003b04:	025b      	lsls	r3, r3, #9
 8003b06:	4013      	ands	r3, r2
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2100      	movs	r1, #0
 8003b10:	2014      	movs	r0, #20
 8003b12:	f000 fec5 	bl	80048a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8003b16:	2014      	movs	r0, #20
 8003b18:	f000 fed7 	bl	80048ca <HAL_NVIC_EnableIRQ>
}
 8003b1c:	46c0      	nop			; (mov r8, r8)
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b00b      	add	sp, #44	; 0x2c
 8003b22:	bd90      	pop	{r4, r7, pc}
 8003b24:	40000400 	.word	0x40000400
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	40014000 	.word	0x40014000

08003b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003b34:	46c0      	nop			; (mov r8, r8)
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b3e:	e7fe      	b.n	8003b3e <HardFault_Handler+0x4>

08003b40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003b44:	46c0      	nop			; (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b58:	f000 f984 	bl	8003e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b5c:	46c0      	nop			; (mov r8, r8)
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
	...

08003b64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003b68:	4b03      	ldr	r3, [pc, #12]	; (8003b78 <DMA1_Channel1_IRQHandler+0x14>)
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f000 ff84 	bl	8004a78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003b70:	46c0      	nop			; (mov r8, r8)
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	20000240 	.word	0x20000240

08003b7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003b80:	4b03      	ldr	r3, [pc, #12]	; (8003b90 <TIM3_IRQHandler+0x14>)
 8003b82:	0018      	movs	r0, r3
 8003b84:	f001 ff23 	bl	80059ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003b88:	46c0      	nop			; (mov r8, r8)
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	20000284 	.word	0x20000284

08003b94 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003b98:	4b03      	ldr	r3, [pc, #12]	; (8003ba8 <TIM15_IRQHandler+0x14>)
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	f001 ff17 	bl	80059ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8003ba0:	46c0      	nop			; (mov r8, r8)
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	46c0      	nop			; (mov r8, r8)
 8003ba8:	200002c4 	.word	0x200002c4

08003bac <_getpid>:
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <_kill>:
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
 8003bc2:	f002 fcd1 	bl	8006568 <__errno>
 8003bc6:	0003      	movs	r3, r0
 8003bc8:	2216      	movs	r2, #22
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	2301      	movs	r3, #1
 8003bce:	425b      	negs	r3, r3
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <_exit>:
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	2301      	movs	r3, #1
 8003be2:	425a      	negs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	0011      	movs	r1, r2
 8003be8:	0018      	movs	r0, r3
 8003bea:	f7ff ffe5 	bl	8003bb8 <_kill>
 8003bee:	e7fe      	b.n	8003bee <_exit+0x16>

08003bf0 <_read>:
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	e00a      	b.n	8003c18 <_read+0x28>
 8003c02:	e000      	b.n	8003c06 <_read+0x16>
 8003c04:	bf00      	nop
 8003c06:	0001      	movs	r1, r0
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	60ba      	str	r2, [r7, #8]
 8003c0e:	b2ca      	uxtb	r2, r1
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	3301      	adds	r3, #1
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	dbf0      	blt.n	8003c02 <_read+0x12>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	0018      	movs	r0, r3
 8003c24:	46bd      	mov	sp, r7
 8003c26:	b006      	add	sp, #24
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <_write>:
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b086      	sub	sp, #24
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	60f8      	str	r0, [r7, #12]
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	2300      	movs	r3, #0
 8003c38:	617b      	str	r3, [r7, #20]
 8003c3a:	e009      	b.n	8003c50 <_write+0x26>
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	1c5a      	adds	r2, r3, #1
 8003c40:	60ba      	str	r2, [r7, #8]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	0018      	movs	r0, r3
 8003c46:	e000      	b.n	8003c4a <_write+0x20>
 8003c48:	bf00      	nop
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	dbf1      	blt.n	8003c3c <_write+0x12>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	b006      	add	sp, #24
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <_close>:
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b082      	sub	sp, #8
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	425b      	negs	r3, r3
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b002      	add	sp, #8
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <_fstat>:
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b082      	sub	sp, #8
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
 8003c7e:	6039      	str	r1, [r7, #0]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2280      	movs	r2, #128	; 0x80
 8003c84:	0192      	lsls	r2, r2, #6
 8003c86:	605a      	str	r2, [r3, #4]
 8003c88:	2300      	movs	r3, #0
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	b002      	add	sp, #8
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <_isatty>:
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b082      	sub	sp, #8
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b002      	add	sp, #8
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <_lseek>:
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	b004      	add	sp, #16
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <_sbrk>:
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	4a14      	ldr	r2, [pc, #80]	; (8003d18 <_sbrk+0x5c>)
 8003cc6:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <_sbrk+0x60>)
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	613b      	str	r3, [r7, #16]
 8003cd0:	4b13      	ldr	r3, [pc, #76]	; (8003d20 <_sbrk+0x64>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d102      	bne.n	8003cde <_sbrk+0x22>
 8003cd8:	4b11      	ldr	r3, [pc, #68]	; (8003d20 <_sbrk+0x64>)
 8003cda:	4a12      	ldr	r2, [pc, #72]	; (8003d24 <_sbrk+0x68>)
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	4b10      	ldr	r3, [pc, #64]	; (8003d20 <_sbrk+0x64>)
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	18d3      	adds	r3, r2, r3
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d207      	bcs.n	8003cfc <_sbrk+0x40>
 8003cec:	f002 fc3c 	bl	8006568 <__errno>
 8003cf0:	0003      	movs	r3, r0
 8003cf2:	220c      	movs	r2, #12
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	425b      	negs	r3, r3
 8003cfa:	e009      	b.n	8003d10 <_sbrk+0x54>
 8003cfc:	4b08      	ldr	r3, [pc, #32]	; (8003d20 <_sbrk+0x64>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	60fb      	str	r3, [r7, #12]
 8003d02:	4b07      	ldr	r3, [pc, #28]	; (8003d20 <_sbrk+0x64>)
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	18d2      	adds	r2, r2, r3
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <_sbrk+0x64>)
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	0018      	movs	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b006      	add	sp, #24
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	20002000 	.word	0x20002000
 8003d1c:	00000400 	.word	0x00000400
 8003d20:	20000460 	.word	0x20000460
 8003d24:	20000478 	.word	0x20000478

08003d28 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003d2c:	4b1a      	ldr	r3, [pc, #104]	; (8003d98 <SystemInit+0x70>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	4b19      	ldr	r3, [pc, #100]	; (8003d98 <SystemInit+0x70>)
 8003d32:	2101      	movs	r1, #1
 8003d34:	430a      	orrs	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003d38:	4b17      	ldr	r3, [pc, #92]	; (8003d98 <SystemInit+0x70>)
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	4b16      	ldr	r3, [pc, #88]	; (8003d98 <SystemInit+0x70>)
 8003d3e:	4917      	ldr	r1, [pc, #92]	; (8003d9c <SystemInit+0x74>)
 8003d40:	400a      	ands	r2, r1
 8003d42:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003d44:	4b14      	ldr	r3, [pc, #80]	; (8003d98 <SystemInit+0x70>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4b13      	ldr	r3, [pc, #76]	; (8003d98 <SystemInit+0x70>)
 8003d4a:	4915      	ldr	r1, [pc, #84]	; (8003da0 <SystemInit+0x78>)
 8003d4c:	400a      	ands	r2, r1
 8003d4e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003d50:	4b11      	ldr	r3, [pc, #68]	; (8003d98 <SystemInit+0x70>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4b10      	ldr	r3, [pc, #64]	; (8003d98 <SystemInit+0x70>)
 8003d56:	4913      	ldr	r1, [pc, #76]	; (8003da4 <SystemInit+0x7c>)
 8003d58:	400a      	ands	r2, r1
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	; (8003d98 <SystemInit+0x70>)
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	4b0d      	ldr	r3, [pc, #52]	; (8003d98 <SystemInit+0x70>)
 8003d62:	4911      	ldr	r1, [pc, #68]	; (8003da8 <SystemInit+0x80>)
 8003d64:	400a      	ands	r2, r1
 8003d66:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003d68:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <SystemInit+0x70>)
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <SystemInit+0x70>)
 8003d6e:	210f      	movs	r1, #15
 8003d70:	438a      	bics	r2, r1
 8003d72:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8003d74:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <SystemInit+0x70>)
 8003d76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d78:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <SystemInit+0x70>)
 8003d7a:	490c      	ldr	r1, [pc, #48]	; (8003dac <SystemInit+0x84>)
 8003d7c:	400a      	ands	r2, r1
 8003d7e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <SystemInit+0x70>)
 8003d82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d84:	4b04      	ldr	r3, [pc, #16]	; (8003d98 <SystemInit+0x70>)
 8003d86:	2101      	movs	r1, #1
 8003d88:	438a      	bics	r2, r1
 8003d8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003d8c:	4b02      	ldr	r3, [pc, #8]	; (8003d98 <SystemInit+0x70>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	609a      	str	r2, [r3, #8]

}
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	08ffb80c 	.word	0x08ffb80c
 8003da0:	fef6ffff 	.word	0xfef6ffff
 8003da4:	fffbffff 	.word	0xfffbffff
 8003da8:	ffc0ffff 	.word	0xffc0ffff
 8003dac:	fffffeec 	.word	0xfffffeec

08003db0 <Reset_Handler>:
 8003db0:	480d      	ldr	r0, [pc, #52]	; (8003de8 <LoopForever+0x2>)
 8003db2:	4685      	mov	sp, r0
 8003db4:	480d      	ldr	r0, [pc, #52]	; (8003dec <LoopForever+0x6>)
 8003db6:	490e      	ldr	r1, [pc, #56]	; (8003df0 <LoopForever+0xa>)
 8003db8:	4a0e      	ldr	r2, [pc, #56]	; (8003df4 <LoopForever+0xe>)
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e002      	b.n	8003dc4 <LoopCopyDataInit>

08003dbe <CopyDataInit>:
 8003dbe:	58d4      	ldr	r4, [r2, r3]
 8003dc0:	50c4      	str	r4, [r0, r3]
 8003dc2:	3304      	adds	r3, #4

08003dc4 <LoopCopyDataInit>:
 8003dc4:	18c4      	adds	r4, r0, r3
 8003dc6:	428c      	cmp	r4, r1
 8003dc8:	d3f9      	bcc.n	8003dbe <CopyDataInit>
 8003dca:	4a0b      	ldr	r2, [pc, #44]	; (8003df8 <LoopForever+0x12>)
 8003dcc:	4c0b      	ldr	r4, [pc, #44]	; (8003dfc <LoopForever+0x16>)
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e001      	b.n	8003dd6 <LoopFillZerobss>

08003dd2 <FillZerobss>:
 8003dd2:	6013      	str	r3, [r2, #0]
 8003dd4:	3204      	adds	r2, #4

08003dd6 <LoopFillZerobss>:
 8003dd6:	42a2      	cmp	r2, r4
 8003dd8:	d3fb      	bcc.n	8003dd2 <FillZerobss>
 8003dda:	f7ff ffa5 	bl	8003d28 <SystemInit>
 8003dde:	f002 fbc9 	bl	8006574 <__libc_init_array>
 8003de2:	f7ff f801 	bl	8002de8 <main>

08003de6 <LoopForever>:
 8003de6:	e7fe      	b.n	8003de6 <LoopForever>
 8003de8:	20002000 	.word	0x20002000
 8003dec:	20000000 	.word	0x20000000
 8003df0:	200001d8 	.word	0x200001d8
 8003df4:	0800b60c 	.word	0x0800b60c
 8003df8:	200001d8 	.word	0x200001d8
 8003dfc:	20000478 	.word	0x20000478

08003e00 <ADC1_IRQHandler>:
 8003e00:	e7fe      	b.n	8003e00 <ADC1_IRQHandler>
	...

08003e04 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e08:	4b07      	ldr	r3, [pc, #28]	; (8003e28 <HAL_Init+0x24>)
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	4b06      	ldr	r3, [pc, #24]	; (8003e28 <HAL_Init+0x24>)
 8003e0e:	2110      	movs	r1, #16
 8003e10:	430a      	orrs	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003e14:	2000      	movs	r0, #0
 8003e16:	f000 f809 	bl	8003e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e1a:	f7ff fd65 	bl	80038e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	0018      	movs	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	40022000 	.word	0x40022000

08003e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8003e34:	f001 fcde 	bl	80057f4 <HAL_RCC_GetHCLKFreq>
 8003e38:	0002      	movs	r2, r0
 8003e3a:	23fa      	movs	r3, #250	; 0xfa
 8003e3c:	0099      	lsls	r1, r3, #2
 8003e3e:	0010      	movs	r0, r2
 8003e40:	f7fc f97e 	bl	8000140 <__udivsi3>
 8003e44:	0003      	movs	r3, r0
 8003e46:	0018      	movs	r0, r3
 8003e48:	f000 fd4f 	bl	80048ea <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	2301      	movs	r3, #1
 8003e50:	425b      	negs	r3, r3
 8003e52:	2200      	movs	r2, #0
 8003e54:	0018      	movs	r0, r3
 8003e56:	f000 fd23 	bl	80048a0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	0018      	movs	r0, r3
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	b002      	add	sp, #8
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  uwTick++;
 8003e68:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <HAL_IncTick+0x14>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	4b02      	ldr	r3, [pc, #8]	; (8003e78 <HAL_IncTick+0x14>)
 8003e70:	601a      	str	r2, [r3, #0]
}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	20000464 	.word	0x20000464

08003e7c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e80:	4b02      	ldr	r3, [pc, #8]	; (8003e8c <HAL_GetTick+0x10>)
 8003e82:	681b      	ldr	r3, [r3, #0]
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	46c0      	nop			; (mov r8, r8)
 8003e8c:	20000464 	.word	0x20000464

08003e90 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e98:	230f      	movs	r3, #15
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e124      	b.n	80040f8 <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10a      	bne.n	8003ecc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2240      	movs	r2, #64	; 0x40
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	0018      	movs	r0, r3
 8003ec8:	f7ff fd32 	bl	8003930 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed0:	2210      	movs	r2, #16
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	d000      	beq.n	8003ed8 <HAL_ADC_Init+0x48>
 8003ed6:	e102      	b.n	80040de <HAL_ADC_Init+0x24e>
 8003ed8:	230f      	movs	r3, #15
 8003eda:	18fb      	adds	r3, r7, r3
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d000      	beq.n	8003ee4 <HAL_ADC_Init+0x54>
 8003ee2:	e0fc      	b.n	80040de <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2204      	movs	r2, #4
 8003eec:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003eee:	d000      	beq.n	8003ef2 <HAL_ADC_Init+0x62>
 8003ef0:	e0f5      	b.n	80040de <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef6:	4a82      	ldr	r2, [pc, #520]	; (8004100 <HAL_ADC_Init+0x270>)
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2202      	movs	r2, #2
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2203      	movs	r2, #3
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d112      	bne.n	8003f36 <HAL_ADC_Init+0xa6>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2201      	movs	r2, #1
 8003f18:	4013      	ands	r3, r2
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d009      	beq.n	8003f32 <HAL_ADC_Init+0xa2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68da      	ldr	r2, [r3, #12]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	401a      	ands	r2, r3
 8003f2a:	2380      	movs	r3, #128	; 0x80
 8003f2c:	021b      	lsls	r3, r3, #8
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d101      	bne.n	8003f36 <HAL_ADC_Init+0xa6>
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <HAL_ADC_Init+0xa8>
 8003f36:	2300      	movs	r3, #0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d116      	bne.n	8003f6a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	2218      	movs	r2, #24
 8003f44:	4393      	bics	r3, r2
 8003f46:	0019      	movs	r1, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	0899      	lsrs	r1, r3, #2
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685a      	ldr	r2, [r3, #4]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68da      	ldr	r2, [r3, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4963      	ldr	r1, [pc, #396]	; (8004104 <HAL_ADC_Init+0x274>)
 8003f76:	400a      	ands	r2, r1
 8003f78:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	69db      	ldr	r3, [r3, #28]
 8003f84:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003f86:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8003f8e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d002      	beq.n	8003f9e <HAL_ADC_Init+0x10e>
 8003f98:	2380      	movs	r3, #128	; 0x80
 8003f9a:	015b      	lsls	r3, r3, #5
 8003f9c:	e000      	b.n	8003fa0 <HAL_ADC_Init+0x110>
 8003f9e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8003fa0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8003fa6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d101      	bne.n	8003fb4 <HAL_ADC_Init+0x124>
 8003fb0:	2304      	movs	r3, #4
 8003fb2:	e000      	b.n	8003fb6 <HAL_ADC_Init+0x126>
 8003fb4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 8003fb6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbc:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8003fbe:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d115      	bne.n	8003ffa <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d105      	bne.n	8003fe2 <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2280      	movs	r2, #128	; 0x80
 8003fda:	0252      	lsls	r2, r2, #9
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60bb      	str	r3, [r7, #8]
 8003fe0:	e00b      	b.n	8003ffa <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ffe:	23c2      	movs	r3, #194	; 0xc2
 8004000:	33ff      	adds	r3, #255	; 0xff
 8004002:	429a      	cmp	r2, r3
 8004004:	d007      	beq.n	8004016 <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800400e:	4313      	orrs	r3, r2
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	4313      	orrs	r3, r2
 8004014:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68d9      	ldr	r1, [r3, #12]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	430a      	orrs	r2, r1
 8004024:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	055b      	lsls	r3, r3, #21
 800402e:	429a      	cmp	r2, r3
 8004030:	d01b      	beq.n	800406a <HAL_ADC_Init+0x1da>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004036:	2b01      	cmp	r3, #1
 8004038:	d017      	beq.n	800406a <HAL_ADC_Init+0x1da>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800403e:	2b02      	cmp	r3, #2
 8004040:	d013      	beq.n	800406a <HAL_ADC_Init+0x1da>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004046:	2b03      	cmp	r3, #3
 8004048:	d00f      	beq.n	800406a <HAL_ADC_Init+0x1da>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404e:	2b04      	cmp	r3, #4
 8004050:	d00b      	beq.n	800406a <HAL_ADC_Init+0x1da>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004056:	2b05      	cmp	r3, #5
 8004058:	d007      	beq.n	800406a <HAL_ADC_Init+0x1da>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405e:	2b06      	cmp	r3, #6
 8004060:	d003      	beq.n	800406a <HAL_ADC_Init+0x1da>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004066:	2b07      	cmp	r3, #7
 8004068:	d112      	bne.n	8004090 <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695a      	ldr	r2, [r3, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2107      	movs	r1, #7
 8004076:	438a      	bics	r2, r1
 8004078:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	6959      	ldr	r1, [r3, #20]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004084:	2207      	movs	r2, #7
 8004086:	401a      	ands	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	430a      	orrs	r2, r1
 800408e:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	4a1c      	ldr	r2, [pc, #112]	; (8004108 <HAL_ADC_Init+0x278>)
 8004098:	4013      	ands	r3, r2
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	429a      	cmp	r2, r3
 800409e:	d10b      	bne.n	80040b8 <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040aa:	2203      	movs	r2, #3
 80040ac:	4393      	bics	r3, r2
 80040ae:	2201      	movs	r2, #1
 80040b0:	431a      	orrs	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80040b6:	e01c      	b.n	80040f2 <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040bc:	2212      	movs	r2, #18
 80040be:	4393      	bics	r3, r2
 80040c0:	2210      	movs	r2, #16
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040cc:	2201      	movs	r2, #1
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 80040d4:	230f      	movs	r3, #15
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	2201      	movs	r2, #1
 80040da:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80040dc:	e009      	b.n	80040f2 <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	2210      	movs	r2, #16
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 80040ea:	230f      	movs	r3, #15
 80040ec:	18fb      	adds	r3, r7, r3
 80040ee:	2201      	movs	r2, #1
 80040f0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80040f2:	230f      	movs	r3, #15
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	781b      	ldrb	r3, [r3, #0]
}
 80040f8:	0018      	movs	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	b004      	add	sp, #16
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	fffffefd 	.word	0xfffffefd
 8004104:	fffe0219 	.word	0xfffe0219
 8004108:	833fffe7 	.word	0x833fffe7

0800410c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800410c:	b590      	push	{r4, r7, lr}
 800410e:	b087      	sub	sp, #28
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004118:	2317      	movs	r3, #23
 800411a:	18fb      	adds	r3, r7, r3
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2204      	movs	r2, #4
 8004128:	4013      	ands	r3, r2
 800412a:	d15e      	bne.n	80041ea <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2240      	movs	r2, #64	; 0x40
 8004130:	5c9b      	ldrb	r3, [r3, r2]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d101      	bne.n	800413a <HAL_ADC_Start_DMA+0x2e>
 8004136:	2302      	movs	r3, #2
 8004138:	e05e      	b.n	80041f8 <HAL_ADC_Start_DMA+0xec>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2240      	movs	r2, #64	; 0x40
 800413e:	2101      	movs	r1, #1
 8004140:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d007      	beq.n	800415a <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800414a:	2317      	movs	r3, #23
 800414c:	18fc      	adds	r4, r7, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	0018      	movs	r0, r3
 8004152:	f000 f963 	bl	800441c <ADC_Enable>
 8004156:	0003      	movs	r3, r0
 8004158:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800415a:	2317      	movs	r3, #23
 800415c:	18fb      	adds	r3, r7, r3
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d146      	bne.n	80041f2 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004168:	4a25      	ldr	r2, [pc, #148]	; (8004200 <HAL_ADC_Start_DMA+0xf4>)
 800416a:	4013      	ands	r3, r2
 800416c:	2280      	movs	r2, #128	; 0x80
 800416e:	0052      	lsls	r2, r2, #1
 8004170:	431a      	orrs	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2240      	movs	r2, #64	; 0x40
 8004180:	2100      	movs	r1, #0
 8004182:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004188:	4a1e      	ldr	r2, [pc, #120]	; (8004204 <HAL_ADC_Start_DMA+0xf8>)
 800418a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004190:	4a1d      	ldr	r2, [pc, #116]	; (8004208 <HAL_ADC_Start_DMA+0xfc>)
 8004192:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004198:	4a1c      	ldr	r2, [pc, #112]	; (800420c <HAL_ADC_Start_DMA+0x100>)
 800419a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	221c      	movs	r2, #28
 80041a2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2110      	movs	r1, #16
 80041b0:	430a      	orrs	r2, r1
 80041b2:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2101      	movs	r1, #1
 80041c0:	430a      	orrs	r2, r1
 80041c2:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	3340      	adds	r3, #64	; 0x40
 80041ce:	0019      	movs	r1, r3
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f000 fbea 	bl	80049ac <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2104      	movs	r1, #4
 80041e4:	430a      	orrs	r2, r1
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	e003      	b.n	80041f2 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80041ea:	2317      	movs	r3, #23
 80041ec:	18fb      	adds	r3, r7, r3
 80041ee:	2202      	movs	r2, #2
 80041f0:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80041f2:	2317      	movs	r3, #23
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	781b      	ldrb	r3, [r3, #0]
}
 80041f8:	0018      	movs	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	b007      	add	sp, #28
 80041fe:	bd90      	pop	{r4, r7, pc}
 8004200:	fffff0fe 	.word	0xfffff0fe
 8004204:	08004515 	.word	0x08004515
 8004208:	080045c9 	.word	0x080045c9
 800420c:	080045e7 	.word	0x080045e7

08004210 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004218:	46c0      	nop			; (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	b002      	add	sp, #8
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004228:	46c0      	nop			; (mov r8, r8)
 800422a:	46bd      	mov	sp, r7
 800422c:	b002      	add	sp, #8
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800423a:	230f      	movs	r3, #15
 800423c:	18fb      	adds	r3, r7, r3
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800424a:	2380      	movs	r3, #128	; 0x80
 800424c:	055b      	lsls	r3, r3, #21
 800424e:	429a      	cmp	r2, r3
 8004250:	d011      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x46>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004256:	2b01      	cmp	r3, #1
 8004258:	d00d      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x46>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425e:	2b02      	cmp	r3, #2
 8004260:	d009      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x46>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004266:	2b03      	cmp	r3, #3
 8004268:	d005      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x46>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426e:	2b04      	cmp	r3, #4
 8004270:	d001      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x46>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2240      	movs	r2, #64	; 0x40
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_ADC_ConfigChannel+0x54>
 8004280:	2302      	movs	r3, #2
 8004282:	e0bb      	b.n	80043fc <HAL_ADC_ConfigChannel+0x1cc>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2240      	movs	r2, #64	; 0x40
 8004288:	2101      	movs	r1, #1
 800428a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2204      	movs	r2, #4
 8004294:	4013      	ands	r3, r2
 8004296:	d000      	beq.n	800429a <HAL_ADC_ConfigChannel+0x6a>
 8004298:	e09f      	b.n	80043da <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	4a59      	ldr	r2, [pc, #356]	; (8004404 <HAL_ADC_ConfigChannel+0x1d4>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d100      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x76>
 80042a4:	e077      	b.n	8004396 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2201      	movs	r2, #1
 80042b2:	409a      	lsls	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042c0:	2380      	movs	r3, #128	; 0x80
 80042c2:	055b      	lsls	r3, r3, #21
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d037      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d033      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d02f      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042dc:	2b03      	cmp	r3, #3
 80042de:	d02b      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d027      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ec:	2b05      	cmp	r3, #5
 80042ee:	d023      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f4:	2b06      	cmp	r3, #6
 80042f6:	d01f      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fc:	2b07      	cmp	r3, #7
 80042fe:	d01b      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	2107      	movs	r1, #7
 800430c:	400b      	ands	r3, r1
 800430e:	429a      	cmp	r2, r3
 8004310:	d012      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	695a      	ldr	r2, [r3, #20]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2107      	movs	r1, #7
 800431e:	438a      	bics	r2, r1
 8004320:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6959      	ldr	r1, [r3, #20]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2207      	movs	r2, #7
 800432e:	401a      	ands	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b10      	cmp	r3, #16
 800433e:	d003      	beq.n	8004348 <HAL_ADC_ConfigChannel+0x118>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b11      	cmp	r3, #17
 8004346:	d152      	bne.n	80043ee <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004348:	4b2f      	ldr	r3, [pc, #188]	; (8004408 <HAL_ADC_ConfigChannel+0x1d8>)
 800434a:	6819      	ldr	r1, [r3, #0]
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2b10      	cmp	r3, #16
 8004352:	d102      	bne.n	800435a <HAL_ADC_ConfigChannel+0x12a>
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	041b      	lsls	r3, r3, #16
 8004358:	e001      	b.n	800435e <HAL_ADC_ConfigChannel+0x12e>
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	03db      	lsls	r3, r3, #15
 800435e:	4a2a      	ldr	r2, [pc, #168]	; (8004408 <HAL_ADC_ConfigChannel+0x1d8>)
 8004360:	430b      	orrs	r3, r1
 8004362:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2b10      	cmp	r3, #16
 800436a:	d140      	bne.n	80043ee <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800436c:	4b27      	ldr	r3, [pc, #156]	; (800440c <HAL_ADC_ConfigChannel+0x1dc>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4927      	ldr	r1, [pc, #156]	; (8004410 <HAL_ADC_ConfigChannel+0x1e0>)
 8004372:	0018      	movs	r0, r3
 8004374:	f7fb fee4 	bl	8000140 <__udivsi3>
 8004378:	0003      	movs	r3, r0
 800437a:	001a      	movs	r2, r3
 800437c:	0013      	movs	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	189b      	adds	r3, r3, r2
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004386:	e002      	b.n	800438e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	3b01      	subs	r3, #1
 800438c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1f9      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x158>
 8004394:	e02b      	b.n	80043ee <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2101      	movs	r1, #1
 80043a2:	4099      	lsls	r1, r3
 80043a4:	000b      	movs	r3, r1
 80043a6:	43d9      	mvns	r1, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	400a      	ands	r2, r1
 80043ae:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d003      	beq.n	80043c0 <HAL_ADC_ConfigChannel+0x190>
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b11      	cmp	r3, #17
 80043be:	d116      	bne.n	80043ee <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80043c0:	4b11      	ldr	r3, [pc, #68]	; (8004408 <HAL_ADC_ConfigChannel+0x1d8>)
 80043c2:	6819      	ldr	r1, [r3, #0]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b10      	cmp	r3, #16
 80043ca:	d101      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x1a0>
 80043cc:	4a11      	ldr	r2, [pc, #68]	; (8004414 <HAL_ADC_ConfigChannel+0x1e4>)
 80043ce:	e000      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x1a2>
 80043d0:	4a11      	ldr	r2, [pc, #68]	; (8004418 <HAL_ADC_ConfigChannel+0x1e8>)
 80043d2:	4b0d      	ldr	r3, [pc, #52]	; (8004408 <HAL_ADC_ConfigChannel+0x1d8>)
 80043d4:	400a      	ands	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	e009      	b.n	80043ee <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043de:	2220      	movs	r2, #32
 80043e0:	431a      	orrs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80043e6:	230f      	movs	r3, #15
 80043e8:	18fb      	adds	r3, r7, r3
 80043ea:	2201      	movs	r2, #1
 80043ec:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2240      	movs	r2, #64	; 0x40
 80043f2:	2100      	movs	r1, #0
 80043f4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80043f6:	230f      	movs	r3, #15
 80043f8:	18fb      	adds	r3, r7, r3
 80043fa:	781b      	ldrb	r3, [r3, #0]
}
 80043fc:	0018      	movs	r0, r3
 80043fe:	46bd      	mov	sp, r7
 8004400:	b004      	add	sp, #16
 8004402:	bd80      	pop	{r7, pc}
 8004404:	00001001 	.word	0x00001001
 8004408:	40012708 	.word	0x40012708
 800440c:	20000000 	.word	0x20000000
 8004410:	000f4240 	.word	0x000f4240
 8004414:	ff7fffff 	.word	0xff7fffff
 8004418:	ffbfffff 	.word	0xffbfffff

0800441c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004424:	2300      	movs	r3, #0
 8004426:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004428:	2300      	movs	r3, #0
 800442a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	2203      	movs	r2, #3
 8004434:	4013      	ands	r3, r2
 8004436:	2b01      	cmp	r3, #1
 8004438:	d112      	bne.n	8004460 <ADC_Enable+0x44>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2201      	movs	r2, #1
 8004442:	4013      	ands	r3, r2
 8004444:	2b01      	cmp	r3, #1
 8004446:	d009      	beq.n	800445c <ADC_Enable+0x40>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	2380      	movs	r3, #128	; 0x80
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	401a      	ands	r2, r3
 8004454:	2380      	movs	r3, #128	; 0x80
 8004456:	021b      	lsls	r3, r3, #8
 8004458:	429a      	cmp	r2, r3
 800445a:	d101      	bne.n	8004460 <ADC_Enable+0x44>
 800445c:	2301      	movs	r3, #1
 800445e:	e000      	b.n	8004462 <ADC_Enable+0x46>
 8004460:	2300      	movs	r3, #0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d14b      	bne.n	80044fe <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	4a26      	ldr	r2, [pc, #152]	; (8004508 <ADC_Enable+0xec>)
 800446e:	4013      	ands	r3, r2
 8004470:	d00d      	beq.n	800448e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004476:	2210      	movs	r2, #16
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004482:	2201      	movs	r2, #1
 8004484:	431a      	orrs	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e038      	b.n	8004500 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2101      	movs	r1, #1
 800449a:	430a      	orrs	r2, r1
 800449c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800449e:	4b1b      	ldr	r3, [pc, #108]	; (800450c <ADC_Enable+0xf0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	491b      	ldr	r1, [pc, #108]	; (8004510 <ADC_Enable+0xf4>)
 80044a4:	0018      	movs	r0, r3
 80044a6:	f7fb fe4b 	bl	8000140 <__udivsi3>
 80044aa:	0003      	movs	r3, r0
 80044ac:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80044ae:	e002      	b.n	80044b6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1f9      	bne.n	80044b0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80044bc:	f7ff fcde 	bl	8003e7c <HAL_GetTick>
 80044c0:	0003      	movs	r3, r0
 80044c2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044c4:	e014      	b.n	80044f0 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044c6:	f7ff fcd9 	bl	8003e7c <HAL_GetTick>
 80044ca:	0002      	movs	r2, r0
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d90d      	bls.n	80044f0 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d8:	2210      	movs	r2, #16
 80044da:	431a      	orrs	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e4:	2201      	movs	r2, #1
 80044e6:	431a      	orrs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e007      	b.n	8004500 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2201      	movs	r2, #1
 80044f8:	4013      	ands	r3, r2
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d1e3      	bne.n	80044c6 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	0018      	movs	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	b004      	add	sp, #16
 8004506:	bd80      	pop	{r7, pc}
 8004508:	80000017 	.word	0x80000017
 800450c:	20000000 	.word	0x20000000
 8004510:	000f4240 	.word	0x000f4240

08004514 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004526:	2250      	movs	r2, #80	; 0x50
 8004528:	4013      	ands	r3, r2
 800452a:	d140      	bne.n	80045ae <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004530:	2280      	movs	r2, #128	; 0x80
 8004532:	0092      	lsls	r2, r2, #2
 8004534:	431a      	orrs	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68da      	ldr	r2, [r3, #12]
 8004540:	23c0      	movs	r3, #192	; 0xc0
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	4013      	ands	r3, r2
 8004546:	d12d      	bne.n	80045a4 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800454c:	2b00      	cmp	r3, #0
 800454e:	d129      	bne.n	80045a4 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2208      	movs	r2, #8
 8004558:	4013      	ands	r3, r2
 800455a:	2b08      	cmp	r3, #8
 800455c:	d122      	bne.n	80045a4 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	2204      	movs	r2, #4
 8004566:	4013      	ands	r3, r2
 8004568:	d110      	bne.n	800458c <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	210c      	movs	r1, #12
 8004576:	438a      	bics	r2, r1
 8004578:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457e:	4a11      	ldr	r2, [pc, #68]	; (80045c4 <ADC_DMAConvCplt+0xb0>)
 8004580:	4013      	ands	r3, r2
 8004582:	2201      	movs	r2, #1
 8004584:	431a      	orrs	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	645a      	str	r2, [r3, #68]	; 0x44
 800458a:	e00b      	b.n	80045a4 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004590:	2220      	movs	r2, #32
 8004592:	431a      	orrs	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800459c:	2201      	movs	r2, #1
 800459e:	431a      	orrs	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	649a      	str	r2, [r3, #72]	; 0x48
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	0018      	movs	r0, r3
 80045a8:	f7fe feea 	bl	8003380 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80045ac:	e005      	b.n	80045ba <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	0010      	movs	r0, r2
 80045b8:	4798      	blx	r3
}
 80045ba:	46c0      	nop			; (mov r8, r8)
 80045bc:	46bd      	mov	sp, r7
 80045be:	b004      	add	sp, #16
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	fffffefe 	.word	0xfffffefe

080045c8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	0018      	movs	r0, r3
 80045da:	f7ff fe19 	bl	8004210 <HAL_ADC_ConvHalfCpltCallback>
}
 80045de:	46c0      	nop			; (mov r8, r8)
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b004      	add	sp, #16
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b084      	sub	sp, #16
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f8:	2240      	movs	r2, #64	; 0x40
 80045fa:	431a      	orrs	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004604:	2204      	movs	r2, #4
 8004606:	431a      	orrs	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	0018      	movs	r0, r3
 8004610:	f7ff fe06 	bl	8004220 <HAL_ADC_ErrorCallback>
}
 8004614:	46c0      	nop			; (mov r8, r8)
 8004616:	46bd      	mov	sp, r7
 8004618:	b004      	add	sp, #16
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004624:	2317      	movs	r3, #23
 8004626:	18fb      	adds	r3, r7, r3
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2240      	movs	r2, #64	; 0x40
 8004638:	5c9b      	ldrb	r3, [r3, r2]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d101      	bne.n	8004642 <HAL_ADCEx_Calibration_Start+0x26>
 800463e:	2302      	movs	r3, #2
 8004640:	e080      	b.n	8004744 <HAL_ADCEx_Calibration_Start+0x128>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2240      	movs	r2, #64	; 0x40
 8004646:	2101      	movs	r1, #1
 8004648:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	2203      	movs	r2, #3
 8004652:	4013      	ands	r3, r2
 8004654:	2b01      	cmp	r3, #1
 8004656:	d112      	bne.n	800467e <HAL_ADCEx_Calibration_Start+0x62>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2201      	movs	r2, #1
 8004660:	4013      	ands	r3, r2
 8004662:	2b01      	cmp	r3, #1
 8004664:	d009      	beq.n	800467a <HAL_ADCEx_Calibration_Start+0x5e>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	2380      	movs	r3, #128	; 0x80
 800466e:	021b      	lsls	r3, r3, #8
 8004670:	401a      	ands	r2, r3
 8004672:	2380      	movs	r3, #128	; 0x80
 8004674:	021b      	lsls	r3, r3, #8
 8004676:	429a      	cmp	r2, r3
 8004678:	d101      	bne.n	800467e <HAL_ADCEx_Calibration_Start+0x62>
 800467a:	2301      	movs	r3, #1
 800467c:	e000      	b.n	8004680 <HAL_ADCEx_Calibration_Start+0x64>
 800467e:	2300      	movs	r3, #0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d14e      	bne.n	8004722 <HAL_ADCEx_Calibration_Start+0x106>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004688:	4a30      	ldr	r2, [pc, #192]	; (800474c <HAL_ADCEx_Calibration_Start+0x130>)
 800468a:	4013      	ands	r3, r2
 800468c:	2202      	movs	r2, #2
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	645a      	str	r2, [r3, #68]	; 0x44
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	2203      	movs	r2, #3
 800469c:	4013      	ands	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2103      	movs	r1, #3
 80046ac:	438a      	bics	r2, r1
 80046ae:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2180      	movs	r1, #128	; 0x80
 80046bc:	0609      	lsls	r1, r1, #24
 80046be:	430a      	orrs	r2, r1
 80046c0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80046c2:	f7ff fbdb 	bl	8003e7c <HAL_GetTick>
 80046c6:	0003      	movs	r3, r0
 80046c8:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80046ca:	e014      	b.n	80046f6 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80046cc:	f7ff fbd6 	bl	8003e7c <HAL_GetTick>
 80046d0:	0002      	movs	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d90d      	bls.n	80046f6 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046de:	2212      	movs	r2, #18
 80046e0:	4393      	bics	r3, r2
 80046e2:	2210      	movs	r2, #16
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2240      	movs	r2, #64	; 0x40
 80046ee:	2100      	movs	r1, #0
 80046f0:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e026      	b.n	8004744 <HAL_ADCEx_Calibration_Start+0x128>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	dbe5      	blt.n	80046cc <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68d9      	ldr	r1, [r3, #12]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	430a      	orrs	r2, r1
 800470e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004714:	2203      	movs	r2, #3
 8004716:	4393      	bics	r3, r2
 8004718:	2201      	movs	r2, #1
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	645a      	str	r2, [r3, #68]	; 0x44
 8004720:	e009      	b.n	8004736 <HAL_ADCEx_Calibration_Start+0x11a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004726:	2220      	movs	r2, #32
 8004728:	431a      	orrs	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 800472e:	2317      	movs	r3, #23
 8004730:	18fb      	adds	r3, r7, r3
 8004732:	2201      	movs	r2, #1
 8004734:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2240      	movs	r2, #64	; 0x40
 800473a:	2100      	movs	r1, #0
 800473c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800473e:	2317      	movs	r3, #23
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	781b      	ldrb	r3, [r3, #0]
}
 8004744:	0018      	movs	r0, r3
 8004746:	46bd      	mov	sp, r7
 8004748:	b006      	add	sp, #24
 800474a:	bd80      	pop	{r7, pc}
 800474c:	fffffefd 	.word	0xfffffefd

08004750 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	0002      	movs	r2, r0
 8004758:	1dfb      	adds	r3, r7, #7
 800475a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800475c:	1dfb      	adds	r3, r7, #7
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	001a      	movs	r2, r3
 8004762:	231f      	movs	r3, #31
 8004764:	401a      	ands	r2, r3
 8004766:	4b04      	ldr	r3, [pc, #16]	; (8004778 <NVIC_EnableIRQ+0x28>)
 8004768:	2101      	movs	r1, #1
 800476a:	4091      	lsls	r1, r2
 800476c:	000a      	movs	r2, r1
 800476e:	601a      	str	r2, [r3, #0]
}
 8004770:	46c0      	nop			; (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b002      	add	sp, #8
 8004776:	bd80      	pop	{r7, pc}
 8004778:	e000e100 	.word	0xe000e100

0800477c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800477c:	b590      	push	{r4, r7, lr}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	0002      	movs	r2, r0
 8004784:	6039      	str	r1, [r7, #0]
 8004786:	1dfb      	adds	r3, r7, #7
 8004788:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800478a:	1dfb      	adds	r3, r7, #7
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	2b7f      	cmp	r3, #127	; 0x7f
 8004790:	d932      	bls.n	80047f8 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004792:	4a2f      	ldr	r2, [pc, #188]	; (8004850 <NVIC_SetPriority+0xd4>)
 8004794:	1dfb      	adds	r3, r7, #7
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	0019      	movs	r1, r3
 800479a:	230f      	movs	r3, #15
 800479c:	400b      	ands	r3, r1
 800479e:	3b08      	subs	r3, #8
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	3306      	adds	r3, #6
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	18d3      	adds	r3, r2, r3
 80047a8:	3304      	adds	r3, #4
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	1dfa      	adds	r2, r7, #7
 80047ae:	7812      	ldrb	r2, [r2, #0]
 80047b0:	0011      	movs	r1, r2
 80047b2:	2203      	movs	r2, #3
 80047b4:	400a      	ands	r2, r1
 80047b6:	00d2      	lsls	r2, r2, #3
 80047b8:	21ff      	movs	r1, #255	; 0xff
 80047ba:	4091      	lsls	r1, r2
 80047bc:	000a      	movs	r2, r1
 80047be:	43d2      	mvns	r2, r2
 80047c0:	401a      	ands	r2, r3
 80047c2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	019b      	lsls	r3, r3, #6
 80047c8:	22ff      	movs	r2, #255	; 0xff
 80047ca:	401a      	ands	r2, r3
 80047cc:	1dfb      	adds	r3, r7, #7
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	0018      	movs	r0, r3
 80047d2:	2303      	movs	r3, #3
 80047d4:	4003      	ands	r3, r0
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047da:	481d      	ldr	r0, [pc, #116]	; (8004850 <NVIC_SetPriority+0xd4>)
 80047dc:	1dfb      	adds	r3, r7, #7
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	001c      	movs	r4, r3
 80047e2:	230f      	movs	r3, #15
 80047e4:	4023      	ands	r3, r4
 80047e6:	3b08      	subs	r3, #8
 80047e8:	089b      	lsrs	r3, r3, #2
 80047ea:	430a      	orrs	r2, r1
 80047ec:	3306      	adds	r3, #6
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	18c3      	adds	r3, r0, r3
 80047f2:	3304      	adds	r3, #4
 80047f4:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80047f6:	e027      	b.n	8004848 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047f8:	4a16      	ldr	r2, [pc, #88]	; (8004854 <NVIC_SetPriority+0xd8>)
 80047fa:	1dfb      	adds	r3, r7, #7
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	b25b      	sxtb	r3, r3
 8004800:	089b      	lsrs	r3, r3, #2
 8004802:	33c0      	adds	r3, #192	; 0xc0
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	589b      	ldr	r3, [r3, r2]
 8004808:	1dfa      	adds	r2, r7, #7
 800480a:	7812      	ldrb	r2, [r2, #0]
 800480c:	0011      	movs	r1, r2
 800480e:	2203      	movs	r2, #3
 8004810:	400a      	ands	r2, r1
 8004812:	00d2      	lsls	r2, r2, #3
 8004814:	21ff      	movs	r1, #255	; 0xff
 8004816:	4091      	lsls	r1, r2
 8004818:	000a      	movs	r2, r1
 800481a:	43d2      	mvns	r2, r2
 800481c:	401a      	ands	r2, r3
 800481e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	019b      	lsls	r3, r3, #6
 8004824:	22ff      	movs	r2, #255	; 0xff
 8004826:	401a      	ands	r2, r3
 8004828:	1dfb      	adds	r3, r7, #7
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	0018      	movs	r0, r3
 800482e:	2303      	movs	r3, #3
 8004830:	4003      	ands	r3, r0
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004836:	4807      	ldr	r0, [pc, #28]	; (8004854 <NVIC_SetPriority+0xd8>)
 8004838:	1dfb      	adds	r3, r7, #7
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	b25b      	sxtb	r3, r3
 800483e:	089b      	lsrs	r3, r3, #2
 8004840:	430a      	orrs	r2, r1
 8004842:	33c0      	adds	r3, #192	; 0xc0
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	501a      	str	r2, [r3, r0]
}
 8004848:	46c0      	nop			; (mov r8, r8)
 800484a:	46bd      	mov	sp, r7
 800484c:	b003      	add	sp, #12
 800484e:	bd90      	pop	{r4, r7, pc}
 8004850:	e000ed00 	.word	0xe000ed00
 8004854:	e000e100 	.word	0xe000e100

08004858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	1e5a      	subs	r2, r3, #1
 8004864:	2380      	movs	r3, #128	; 0x80
 8004866:	045b      	lsls	r3, r3, #17
 8004868:	429a      	cmp	r2, r3
 800486a:	d301      	bcc.n	8004870 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800486c:	2301      	movs	r3, #1
 800486e:	e010      	b.n	8004892 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004870:	4b0a      	ldr	r3, [pc, #40]	; (800489c <SysTick_Config+0x44>)
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	3a01      	subs	r2, #1
 8004876:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004878:	2301      	movs	r3, #1
 800487a:	425b      	negs	r3, r3
 800487c:	2103      	movs	r1, #3
 800487e:	0018      	movs	r0, r3
 8004880:	f7ff ff7c 	bl	800477c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004884:	4b05      	ldr	r3, [pc, #20]	; (800489c <SysTick_Config+0x44>)
 8004886:	2200      	movs	r2, #0
 8004888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800488a:	4b04      	ldr	r3, [pc, #16]	; (800489c <SysTick_Config+0x44>)
 800488c:	2207      	movs	r2, #7
 800488e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004890:	2300      	movs	r3, #0
}
 8004892:	0018      	movs	r0, r3
 8004894:	46bd      	mov	sp, r7
 8004896:	b002      	add	sp, #8
 8004898:	bd80      	pop	{r7, pc}
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	e000e010 	.word	0xe000e010

080048a0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	607a      	str	r2, [r7, #4]
 80048aa:	210f      	movs	r1, #15
 80048ac:	187b      	adds	r3, r7, r1
 80048ae:	1c02      	adds	r2, r0, #0
 80048b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	187b      	adds	r3, r7, r1
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	b25b      	sxtb	r3, r3
 80048ba:	0011      	movs	r1, r2
 80048bc:	0018      	movs	r0, r3
 80048be:	f7ff ff5d 	bl	800477c <NVIC_SetPriority>
}
 80048c2:	46c0      	nop			; (mov r8, r8)
 80048c4:	46bd      	mov	sp, r7
 80048c6:	b004      	add	sp, #16
 80048c8:	bd80      	pop	{r7, pc}

080048ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b082      	sub	sp, #8
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	0002      	movs	r2, r0
 80048d2:	1dfb      	adds	r3, r7, #7
 80048d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048d6:	1dfb      	adds	r3, r7, #7
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	b25b      	sxtb	r3, r3
 80048dc:	0018      	movs	r0, r3
 80048de:	f7ff ff37 	bl	8004750 <NVIC_EnableIRQ>
}
 80048e2:	46c0      	nop			; (mov r8, r8)
 80048e4:	46bd      	mov	sp, r7
 80048e6:	b002      	add	sp, #8
 80048e8:	bd80      	pop	{r7, pc}

080048ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b082      	sub	sp, #8
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	0018      	movs	r0, r3
 80048f6:	f7ff ffaf 	bl	8004858 <SysTick_Config>
 80048fa:	0003      	movs	r3, r0
}
 80048fc:	0018      	movs	r0, r3
 80048fe:	46bd      	mov	sp, r7
 8004900:	b002      	add	sp, #8
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e042      	b.n	80049a0 <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2221      	movs	r2, #33	; 0x21
 800491e:	2102      	movs	r1, #2
 8004920:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4a1e      	ldr	r2, [pc, #120]	; (80049a8 <HAL_DMA_Init+0xa4>)
 800492e:	4013      	ands	r3, r2
 8004930:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800493a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004946:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004952:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	0018      	movs	r0, r3
 800496c:	f000 f952 	bl	8004c14 <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2221      	movs	r2, #33	; 0x21
 8004992:	2101      	movs	r1, #1
 8004994:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2220      	movs	r2, #32
 800499a:	2100      	movs	r1, #0
 800499c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}  
 80049a0:	0018      	movs	r0, r3
 80049a2:	46bd      	mov	sp, r7
 80049a4:	b004      	add	sp, #16
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	ffffc00f 	.word	0xffffc00f

080049ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b086      	sub	sp, #24
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80049ba:	2317      	movs	r3, #23
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	2200      	movs	r2, #0
 80049c0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2220      	movs	r2, #32
 80049c6:	5c9b      	ldrb	r3, [r3, r2]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_DMA_Start_IT+0x24>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e04f      	b.n	8004a70 <HAL_DMA_Start_IT+0xc4>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2220      	movs	r2, #32
 80049d4:	2101      	movs	r1, #1
 80049d6:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2221      	movs	r2, #33	; 0x21
 80049dc:	5c9b      	ldrb	r3, [r3, r2]
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d13a      	bne.n	8004a5a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2221      	movs	r2, #33	; 0x21
 80049e8:	2102      	movs	r1, #2
 80049ea:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2101      	movs	r1, #1
 80049fe:	438a      	bics	r2, r1
 8004a00:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	68b9      	ldr	r1, [r7, #8]
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 f8d7 	bl	8004bbc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d008      	beq.n	8004a28 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	210e      	movs	r1, #14
 8004a22:	430a      	orrs	r2, r1
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	e00f      	b.n	8004a48 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	210a      	movs	r1, #10
 8004a34:	430a      	orrs	r2, r1
 8004a36:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2104      	movs	r1, #4
 8004a44:	438a      	bics	r2, r1
 8004a46:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2101      	movs	r1, #1
 8004a54:	430a      	orrs	r2, r1
 8004a56:	601a      	str	r2, [r3, #0]
 8004a58:	e007      	b.n	8004a6a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	2100      	movs	r1, #0
 8004a60:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004a62:	2317      	movs	r3, #23
 8004a64:	18fb      	adds	r3, r7, r3
 8004a66:	2202      	movs	r2, #2
 8004a68:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8004a6a:	2317      	movs	r3, #23
 8004a6c:	18fb      	adds	r3, r7, r3
 8004a6e:	781b      	ldrb	r3, [r3, #0]
} 
 8004a70:	0018      	movs	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b006      	add	sp, #24
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	2204      	movs	r2, #4
 8004a96:	409a      	lsls	r2, r3
 8004a98:	0013      	movs	r3, r2
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d024      	beq.n	8004aea <HAL_DMA_IRQHandler+0x72>
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	2204      	movs	r2, #4
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d020      	beq.n	8004aea <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	d107      	bne.n	8004ac4 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2104      	movs	r1, #4
 8004ac0:	438a      	bics	r2, r1
 8004ac2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004acc:	2104      	movs	r1, #4
 8004ace:	4091      	lsls	r1, r2
 8004ad0:	000a      	movs	r2, r1
 8004ad2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d100      	bne.n	8004ade <HAL_DMA_IRQHandler+0x66>
 8004adc:	e06a      	b.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	0010      	movs	r0, r2
 8004ae6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004ae8:	e064      	b.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	2202      	movs	r2, #2
 8004af0:	409a      	lsls	r2, r3
 8004af2:	0013      	movs	r3, r2
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4013      	ands	r3, r2
 8004af8:	d02b      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xda>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	2202      	movs	r2, #2
 8004afe:	4013      	ands	r3, r2
 8004b00:	d027      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d10b      	bne.n	8004b26 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	210a      	movs	r1, #10
 8004b1a:	438a      	bics	r2, r1
 8004b1c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2221      	movs	r2, #33	; 0x21
 8004b22:	2101      	movs	r1, #1
 8004b24:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2e:	2102      	movs	r1, #2
 8004b30:	4091      	lsls	r1, r2
 8004b32:	000a      	movs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d036      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	0010      	movs	r0, r2
 8004b4e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004b50:	e030      	b.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b56:	2208      	movs	r2, #8
 8004b58:	409a      	lsls	r2, r3
 8004b5a:	0013      	movs	r3, r2
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d028      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	2208      	movs	r2, #8
 8004b66:	4013      	ands	r3, r2
 8004b68:	d024      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	210e      	movs	r1, #14
 8004b76:	438a      	bics	r2, r1
 8004b78:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b82:	2101      	movs	r1, #1
 8004b84:	4091      	lsls	r1, r2
 8004b86:	000a      	movs	r2, r1
 8004b88:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2221      	movs	r2, #33	; 0x21
 8004b94:	2101      	movs	r1, #1
 8004b96:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	2100      	movs	r1, #0
 8004b9e:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d005      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	0010      	movs	r0, r2
 8004bb0:	4798      	blx	r3
    }
   }
}  
 8004bb2:	e7ff      	b.n	8004bb4 <HAL_DMA_IRQHandler+0x13c>
 8004bb4:	46c0      	nop			; (mov r8, r8)
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	b004      	add	sp, #16
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
 8004bc8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	4091      	lsls	r1, r2
 8004bd6:	000a      	movs	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	2b10      	cmp	r3, #16
 8004be8:	d108      	bne.n	8004bfc <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004bfa:	e007      	b.n	8004c0c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	60da      	str	r2, [r3, #12]
}
 8004c0c:	46c0      	nop			; (mov r8, r8)
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b004      	add	sp, #16
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a08      	ldr	r2, [pc, #32]	; (8004c44 <DMA_CalcBaseAndBitshift+0x30>)
 8004c22:	4694      	mov	ip, r2
 8004c24:	4463      	add	r3, ip
 8004c26:	2114      	movs	r1, #20
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f7fb fa89 	bl	8000140 <__udivsi3>
 8004c2e:	0003      	movs	r3, r0
 8004c30:	009a      	lsls	r2, r3, #2
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a03      	ldr	r2, [pc, #12]	; (8004c48 <DMA_CalcBaseAndBitshift+0x34>)
 8004c3a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004c3c:	46c0      	nop			; (mov r8, r8)
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	b002      	add	sp, #8
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	bffdfff8 	.word	0xbffdfff8
 8004c48:	40020000 	.word	0x40020000

08004c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004c62:	e14f      	b.n	8004f04 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2101      	movs	r1, #1
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	4091      	lsls	r1, r2
 8004c6e:	000a      	movs	r2, r1
 8004c70:	4013      	ands	r3, r2
 8004c72:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d100      	bne.n	8004c7c <HAL_GPIO_Init+0x30>
 8004c7a:	e140      	b.n	8004efe <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d003      	beq.n	8004c8c <HAL_GPIO_Init+0x40>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b12      	cmp	r3, #18
 8004c8a:	d123      	bne.n	8004cd4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	08da      	lsrs	r2, r3, #3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	3208      	adds	r2, #8
 8004c94:	0092      	lsls	r2, r2, #2
 8004c96:	58d3      	ldr	r3, [r2, r3]
 8004c98:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2207      	movs	r2, #7
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	220f      	movs	r2, #15
 8004ca4:	409a      	lsls	r2, r3
 8004ca6:	0013      	movs	r3, r2
 8004ca8:	43da      	mvns	r2, r3
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	691a      	ldr	r2, [r3, #16]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2107      	movs	r1, #7
 8004cb8:	400b      	ands	r3, r1
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	409a      	lsls	r2, r3
 8004cbe:	0013      	movs	r3, r2
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	08da      	lsrs	r2, r3, #3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	3208      	adds	r2, #8
 8004cce:	0092      	lsls	r2, r2, #2
 8004cd0:	6939      	ldr	r1, [r7, #16]
 8004cd2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	2203      	movs	r2, #3
 8004ce0:	409a      	lsls	r2, r3
 8004ce2:	0013      	movs	r3, r2
 8004ce4:	43da      	mvns	r2, r3
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	4013      	ands	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	401a      	ands	r2, r3
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	409a      	lsls	r2, r3
 8004cfa:	0013      	movs	r3, r2
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d00b      	beq.n	8004d28 <HAL_GPIO_Init+0xdc>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d007      	beq.n	8004d28 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d1c:	2b11      	cmp	r3, #17
 8004d1e:	d003      	beq.n	8004d28 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	2b12      	cmp	r3, #18
 8004d26:	d130      	bne.n	8004d8a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	2203      	movs	r2, #3
 8004d34:	409a      	lsls	r2, r3
 8004d36:	0013      	movs	r3, r2
 8004d38:	43da      	mvns	r2, r3
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	68da      	ldr	r2, [r3, #12]
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	005b      	lsls	r3, r3, #1
 8004d48:	409a      	lsls	r2, r3
 8004d4a:	0013      	movs	r3, r2
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8004d5e:	2201      	movs	r2, #1
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	409a      	lsls	r2, r3
 8004d64:	0013      	movs	r3, r2
 8004d66:	43da      	mvns	r2, r3
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	091b      	lsrs	r3, r3, #4
 8004d74:	2201      	movs	r2, #1
 8004d76:	401a      	ands	r2, r3
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	409a      	lsls	r2, r3
 8004d7c:	0013      	movs	r3, r2
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	2203      	movs	r2, #3
 8004d96:	409a      	lsls	r2, r3
 8004d98:	0013      	movs	r3, r2
 8004d9a:	43da      	mvns	r2, r3
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	689a      	ldr	r2, [r3, #8]
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	409a      	lsls	r2, r3
 8004dac:	0013      	movs	r3, r2
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	2380      	movs	r3, #128	; 0x80
 8004dc0:	055b      	lsls	r3, r3, #21
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d100      	bne.n	8004dc8 <HAL_GPIO_Init+0x17c>
 8004dc6:	e09a      	b.n	8004efe <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dc8:	4b54      	ldr	r3, [pc, #336]	; (8004f1c <HAL_GPIO_Init+0x2d0>)
 8004dca:	699a      	ldr	r2, [r3, #24]
 8004dcc:	4b53      	ldr	r3, [pc, #332]	; (8004f1c <HAL_GPIO_Init+0x2d0>)
 8004dce:	2101      	movs	r1, #1
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	619a      	str	r2, [r3, #24]
 8004dd4:	4b51      	ldr	r3, [pc, #324]	; (8004f1c <HAL_GPIO_Init+0x2d0>)
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	4013      	ands	r3, r2
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8004de0:	4a4f      	ldr	r2, [pc, #316]	; (8004f20 <HAL_GPIO_Init+0x2d4>)
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	089b      	lsrs	r3, r3, #2
 8004de6:	3302      	adds	r3, #2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	589b      	ldr	r3, [r3, r2]
 8004dec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	2203      	movs	r2, #3
 8004df2:	4013      	ands	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	220f      	movs	r2, #15
 8004df8:	409a      	lsls	r2, r3
 8004dfa:	0013      	movs	r3, r2
 8004dfc:	43da      	mvns	r2, r3
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	4013      	ands	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	2390      	movs	r3, #144	; 0x90
 8004e08:	05db      	lsls	r3, r3, #23
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d013      	beq.n	8004e36 <HAL_GPIO_Init+0x1ea>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a44      	ldr	r2, [pc, #272]	; (8004f24 <HAL_GPIO_Init+0x2d8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00d      	beq.n	8004e32 <HAL_GPIO_Init+0x1e6>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a43      	ldr	r2, [pc, #268]	; (8004f28 <HAL_GPIO_Init+0x2dc>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d007      	beq.n	8004e2e <HAL_GPIO_Init+0x1e2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a42      	ldr	r2, [pc, #264]	; (8004f2c <HAL_GPIO_Init+0x2e0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d101      	bne.n	8004e2a <HAL_GPIO_Init+0x1de>
 8004e26:	2303      	movs	r3, #3
 8004e28:	e006      	b.n	8004e38 <HAL_GPIO_Init+0x1ec>
 8004e2a:	2305      	movs	r3, #5
 8004e2c:	e004      	b.n	8004e38 <HAL_GPIO_Init+0x1ec>
 8004e2e:	2302      	movs	r3, #2
 8004e30:	e002      	b.n	8004e38 <HAL_GPIO_Init+0x1ec>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <HAL_GPIO_Init+0x1ec>
 8004e36:	2300      	movs	r3, #0
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	2103      	movs	r1, #3
 8004e3c:	400a      	ands	r2, r1
 8004e3e:	0092      	lsls	r2, r2, #2
 8004e40:	4093      	lsls	r3, r2
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004e48:	4935      	ldr	r1, [pc, #212]	; (8004f20 <HAL_GPIO_Init+0x2d4>)
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	089b      	lsrs	r3, r3, #2
 8004e4e:	3302      	adds	r3, #2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e56:	4b36      	ldr	r3, [pc, #216]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	43da      	mvns	r2, r3
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	4013      	ands	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	2380      	movs	r3, #128	; 0x80
 8004e6c:	025b      	lsls	r3, r3, #9
 8004e6e:	4013      	ands	r3, r2
 8004e70:	d003      	beq.n	8004e7a <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004e7a:	4b2d      	ldr	r3, [pc, #180]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004e80:	4b2b      	ldr	r3, [pc, #172]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	43da      	mvns	r2, r3
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	2380      	movs	r3, #128	; 0x80
 8004e96:	029b      	lsls	r3, r3, #10
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d003      	beq.n	8004ea4 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004ea4:	4b22      	ldr	r3, [pc, #136]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004eaa:	4b21      	ldr	r3, [pc, #132]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	43da      	mvns	r2, r3
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	035b      	lsls	r3, r3, #13
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d003      	beq.n	8004ece <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ece:	4b18      	ldr	r3, [pc, #96]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004ed4:	4b16      	ldr	r3, [pc, #88]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	43da      	mvns	r2, r3
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	2380      	movs	r3, #128	; 0x80
 8004eea:	039b      	lsls	r3, r3, #14
 8004eec:	4013      	ands	r3, r2
 8004eee:	d003      	beq.n	8004ef8 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004ef8:	4b0d      	ldr	r3, [pc, #52]	; (8004f30 <HAL_GPIO_Init+0x2e4>)
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	3301      	adds	r3, #1
 8004f02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	40da      	lsrs	r2, r3
 8004f0c:	1e13      	subs	r3, r2, #0
 8004f0e:	d000      	beq.n	8004f12 <HAL_GPIO_Init+0x2c6>
 8004f10:	e6a8      	b.n	8004c64 <HAL_GPIO_Init+0x18>
  } 
}
 8004f12:	46c0      	nop			; (mov r8, r8)
 8004f14:	46c0      	nop			; (mov r8, r8)
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b006      	add	sp, #24
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	40010000 	.word	0x40010000
 8004f24:	48000400 	.word	0x48000400
 8004f28:	48000800 	.word	0x48000800
 8004f2c:	48000c00 	.word	0x48000c00
 8004f30:	40010400 	.word	0x40010400

08004f34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	0008      	movs	r0, r1
 8004f3e:	0011      	movs	r1, r2
 8004f40:	1cbb      	adds	r3, r7, #2
 8004f42:	1c02      	adds	r2, r0, #0
 8004f44:	801a      	strh	r2, [r3, #0]
 8004f46:	1c7b      	adds	r3, r7, #1
 8004f48:	1c0a      	adds	r2, r1, #0
 8004f4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f4c:	1c7b      	adds	r3, r7, #1
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d004      	beq.n	8004f5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f54:	1cbb      	adds	r3, r7, #2
 8004f56:	881a      	ldrh	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f5c:	e003      	b.n	8004f66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f5e:	1cbb      	adds	r3, r7, #2
 8004f60:	881a      	ldrh	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b002      	add	sp, #8
 8004f6c:	bd80      	pop	{r7, pc}
	...

08004f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2201      	movs	r2, #1
 8004f82:	4013      	ands	r3, r2
 8004f84:	d100      	bne.n	8004f88 <HAL_RCC_OscConfig+0x18>
 8004f86:	e08d      	b.n	80050a4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004f88:	4bc3      	ldr	r3, [pc, #780]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	220c      	movs	r2, #12
 8004f8e:	4013      	ands	r3, r2
 8004f90:	2b04      	cmp	r3, #4
 8004f92:	d00e      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f94:	4bc0      	ldr	r3, [pc, #768]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	220c      	movs	r2, #12
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d116      	bne.n	8004fce <HAL_RCC_OscConfig+0x5e>
 8004fa0:	4bbd      	ldr	r3, [pc, #756]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	2380      	movs	r3, #128	; 0x80
 8004fa6:	025b      	lsls	r3, r3, #9
 8004fa8:	401a      	ands	r2, r3
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	025b      	lsls	r3, r3, #9
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d10d      	bne.n	8004fce <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb2:	4bb9      	ldr	r3, [pc, #740]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	2380      	movs	r3, #128	; 0x80
 8004fb8:	029b      	lsls	r3, r3, #10
 8004fba:	4013      	ands	r3, r2
 8004fbc:	d100      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x50>
 8004fbe:	e070      	b.n	80050a2 <HAL_RCC_OscConfig+0x132>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d000      	beq.n	8004fca <HAL_RCC_OscConfig+0x5a>
 8004fc8:	e06b      	b.n	80050a2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e2b6      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d107      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x76>
 8004fd6:	4bb0      	ldr	r3, [pc, #704]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	4baf      	ldr	r3, [pc, #700]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004fdc:	2180      	movs	r1, #128	; 0x80
 8004fde:	0249      	lsls	r1, r1, #9
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	e02f      	b.n	8005046 <HAL_RCC_OscConfig+0xd6>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10c      	bne.n	8005008 <HAL_RCC_OscConfig+0x98>
 8004fee:	4baa      	ldr	r3, [pc, #680]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4ba9      	ldr	r3, [pc, #676]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004ff4:	49a9      	ldr	r1, [pc, #676]	; (800529c <HAL_RCC_OscConfig+0x32c>)
 8004ff6:	400a      	ands	r2, r1
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	4ba7      	ldr	r3, [pc, #668]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	4ba6      	ldr	r3, [pc, #664]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005000:	49a7      	ldr	r1, [pc, #668]	; (80052a0 <HAL_RCC_OscConfig+0x330>)
 8005002:	400a      	ands	r2, r1
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e01e      	b.n	8005046 <HAL_RCC_OscConfig+0xd6>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2b05      	cmp	r3, #5
 800500e:	d10e      	bne.n	800502e <HAL_RCC_OscConfig+0xbe>
 8005010:	4ba1      	ldr	r3, [pc, #644]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4ba0      	ldr	r3, [pc, #640]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005016:	2180      	movs	r1, #128	; 0x80
 8005018:	02c9      	lsls	r1, r1, #11
 800501a:	430a      	orrs	r2, r1
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	4b9e      	ldr	r3, [pc, #632]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	4b9d      	ldr	r3, [pc, #628]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005024:	2180      	movs	r1, #128	; 0x80
 8005026:	0249      	lsls	r1, r1, #9
 8005028:	430a      	orrs	r2, r1
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	e00b      	b.n	8005046 <HAL_RCC_OscConfig+0xd6>
 800502e:	4b9a      	ldr	r3, [pc, #616]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	4b99      	ldr	r3, [pc, #612]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005034:	4999      	ldr	r1, [pc, #612]	; (800529c <HAL_RCC_OscConfig+0x32c>)
 8005036:	400a      	ands	r2, r1
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	4b97      	ldr	r3, [pc, #604]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	4b96      	ldr	r3, [pc, #600]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005040:	4997      	ldr	r1, [pc, #604]	; (80052a0 <HAL_RCC_OscConfig+0x330>)
 8005042:	400a      	ands	r2, r1
 8005044:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d014      	beq.n	8005078 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504e:	f7fe ff15 	bl	8003e7c <HAL_GetTick>
 8005052:	0003      	movs	r3, r0
 8005054:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005058:	f7fe ff10 	bl	8003e7c <HAL_GetTick>
 800505c:	0002      	movs	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b64      	cmp	r3, #100	; 0x64
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e268      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800506a:	4b8b      	ldr	r3, [pc, #556]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	2380      	movs	r3, #128	; 0x80
 8005070:	029b      	lsls	r3, r3, #10
 8005072:	4013      	ands	r3, r2
 8005074:	d0f0      	beq.n	8005058 <HAL_RCC_OscConfig+0xe8>
 8005076:	e015      	b.n	80050a4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005078:	f7fe ff00 	bl	8003e7c <HAL_GetTick>
 800507c:	0003      	movs	r3, r0
 800507e:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005082:	f7fe fefb 	bl	8003e7c <HAL_GetTick>
 8005086:	0002      	movs	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b64      	cmp	r3, #100	; 0x64
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e253      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005094:	4b80      	ldr	r3, [pc, #512]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	2380      	movs	r3, #128	; 0x80
 800509a:	029b      	lsls	r3, r3, #10
 800509c:	4013      	ands	r3, r2
 800509e:	d1f0      	bne.n	8005082 <HAL_RCC_OscConfig+0x112>
 80050a0:	e000      	b.n	80050a4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2202      	movs	r2, #2
 80050aa:	4013      	ands	r3, r2
 80050ac:	d100      	bne.n	80050b0 <HAL_RCC_OscConfig+0x140>
 80050ae:	e069      	b.n	8005184 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80050b0:	4b79      	ldr	r3, [pc, #484]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	220c      	movs	r2, #12
 80050b6:	4013      	ands	r3, r2
 80050b8:	d00b      	beq.n	80050d2 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80050ba:	4b77      	ldr	r3, [pc, #476]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	220c      	movs	r2, #12
 80050c0:	4013      	ands	r3, r2
 80050c2:	2b08      	cmp	r3, #8
 80050c4:	d11c      	bne.n	8005100 <HAL_RCC_OscConfig+0x190>
 80050c6:	4b74      	ldr	r3, [pc, #464]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	2380      	movs	r3, #128	; 0x80
 80050cc:	025b      	lsls	r3, r3, #9
 80050ce:	4013      	ands	r3, r2
 80050d0:	d116      	bne.n	8005100 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050d2:	4b71      	ldr	r3, [pc, #452]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2202      	movs	r2, #2
 80050d8:	4013      	ands	r3, r2
 80050da:	d005      	beq.n	80050e8 <HAL_RCC_OscConfig+0x178>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d001      	beq.n	80050e8 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e229      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e8:	4b6b      	ldr	r3, [pc, #428]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	22f8      	movs	r2, #248	; 0xf8
 80050ee:	4393      	bics	r3, r2
 80050f0:	0019      	movs	r1, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	00da      	lsls	r2, r3, #3
 80050f8:	4b67      	ldr	r3, [pc, #412]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80050fa:	430a      	orrs	r2, r1
 80050fc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050fe:	e041      	b.n	8005184 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d024      	beq.n	8005152 <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005108:	4b63      	ldr	r3, [pc, #396]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	4b62      	ldr	r3, [pc, #392]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800510e:	2101      	movs	r1, #1
 8005110:	430a      	orrs	r2, r1
 8005112:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005114:	f7fe feb2 	bl	8003e7c <HAL_GetTick>
 8005118:	0003      	movs	r3, r0
 800511a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800511c:	e008      	b.n	8005130 <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800511e:	f7fe fead 	bl	8003e7c <HAL_GetTick>
 8005122:	0002      	movs	r2, r0
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d901      	bls.n	8005130 <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e205      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005130:	4b59      	ldr	r3, [pc, #356]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2202      	movs	r2, #2
 8005136:	4013      	ands	r3, r2
 8005138:	d0f1      	beq.n	800511e <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800513a:	4b57      	ldr	r3, [pc, #348]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	22f8      	movs	r2, #248	; 0xf8
 8005140:	4393      	bics	r3, r2
 8005142:	0019      	movs	r1, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	00da      	lsls	r2, r3, #3
 800514a:	4b53      	ldr	r3, [pc, #332]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800514c:	430a      	orrs	r2, r1
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	e018      	b.n	8005184 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005152:	4b51      	ldr	r3, [pc, #324]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	4b50      	ldr	r3, [pc, #320]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005158:	2101      	movs	r1, #1
 800515a:	438a      	bics	r2, r1
 800515c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515e:	f7fe fe8d 	bl	8003e7c <HAL_GetTick>
 8005162:	0003      	movs	r3, r0
 8005164:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005166:	e008      	b.n	800517a <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005168:	f7fe fe88 	bl	8003e7c <HAL_GetTick>
 800516c:	0002      	movs	r2, r0
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b02      	cmp	r3, #2
 8005174:	d901      	bls.n	800517a <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e1e0      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800517a:	4b47      	ldr	r3, [pc, #284]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2202      	movs	r2, #2
 8005180:	4013      	ands	r3, r2
 8005182:	d1f1      	bne.n	8005168 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2208      	movs	r2, #8
 800518a:	4013      	ands	r3, r2
 800518c:	d036      	beq.n	80051fc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d019      	beq.n	80051ca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005196:	4b40      	ldr	r3, [pc, #256]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005198:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800519a:	4b3f      	ldr	r3, [pc, #252]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800519c:	2101      	movs	r1, #1
 800519e:	430a      	orrs	r2, r1
 80051a0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a2:	f7fe fe6b 	bl	8003e7c <HAL_GetTick>
 80051a6:	0003      	movs	r3, r0
 80051a8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051aa:	e008      	b.n	80051be <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051ac:	f7fe fe66 	bl	8003e7c <HAL_GetTick>
 80051b0:	0002      	movs	r2, r0
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d901      	bls.n	80051be <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e1be      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051be:	4b36      	ldr	r3, [pc, #216]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	2202      	movs	r2, #2
 80051c4:	4013      	ands	r3, r2
 80051c6:	d0f1      	beq.n	80051ac <HAL_RCC_OscConfig+0x23c>
 80051c8:	e018      	b.n	80051fc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051ca:	4b33      	ldr	r3, [pc, #204]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80051cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ce:	4b32      	ldr	r3, [pc, #200]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80051d0:	2101      	movs	r1, #1
 80051d2:	438a      	bics	r2, r1
 80051d4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051d6:	f7fe fe51 	bl	8003e7c <HAL_GetTick>
 80051da:	0003      	movs	r3, r0
 80051dc:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051e0:	f7fe fe4c 	bl	8003e7c <HAL_GetTick>
 80051e4:	0002      	movs	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e1a4      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051f2:	4b29      	ldr	r3, [pc, #164]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	2202      	movs	r2, #2
 80051f8:	4013      	ands	r3, r2
 80051fa:	d1f1      	bne.n	80051e0 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2204      	movs	r2, #4
 8005202:	4013      	ands	r3, r2
 8005204:	d100      	bne.n	8005208 <HAL_RCC_OscConfig+0x298>
 8005206:	e0b5      	b.n	8005374 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005208:	2017      	movs	r0, #23
 800520a:	183b      	adds	r3, r7, r0
 800520c:	2200      	movs	r2, #0
 800520e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005210:	4b21      	ldr	r3, [pc, #132]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005212:	69da      	ldr	r2, [r3, #28]
 8005214:	2380      	movs	r3, #128	; 0x80
 8005216:	055b      	lsls	r3, r3, #21
 8005218:	4013      	ands	r3, r2
 800521a:	d110      	bne.n	800523e <HAL_RCC_OscConfig+0x2ce>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800521c:	4b1e      	ldr	r3, [pc, #120]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800521e:	69da      	ldr	r2, [r3, #28]
 8005220:	4b1d      	ldr	r3, [pc, #116]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 8005222:	2180      	movs	r1, #128	; 0x80
 8005224:	0549      	lsls	r1, r1, #21
 8005226:	430a      	orrs	r2, r1
 8005228:	61da      	str	r2, [r3, #28]
 800522a:	4b1b      	ldr	r3, [pc, #108]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800522c:	69da      	ldr	r2, [r3, #28]
 800522e:	2380      	movs	r3, #128	; 0x80
 8005230:	055b      	lsls	r3, r3, #21
 8005232:	4013      	ands	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005238:	183b      	adds	r3, r7, r0
 800523a:	2201      	movs	r2, #1
 800523c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800523e:	4b19      	ldr	r3, [pc, #100]	; (80052a4 <HAL_RCC_OscConfig+0x334>)
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	2380      	movs	r3, #128	; 0x80
 8005244:	005b      	lsls	r3, r3, #1
 8005246:	4013      	ands	r3, r2
 8005248:	d11a      	bne.n	8005280 <HAL_RCC_OscConfig+0x310>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800524a:	4b16      	ldr	r3, [pc, #88]	; (80052a4 <HAL_RCC_OscConfig+0x334>)
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	4b15      	ldr	r3, [pc, #84]	; (80052a4 <HAL_RCC_OscConfig+0x334>)
 8005250:	2180      	movs	r1, #128	; 0x80
 8005252:	0049      	lsls	r1, r1, #1
 8005254:	430a      	orrs	r2, r1
 8005256:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005258:	f7fe fe10 	bl	8003e7c <HAL_GetTick>
 800525c:	0003      	movs	r3, r0
 800525e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005260:	e008      	b.n	8005274 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005262:	f7fe fe0b 	bl	8003e7c <HAL_GetTick>
 8005266:	0002      	movs	r2, r0
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	1ad3      	subs	r3, r2, r3
 800526c:	2b64      	cmp	r3, #100	; 0x64
 800526e:	d901      	bls.n	8005274 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e163      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005274:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <HAL_RCC_OscConfig+0x334>)
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	2380      	movs	r3, #128	; 0x80
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	4013      	ands	r3, r2
 800527e:	d0f0      	beq.n	8005262 <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d10f      	bne.n	80052a8 <HAL_RCC_OscConfig+0x338>
 8005288:	4b03      	ldr	r3, [pc, #12]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800528a:	6a1a      	ldr	r2, [r3, #32]
 800528c:	4b02      	ldr	r3, [pc, #8]	; (8005298 <HAL_RCC_OscConfig+0x328>)
 800528e:	2101      	movs	r1, #1
 8005290:	430a      	orrs	r2, r1
 8005292:	621a      	str	r2, [r3, #32]
 8005294:	e036      	b.n	8005304 <HAL_RCC_OscConfig+0x394>
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	40021000 	.word	0x40021000
 800529c:	fffeffff 	.word	0xfffeffff
 80052a0:	fffbffff 	.word	0xfffbffff
 80052a4:	40007000 	.word	0x40007000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10c      	bne.n	80052ca <HAL_RCC_OscConfig+0x35a>
 80052b0:	4ba4      	ldr	r3, [pc, #656]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052b2:	6a1a      	ldr	r2, [r3, #32]
 80052b4:	4ba3      	ldr	r3, [pc, #652]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052b6:	2101      	movs	r1, #1
 80052b8:	438a      	bics	r2, r1
 80052ba:	621a      	str	r2, [r3, #32]
 80052bc:	4ba1      	ldr	r3, [pc, #644]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052be:	6a1a      	ldr	r2, [r3, #32]
 80052c0:	4ba0      	ldr	r3, [pc, #640]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052c2:	2104      	movs	r1, #4
 80052c4:	438a      	bics	r2, r1
 80052c6:	621a      	str	r2, [r3, #32]
 80052c8:	e01c      	b.n	8005304 <HAL_RCC_OscConfig+0x394>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	2b05      	cmp	r3, #5
 80052d0:	d10c      	bne.n	80052ec <HAL_RCC_OscConfig+0x37c>
 80052d2:	4b9c      	ldr	r3, [pc, #624]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052d4:	6a1a      	ldr	r2, [r3, #32]
 80052d6:	4b9b      	ldr	r3, [pc, #620]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052d8:	2104      	movs	r1, #4
 80052da:	430a      	orrs	r2, r1
 80052dc:	621a      	str	r2, [r3, #32]
 80052de:	4b99      	ldr	r3, [pc, #612]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052e0:	6a1a      	ldr	r2, [r3, #32]
 80052e2:	4b98      	ldr	r3, [pc, #608]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052e4:	2101      	movs	r1, #1
 80052e6:	430a      	orrs	r2, r1
 80052e8:	621a      	str	r2, [r3, #32]
 80052ea:	e00b      	b.n	8005304 <HAL_RCC_OscConfig+0x394>
 80052ec:	4b95      	ldr	r3, [pc, #596]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052ee:	6a1a      	ldr	r2, [r3, #32]
 80052f0:	4b94      	ldr	r3, [pc, #592]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052f2:	2101      	movs	r1, #1
 80052f4:	438a      	bics	r2, r1
 80052f6:	621a      	str	r2, [r3, #32]
 80052f8:	4b92      	ldr	r3, [pc, #584]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052fa:	6a1a      	ldr	r2, [r3, #32]
 80052fc:	4b91      	ldr	r3, [pc, #580]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80052fe:	2104      	movs	r1, #4
 8005300:	438a      	bics	r2, r1
 8005302:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d014      	beq.n	8005336 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800530c:	f7fe fdb6 	bl	8003e7c <HAL_GetTick>
 8005310:	0003      	movs	r3, r0
 8005312:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005314:	e009      	b.n	800532a <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005316:	f7fe fdb1 	bl	8003e7c <HAL_GetTick>
 800531a:	0002      	movs	r2, r0
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	4a89      	ldr	r2, [pc, #548]	; (8005548 <HAL_RCC_OscConfig+0x5d8>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e108      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532a:	4b86      	ldr	r3, [pc, #536]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	2202      	movs	r2, #2
 8005330:	4013      	ands	r3, r2
 8005332:	d0f0      	beq.n	8005316 <HAL_RCC_OscConfig+0x3a6>
 8005334:	e013      	b.n	800535e <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005336:	f7fe fda1 	bl	8003e7c <HAL_GetTick>
 800533a:	0003      	movs	r3, r0
 800533c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800533e:	e009      	b.n	8005354 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005340:	f7fe fd9c 	bl	8003e7c <HAL_GetTick>
 8005344:	0002      	movs	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	4a7f      	ldr	r2, [pc, #508]	; (8005548 <HAL_RCC_OscConfig+0x5d8>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d901      	bls.n	8005354 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e0f3      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005354:	4b7b      	ldr	r3, [pc, #492]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	2202      	movs	r2, #2
 800535a:	4013      	ands	r3, r2
 800535c:	d1f0      	bne.n	8005340 <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800535e:	2317      	movs	r3, #23
 8005360:	18fb      	adds	r3, r7, r3
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d105      	bne.n	8005374 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005368:	4b76      	ldr	r3, [pc, #472]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800536a:	69da      	ldr	r2, [r3, #28]
 800536c:	4b75      	ldr	r3, [pc, #468]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800536e:	4977      	ldr	r1, [pc, #476]	; (800554c <HAL_RCC_OscConfig+0x5dc>)
 8005370:	400a      	ands	r2, r1
 8005372:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2210      	movs	r2, #16
 800537a:	4013      	ands	r3, r2
 800537c:	d063      	beq.n	8005446 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d12a      	bne.n	80053dc <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005386:	4b6f      	ldr	r3, [pc, #444]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005388:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800538a:	4b6e      	ldr	r3, [pc, #440]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800538c:	2104      	movs	r1, #4
 800538e:	430a      	orrs	r2, r1
 8005390:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005392:	4b6c      	ldr	r3, [pc, #432]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005394:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005396:	4b6b      	ldr	r3, [pc, #428]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005398:	2101      	movs	r1, #1
 800539a:	430a      	orrs	r2, r1
 800539c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800539e:	f7fe fd6d 	bl	8003e7c <HAL_GetTick>
 80053a2:	0003      	movs	r3, r0
 80053a4:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80053a8:	f7fe fd68 	bl	8003e7c <HAL_GetTick>
 80053ac:	0002      	movs	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e0c0      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80053ba:	4b62      	ldr	r3, [pc, #392]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80053bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053be:	2202      	movs	r2, #2
 80053c0:	4013      	ands	r3, r2
 80053c2:	d0f1      	beq.n	80053a8 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053c4:	4b5f      	ldr	r3, [pc, #380]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80053c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c8:	22f8      	movs	r2, #248	; 0xf8
 80053ca:	4393      	bics	r3, r2
 80053cc:	0019      	movs	r1, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	00da      	lsls	r2, r3, #3
 80053d4:	4b5b      	ldr	r3, [pc, #364]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80053d6:	430a      	orrs	r2, r1
 80053d8:	635a      	str	r2, [r3, #52]	; 0x34
 80053da:	e034      	b.n	8005446 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	3305      	adds	r3, #5
 80053e2:	d111      	bne.n	8005408 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80053e4:	4b57      	ldr	r3, [pc, #348]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80053e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053e8:	4b56      	ldr	r3, [pc, #344]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80053ea:	2104      	movs	r1, #4
 80053ec:	438a      	bics	r2, r1
 80053ee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053f0:	4b54      	ldr	r3, [pc, #336]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80053f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f4:	22f8      	movs	r2, #248	; 0xf8
 80053f6:	4393      	bics	r3, r2
 80053f8:	0019      	movs	r1, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	00da      	lsls	r2, r3, #3
 8005400:	4b50      	ldr	r3, [pc, #320]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005402:	430a      	orrs	r2, r1
 8005404:	635a      	str	r2, [r3, #52]	; 0x34
 8005406:	e01e      	b.n	8005446 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005408:	4b4e      	ldr	r3, [pc, #312]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800540a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800540c:	4b4d      	ldr	r3, [pc, #308]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800540e:	2104      	movs	r1, #4
 8005410:	430a      	orrs	r2, r1
 8005412:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005414:	4b4b      	ldr	r3, [pc, #300]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005416:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005418:	4b4a      	ldr	r3, [pc, #296]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800541a:	2101      	movs	r1, #1
 800541c:	438a      	bics	r2, r1
 800541e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005420:	f7fe fd2c 	bl	8003e7c <HAL_GetTick>
 8005424:	0003      	movs	r3, r0
 8005426:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005428:	e008      	b.n	800543c <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800542a:	f7fe fd27 	bl	8003e7c <HAL_GetTick>
 800542e:	0002      	movs	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b02      	cmp	r3, #2
 8005436:	d901      	bls.n	800543c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e07f      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800543c:	4b41      	ldr	r3, [pc, #260]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800543e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005440:	2202      	movs	r2, #2
 8005442:	4013      	ands	r3, r2
 8005444:	d1f1      	bne.n	800542a <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d100      	bne.n	8005450 <HAL_RCC_OscConfig+0x4e0>
 800544e:	e074      	b.n	800553a <HAL_RCC_OscConfig+0x5ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005450:	4b3c      	ldr	r3, [pc, #240]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	220c      	movs	r2, #12
 8005456:	4013      	ands	r3, r2
 8005458:	2b08      	cmp	r3, #8
 800545a:	d100      	bne.n	800545e <HAL_RCC_OscConfig+0x4ee>
 800545c:	e06b      	b.n	8005536 <HAL_RCC_OscConfig+0x5c6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	2b02      	cmp	r3, #2
 8005464:	d14c      	bne.n	8005500 <HAL_RCC_OscConfig+0x590>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005466:	4b37      	ldr	r3, [pc, #220]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	4b36      	ldr	r3, [pc, #216]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800546c:	4938      	ldr	r1, [pc, #224]	; (8005550 <HAL_RCC_OscConfig+0x5e0>)
 800546e:	400a      	ands	r2, r1
 8005470:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005472:	f7fe fd03 	bl	8003e7c <HAL_GetTick>
 8005476:	0003      	movs	r3, r0
 8005478:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800547c:	f7fe fcfe 	bl	8003e7c <HAL_GetTick>
 8005480:	0002      	movs	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e056      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800548e:	4b2d      	ldr	r3, [pc, #180]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	2380      	movs	r3, #128	; 0x80
 8005494:	049b      	lsls	r3, r3, #18
 8005496:	4013      	ands	r3, r2
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800549a:	4b2a      	ldr	r3, [pc, #168]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800549c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549e:	220f      	movs	r2, #15
 80054a0:	4393      	bics	r3, r2
 80054a2:	0019      	movs	r1, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a8:	4b26      	ldr	r3, [pc, #152]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80054aa:	430a      	orrs	r2, r1
 80054ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80054ae:	4b25      	ldr	r3, [pc, #148]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	4a28      	ldr	r2, [pc, #160]	; (8005554 <HAL_RCC_OscConfig+0x5e4>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	0019      	movs	r1, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	431a      	orrs	r2, r3
 80054c2:	4b20      	ldr	r3, [pc, #128]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80054c4:	430a      	orrs	r2, r1
 80054c6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054c8:	4b1e      	ldr	r3, [pc, #120]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4b1d      	ldr	r3, [pc, #116]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80054ce:	2180      	movs	r1, #128	; 0x80
 80054d0:	0449      	lsls	r1, r1, #17
 80054d2:	430a      	orrs	r2, r1
 80054d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d6:	f7fe fcd1 	bl	8003e7c <HAL_GetTick>
 80054da:	0003      	movs	r3, r0
 80054dc:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x582>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054e0:	f7fe fccc 	bl	8003e7c <HAL_GetTick>
 80054e4:	0002      	movs	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e024      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054f2:	4b14      	ldr	r3, [pc, #80]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	2380      	movs	r3, #128	; 0x80
 80054f8:	049b      	lsls	r3, r3, #18
 80054fa:	4013      	ands	r3, r2
 80054fc:	d0f0      	beq.n	80054e0 <HAL_RCC_OscConfig+0x570>
 80054fe:	e01c      	b.n	800553a <HAL_RCC_OscConfig+0x5ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005500:	4b10      	ldr	r3, [pc, #64]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	4b0f      	ldr	r3, [pc, #60]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 8005506:	4912      	ldr	r1, [pc, #72]	; (8005550 <HAL_RCC_OscConfig+0x5e0>)
 8005508:	400a      	ands	r2, r1
 800550a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550c:	f7fe fcb6 	bl	8003e7c <HAL_GetTick>
 8005510:	0003      	movs	r3, r0
 8005512:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005516:	f7fe fcb1 	bl	8003e7c <HAL_GetTick>
 800551a:	0002      	movs	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e009      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005528:	4b06      	ldr	r3, [pc, #24]	; (8005544 <HAL_RCC_OscConfig+0x5d4>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	2380      	movs	r3, #128	; 0x80
 800552e:	049b      	lsls	r3, r3, #18
 8005530:	4013      	ands	r3, r2
 8005532:	d1f0      	bne.n	8005516 <HAL_RCC_OscConfig+0x5a6>
 8005534:	e001      	b.n	800553a <HAL_RCC_OscConfig+0x5ca>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <HAL_RCC_OscConfig+0x5cc>
    }
  }
  
  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	0018      	movs	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	b006      	add	sp, #24
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40021000 	.word	0x40021000
 8005548:	00001388 	.word	0x00001388
 800554c:	efffffff 	.word	0xefffffff
 8005550:	feffffff 	.word	0xfeffffff
 8005554:	ffc2ffff 	.word	0xffc2ffff

08005558 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8005566:	4b6a      	ldr	r3, [pc, #424]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2201      	movs	r2, #1
 800556c:	4013      	ands	r3, r2
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d911      	bls.n	8005598 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005574:	4b66      	ldr	r3, [pc, #408]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2201      	movs	r2, #1
 800557a:	4393      	bics	r3, r2
 800557c:	0019      	movs	r1, r3
 800557e:	4b64      	ldr	r3, [pc, #400]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005586:	4b62      	ldr	r3, [pc, #392]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2201      	movs	r2, #1
 800558c:	4013      	ands	r3, r2
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d001      	beq.n	8005598 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e0b6      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2202      	movs	r2, #2
 800559e:	4013      	ands	r3, r2
 80055a0:	d009      	beq.n	80055b6 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055a2:	4b5c      	ldr	r3, [pc, #368]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	22f0      	movs	r2, #240	; 0xf0
 80055a8:	4393      	bics	r3, r2
 80055aa:	0019      	movs	r1, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	4b58      	ldr	r3, [pc, #352]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80055b2:	430a      	orrs	r2, r1
 80055b4:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2201      	movs	r2, #1
 80055bc:	4013      	ands	r3, r2
 80055be:	d100      	bne.n	80055c2 <HAL_RCC_ClockConfig+0x6a>
 80055c0:	e067      	b.n	8005692 <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d107      	bne.n	80055da <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ca:	4b52      	ldr	r3, [pc, #328]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	2380      	movs	r3, #128	; 0x80
 80055d0:	029b      	lsls	r3, r3, #10
 80055d2:	4013      	ands	r3, r2
 80055d4:	d114      	bne.n	8005600 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e095      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d107      	bne.n	80055f2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055e2:	4b4c      	ldr	r3, [pc, #304]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	2380      	movs	r3, #128	; 0x80
 80055e8:	049b      	lsls	r3, r3, #18
 80055ea:	4013      	ands	r3, r2
 80055ec:	d108      	bne.n	8005600 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e089      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055f2:	4b48      	ldr	r3, [pc, #288]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2202      	movs	r2, #2
 80055f8:	4013      	ands	r3, r2
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e082      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005600:	4b44      	ldr	r3, [pc, #272]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	2203      	movs	r2, #3
 8005606:	4393      	bics	r3, r2
 8005608:	0019      	movs	r1, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	4b41      	ldr	r3, [pc, #260]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 8005610:	430a      	orrs	r2, r1
 8005612:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005614:	f7fe fc32 	bl	8003e7c <HAL_GetTick>
 8005618:	0003      	movs	r3, r0
 800561a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d111      	bne.n	8005648 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005624:	e009      	b.n	800563a <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005626:	f7fe fc29 	bl	8003e7c <HAL_GetTick>
 800562a:	0002      	movs	r2, r0
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	4a39      	ldr	r2, [pc, #228]	; (8005718 <HAL_RCC_ClockConfig+0x1c0>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d901      	bls.n	800563a <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e065      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800563a:	4b36      	ldr	r3, [pc, #216]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	220c      	movs	r2, #12
 8005640:	4013      	ands	r3, r2
 8005642:	2b04      	cmp	r3, #4
 8005644:	d1ef      	bne.n	8005626 <HAL_RCC_ClockConfig+0xce>
 8005646:	e024      	b.n	8005692 <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b02      	cmp	r3, #2
 800564e:	d11b      	bne.n	8005688 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005650:	e009      	b.n	8005666 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005652:	f7fe fc13 	bl	8003e7c <HAL_GetTick>
 8005656:	0002      	movs	r2, r0
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	4a2e      	ldr	r2, [pc, #184]	; (8005718 <HAL_RCC_ClockConfig+0x1c0>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d901      	bls.n	8005666 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e04f      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005666:	4b2b      	ldr	r3, [pc, #172]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	220c      	movs	r2, #12
 800566c:	4013      	ands	r3, r2
 800566e:	2b08      	cmp	r3, #8
 8005670:	d1ef      	bne.n	8005652 <HAL_RCC_ClockConfig+0xfa>
 8005672:	e00e      	b.n	8005692 <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005674:	f7fe fc02 	bl	8003e7c <HAL_GetTick>
 8005678:	0002      	movs	r2, r0
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	4a26      	ldr	r2, [pc, #152]	; (8005718 <HAL_RCC_ClockConfig+0x1c0>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d901      	bls.n	8005688 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e03e      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005688:	4b22      	ldr	r3, [pc, #136]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	220c      	movs	r2, #12
 800568e:	4013      	ands	r3, r2
 8005690:	d1f0      	bne.n	8005674 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8005692:	4b1f      	ldr	r3, [pc, #124]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2201      	movs	r2, #1
 8005698:	4013      	ands	r3, r2
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	429a      	cmp	r2, r3
 800569e:	d211      	bcs.n	80056c4 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056a0:	4b1b      	ldr	r3, [pc, #108]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2201      	movs	r2, #1
 80056a6:	4393      	bics	r3, r2
 80056a8:	0019      	movs	r1, r3
 80056aa:	4b19      	ldr	r3, [pc, #100]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80056b2:	4b17      	ldr	r3, [pc, #92]	; (8005710 <HAL_RCC_ClockConfig+0x1b8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2201      	movs	r2, #1
 80056b8:	4013      	ands	r3, r2
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d001      	beq.n	80056c4 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e020      	b.n	8005706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2204      	movs	r2, #4
 80056ca:	4013      	ands	r3, r2
 80056cc:	d009      	beq.n	80056e2 <HAL_RCC_ClockConfig+0x18a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80056ce:	4b11      	ldr	r3, [pc, #68]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	4a12      	ldr	r2, [pc, #72]	; (800571c <HAL_RCC_ClockConfig+0x1c4>)
 80056d4:	4013      	ands	r3, r2
 80056d6:	0019      	movs	r1, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68da      	ldr	r2, [r3, #12]
 80056dc:	4b0d      	ldr	r3, [pc, #52]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80056de:	430a      	orrs	r2, r1
 80056e0:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80056e2:	f000 f821 	bl	8005728 <HAL_RCC_GetSysClockFreq>
 80056e6:	0001      	movs	r1, r0
 80056e8:	4b0a      	ldr	r3, [pc, #40]	; (8005714 <HAL_RCC_ClockConfig+0x1bc>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	091b      	lsrs	r3, r3, #4
 80056ee:	220f      	movs	r2, #15
 80056f0:	4013      	ands	r3, r2
 80056f2:	4a0b      	ldr	r2, [pc, #44]	; (8005720 <HAL_RCC_ClockConfig+0x1c8>)
 80056f4:	5cd3      	ldrb	r3, [r2, r3]
 80056f6:	000a      	movs	r2, r1
 80056f8:	40da      	lsrs	r2, r3
 80056fa:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <HAL_RCC_ClockConfig+0x1cc>)
 80056fc:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80056fe:	2000      	movs	r0, #0
 8005700:	f7fe fb94 	bl	8003e2c <HAL_InitTick>
  
  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	0018      	movs	r0, r3
 8005708:	46bd      	mov	sp, r7
 800570a:	b004      	add	sp, #16
 800570c:	bd80      	pop	{r7, pc}
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	40022000 	.word	0x40022000
 8005714:	40021000 	.word	0x40021000
 8005718:	00001388 	.word	0x00001388
 800571c:	fffff8ff 	.word	0xfffff8ff
 8005720:	0800b150 	.word	0x0800b150
 8005724:	20000000 	.word	0x20000000

08005728 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005728:	b590      	push	{r4, r7, lr}
 800572a:	b08f      	sub	sp, #60	; 0x3c
 800572c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800572e:	2314      	movs	r3, #20
 8005730:	18fb      	adds	r3, r7, r3
 8005732:	4a2b      	ldr	r2, [pc, #172]	; (80057e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005734:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005736:	c313      	stmia	r3!, {r0, r1, r4}
 8005738:	6812      	ldr	r2, [r2, #0]
 800573a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800573c:	1d3b      	adds	r3, r7, #4
 800573e:	4a29      	ldr	r2, [pc, #164]	; (80057e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005740:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005742:	c313      	stmia	r3!, {r0, r1, r4}
 8005744:	6812      	ldr	r2, [r2, #0]
 8005746:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800574c:	2300      	movs	r3, #0
 800574e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005750:	2300      	movs	r3, #0
 8005752:	637b      	str	r3, [r7, #52]	; 0x34
 8005754:	2300      	movs	r3, #0
 8005756:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005758:	2300      	movs	r3, #0
 800575a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800575c:	4b22      	ldr	r3, [pc, #136]	; (80057e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005764:	220c      	movs	r2, #12
 8005766:	4013      	ands	r3, r2
 8005768:	2b04      	cmp	r3, #4
 800576a:	d002      	beq.n	8005772 <HAL_RCC_GetSysClockFreq+0x4a>
 800576c:	2b08      	cmp	r3, #8
 800576e:	d003      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x50>
 8005770:	e02d      	b.n	80057ce <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005772:	4b1e      	ldr	r3, [pc, #120]	; (80057ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8005774:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005776:	e02d      	b.n	80057d4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800577a:	0c9b      	lsrs	r3, r3, #18
 800577c:	220f      	movs	r2, #15
 800577e:	4013      	ands	r3, r2
 8005780:	2214      	movs	r2, #20
 8005782:	18ba      	adds	r2, r7, r2
 8005784:	5cd3      	ldrb	r3, [r2, r3]
 8005786:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005788:	4b17      	ldr	r3, [pc, #92]	; (80057e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800578a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578c:	220f      	movs	r2, #15
 800578e:	4013      	ands	r3, r2
 8005790:	1d3a      	adds	r2, r7, #4
 8005792:	5cd3      	ldrb	r3, [r2, r3]
 8005794:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005796:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005798:	2380      	movs	r3, #128	; 0x80
 800579a:	025b      	lsls	r3, r3, #9
 800579c:	4013      	ands	r3, r2
 800579e:	d009      	beq.n	80057b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80057a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057a2:	4812      	ldr	r0, [pc, #72]	; (80057ec <HAL_RCC_GetSysClockFreq+0xc4>)
 80057a4:	f7fa fccc 	bl	8000140 <__udivsi3>
 80057a8:	0003      	movs	r3, r0
 80057aa:	001a      	movs	r2, r3
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	4353      	muls	r3, r2
 80057b0:	637b      	str	r3, [r7, #52]	; 0x34
 80057b2:	e009      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80057b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057b6:	000a      	movs	r2, r1
 80057b8:	0152      	lsls	r2, r2, #5
 80057ba:	1a52      	subs	r2, r2, r1
 80057bc:	0193      	lsls	r3, r2, #6
 80057be:	1a9b      	subs	r3, r3, r2
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	185b      	adds	r3, r3, r1
 80057c4:	021b      	lsls	r3, r3, #8
 80057c6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80057c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80057cc:	e002      	b.n	80057d4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80057ce:	4b08      	ldr	r3, [pc, #32]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80057d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80057d2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80057d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80057d6:	0018      	movs	r0, r3
 80057d8:	46bd      	mov	sp, r7
 80057da:	b00f      	add	sp, #60	; 0x3c
 80057dc:	bd90      	pop	{r4, r7, pc}
 80057de:	46c0      	nop			; (mov r8, r8)
 80057e0:	0800b030 	.word	0x0800b030
 80057e4:	0800b040 	.word	0x0800b040
 80057e8:	40021000 	.word	0x40021000
 80057ec:	01e84800 	.word	0x01e84800
 80057f0:	007a1200 	.word	0x007a1200

080057f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057f8:	4b02      	ldr	r3, [pc, #8]	; (8005804 <HAL_RCC_GetHCLKFreq+0x10>)
 80057fa:	681b      	ldr	r3, [r3, #0]
}
 80057fc:	0018      	movs	r0, r3
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	46c0      	nop			; (mov r8, r8)
 8005804:	20000000 	.word	0x20000000

08005808 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e01e      	b.n	8005858 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	223d      	movs	r2, #61	; 0x3d
 800581e:	5c9b      	ldrb	r3, [r3, r2]
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d107      	bne.n	8005836 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	223c      	movs	r2, #60	; 0x3c
 800582a:	2100      	movs	r1, #0
 800582c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	0018      	movs	r0, r3
 8005832:	f7fe f90d 	bl	8003a50 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	223d      	movs	r2, #61	; 0x3d
 800583a:	2102      	movs	r1, #2
 800583c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	3304      	adds	r3, #4
 8005846:	0019      	movs	r1, r3
 8005848:	0010      	movs	r0, r2
 800584a:	f000 fbc7 	bl	8005fdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	223d      	movs	r2, #61	; 0x3d
 8005852:	2101      	movs	r1, #1
 8005854:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	0018      	movs	r0, r3
 800585a:	46bd      	mov	sp, r7
 800585c:	b002      	add	sp, #8
 800585e:	bd80      	pop	{r7, pc}

08005860 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	223d      	movs	r2, #61	; 0x3d
 800586c:	2102      	movs	r1, #2
 800586e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2101      	movs	r1, #1
 800587c:	430a      	orrs	r2, r1
 800587e:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	223d      	movs	r2, #61	; 0x3d
 8005884:	2101      	movs	r1, #1
 8005886:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	0018      	movs	r0, r3
 800588c:	46bd      	mov	sp, r7
 800588e:	b002      	add	sp, #8
 8005890:	bd80      	pop	{r7, pc}

08005892 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b082      	sub	sp, #8
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68da      	ldr	r2, [r3, #12]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2101      	movs	r1, #1
 80058a6:	430a      	orrs	r2, r1
 80058a8:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2101      	movs	r1, #1
 80058b6:	430a      	orrs	r2, r1
 80058b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	0018      	movs	r0, r3
 80058be:	46bd      	mov	sp, r7
 80058c0:	b002      	add	sp, #8
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e01e      	b.n	8005914 <HAL_TIM_IC_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	223d      	movs	r2, #61	; 0x3d
 80058da:	5c9b      	ldrb	r3, [r3, r2]
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d107      	bne.n	80058f2 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	223c      	movs	r2, #60	; 0x3c
 80058e6:	2100      	movs	r1, #0
 80058e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	0018      	movs	r0, r3
 80058ee:	f000 f815 	bl	800591c <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	223d      	movs	r2, #61	; 0x3d
 80058f6:	2102      	movs	r1, #2
 80058f8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	3304      	adds	r3, #4
 8005902:	0019      	movs	r1, r3
 8005904:	0010      	movs	r0, r2
 8005906:	f000 fb69 	bl	8005fdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	223d      	movs	r2, #61	; 0x3d
 800590e:	2101      	movs	r1, #1
 8005910:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	0018      	movs	r0, r3
 8005916:	46bd      	mov	sp, r7
 8005918:	b002      	add	sp, #8
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005924:	46c0      	nop			; (mov r8, r8)
 8005926:	46bd      	mov	sp, r7
 8005928:	b002      	add	sp, #8
 800592a:	bd80      	pop	{r7, pc}

0800592c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b0c      	cmp	r3, #12
 800593a:	d02a      	beq.n	8005992 <HAL_TIM_IC_Start_IT+0x66>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	2b0c      	cmp	r3, #12
 8005940:	d830      	bhi.n	80059a4 <HAL_TIM_IC_Start_IT+0x78>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b08      	cmp	r3, #8
 8005946:	d01b      	beq.n	8005980 <HAL_TIM_IC_Start_IT+0x54>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	2b08      	cmp	r3, #8
 800594c:	d82a      	bhi.n	80059a4 <HAL_TIM_IC_Start_IT+0x78>
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d003      	beq.n	800595c <HAL_TIM_IC_Start_IT+0x30>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	2b04      	cmp	r3, #4
 8005958:	d009      	beq.n	800596e <HAL_TIM_IC_Start_IT+0x42>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
    }
    break;

    default:
    break;
 800595a:	e023      	b.n	80059a4 <HAL_TIM_IC_Start_IT+0x78>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2102      	movs	r1, #2
 8005968:	430a      	orrs	r2, r1
 800596a:	60da      	str	r2, [r3, #12]
    break;
 800596c:	e01b      	b.n	80059a6 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2104      	movs	r1, #4
 800597a:	430a      	orrs	r2, r1
 800597c:	60da      	str	r2, [r3, #12]
    break;
 800597e:	e012      	b.n	80059a6 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2108      	movs	r1, #8
 800598c:	430a      	orrs	r2, r1
 800598e:	60da      	str	r2, [r3, #12]
    break;
 8005990:	e009      	b.n	80059a6 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2110      	movs	r1, #16
 800599e:	430a      	orrs	r2, r1
 80059a0:	60da      	str	r2, [r3, #12]
    break;
 80059a2:	e000      	b.n	80059a6 <HAL_TIM_IC_Start_IT+0x7a>
    break;
 80059a4:	46c0      	nop			; (mov r8, r8)
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6839      	ldr	r1, [r7, #0]
 80059ac:	2201      	movs	r2, #1
 80059ae:	0018      	movs	r0, r3
 80059b0:	f000 fd66 	bl	8006480 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2101      	movs	r1, #1
 80059c0:	430a      	orrs	r2, r1
 80059c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	0018      	movs	r0, r3
 80059c8:	46bd      	mov	sp, r7
 80059ca:	b002      	add	sp, #8
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b082      	sub	sp, #8
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2202      	movs	r2, #2
 80059de:	4013      	ands	r3, r2
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d124      	bne.n	8005a2e <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	2202      	movs	r2, #2
 80059ec:	4013      	ands	r3, r2
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d11d      	bne.n	8005a2e <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2203      	movs	r2, #3
 80059f8:	4252      	negs	r2, r2
 80059fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	2203      	movs	r2, #3
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	d004      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	0018      	movs	r0, r3
 8005a12:	f7fd ff1b 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 8005a16:	e007      	b.n	8005a28 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	0018      	movs	r0, r3
 8005a1c:	f000 fac5 	bl	8005faa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	0018      	movs	r0, r3
 8005a24:	f000 fac9 	bl	8005fba <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	2204      	movs	r2, #4
 8005a36:	4013      	ands	r3, r2
 8005a38:	2b04      	cmp	r3, #4
 8005a3a:	d125      	bne.n	8005a88 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	2204      	movs	r2, #4
 8005a44:	4013      	ands	r3, r2
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d11e      	bne.n	8005a88 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2205      	movs	r2, #5
 8005a50:	4252      	negs	r2, r2
 8005a52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699a      	ldr	r2, [r3, #24]
 8005a60:	23c0      	movs	r3, #192	; 0xc0
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4013      	ands	r3, r2
 8005a66:	d004      	beq.n	8005a72 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	f7fd feee 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 8005a70:	e007      	b.n	8005a82 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	0018      	movs	r0, r3
 8005a76:	f000 fa98 	bl	8005faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	f000 fa9c 	bl	8005fba <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	2208      	movs	r2, #8
 8005a90:	4013      	ands	r3, r2
 8005a92:	2b08      	cmp	r3, #8
 8005a94:	d124      	bne.n	8005ae0 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	2208      	movs	r2, #8
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d11d      	bne.n	8005ae0 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2209      	movs	r2, #9
 8005aaa:	4252      	negs	r2, r2
 8005aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2204      	movs	r2, #4
 8005ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	2203      	movs	r2, #3
 8005abc:	4013      	ands	r3, r2
 8005abe:	d004      	beq.n	8005aca <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	0018      	movs	r0, r3
 8005ac4:	f7fd fec2 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 8005ac8:	e007      	b.n	8005ada <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	0018      	movs	r0, r3
 8005ace:	f000 fa6c 	bl	8005faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	0018      	movs	r0, r3
 8005ad6:	f000 fa70 	bl	8005fba <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	2210      	movs	r2, #16
 8005ae8:	4013      	ands	r3, r2
 8005aea:	2b10      	cmp	r3, #16
 8005aec:	d125      	bne.n	8005b3a <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	2210      	movs	r2, #16
 8005af6:	4013      	ands	r3, r2
 8005af8:	2b10      	cmp	r3, #16
 8005afa:	d11e      	bne.n	8005b3a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2211      	movs	r2, #17
 8005b02:	4252      	negs	r2, r2
 8005b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2208      	movs	r2, #8
 8005b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	69da      	ldr	r2, [r3, #28]
 8005b12:	23c0      	movs	r3, #192	; 0xc0
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4013      	ands	r3, r2
 8005b18:	d004      	beq.n	8005b24 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	f7fd fe95 	bl	800384c <HAL_TIM_IC_CaptureCallback>
 8005b22:	e007      	b.n	8005b34 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	0018      	movs	r0, r3
 8005b28:	f000 fa3f 	bl	8005faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	0018      	movs	r0, r3
 8005b30:	f000 fa43 	bl	8005fba <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	2201      	movs	r2, #1
 8005b42:	4013      	ands	r3, r2
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d10f      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	4013      	ands	r3, r2
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d108      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	4252      	negs	r2, r2
 8005b5e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	0018      	movs	r0, r3
 8005b64:	f000 fa19 	bl	8005f9a <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	2280      	movs	r2, #128	; 0x80
 8005b70:	4013      	ands	r3, r2
 8005b72:	2b80      	cmp	r3, #128	; 0x80
 8005b74:	d10f      	bne.n	8005b96 <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	2280      	movs	r2, #128	; 0x80
 8005b7e:	4013      	ands	r3, r2
 8005b80:	2b80      	cmp	r3, #128	; 0x80
 8005b82:	d108      	bne.n	8005b96 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2281      	movs	r2, #129	; 0x81
 8005b8a:	4252      	negs	r2, r2
 8005b8c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	0018      	movs	r0, r3
 8005b92:	f000 fce1 	bl	8006558 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2240      	movs	r2, #64	; 0x40
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	2b40      	cmp	r3, #64	; 0x40
 8005ba2:	d10f      	bne.n	8005bc4 <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	2240      	movs	r2, #64	; 0x40
 8005bac:	4013      	ands	r3, r2
 8005bae:	2b40      	cmp	r3, #64	; 0x40
 8005bb0:	d108      	bne.n	8005bc4 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2241      	movs	r2, #65	; 0x41
 8005bb8:	4252      	negs	r2, r2
 8005bba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	0018      	movs	r0, r3
 8005bc0:	f000 fa03 	bl	8005fca <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	4013      	ands	r3, r2
 8005bce:	2b20      	cmp	r3, #32
 8005bd0:	d10f      	bne.n	8005bf2 <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	4013      	ands	r3, r2
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	d108      	bne.n	8005bf2 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2221      	movs	r2, #33	; 0x21
 8005be6:	4252      	negs	r2, r2
 8005be8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	0018      	movs	r0, r3
 8005bee:	f000 fcab 	bl	8006548 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8005bf2:	46c0      	nop			; (mov r8, r8)
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	b002      	add	sp, #8
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	223c      	movs	r2, #60	; 0x3c
 8005c0c:	5c9b      	ldrb	r3, [r3, r2]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_IC_ConfigChannel+0x1a>
 8005c12:	2302      	movs	r3, #2
 8005c14:	e08a      	b.n	8005d2c <HAL_TIM_IC_ConfigChannel+0x130>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	223c      	movs	r2, #60	; 0x3c
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	223d      	movs	r2, #61	; 0x3d
 8005c22:	2102      	movs	r1, #2
 8005c24:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d11b      	bne.n	8005c64 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6818      	ldr	r0, [r3, #0]
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	6819      	ldr	r1, [r3, #0]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f000 fa46 	bl	80060cc <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	699a      	ldr	r2, [r3, #24]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	210c      	movs	r1, #12
 8005c4c:	438a      	bics	r2, r1
 8005c4e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6999      	ldr	r1, [r3, #24]
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	619a      	str	r2, [r3, #24]
 8005c62:	e05a      	b.n	8005d1a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d11c      	bne.n	8005ca4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	6819      	ldr	r1, [r3, #0]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	f000 fab5 	bl	80061e8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	699a      	ldr	r2, [r3, #24]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	492a      	ldr	r1, [pc, #168]	; (8005d34 <HAL_TIM_IC_ConfigChannel+0x138>)
 8005c8a:	400a      	ands	r2, r1
 8005c8c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6999      	ldr	r1, [r3, #24]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	021a      	lsls	r2, r3, #8
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	619a      	str	r2, [r3, #24]
 8005ca2:	e03a      	b.n	8005d1a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b08      	cmp	r3, #8
 8005ca8:	d11b      	bne.n	8005ce2 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6818      	ldr	r0, [r3, #0]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	6819      	ldr	r1, [r3, #0]
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f000 fb11 	bl	80062e0 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	69da      	ldr	r2, [r3, #28]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	210c      	movs	r1, #12
 8005cca:	438a      	bics	r2, r1
 8005ccc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	69d9      	ldr	r1, [r3, #28]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	61da      	str	r2, [r3, #28]
 8005ce0:	e01b      	b.n	8005d1a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6818      	ldr	r0, [r3, #0]
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	6819      	ldr	r1, [r3, #0]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	f000 fb39 	bl	8006368 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	69da      	ldr	r2, [r3, #28]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	490c      	ldr	r1, [pc, #48]	; (8005d34 <HAL_TIM_IC_ConfigChannel+0x138>)
 8005d02:	400a      	ands	r2, r1
 8005d04:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	69d9      	ldr	r1, [r3, #28]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	021a      	lsls	r2, r3, #8
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	223d      	movs	r2, #61	; 0x3d
 8005d1e:	2101      	movs	r1, #1
 8005d20:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	223c      	movs	r2, #60	; 0x3c
 8005d26:	2100      	movs	r1, #0
 8005d28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	b004      	add	sp, #16
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	fffff3ff 	.word	0xfffff3ff

08005d38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005d42:	2300      	movs	r3, #0
 8005d44:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	223c      	movs	r2, #60	; 0x3c
 8005d4a:	5c9b      	ldrb	r3, [r3, r2]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <HAL_TIM_ConfigClockSource+0x1c>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e0d8      	b.n	8005f06 <HAL_TIM_ConfigClockSource+0x1ce>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	223c      	movs	r2, #60	; 0x3c
 8005d58:	2101      	movs	r1, #1
 8005d5a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	223d      	movs	r2, #61	; 0x3d
 8005d60:	2102      	movs	r1, #2
 8005d62:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2277      	movs	r2, #119	; 0x77
 8005d70:	4393      	bics	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	4a66      	ldr	r2, [pc, #408]	; (8005f10 <HAL_TIM_ConfigClockSource+0x1d8>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2280      	movs	r2, #128	; 0x80
 8005d8a:	0192      	lsls	r2, r2, #6
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d050      	beq.n	8005e32 <HAL_TIM_ConfigClockSource+0xfa>
 8005d90:	2280      	movs	r2, #128	; 0x80
 8005d92:	0192      	lsls	r2, r2, #6
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d900      	bls.n	8005d9a <HAL_TIM_ConfigClockSource+0x62>
 8005d98:	e0ab      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005d9a:	2280      	movs	r2, #128	; 0x80
 8005d9c:	0152      	lsls	r2, r2, #5
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d023      	beq.n	8005dea <HAL_TIM_ConfigClockSource+0xb2>
 8005da2:	2280      	movs	r2, #128	; 0x80
 8005da4:	0152      	lsls	r2, r2, #5
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d900      	bls.n	8005dac <HAL_TIM_ConfigClockSource+0x74>
 8005daa:	e0a2      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005dac:	2b70      	cmp	r3, #112	; 0x70
 8005dae:	d025      	beq.n	8005dfc <HAL_TIM_ConfigClockSource+0xc4>
 8005db0:	d900      	bls.n	8005db4 <HAL_TIM_ConfigClockSource+0x7c>
 8005db2:	e09e      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005db4:	2b60      	cmp	r3, #96	; 0x60
 8005db6:	d060      	beq.n	8005e7a <HAL_TIM_ConfigClockSource+0x142>
 8005db8:	d900      	bls.n	8005dbc <HAL_TIM_ConfigClockSource+0x84>
 8005dba:	e09a      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005dbc:	2b50      	cmp	r3, #80	; 0x50
 8005dbe:	d04c      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x122>
 8005dc0:	d900      	bls.n	8005dc4 <HAL_TIM_ConfigClockSource+0x8c>
 8005dc2:	e096      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005dc4:	2b40      	cmp	r3, #64	; 0x40
 8005dc6:	d068      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x162>
 8005dc8:	d900      	bls.n	8005dcc <HAL_TIM_ConfigClockSource+0x94>
 8005dca:	e092      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005dcc:	2b30      	cmp	r3, #48	; 0x30
 8005dce:	d100      	bne.n	8005dd2 <HAL_TIM_ConfigClockSource+0x9a>
 8005dd0:	e088      	b.n	8005ee4 <HAL_TIM_ConfigClockSource+0x1ac>
 8005dd2:	d900      	bls.n	8005dd6 <HAL_TIM_ConfigClockSource+0x9e>
 8005dd4:	e08d      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	d100      	bne.n	8005ddc <HAL_TIM_ConfigClockSource+0xa4>
 8005dda:	e07c      	b.n	8005ed6 <HAL_TIM_ConfigClockSource+0x19e>
 8005ddc:	d900      	bls.n	8005de0 <HAL_TIM_ConfigClockSource+0xa8>
 8005dde:	e088      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d06a      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x182>
 8005de4:	2b10      	cmp	r3, #16
 8005de6:	d06f      	beq.n	8005ec8 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8005de8:	e083      	b.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2107      	movs	r1, #7
 8005df6:	438a      	bics	r2, r1
 8005df8:	609a      	str	r2, [r3, #8]
    break;
 8005dfa:	e07b      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6818      	ldr	r0, [r3, #0]
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	6899      	ldr	r1, [r3, #8]
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685a      	ldr	r2, [r3, #4]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	f000 fb16 	bl	800643c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2277      	movs	r2, #119	; 0x77
 8005e1c:	4393      	bics	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2277      	movs	r2, #119	; 0x77
 8005e24:	4313      	orrs	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	609a      	str	r2, [r3, #8]
    break;
 8005e30:	e060      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6818      	ldr	r0, [r3, #0]
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	6899      	ldr	r1, [r3, #8]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f000 fafb 	bl	800643c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2180      	movs	r1, #128	; 0x80
 8005e52:	01c9      	lsls	r1, r1, #7
 8005e54:	430a      	orrs	r2, r1
 8005e56:	609a      	str	r2, [r3, #8]
    break;
 8005e58:	e04c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6818      	ldr	r0, [r3, #0]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	6859      	ldr	r1, [r3, #4]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	001a      	movs	r2, r3
 8005e68:	f000 f98c 	bl	8006184 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2150      	movs	r1, #80	; 0x50
 8005e72:	0018      	movs	r0, r3
 8005e74:	f000 fac2 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005e78:	e03c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6818      	ldr	r0, [r3, #0]
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6859      	ldr	r1, [r3, #4]
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	001a      	movs	r2, r3
 8005e88:	f000 f9f4 	bl	8006274 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2160      	movs	r1, #96	; 0x60
 8005e92:	0018      	movs	r0, r3
 8005e94:	f000 fab2 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005e98:	e02c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	6859      	ldr	r1, [r3, #4]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	001a      	movs	r2, r3
 8005ea8:	f000 f96c 	bl	8006184 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2140      	movs	r1, #64	; 0x40
 8005eb2:	0018      	movs	r0, r3
 8005eb4:	f000 faa2 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005eb8:	e01c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	f000 fa9b 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005ec6:	e015      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2110      	movs	r1, #16
 8005ece:	0018      	movs	r0, r3
 8005ed0:	f000 fa94 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005ed4:	e00e      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2120      	movs	r1, #32
 8005edc:	0018      	movs	r0, r3
 8005ede:	f000 fa8d 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005ee2:	e007      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2130      	movs	r1, #48	; 0x30
 8005eea:	0018      	movs	r0, r3
 8005eec:	f000 fa86 	bl	80063fc <TIM_ITRx_SetConfig>
    break;
 8005ef0:	e000      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8005ef2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	223d      	movs	r2, #61	; 0x3d
 8005ef8:	2101      	movs	r1, #1
 8005efa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	223c      	movs	r2, #60	; 0x3c
 8005f00:	2100      	movs	r1, #0
 8005f02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	0018      	movs	r0, r3
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	b004      	add	sp, #16
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	46c0      	nop			; (mov r8, r8)
 8005f10:	ffff00ff 	.word	0xffff00ff

08005f14 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	223c      	movs	r2, #60	; 0x3c
 8005f26:	5c9b      	ldrb	r3, [r3, r2]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d101      	bne.n	8005f30 <HAL_TIM_ReadCapturedValue+0x1c>
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	e030      	b.n	8005f92 <HAL_TIM_ReadCapturedValue+0x7e>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	223c      	movs	r2, #60	; 0x3c
 8005f34:	2101      	movs	r1, #1
 8005f36:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	2b0c      	cmp	r3, #12
 8005f3c:	d01e      	beq.n	8005f7c <HAL_TIM_ReadCapturedValue+0x68>
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b0c      	cmp	r3, #12
 8005f42:	d820      	bhi.n	8005f86 <HAL_TIM_ReadCapturedValue+0x72>
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	2b08      	cmp	r3, #8
 8005f48:	d013      	beq.n	8005f72 <HAL_TIM_ReadCapturedValue+0x5e>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d81a      	bhi.n	8005f86 <HAL_TIM_ReadCapturedValue+0x72>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_TIM_ReadCapturedValue+0x4a>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d005      	beq.n	8005f68 <HAL_TIM_ReadCapturedValue+0x54>

      break;
    }

  default:
    break;
 8005f5c:	e013      	b.n	8005f86 <HAL_TIM_ReadCapturedValue+0x72>
      tmpreg =  htim->Instance->CCR1;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f64:	60fb      	str	r3, [r7, #12]
      break;
 8005f66:	e00f      	b.n	8005f88 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f6e:	60fb      	str	r3, [r7, #12]
      break;
 8005f70:	e00a      	b.n	8005f88 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR3;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f78:	60fb      	str	r3, [r7, #12]
      break;
 8005f7a:	e005      	b.n	8005f88 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR4;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f82:	60fb      	str	r3, [r7, #12]
      break;
 8005f84:	e000      	b.n	8005f88 <HAL_TIM_ReadCapturedValue+0x74>
    break;
 8005f86:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	223c      	movs	r2, #60	; 0x3c
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	5499      	strb	r1, [r3, r2]
  return tmpreg;
 8005f90:	68fb      	ldr	r3, [r7, #12]
}
 8005f92:	0018      	movs	r0, r3
 8005f94:	46bd      	mov	sp, r7
 8005f96:	b004      	add	sp, #16
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b082      	sub	sp, #8
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8005fa2:	46c0      	nop			; (mov r8, r8)
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	b002      	add	sp, #8
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b082      	sub	sp, #8
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	b002      	add	sp, #8
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b082      	sub	sp, #8
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fc2:	46c0      	nop			; (mov r8, r8)
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b002      	add	sp, #8
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b082      	sub	sp, #8
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	b002      	add	sp, #8
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a2f      	ldr	r2, [pc, #188]	; (80060b0 <TIM_Base_SetConfig+0xd4>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <TIM_Base_SetConfig+0x24>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a2e      	ldr	r2, [pc, #184]	; (80060b4 <TIM_Base_SetConfig+0xd8>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d108      	bne.n	8006012 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2270      	movs	r2, #112	; 0x70
 8006004:	4393      	bics	r3, r2
 8006006:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a26      	ldr	r2, [pc, #152]	; (80060b0 <TIM_Base_SetConfig+0xd4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d013      	beq.n	8006042 <TIM_Base_SetConfig+0x66>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a25      	ldr	r2, [pc, #148]	; (80060b4 <TIM_Base_SetConfig+0xd8>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d00f      	beq.n	8006042 <TIM_Base_SetConfig+0x66>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a24      	ldr	r2, [pc, #144]	; (80060b8 <TIM_Base_SetConfig+0xdc>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d00b      	beq.n	8006042 <TIM_Base_SetConfig+0x66>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a23      	ldr	r2, [pc, #140]	; (80060bc <TIM_Base_SetConfig+0xe0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d007      	beq.n	8006042 <TIM_Base_SetConfig+0x66>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a22      	ldr	r2, [pc, #136]	; (80060c0 <TIM_Base_SetConfig+0xe4>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d003      	beq.n	8006042 <TIM_Base_SetConfig+0x66>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a21      	ldr	r2, [pc, #132]	; (80060c4 <TIM_Base_SetConfig+0xe8>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d108      	bne.n	8006054 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4a20      	ldr	r2, [pc, #128]	; (80060c8 <TIM_Base_SetConfig+0xec>)
 8006046:	4013      	ands	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	4313      	orrs	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2280      	movs	r2, #128	; 0x80
 8006058:	4393      	bics	r3, r2
 800605a:	001a      	movs	r2, r3
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a0c      	ldr	r2, [pc, #48]	; (80060b0 <TIM_Base_SetConfig+0xd4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00b      	beq.n	800609a <TIM_Base_SetConfig+0xbe>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a0d      	ldr	r2, [pc, #52]	; (80060bc <TIM_Base_SetConfig+0xe0>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d007      	beq.n	800609a <TIM_Base_SetConfig+0xbe>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a0c      	ldr	r2, [pc, #48]	; (80060c0 <TIM_Base_SetConfig+0xe4>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d003      	beq.n	800609a <TIM_Base_SetConfig+0xbe>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a0b      	ldr	r2, [pc, #44]	; (80060c4 <TIM_Base_SetConfig+0xe8>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d103      	bne.n	80060a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	691a      	ldr	r2, [r3, #16]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	615a      	str	r2, [r3, #20]
}
 80060a8:	46c0      	nop			; (mov r8, r8)
 80060aa:	46bd      	mov	sp, r7
 80060ac:	b004      	add	sp, #16
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	40012c00 	.word	0x40012c00
 80060b4:	40000400 	.word	0x40000400
 80060b8:	40002000 	.word	0x40002000
 80060bc:	40014000 	.word	0x40014000
 80060c0:	40014400 	.word	0x40014400
 80060c4:	40014800 	.word	0x40014800
 80060c8:	fffffcff 	.word	0xfffffcff

080060cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
 80060d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80060da:	2300      	movs	r3, #0
 80060dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80060de:	2300      	movs	r3, #0
 80060e0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	2201      	movs	r2, #1
 80060e8:	4393      	bics	r3, r2
 80060ea:	001a      	movs	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	4a1e      	ldr	r2, [pc, #120]	; (8006178 <TIM_TI1_SetConfig+0xac>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d007      	beq.n	8006114 <TIM_TI1_SetConfig+0x48>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4a1d      	ldr	r2, [pc, #116]	; (800617c <TIM_TI1_SetConfig+0xb0>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d003      	beq.n	8006114 <TIM_TI1_SetConfig+0x48>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	4a1c      	ldr	r2, [pc, #112]	; (8006180 <TIM_TI1_SetConfig+0xb4>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d101      	bne.n	8006118 <TIM_TI1_SetConfig+0x4c>
 8006114:	2301      	movs	r3, #1
 8006116:	e000      	b.n	800611a <TIM_TI1_SetConfig+0x4e>
 8006118:	2300      	movs	r3, #0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d008      	beq.n	8006130 <TIM_TI1_SetConfig+0x64>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	2203      	movs	r2, #3
 8006122:	4393      	bics	r3, r2
 8006124:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]
 800612e:	e003      	b.n	8006138 <TIM_TI1_SetConfig+0x6c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2201      	movs	r2, #1
 8006134:	4313      	orrs	r3, r2
 8006136:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	22f0      	movs	r2, #240	; 0xf0
 800613c:	4393      	bics	r3, r2
 800613e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	22ff      	movs	r2, #255	; 0xff
 8006146:	4013      	ands	r3, r2
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	4313      	orrs	r3, r2
 800614c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	220a      	movs	r2, #10
 8006152:	4393      	bics	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	220a      	movs	r2, #10
 800615a:	4013      	ands	r3, r2
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	621a      	str	r2, [r3, #32]
}
 800616e:	46c0      	nop			; (mov r8, r8)
 8006170:	46bd      	mov	sp, r7
 8006172:	b006      	add	sp, #24
 8006174:	bd80      	pop	{r7, pc}
 8006176:	46c0      	nop			; (mov r8, r8)
 8006178:	40012c00 	.word	0x40012c00
 800617c:	40000400 	.word	0x40000400
 8006180:	40014000 	.word	0x40014000

08006184 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8006190:	2300      	movs	r3, #0
 8006192:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006194:	2300      	movs	r3, #0
 8006196:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	2201      	movs	r2, #1
 80061a4:	4393      	bics	r3, r2
 80061a6:	001a      	movs	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	22f0      	movs	r2, #240	; 0xf0
 80061b6:	4393      	bics	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	011b      	lsls	r3, r3, #4
 80061be:	697a      	ldr	r2, [r7, #20]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	220a      	movs	r2, #10
 80061c8:	4393      	bics	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	621a      	str	r2, [r3, #32]
}
 80061e0:	46c0      	nop			; (mov r8, r8)
 80061e2:	46bd      	mov	sp, r7
 80061e4:	b006      	add	sp, #24
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	607a      	str	r2, [r7, #4]
 80061f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80061f6:	2300      	movs	r3, #0
 80061f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80061fa:	2300      	movs	r3, #0
 80061fc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	2210      	movs	r2, #16
 8006204:	4393      	bics	r3, r2
 8006206:	001a      	movs	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	699b      	ldr	r3, [r3, #24]
 8006210:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	4a14      	ldr	r2, [pc, #80]	; (800626c <TIM_TI2_SetConfig+0x84>)
 800621c:	4013      	ands	r3, r2
 800621e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	4a10      	ldr	r2, [pc, #64]	; (8006270 <TIM_TI2_SetConfig+0x88>)
 800622e:	4013      	ands	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	031b      	lsls	r3, r3, #12
 8006236:	041b      	lsls	r3, r3, #16
 8006238:	0c1b      	lsrs	r3, r3, #16
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	22a0      	movs	r2, #160	; 0xa0
 8006244:	4393      	bics	r3, r2
 8006246:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	011b      	lsls	r3, r3, #4
 800624c:	22a0      	movs	r2, #160	; 0xa0
 800624e:	4013      	ands	r3, r2
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	46c0      	nop			; (mov r8, r8)
 8006264:	46bd      	mov	sp, r7
 8006266:	b006      	add	sp, #24
 8006268:	bd80      	pop	{r7, pc}
 800626a:	46c0      	nop			; (mov r8, r8)
 800626c:	fffffcff 	.word	0xfffffcff
 8006270:	ffff0fff 	.word	0xffff0fff

08006274 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8006280:	2300      	movs	r3, #0
 8006282:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006284:	2300      	movs	r3, #0
 8006286:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	2210      	movs	r2, #16
 800628e:	4393      	bics	r3, r2
 8006290:	001a      	movs	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6a1b      	ldr	r3, [r3, #32]
 80062a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	4a0d      	ldr	r2, [pc, #52]	; (80062dc <TIM_TI2_ConfigInputStage+0x68>)
 80062a6:	4013      	ands	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	031b      	lsls	r3, r3, #12
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	22a0      	movs	r2, #160	; 0xa0
 80062b8:	4393      	bics	r3, r2
 80062ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	693a      	ldr	r2, [r7, #16]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	621a      	str	r2, [r3, #32]
}
 80062d2:	46c0      	nop			; (mov r8, r8)
 80062d4:	46bd      	mov	sp, r7
 80062d6:	b006      	add	sp, #24
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	46c0      	nop			; (mov r8, r8)
 80062dc:	ffff0fff 	.word	0xffff0fff

080062e0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80062f2:	2300      	movs	r3, #0
 80062f4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	4a19      	ldr	r2, [pc, #100]	; (8006360 <TIM_TI3_SetConfig+0x80>)
 80062fc:	401a      	ands	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6a1b      	ldr	r3, [r3, #32]
 800630c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	2203      	movs	r2, #3
 8006312:	4393      	bics	r3, r2
 8006314:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4313      	orrs	r3, r2
 800631c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	22f0      	movs	r2, #240	; 0xf0
 8006322:	4393      	bics	r3, r2
 8006324:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	22ff      	movs	r2, #255	; 0xff
 800632c:	4013      	ands	r3, r2
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	4313      	orrs	r3, r2
 8006332:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	4a0b      	ldr	r2, [pc, #44]	; (8006364 <TIM_TI3_SetConfig+0x84>)
 8006338:	4013      	ands	r3, r2
 800633a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	021a      	lsls	r2, r3, #8
 8006340:	23a0      	movs	r3, #160	; 0xa0
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	4013      	ands	r3, r2
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	4313      	orrs	r3, r2
 800634a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	621a      	str	r2, [r3, #32]
}
 8006358:	46c0      	nop			; (mov r8, r8)
 800635a:	46bd      	mov	sp, r7
 800635c:	b006      	add	sp, #24
 800635e:	bd80      	pop	{r7, pc}
 8006360:	fffffeff 	.word	0xfffffeff
 8006364:	fffff5ff 	.word	0xfffff5ff

08006368 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	607a      	str	r2, [r7, #4]
 8006374:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	4a1a      	ldr	r2, [pc, #104]	; (80063ec <TIM_TI4_SetConfig+0x84>)
 8006384:	401a      	ands	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	69db      	ldr	r3, [r3, #28]
 800638e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6a1b      	ldr	r3, [r3, #32]
 8006394:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	4a15      	ldr	r2, [pc, #84]	; (80063f0 <TIM_TI4_SetConfig+0x88>)
 800639a:	4013      	ands	r3, r2
 800639c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	021b      	lsls	r3, r3, #8
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	4a12      	ldr	r2, [pc, #72]	; (80063f4 <TIM_TI4_SetConfig+0x8c>)
 80063ac:	4013      	ands	r3, r2
 80063ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	031b      	lsls	r3, r3, #12
 80063b4:	041b      	lsls	r3, r3, #16
 80063b6:	0c1b      	lsrs	r3, r3, #16
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	4a0d      	ldr	r2, [pc, #52]	; (80063f8 <TIM_TI4_SetConfig+0x90>)
 80063c2:	4013      	ands	r3, r2
 80063c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	031a      	lsls	r2, r3, #12
 80063ca:	23a0      	movs	r3, #160	; 0xa0
 80063cc:	021b      	lsls	r3, r3, #8
 80063ce:	4013      	ands	r3, r2
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	621a      	str	r2, [r3, #32]
}
 80063e2:	46c0      	nop			; (mov r8, r8)
 80063e4:	46bd      	mov	sp, r7
 80063e6:	b006      	add	sp, #24
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	46c0      	nop			; (mov r8, r8)
 80063ec:	ffffefff 	.word	0xffffefff
 80063f0:	fffffcff 	.word	0xfffffcff
 80063f4:	ffff0fff 	.word	0xffff0fff
 80063f8:	ffff5fff 	.word	0xffff5fff

080063fc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	000a      	movs	r2, r1
 8006406:	1cbb      	adds	r3, r7, #2
 8006408:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2270      	movs	r2, #112	; 0x70
 8006418:	4393      	bics	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800641c:	1cbb      	adds	r3, r7, #2
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	2207      	movs	r2, #7
 8006422:	4313      	orrs	r3, r2
 8006424:	b29b      	uxth	r3, r3
 8006426:	001a      	movs	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	609a      	str	r2, [r3, #8]
}
 8006434:	46c0      	nop			; (mov r8, r8)
 8006436:	46bd      	mov	sp, r7
 8006438:	b004      	add	sp, #16
 800643a:	bd80      	pop	{r7, pc}

0800643c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
 8006448:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800644a:	2300      	movs	r3, #0
 800644c:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	4a09      	ldr	r2, [pc, #36]	; (800647c <TIM_ETR_SetConfig+0x40>)
 8006458:	4013      	ands	r3, r2
 800645a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	021a      	lsls	r2, r3, #8
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	431a      	orrs	r2, r3
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	4313      	orrs	r3, r2
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	609a      	str	r2, [r3, #8]
}
 8006474:	46c0      	nop			; (mov r8, r8)
 8006476:	46bd      	mov	sp, r7
 8006478:	b006      	add	sp, #24
 800647a:	bd80      	pop	{r7, pc}
 800647c:	ffff00ff 	.word	0xffff00ff

08006480 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8006490:	2201      	movs	r2, #1
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	409a      	lsls	r2, r3
 8006496:	0013      	movs	r3, r2
 8006498:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	43d2      	mvns	r2, r2
 80064a2:	401a      	ands	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6a1a      	ldr	r2, [r3, #32]
 80064ac:	6879      	ldr	r1, [r7, #4]
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	4099      	lsls	r1, r3
 80064b2:	000b      	movs	r3, r1
 80064b4:	431a      	orrs	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	621a      	str	r2, [r3, #32]
}
 80064ba:	46c0      	nop			; (mov r8, r8)
 80064bc:	46bd      	mov	sp, r7
 80064be:	b006      	add	sp, #24
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b082      	sub	sp, #8
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
 80064ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	223c      	movs	r2, #60	; 0x3c
 80064d0:	5c9b      	ldrb	r3, [r3, r2]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e032      	b.n	8006540 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	223c      	movs	r2, #60	; 0x3c
 80064de:	2101      	movs	r1, #1
 80064e0:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	223d      	movs	r2, #61	; 0x3d
 80064e6:	2102      	movs	r1, #2
 80064e8:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	685a      	ldr	r2, [r3, #4]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2170      	movs	r1, #112	; 0x70
 80064f6:	438a      	bics	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	6859      	ldr	r1, [r3, #4]
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	430a      	orrs	r2, r1
 800650a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689a      	ldr	r2, [r3, #8]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2180      	movs	r1, #128	; 0x80
 8006518:	438a      	bics	r2, r1
 800651a:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	6899      	ldr	r1, [r3, #8]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	430a      	orrs	r2, r1
 800652c:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	223d      	movs	r2, #61	; 0x3d
 8006532:	2101      	movs	r1, #1
 8006534:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	223c      	movs	r2, #60	; 0x3c
 800653a:	2100      	movs	r1, #0
 800653c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	0018      	movs	r0, r3
 8006542:	46bd      	mov	sp, r7
 8006544:	b002      	add	sp, #8
 8006546:	bd80      	pop	{r7, pc}

08006548 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8006550:	46c0      	nop			; (mov r8, r8)
 8006552:	46bd      	mov	sp, r7
 8006554:	b002      	add	sp, #8
 8006556:	bd80      	pop	{r7, pc}

08006558 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006560:	46c0      	nop			; (mov r8, r8)
 8006562:	46bd      	mov	sp, r7
 8006564:	b002      	add	sp, #8
 8006566:	bd80      	pop	{r7, pc}

08006568 <__errno>:
 8006568:	4b01      	ldr	r3, [pc, #4]	; (8006570 <__errno+0x8>)
 800656a:	6818      	ldr	r0, [r3, #0]
 800656c:	4770      	bx	lr
 800656e:	46c0      	nop			; (mov r8, r8)
 8006570:	20000004 	.word	0x20000004

08006574 <__libc_init_array>:
 8006574:	b570      	push	{r4, r5, r6, lr}
 8006576:	2600      	movs	r6, #0
 8006578:	4d0c      	ldr	r5, [pc, #48]	; (80065ac <__libc_init_array+0x38>)
 800657a:	4c0d      	ldr	r4, [pc, #52]	; (80065b0 <__libc_init_array+0x3c>)
 800657c:	1b64      	subs	r4, r4, r5
 800657e:	10a4      	asrs	r4, r4, #2
 8006580:	42a6      	cmp	r6, r4
 8006582:	d109      	bne.n	8006598 <__libc_init_array+0x24>
 8006584:	2600      	movs	r6, #0
 8006586:	f004 fd47 	bl	800b018 <_init>
 800658a:	4d0a      	ldr	r5, [pc, #40]	; (80065b4 <__libc_init_array+0x40>)
 800658c:	4c0a      	ldr	r4, [pc, #40]	; (80065b8 <__libc_init_array+0x44>)
 800658e:	1b64      	subs	r4, r4, r5
 8006590:	10a4      	asrs	r4, r4, #2
 8006592:	42a6      	cmp	r6, r4
 8006594:	d105      	bne.n	80065a2 <__libc_init_array+0x2e>
 8006596:	bd70      	pop	{r4, r5, r6, pc}
 8006598:	00b3      	lsls	r3, r6, #2
 800659a:	58eb      	ldr	r3, [r5, r3]
 800659c:	4798      	blx	r3
 800659e:	3601      	adds	r6, #1
 80065a0:	e7ee      	b.n	8006580 <__libc_init_array+0xc>
 80065a2:	00b3      	lsls	r3, r6, #2
 80065a4:	58eb      	ldr	r3, [r5, r3]
 80065a6:	4798      	blx	r3
 80065a8:	3601      	adds	r6, #1
 80065aa:	e7f2      	b.n	8006592 <__libc_init_array+0x1e>
 80065ac:	0800b604 	.word	0x0800b604
 80065b0:	0800b604 	.word	0x0800b604
 80065b4:	0800b604 	.word	0x0800b604
 80065b8:	0800b608 	.word	0x0800b608

080065bc <memset>:
 80065bc:	0003      	movs	r3, r0
 80065be:	1882      	adds	r2, r0, r2
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d100      	bne.n	80065c6 <memset+0xa>
 80065c4:	4770      	bx	lr
 80065c6:	7019      	strb	r1, [r3, #0]
 80065c8:	3301      	adds	r3, #1
 80065ca:	e7f9      	b.n	80065c0 <memset+0x4>

080065cc <__cvt>:
 80065cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ce:	001e      	movs	r6, r3
 80065d0:	2300      	movs	r3, #0
 80065d2:	0014      	movs	r4, r2
 80065d4:	b08b      	sub	sp, #44	; 0x2c
 80065d6:	429e      	cmp	r6, r3
 80065d8:	da04      	bge.n	80065e4 <__cvt+0x18>
 80065da:	2180      	movs	r1, #128	; 0x80
 80065dc:	0609      	lsls	r1, r1, #24
 80065de:	1873      	adds	r3, r6, r1
 80065e0:	001e      	movs	r6, r3
 80065e2:	232d      	movs	r3, #45	; 0x2d
 80065e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065e6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80065e8:	7013      	strb	r3, [r2, #0]
 80065ea:	2320      	movs	r3, #32
 80065ec:	2203      	movs	r2, #3
 80065ee:	439f      	bics	r7, r3
 80065f0:	2f46      	cmp	r7, #70	; 0x46
 80065f2:	d007      	beq.n	8006604 <__cvt+0x38>
 80065f4:	003b      	movs	r3, r7
 80065f6:	3b45      	subs	r3, #69	; 0x45
 80065f8:	4259      	negs	r1, r3
 80065fa:	414b      	adcs	r3, r1
 80065fc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80065fe:	3a01      	subs	r2, #1
 8006600:	18cb      	adds	r3, r1, r3
 8006602:	9310      	str	r3, [sp, #64]	; 0x40
 8006604:	ab09      	add	r3, sp, #36	; 0x24
 8006606:	9304      	str	r3, [sp, #16]
 8006608:	ab08      	add	r3, sp, #32
 800660a:	9303      	str	r3, [sp, #12]
 800660c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800660e:	9200      	str	r2, [sp, #0]
 8006610:	9302      	str	r3, [sp, #8]
 8006612:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006614:	0022      	movs	r2, r4
 8006616:	9301      	str	r3, [sp, #4]
 8006618:	0033      	movs	r3, r6
 800661a:	f001 fdc3 	bl	80081a4 <_dtoa_r>
 800661e:	0005      	movs	r5, r0
 8006620:	2f47      	cmp	r7, #71	; 0x47
 8006622:	d102      	bne.n	800662a <__cvt+0x5e>
 8006624:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006626:	07db      	lsls	r3, r3, #31
 8006628:	d528      	bpl.n	800667c <__cvt+0xb0>
 800662a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800662c:	18eb      	adds	r3, r5, r3
 800662e:	9307      	str	r3, [sp, #28]
 8006630:	2f46      	cmp	r7, #70	; 0x46
 8006632:	d114      	bne.n	800665e <__cvt+0x92>
 8006634:	782b      	ldrb	r3, [r5, #0]
 8006636:	2b30      	cmp	r3, #48	; 0x30
 8006638:	d10c      	bne.n	8006654 <__cvt+0x88>
 800663a:	2200      	movs	r2, #0
 800663c:	2300      	movs	r3, #0
 800663e:	0020      	movs	r0, r4
 8006640:	0031      	movs	r1, r6
 8006642:	f7f9 ff03 	bl	800044c <__aeabi_dcmpeq>
 8006646:	2800      	cmp	r0, #0
 8006648:	d104      	bne.n	8006654 <__cvt+0x88>
 800664a:	2301      	movs	r3, #1
 800664c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800664e:	1a9b      	subs	r3, r3, r2
 8006650:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006652:	6013      	str	r3, [r2, #0]
 8006654:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006656:	9a07      	ldr	r2, [sp, #28]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	18d3      	adds	r3, r2, r3
 800665c:	9307      	str	r3, [sp, #28]
 800665e:	2200      	movs	r2, #0
 8006660:	2300      	movs	r3, #0
 8006662:	0020      	movs	r0, r4
 8006664:	0031      	movs	r1, r6
 8006666:	f7f9 fef1 	bl	800044c <__aeabi_dcmpeq>
 800666a:	2800      	cmp	r0, #0
 800666c:	d001      	beq.n	8006672 <__cvt+0xa6>
 800666e:	9b07      	ldr	r3, [sp, #28]
 8006670:	9309      	str	r3, [sp, #36]	; 0x24
 8006672:	2230      	movs	r2, #48	; 0x30
 8006674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006676:	9907      	ldr	r1, [sp, #28]
 8006678:	428b      	cmp	r3, r1
 800667a:	d306      	bcc.n	800668a <__cvt+0xbe>
 800667c:	0028      	movs	r0, r5
 800667e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006680:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006682:	1b5b      	subs	r3, r3, r5
 8006684:	6013      	str	r3, [r2, #0]
 8006686:	b00b      	add	sp, #44	; 0x2c
 8006688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800668a:	1c59      	adds	r1, r3, #1
 800668c:	9109      	str	r1, [sp, #36]	; 0x24
 800668e:	701a      	strb	r2, [r3, #0]
 8006690:	e7f0      	b.n	8006674 <__cvt+0xa8>

08006692 <__exponent>:
 8006692:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006694:	1c83      	adds	r3, r0, #2
 8006696:	b087      	sub	sp, #28
 8006698:	9303      	str	r3, [sp, #12]
 800669a:	0005      	movs	r5, r0
 800669c:	000c      	movs	r4, r1
 800669e:	232b      	movs	r3, #43	; 0x2b
 80066a0:	7002      	strb	r2, [r0, #0]
 80066a2:	2900      	cmp	r1, #0
 80066a4:	da01      	bge.n	80066aa <__exponent+0x18>
 80066a6:	424c      	negs	r4, r1
 80066a8:	3302      	adds	r3, #2
 80066aa:	706b      	strb	r3, [r5, #1]
 80066ac:	2c09      	cmp	r4, #9
 80066ae:	dd31      	ble.n	8006714 <__exponent+0x82>
 80066b0:	270a      	movs	r7, #10
 80066b2:	ab04      	add	r3, sp, #16
 80066b4:	1dde      	adds	r6, r3, #7
 80066b6:	0020      	movs	r0, r4
 80066b8:	0039      	movs	r1, r7
 80066ba:	9601      	str	r6, [sp, #4]
 80066bc:	f7f9 feb0 	bl	8000420 <__aeabi_idivmod>
 80066c0:	3e01      	subs	r6, #1
 80066c2:	3130      	adds	r1, #48	; 0x30
 80066c4:	0020      	movs	r0, r4
 80066c6:	7031      	strb	r1, [r6, #0]
 80066c8:	0039      	movs	r1, r7
 80066ca:	9402      	str	r4, [sp, #8]
 80066cc:	f7f9 fdc2 	bl	8000254 <__divsi3>
 80066d0:	9b02      	ldr	r3, [sp, #8]
 80066d2:	0004      	movs	r4, r0
 80066d4:	2b63      	cmp	r3, #99	; 0x63
 80066d6:	dcee      	bgt.n	80066b6 <__exponent+0x24>
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	3430      	adds	r4, #48	; 0x30
 80066dc:	1e9a      	subs	r2, r3, #2
 80066de:	0013      	movs	r3, r2
 80066e0:	9903      	ldr	r1, [sp, #12]
 80066e2:	7014      	strb	r4, [r2, #0]
 80066e4:	a804      	add	r0, sp, #16
 80066e6:	3007      	adds	r0, #7
 80066e8:	4298      	cmp	r0, r3
 80066ea:	d80e      	bhi.n	800670a <__exponent+0x78>
 80066ec:	ab04      	add	r3, sp, #16
 80066ee:	3307      	adds	r3, #7
 80066f0:	2000      	movs	r0, #0
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d804      	bhi.n	8006700 <__exponent+0x6e>
 80066f6:	ab04      	add	r3, sp, #16
 80066f8:	3009      	adds	r0, #9
 80066fa:	18c0      	adds	r0, r0, r3
 80066fc:	9b01      	ldr	r3, [sp, #4]
 80066fe:	1ac0      	subs	r0, r0, r3
 8006700:	9b03      	ldr	r3, [sp, #12]
 8006702:	1818      	adds	r0, r3, r0
 8006704:	1b40      	subs	r0, r0, r5
 8006706:	b007      	add	sp, #28
 8006708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800670a:	7818      	ldrb	r0, [r3, #0]
 800670c:	3301      	adds	r3, #1
 800670e:	7008      	strb	r0, [r1, #0]
 8006710:	3101      	adds	r1, #1
 8006712:	e7e7      	b.n	80066e4 <__exponent+0x52>
 8006714:	2330      	movs	r3, #48	; 0x30
 8006716:	18e4      	adds	r4, r4, r3
 8006718:	70ab      	strb	r3, [r5, #2]
 800671a:	1d28      	adds	r0, r5, #4
 800671c:	70ec      	strb	r4, [r5, #3]
 800671e:	e7f1      	b.n	8006704 <__exponent+0x72>

08006720 <_printf_float>:
 8006720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006722:	b095      	sub	sp, #84	; 0x54
 8006724:	000c      	movs	r4, r1
 8006726:	9209      	str	r2, [sp, #36]	; 0x24
 8006728:	001e      	movs	r6, r3
 800672a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800672c:	0007      	movs	r7, r0
 800672e:	f002 fec7 	bl	80094c0 <_localeconv_r>
 8006732:	6803      	ldr	r3, [r0, #0]
 8006734:	0018      	movs	r0, r3
 8006736:	930c      	str	r3, [sp, #48]	; 0x30
 8006738:	f7f9 fce6 	bl	8000108 <strlen>
 800673c:	2300      	movs	r3, #0
 800673e:	9312      	str	r3, [sp, #72]	; 0x48
 8006740:	7e23      	ldrb	r3, [r4, #24]
 8006742:	2207      	movs	r2, #7
 8006744:	930a      	str	r3, [sp, #40]	; 0x28
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	900e      	str	r0, [sp, #56]	; 0x38
 800674a:	930d      	str	r3, [sp, #52]	; 0x34
 800674c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800674e:	682b      	ldr	r3, [r5, #0]
 8006750:	05c9      	lsls	r1, r1, #23
 8006752:	d547      	bpl.n	80067e4 <_printf_float+0xc4>
 8006754:	189b      	adds	r3, r3, r2
 8006756:	4393      	bics	r3, r2
 8006758:	001a      	movs	r2, r3
 800675a:	3208      	adds	r2, #8
 800675c:	602a      	str	r2, [r5, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	64a2      	str	r2, [r4, #72]	; 0x48
 8006764:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006766:	2201      	movs	r2, #1
 8006768:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800676a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800676c:	930b      	str	r3, [sp, #44]	; 0x2c
 800676e:	006b      	lsls	r3, r5, #1
 8006770:	085b      	lsrs	r3, r3, #1
 8006772:	930f      	str	r3, [sp, #60]	; 0x3c
 8006774:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006776:	4ba7      	ldr	r3, [pc, #668]	; (8006a14 <_printf_float+0x2f4>)
 8006778:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800677a:	4252      	negs	r2, r2
 800677c:	f7fb fe90 	bl	80024a0 <__aeabi_dcmpun>
 8006780:	2800      	cmp	r0, #0
 8006782:	d131      	bne.n	80067e8 <_printf_float+0xc8>
 8006784:	2201      	movs	r2, #1
 8006786:	4ba3      	ldr	r3, [pc, #652]	; (8006a14 <_printf_float+0x2f4>)
 8006788:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800678a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800678c:	4252      	negs	r2, r2
 800678e:	f7f9 fe6d 	bl	800046c <__aeabi_dcmple>
 8006792:	2800      	cmp	r0, #0
 8006794:	d128      	bne.n	80067e8 <_printf_float+0xc8>
 8006796:	2200      	movs	r2, #0
 8006798:	2300      	movs	r3, #0
 800679a:	0029      	movs	r1, r5
 800679c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800679e:	f7f9 fe5b 	bl	8000458 <__aeabi_dcmplt>
 80067a2:	2800      	cmp	r0, #0
 80067a4:	d003      	beq.n	80067ae <_printf_float+0x8e>
 80067a6:	0023      	movs	r3, r4
 80067a8:	222d      	movs	r2, #45	; 0x2d
 80067aa:	3343      	adds	r3, #67	; 0x43
 80067ac:	701a      	strb	r2, [r3, #0]
 80067ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067b0:	4d99      	ldr	r5, [pc, #612]	; (8006a18 <_printf_float+0x2f8>)
 80067b2:	2b47      	cmp	r3, #71	; 0x47
 80067b4:	d900      	bls.n	80067b8 <_printf_float+0x98>
 80067b6:	4d99      	ldr	r5, [pc, #612]	; (8006a1c <_printf_float+0x2fc>)
 80067b8:	2303      	movs	r3, #3
 80067ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067bc:	6123      	str	r3, [r4, #16]
 80067be:	3301      	adds	r3, #1
 80067c0:	439a      	bics	r2, r3
 80067c2:	2300      	movs	r3, #0
 80067c4:	6022      	str	r2, [r4, #0]
 80067c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80067c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ca:	0021      	movs	r1, r4
 80067cc:	0038      	movs	r0, r7
 80067ce:	9600      	str	r6, [sp, #0]
 80067d0:	aa13      	add	r2, sp, #76	; 0x4c
 80067d2:	f000 f9e7 	bl	8006ba4 <_printf_common>
 80067d6:	1c43      	adds	r3, r0, #1
 80067d8:	d000      	beq.n	80067dc <_printf_float+0xbc>
 80067da:	e0a2      	b.n	8006922 <_printf_float+0x202>
 80067dc:	2001      	movs	r0, #1
 80067de:	4240      	negs	r0, r0
 80067e0:	b015      	add	sp, #84	; 0x54
 80067e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e4:	3307      	adds	r3, #7
 80067e6:	e7b6      	b.n	8006756 <_printf_float+0x36>
 80067e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80067ea:	002b      	movs	r3, r5
 80067ec:	0010      	movs	r0, r2
 80067ee:	0029      	movs	r1, r5
 80067f0:	f7fb fe56 	bl	80024a0 <__aeabi_dcmpun>
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d00b      	beq.n	8006810 <_printf_float+0xf0>
 80067f8:	2d00      	cmp	r5, #0
 80067fa:	da03      	bge.n	8006804 <_printf_float+0xe4>
 80067fc:	0023      	movs	r3, r4
 80067fe:	222d      	movs	r2, #45	; 0x2d
 8006800:	3343      	adds	r3, #67	; 0x43
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006806:	4d86      	ldr	r5, [pc, #536]	; (8006a20 <_printf_float+0x300>)
 8006808:	2b47      	cmp	r3, #71	; 0x47
 800680a:	d9d5      	bls.n	80067b8 <_printf_float+0x98>
 800680c:	4d85      	ldr	r5, [pc, #532]	; (8006a24 <_printf_float+0x304>)
 800680e:	e7d3      	b.n	80067b8 <_printf_float+0x98>
 8006810:	2220      	movs	r2, #32
 8006812:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006814:	6863      	ldr	r3, [r4, #4]
 8006816:	4391      	bics	r1, r2
 8006818:	910f      	str	r1, [sp, #60]	; 0x3c
 800681a:	1c5a      	adds	r2, r3, #1
 800681c:	d149      	bne.n	80068b2 <_printf_float+0x192>
 800681e:	3307      	adds	r3, #7
 8006820:	6063      	str	r3, [r4, #4]
 8006822:	2380      	movs	r3, #128	; 0x80
 8006824:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006826:	00db      	lsls	r3, r3, #3
 8006828:	4313      	orrs	r3, r2
 800682a:	2200      	movs	r2, #0
 800682c:	9206      	str	r2, [sp, #24]
 800682e:	aa12      	add	r2, sp, #72	; 0x48
 8006830:	9205      	str	r2, [sp, #20]
 8006832:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006834:	a908      	add	r1, sp, #32
 8006836:	9204      	str	r2, [sp, #16]
 8006838:	aa11      	add	r2, sp, #68	; 0x44
 800683a:	9203      	str	r2, [sp, #12]
 800683c:	2223      	movs	r2, #35	; 0x23
 800683e:	6023      	str	r3, [r4, #0]
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	6863      	ldr	r3, [r4, #4]
 8006844:	1852      	adds	r2, r2, r1
 8006846:	9202      	str	r2, [sp, #8]
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	0038      	movs	r0, r7
 800684c:	002b      	movs	r3, r5
 800684e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006850:	f7ff febc 	bl	80065cc <__cvt>
 8006854:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006856:	0005      	movs	r5, r0
 8006858:	9911      	ldr	r1, [sp, #68]	; 0x44
 800685a:	2b47      	cmp	r3, #71	; 0x47
 800685c:	d108      	bne.n	8006870 <_printf_float+0x150>
 800685e:	1ccb      	adds	r3, r1, #3
 8006860:	db02      	blt.n	8006868 <_printf_float+0x148>
 8006862:	6863      	ldr	r3, [r4, #4]
 8006864:	4299      	cmp	r1, r3
 8006866:	dd48      	ble.n	80068fa <_printf_float+0x1da>
 8006868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686a:	3b02      	subs	r3, #2
 800686c:	b2db      	uxtb	r3, r3
 800686e:	930a      	str	r3, [sp, #40]	; 0x28
 8006870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006872:	2b65      	cmp	r3, #101	; 0x65
 8006874:	d824      	bhi.n	80068c0 <_printf_float+0x1a0>
 8006876:	0020      	movs	r0, r4
 8006878:	001a      	movs	r2, r3
 800687a:	3901      	subs	r1, #1
 800687c:	3050      	adds	r0, #80	; 0x50
 800687e:	9111      	str	r1, [sp, #68]	; 0x44
 8006880:	f7ff ff07 	bl	8006692 <__exponent>
 8006884:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006886:	900b      	str	r0, [sp, #44]	; 0x2c
 8006888:	1813      	adds	r3, r2, r0
 800688a:	6123      	str	r3, [r4, #16]
 800688c:	2a01      	cmp	r2, #1
 800688e:	dc02      	bgt.n	8006896 <_printf_float+0x176>
 8006890:	6822      	ldr	r2, [r4, #0]
 8006892:	07d2      	lsls	r2, r2, #31
 8006894:	d501      	bpl.n	800689a <_printf_float+0x17a>
 8006896:	3301      	adds	r3, #1
 8006898:	6123      	str	r3, [r4, #16]
 800689a:	2323      	movs	r3, #35	; 0x23
 800689c:	aa08      	add	r2, sp, #32
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d100      	bne.n	80068a8 <_printf_float+0x188>
 80068a6:	e78f      	b.n	80067c8 <_printf_float+0xa8>
 80068a8:	0023      	movs	r3, r4
 80068aa:	222d      	movs	r2, #45	; 0x2d
 80068ac:	3343      	adds	r3, #67	; 0x43
 80068ae:	701a      	strb	r2, [r3, #0]
 80068b0:	e78a      	b.n	80067c8 <_printf_float+0xa8>
 80068b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068b4:	2a47      	cmp	r2, #71	; 0x47
 80068b6:	d1b4      	bne.n	8006822 <_printf_float+0x102>
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1b2      	bne.n	8006822 <_printf_float+0x102>
 80068bc:	3301      	adds	r3, #1
 80068be:	e7af      	b.n	8006820 <_printf_float+0x100>
 80068c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068c2:	2b66      	cmp	r3, #102	; 0x66
 80068c4:	d11b      	bne.n	80068fe <_printf_float+0x1de>
 80068c6:	6863      	ldr	r3, [r4, #4]
 80068c8:	2900      	cmp	r1, #0
 80068ca:	dd0d      	ble.n	80068e8 <_printf_float+0x1c8>
 80068cc:	6121      	str	r1, [r4, #16]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d102      	bne.n	80068d8 <_printf_float+0x1b8>
 80068d2:	6822      	ldr	r2, [r4, #0]
 80068d4:	07d2      	lsls	r2, r2, #31
 80068d6:	d502      	bpl.n	80068de <_printf_float+0x1be>
 80068d8:	3301      	adds	r3, #1
 80068da:	1859      	adds	r1, r3, r1
 80068dc:	6121      	str	r1, [r4, #16]
 80068de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80068e2:	2300      	movs	r3, #0
 80068e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80068e6:	e7d8      	b.n	800689a <_printf_float+0x17a>
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d103      	bne.n	80068f4 <_printf_float+0x1d4>
 80068ec:	2201      	movs	r2, #1
 80068ee:	6821      	ldr	r1, [r4, #0]
 80068f0:	4211      	tst	r1, r2
 80068f2:	d000      	beq.n	80068f6 <_printf_float+0x1d6>
 80068f4:	1c9a      	adds	r2, r3, #2
 80068f6:	6122      	str	r2, [r4, #16]
 80068f8:	e7f1      	b.n	80068de <_printf_float+0x1be>
 80068fa:	2367      	movs	r3, #103	; 0x67
 80068fc:	930a      	str	r3, [sp, #40]	; 0x28
 80068fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006900:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006902:	4293      	cmp	r3, r2
 8006904:	db06      	blt.n	8006914 <_printf_float+0x1f4>
 8006906:	6822      	ldr	r2, [r4, #0]
 8006908:	6123      	str	r3, [r4, #16]
 800690a:	07d2      	lsls	r2, r2, #31
 800690c:	d5e7      	bpl.n	80068de <_printf_float+0x1be>
 800690e:	3301      	adds	r3, #1
 8006910:	6123      	str	r3, [r4, #16]
 8006912:	e7e4      	b.n	80068de <_printf_float+0x1be>
 8006914:	2101      	movs	r1, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	dc01      	bgt.n	800691e <_printf_float+0x1fe>
 800691a:	1849      	adds	r1, r1, r1
 800691c:	1ac9      	subs	r1, r1, r3
 800691e:	1852      	adds	r2, r2, r1
 8006920:	e7e9      	b.n	80068f6 <_printf_float+0x1d6>
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	0553      	lsls	r3, r2, #21
 8006926:	d407      	bmi.n	8006938 <_printf_float+0x218>
 8006928:	6923      	ldr	r3, [r4, #16]
 800692a:	002a      	movs	r2, r5
 800692c:	0038      	movs	r0, r7
 800692e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006930:	47b0      	blx	r6
 8006932:	1c43      	adds	r3, r0, #1
 8006934:	d128      	bne.n	8006988 <_printf_float+0x268>
 8006936:	e751      	b.n	80067dc <_printf_float+0xbc>
 8006938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800693a:	2b65      	cmp	r3, #101	; 0x65
 800693c:	d800      	bhi.n	8006940 <_printf_float+0x220>
 800693e:	e0e1      	b.n	8006b04 <_printf_float+0x3e4>
 8006940:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006942:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006944:	2200      	movs	r2, #0
 8006946:	2300      	movs	r3, #0
 8006948:	f7f9 fd80 	bl	800044c <__aeabi_dcmpeq>
 800694c:	2800      	cmp	r0, #0
 800694e:	d031      	beq.n	80069b4 <_printf_float+0x294>
 8006950:	2301      	movs	r3, #1
 8006952:	0038      	movs	r0, r7
 8006954:	4a34      	ldr	r2, [pc, #208]	; (8006a28 <_printf_float+0x308>)
 8006956:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006958:	47b0      	blx	r6
 800695a:	1c43      	adds	r3, r0, #1
 800695c:	d100      	bne.n	8006960 <_printf_float+0x240>
 800695e:	e73d      	b.n	80067dc <_printf_float+0xbc>
 8006960:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006962:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006964:	4293      	cmp	r3, r2
 8006966:	db02      	blt.n	800696e <_printf_float+0x24e>
 8006968:	6823      	ldr	r3, [r4, #0]
 800696a:	07db      	lsls	r3, r3, #31
 800696c:	d50c      	bpl.n	8006988 <_printf_float+0x268>
 800696e:	0038      	movs	r0, r7
 8006970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006972:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006974:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006976:	47b0      	blx	r6
 8006978:	2500      	movs	r5, #0
 800697a:	1c43      	adds	r3, r0, #1
 800697c:	d100      	bne.n	8006980 <_printf_float+0x260>
 800697e:	e72d      	b.n	80067dc <_printf_float+0xbc>
 8006980:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006982:	3b01      	subs	r3, #1
 8006984:	42ab      	cmp	r3, r5
 8006986:	dc0a      	bgt.n	800699e <_printf_float+0x27e>
 8006988:	6823      	ldr	r3, [r4, #0]
 800698a:	079b      	lsls	r3, r3, #30
 800698c:	d500      	bpl.n	8006990 <_printf_float+0x270>
 800698e:	e106      	b.n	8006b9e <_printf_float+0x47e>
 8006990:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006992:	68e0      	ldr	r0, [r4, #12]
 8006994:	4298      	cmp	r0, r3
 8006996:	db00      	blt.n	800699a <_printf_float+0x27a>
 8006998:	e722      	b.n	80067e0 <_printf_float+0xc0>
 800699a:	0018      	movs	r0, r3
 800699c:	e720      	b.n	80067e0 <_printf_float+0xc0>
 800699e:	0022      	movs	r2, r4
 80069a0:	2301      	movs	r3, #1
 80069a2:	0038      	movs	r0, r7
 80069a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069a6:	321a      	adds	r2, #26
 80069a8:	47b0      	blx	r6
 80069aa:	1c43      	adds	r3, r0, #1
 80069ac:	d100      	bne.n	80069b0 <_printf_float+0x290>
 80069ae:	e715      	b.n	80067dc <_printf_float+0xbc>
 80069b0:	3501      	adds	r5, #1
 80069b2:	e7e5      	b.n	8006980 <_printf_float+0x260>
 80069b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	dc38      	bgt.n	8006a2c <_printf_float+0x30c>
 80069ba:	2301      	movs	r3, #1
 80069bc:	0038      	movs	r0, r7
 80069be:	4a1a      	ldr	r2, [pc, #104]	; (8006a28 <_printf_float+0x308>)
 80069c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069c2:	47b0      	blx	r6
 80069c4:	1c43      	adds	r3, r0, #1
 80069c6:	d100      	bne.n	80069ca <_printf_float+0x2aa>
 80069c8:	e708      	b.n	80067dc <_printf_float+0xbc>
 80069ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069ce:	4313      	orrs	r3, r2
 80069d0:	d102      	bne.n	80069d8 <_printf_float+0x2b8>
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	07db      	lsls	r3, r3, #31
 80069d6:	d5d7      	bpl.n	8006988 <_printf_float+0x268>
 80069d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069da:	0038      	movs	r0, r7
 80069dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069e0:	47b0      	blx	r6
 80069e2:	1c43      	adds	r3, r0, #1
 80069e4:	d100      	bne.n	80069e8 <_printf_float+0x2c8>
 80069e6:	e6f9      	b.n	80067dc <_printf_float+0xbc>
 80069e8:	2300      	movs	r3, #0
 80069ea:	930a      	str	r3, [sp, #40]	; 0x28
 80069ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069f0:	425b      	negs	r3, r3
 80069f2:	4293      	cmp	r3, r2
 80069f4:	dc01      	bgt.n	80069fa <_printf_float+0x2da>
 80069f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069f8:	e797      	b.n	800692a <_printf_float+0x20a>
 80069fa:	0022      	movs	r2, r4
 80069fc:	2301      	movs	r3, #1
 80069fe:	0038      	movs	r0, r7
 8006a00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a02:	321a      	adds	r2, #26
 8006a04:	47b0      	blx	r6
 8006a06:	1c43      	adds	r3, r0, #1
 8006a08:	d100      	bne.n	8006a0c <_printf_float+0x2ec>
 8006a0a:	e6e7      	b.n	80067dc <_printf_float+0xbc>
 8006a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a0e:	3301      	adds	r3, #1
 8006a10:	e7eb      	b.n	80069ea <_printf_float+0x2ca>
 8006a12:	46c0      	nop			; (mov r8, r8)
 8006a14:	7fefffff 	.word	0x7fefffff
 8006a18:	0800b164 	.word	0x0800b164
 8006a1c:	0800b168 	.word	0x0800b168
 8006a20:	0800b16c 	.word	0x0800b16c
 8006a24:	0800b170 	.word	0x0800b170
 8006a28:	0800b174 	.word	0x0800b174
 8006a2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a30:	920a      	str	r2, [sp, #40]	; 0x28
 8006a32:	429a      	cmp	r2, r3
 8006a34:	dd00      	ble.n	8006a38 <_printf_float+0x318>
 8006a36:	930a      	str	r3, [sp, #40]	; 0x28
 8006a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	dc3c      	bgt.n	8006ab8 <_printf_float+0x398>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	930d      	str	r3, [sp, #52]	; 0x34
 8006a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a44:	43db      	mvns	r3, r3
 8006a46:	17db      	asrs	r3, r3, #31
 8006a48:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a52:	4013      	ands	r3, r2
 8006a54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	dc34      	bgt.n	8006ac8 <_printf_float+0x3a8>
 8006a5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a62:	4293      	cmp	r3, r2
 8006a64:	db3d      	blt.n	8006ae2 <_printf_float+0x3c2>
 8006a66:	6823      	ldr	r3, [r4, #0]
 8006a68:	07db      	lsls	r3, r3, #31
 8006a6a:	d43a      	bmi.n	8006ae2 <_printf_float+0x3c2>
 8006a6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a70:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	1a52      	subs	r2, r2, r1
 8006a76:	920a      	str	r2, [sp, #40]	; 0x28
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	dd00      	ble.n	8006a7e <_printf_float+0x35e>
 8006a7c:	930a      	str	r3, [sp, #40]	; 0x28
 8006a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	dc36      	bgt.n	8006af2 <_printf_float+0x3d2>
 8006a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a86:	2500      	movs	r5, #0
 8006a88:	43db      	mvns	r3, r3
 8006a8a:	17db      	asrs	r3, r3, #31
 8006a8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a94:	1a9b      	subs	r3, r3, r2
 8006a96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a98:	400a      	ands	r2, r1
 8006a9a:	1a9b      	subs	r3, r3, r2
 8006a9c:	42ab      	cmp	r3, r5
 8006a9e:	dc00      	bgt.n	8006aa2 <_printf_float+0x382>
 8006aa0:	e772      	b.n	8006988 <_printf_float+0x268>
 8006aa2:	0022      	movs	r2, r4
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	0038      	movs	r0, r7
 8006aa8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006aaa:	321a      	adds	r2, #26
 8006aac:	47b0      	blx	r6
 8006aae:	1c43      	adds	r3, r0, #1
 8006ab0:	d100      	bne.n	8006ab4 <_printf_float+0x394>
 8006ab2:	e693      	b.n	80067dc <_printf_float+0xbc>
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	e7ea      	b.n	8006a8e <_printf_float+0x36e>
 8006ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aba:	002a      	movs	r2, r5
 8006abc:	0038      	movs	r0, r7
 8006abe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ac0:	47b0      	blx	r6
 8006ac2:	1c43      	adds	r3, r0, #1
 8006ac4:	d1bb      	bne.n	8006a3e <_printf_float+0x31e>
 8006ac6:	e689      	b.n	80067dc <_printf_float+0xbc>
 8006ac8:	0022      	movs	r2, r4
 8006aca:	2301      	movs	r3, #1
 8006acc:	0038      	movs	r0, r7
 8006ace:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ad0:	321a      	adds	r2, #26
 8006ad2:	47b0      	blx	r6
 8006ad4:	1c43      	adds	r3, r0, #1
 8006ad6:	d100      	bne.n	8006ada <_printf_float+0x3ba>
 8006ad8:	e680      	b.n	80067dc <_printf_float+0xbc>
 8006ada:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006adc:	3301      	adds	r3, #1
 8006ade:	930d      	str	r3, [sp, #52]	; 0x34
 8006ae0:	e7b3      	b.n	8006a4a <_printf_float+0x32a>
 8006ae2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ae4:	0038      	movs	r0, r7
 8006ae6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ae8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006aea:	47b0      	blx	r6
 8006aec:	1c43      	adds	r3, r0, #1
 8006aee:	d1bd      	bne.n	8006a6c <_printf_float+0x34c>
 8006af0:	e674      	b.n	80067dc <_printf_float+0xbc>
 8006af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006af4:	0038      	movs	r0, r7
 8006af6:	18ea      	adds	r2, r5, r3
 8006af8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006afc:	47b0      	blx	r6
 8006afe:	1c43      	adds	r3, r0, #1
 8006b00:	d1c0      	bne.n	8006a84 <_printf_float+0x364>
 8006b02:	e66b      	b.n	80067dc <_printf_float+0xbc>
 8006b04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	dc02      	bgt.n	8006b10 <_printf_float+0x3f0>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	421a      	tst	r2, r3
 8006b0e:	d034      	beq.n	8006b7a <_printf_float+0x45a>
 8006b10:	2301      	movs	r3, #1
 8006b12:	002a      	movs	r2, r5
 8006b14:	0038      	movs	r0, r7
 8006b16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b18:	47b0      	blx	r6
 8006b1a:	1c43      	adds	r3, r0, #1
 8006b1c:	d100      	bne.n	8006b20 <_printf_float+0x400>
 8006b1e:	e65d      	b.n	80067dc <_printf_float+0xbc>
 8006b20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b22:	0038      	movs	r0, r7
 8006b24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b28:	47b0      	blx	r6
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d100      	bne.n	8006b30 <_printf_float+0x410>
 8006b2e:	e655      	b.n	80067dc <_printf_float+0xbc>
 8006b30:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006b32:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006b34:	2200      	movs	r2, #0
 8006b36:	2300      	movs	r3, #0
 8006b38:	f7f9 fc88 	bl	800044c <__aeabi_dcmpeq>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	d11a      	bne.n	8006b76 <_printf_float+0x456>
 8006b40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b42:	1c6a      	adds	r2, r5, #1
 8006b44:	3b01      	subs	r3, #1
 8006b46:	0038      	movs	r0, r7
 8006b48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b4a:	47b0      	blx	r6
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	d10e      	bne.n	8006b6e <_printf_float+0x44e>
 8006b50:	e644      	b.n	80067dc <_printf_float+0xbc>
 8006b52:	0022      	movs	r2, r4
 8006b54:	2301      	movs	r3, #1
 8006b56:	0038      	movs	r0, r7
 8006b58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b5a:	321a      	adds	r2, #26
 8006b5c:	47b0      	blx	r6
 8006b5e:	1c43      	adds	r3, r0, #1
 8006b60:	d100      	bne.n	8006b64 <_printf_float+0x444>
 8006b62:	e63b      	b.n	80067dc <_printf_float+0xbc>
 8006b64:	3501      	adds	r5, #1
 8006b66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	42ab      	cmp	r3, r5
 8006b6c:	dcf1      	bgt.n	8006b52 <_printf_float+0x432>
 8006b6e:	0022      	movs	r2, r4
 8006b70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b72:	3250      	adds	r2, #80	; 0x50
 8006b74:	e6da      	b.n	800692c <_printf_float+0x20c>
 8006b76:	2500      	movs	r5, #0
 8006b78:	e7f5      	b.n	8006b66 <_printf_float+0x446>
 8006b7a:	002a      	movs	r2, r5
 8006b7c:	e7e3      	b.n	8006b46 <_printf_float+0x426>
 8006b7e:	0022      	movs	r2, r4
 8006b80:	2301      	movs	r3, #1
 8006b82:	0038      	movs	r0, r7
 8006b84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b86:	3219      	adds	r2, #25
 8006b88:	47b0      	blx	r6
 8006b8a:	1c43      	adds	r3, r0, #1
 8006b8c:	d100      	bne.n	8006b90 <_printf_float+0x470>
 8006b8e:	e625      	b.n	80067dc <_printf_float+0xbc>
 8006b90:	3501      	adds	r5, #1
 8006b92:	68e3      	ldr	r3, [r4, #12]
 8006b94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b96:	1a9b      	subs	r3, r3, r2
 8006b98:	42ab      	cmp	r3, r5
 8006b9a:	dcf0      	bgt.n	8006b7e <_printf_float+0x45e>
 8006b9c:	e6f8      	b.n	8006990 <_printf_float+0x270>
 8006b9e:	2500      	movs	r5, #0
 8006ba0:	e7f7      	b.n	8006b92 <_printf_float+0x472>
 8006ba2:	46c0      	nop			; (mov r8, r8)

08006ba4 <_printf_common>:
 8006ba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ba6:	0015      	movs	r5, r2
 8006ba8:	9301      	str	r3, [sp, #4]
 8006baa:	688a      	ldr	r2, [r1, #8]
 8006bac:	690b      	ldr	r3, [r1, #16]
 8006bae:	000c      	movs	r4, r1
 8006bb0:	9000      	str	r0, [sp, #0]
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	da00      	bge.n	8006bb8 <_printf_common+0x14>
 8006bb6:	0013      	movs	r3, r2
 8006bb8:	0022      	movs	r2, r4
 8006bba:	602b      	str	r3, [r5, #0]
 8006bbc:	3243      	adds	r2, #67	; 0x43
 8006bbe:	7812      	ldrb	r2, [r2, #0]
 8006bc0:	2a00      	cmp	r2, #0
 8006bc2:	d001      	beq.n	8006bc8 <_printf_common+0x24>
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	602b      	str	r3, [r5, #0]
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	069b      	lsls	r3, r3, #26
 8006bcc:	d502      	bpl.n	8006bd4 <_printf_common+0x30>
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	3302      	adds	r3, #2
 8006bd2:	602b      	str	r3, [r5, #0]
 8006bd4:	6822      	ldr	r2, [r4, #0]
 8006bd6:	2306      	movs	r3, #6
 8006bd8:	0017      	movs	r7, r2
 8006bda:	401f      	ands	r7, r3
 8006bdc:	421a      	tst	r2, r3
 8006bde:	d027      	beq.n	8006c30 <_printf_common+0x8c>
 8006be0:	0023      	movs	r3, r4
 8006be2:	3343      	adds	r3, #67	; 0x43
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	1e5a      	subs	r2, r3, #1
 8006be8:	4193      	sbcs	r3, r2
 8006bea:	6822      	ldr	r2, [r4, #0]
 8006bec:	0692      	lsls	r2, r2, #26
 8006bee:	d430      	bmi.n	8006c52 <_printf_common+0xae>
 8006bf0:	0022      	movs	r2, r4
 8006bf2:	9901      	ldr	r1, [sp, #4]
 8006bf4:	9800      	ldr	r0, [sp, #0]
 8006bf6:	9e08      	ldr	r6, [sp, #32]
 8006bf8:	3243      	adds	r2, #67	; 0x43
 8006bfa:	47b0      	blx	r6
 8006bfc:	1c43      	adds	r3, r0, #1
 8006bfe:	d025      	beq.n	8006c4c <_printf_common+0xa8>
 8006c00:	2306      	movs	r3, #6
 8006c02:	6820      	ldr	r0, [r4, #0]
 8006c04:	682a      	ldr	r2, [r5, #0]
 8006c06:	68e1      	ldr	r1, [r4, #12]
 8006c08:	2500      	movs	r5, #0
 8006c0a:	4003      	ands	r3, r0
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	d103      	bne.n	8006c18 <_printf_common+0x74>
 8006c10:	1a8d      	subs	r5, r1, r2
 8006c12:	43eb      	mvns	r3, r5
 8006c14:	17db      	asrs	r3, r3, #31
 8006c16:	401d      	ands	r5, r3
 8006c18:	68a3      	ldr	r3, [r4, #8]
 8006c1a:	6922      	ldr	r2, [r4, #16]
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	dd01      	ble.n	8006c24 <_printf_common+0x80>
 8006c20:	1a9b      	subs	r3, r3, r2
 8006c22:	18ed      	adds	r5, r5, r3
 8006c24:	2700      	movs	r7, #0
 8006c26:	42bd      	cmp	r5, r7
 8006c28:	d120      	bne.n	8006c6c <_printf_common+0xc8>
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	e010      	b.n	8006c50 <_printf_common+0xac>
 8006c2e:	3701      	adds	r7, #1
 8006c30:	68e3      	ldr	r3, [r4, #12]
 8006c32:	682a      	ldr	r2, [r5, #0]
 8006c34:	1a9b      	subs	r3, r3, r2
 8006c36:	42bb      	cmp	r3, r7
 8006c38:	ddd2      	ble.n	8006be0 <_printf_common+0x3c>
 8006c3a:	0022      	movs	r2, r4
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	9901      	ldr	r1, [sp, #4]
 8006c40:	9800      	ldr	r0, [sp, #0]
 8006c42:	9e08      	ldr	r6, [sp, #32]
 8006c44:	3219      	adds	r2, #25
 8006c46:	47b0      	blx	r6
 8006c48:	1c43      	adds	r3, r0, #1
 8006c4a:	d1f0      	bne.n	8006c2e <_printf_common+0x8a>
 8006c4c:	2001      	movs	r0, #1
 8006c4e:	4240      	negs	r0, r0
 8006c50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c52:	2030      	movs	r0, #48	; 0x30
 8006c54:	18e1      	adds	r1, r4, r3
 8006c56:	3143      	adds	r1, #67	; 0x43
 8006c58:	7008      	strb	r0, [r1, #0]
 8006c5a:	0021      	movs	r1, r4
 8006c5c:	1c5a      	adds	r2, r3, #1
 8006c5e:	3145      	adds	r1, #69	; 0x45
 8006c60:	7809      	ldrb	r1, [r1, #0]
 8006c62:	18a2      	adds	r2, r4, r2
 8006c64:	3243      	adds	r2, #67	; 0x43
 8006c66:	3302      	adds	r3, #2
 8006c68:	7011      	strb	r1, [r2, #0]
 8006c6a:	e7c1      	b.n	8006bf0 <_printf_common+0x4c>
 8006c6c:	0022      	movs	r2, r4
 8006c6e:	2301      	movs	r3, #1
 8006c70:	9901      	ldr	r1, [sp, #4]
 8006c72:	9800      	ldr	r0, [sp, #0]
 8006c74:	9e08      	ldr	r6, [sp, #32]
 8006c76:	321a      	adds	r2, #26
 8006c78:	47b0      	blx	r6
 8006c7a:	1c43      	adds	r3, r0, #1
 8006c7c:	d0e6      	beq.n	8006c4c <_printf_common+0xa8>
 8006c7e:	3701      	adds	r7, #1
 8006c80:	e7d1      	b.n	8006c26 <_printf_common+0x82>
	...

08006c84 <_printf_i>:
 8006c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c86:	b08b      	sub	sp, #44	; 0x2c
 8006c88:	9206      	str	r2, [sp, #24]
 8006c8a:	000a      	movs	r2, r1
 8006c8c:	3243      	adds	r2, #67	; 0x43
 8006c8e:	9307      	str	r3, [sp, #28]
 8006c90:	9005      	str	r0, [sp, #20]
 8006c92:	9204      	str	r2, [sp, #16]
 8006c94:	7e0a      	ldrb	r2, [r1, #24]
 8006c96:	000c      	movs	r4, r1
 8006c98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c9a:	2a78      	cmp	r2, #120	; 0x78
 8006c9c:	d807      	bhi.n	8006cae <_printf_i+0x2a>
 8006c9e:	2a62      	cmp	r2, #98	; 0x62
 8006ca0:	d809      	bhi.n	8006cb6 <_printf_i+0x32>
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	d100      	bne.n	8006ca8 <_printf_i+0x24>
 8006ca6:	e0c1      	b.n	8006e2c <_printf_i+0x1a8>
 8006ca8:	2a58      	cmp	r2, #88	; 0x58
 8006caa:	d100      	bne.n	8006cae <_printf_i+0x2a>
 8006cac:	e08c      	b.n	8006dc8 <_printf_i+0x144>
 8006cae:	0026      	movs	r6, r4
 8006cb0:	3642      	adds	r6, #66	; 0x42
 8006cb2:	7032      	strb	r2, [r6, #0]
 8006cb4:	e022      	b.n	8006cfc <_printf_i+0x78>
 8006cb6:	0010      	movs	r0, r2
 8006cb8:	3863      	subs	r0, #99	; 0x63
 8006cba:	2815      	cmp	r0, #21
 8006cbc:	d8f7      	bhi.n	8006cae <_printf_i+0x2a>
 8006cbe:	f7f9 fa35 	bl	800012c <__gnu_thumb1_case_shi>
 8006cc2:	0016      	.short	0x0016
 8006cc4:	fff6001f 	.word	0xfff6001f
 8006cc8:	fff6fff6 	.word	0xfff6fff6
 8006ccc:	001ffff6 	.word	0x001ffff6
 8006cd0:	fff6fff6 	.word	0xfff6fff6
 8006cd4:	fff6fff6 	.word	0xfff6fff6
 8006cd8:	003600a8 	.word	0x003600a8
 8006cdc:	fff6009a 	.word	0xfff6009a
 8006ce0:	00b9fff6 	.word	0x00b9fff6
 8006ce4:	0036fff6 	.word	0x0036fff6
 8006ce8:	fff6fff6 	.word	0xfff6fff6
 8006cec:	009e      	.short	0x009e
 8006cee:	0026      	movs	r6, r4
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	3642      	adds	r6, #66	; 0x42
 8006cf4:	1d11      	adds	r1, r2, #4
 8006cf6:	6019      	str	r1, [r3, #0]
 8006cf8:	6813      	ldr	r3, [r2, #0]
 8006cfa:	7033      	strb	r3, [r6, #0]
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e0a7      	b.n	8006e50 <_printf_i+0x1cc>
 8006d00:	6808      	ldr	r0, [r1, #0]
 8006d02:	6819      	ldr	r1, [r3, #0]
 8006d04:	1d0a      	adds	r2, r1, #4
 8006d06:	0605      	lsls	r5, r0, #24
 8006d08:	d50b      	bpl.n	8006d22 <_printf_i+0x9e>
 8006d0a:	680d      	ldr	r5, [r1, #0]
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	2d00      	cmp	r5, #0
 8006d10:	da03      	bge.n	8006d1a <_printf_i+0x96>
 8006d12:	232d      	movs	r3, #45	; 0x2d
 8006d14:	9a04      	ldr	r2, [sp, #16]
 8006d16:	426d      	negs	r5, r5
 8006d18:	7013      	strb	r3, [r2, #0]
 8006d1a:	4b61      	ldr	r3, [pc, #388]	; (8006ea0 <_printf_i+0x21c>)
 8006d1c:	270a      	movs	r7, #10
 8006d1e:	9303      	str	r3, [sp, #12]
 8006d20:	e01b      	b.n	8006d5a <_printf_i+0xd6>
 8006d22:	680d      	ldr	r5, [r1, #0]
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	0641      	lsls	r1, r0, #25
 8006d28:	d5f1      	bpl.n	8006d0e <_printf_i+0x8a>
 8006d2a:	b22d      	sxth	r5, r5
 8006d2c:	e7ef      	b.n	8006d0e <_printf_i+0x8a>
 8006d2e:	680d      	ldr	r5, [r1, #0]
 8006d30:	6819      	ldr	r1, [r3, #0]
 8006d32:	1d08      	adds	r0, r1, #4
 8006d34:	6018      	str	r0, [r3, #0]
 8006d36:	062e      	lsls	r6, r5, #24
 8006d38:	d501      	bpl.n	8006d3e <_printf_i+0xba>
 8006d3a:	680d      	ldr	r5, [r1, #0]
 8006d3c:	e003      	b.n	8006d46 <_printf_i+0xc2>
 8006d3e:	066d      	lsls	r5, r5, #25
 8006d40:	d5fb      	bpl.n	8006d3a <_printf_i+0xb6>
 8006d42:	680d      	ldr	r5, [r1, #0]
 8006d44:	b2ad      	uxth	r5, r5
 8006d46:	4b56      	ldr	r3, [pc, #344]	; (8006ea0 <_printf_i+0x21c>)
 8006d48:	2708      	movs	r7, #8
 8006d4a:	9303      	str	r3, [sp, #12]
 8006d4c:	2a6f      	cmp	r2, #111	; 0x6f
 8006d4e:	d000      	beq.n	8006d52 <_printf_i+0xce>
 8006d50:	3702      	adds	r7, #2
 8006d52:	0023      	movs	r3, r4
 8006d54:	2200      	movs	r2, #0
 8006d56:	3343      	adds	r3, #67	; 0x43
 8006d58:	701a      	strb	r2, [r3, #0]
 8006d5a:	6863      	ldr	r3, [r4, #4]
 8006d5c:	60a3      	str	r3, [r4, #8]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	db03      	blt.n	8006d6a <_printf_i+0xe6>
 8006d62:	2204      	movs	r2, #4
 8006d64:	6821      	ldr	r1, [r4, #0]
 8006d66:	4391      	bics	r1, r2
 8006d68:	6021      	str	r1, [r4, #0]
 8006d6a:	2d00      	cmp	r5, #0
 8006d6c:	d102      	bne.n	8006d74 <_printf_i+0xf0>
 8006d6e:	9e04      	ldr	r6, [sp, #16]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00c      	beq.n	8006d8e <_printf_i+0x10a>
 8006d74:	9e04      	ldr	r6, [sp, #16]
 8006d76:	0028      	movs	r0, r5
 8006d78:	0039      	movs	r1, r7
 8006d7a:	f7f9 fa67 	bl	800024c <__aeabi_uidivmod>
 8006d7e:	9b03      	ldr	r3, [sp, #12]
 8006d80:	3e01      	subs	r6, #1
 8006d82:	5c5b      	ldrb	r3, [r3, r1]
 8006d84:	7033      	strb	r3, [r6, #0]
 8006d86:	002b      	movs	r3, r5
 8006d88:	0005      	movs	r5, r0
 8006d8a:	429f      	cmp	r7, r3
 8006d8c:	d9f3      	bls.n	8006d76 <_printf_i+0xf2>
 8006d8e:	2f08      	cmp	r7, #8
 8006d90:	d109      	bne.n	8006da6 <_printf_i+0x122>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	07db      	lsls	r3, r3, #31
 8006d96:	d506      	bpl.n	8006da6 <_printf_i+0x122>
 8006d98:	6863      	ldr	r3, [r4, #4]
 8006d9a:	6922      	ldr	r2, [r4, #16]
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	dc02      	bgt.n	8006da6 <_printf_i+0x122>
 8006da0:	2330      	movs	r3, #48	; 0x30
 8006da2:	3e01      	subs	r6, #1
 8006da4:	7033      	strb	r3, [r6, #0]
 8006da6:	9b04      	ldr	r3, [sp, #16]
 8006da8:	1b9b      	subs	r3, r3, r6
 8006daa:	6123      	str	r3, [r4, #16]
 8006dac:	9b07      	ldr	r3, [sp, #28]
 8006dae:	0021      	movs	r1, r4
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	9805      	ldr	r0, [sp, #20]
 8006db4:	9b06      	ldr	r3, [sp, #24]
 8006db6:	aa09      	add	r2, sp, #36	; 0x24
 8006db8:	f7ff fef4 	bl	8006ba4 <_printf_common>
 8006dbc:	1c43      	adds	r3, r0, #1
 8006dbe:	d14c      	bne.n	8006e5a <_printf_i+0x1d6>
 8006dc0:	2001      	movs	r0, #1
 8006dc2:	4240      	negs	r0, r0
 8006dc4:	b00b      	add	sp, #44	; 0x2c
 8006dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dc8:	3145      	adds	r1, #69	; 0x45
 8006dca:	700a      	strb	r2, [r1, #0]
 8006dcc:	4a34      	ldr	r2, [pc, #208]	; (8006ea0 <_printf_i+0x21c>)
 8006dce:	9203      	str	r2, [sp, #12]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	6821      	ldr	r1, [r4, #0]
 8006dd4:	ca20      	ldmia	r2!, {r5}
 8006dd6:	601a      	str	r2, [r3, #0]
 8006dd8:	0608      	lsls	r0, r1, #24
 8006dda:	d516      	bpl.n	8006e0a <_printf_i+0x186>
 8006ddc:	07cb      	lsls	r3, r1, #31
 8006dde:	d502      	bpl.n	8006de6 <_printf_i+0x162>
 8006de0:	2320      	movs	r3, #32
 8006de2:	4319      	orrs	r1, r3
 8006de4:	6021      	str	r1, [r4, #0]
 8006de6:	2710      	movs	r7, #16
 8006de8:	2d00      	cmp	r5, #0
 8006dea:	d1b2      	bne.n	8006d52 <_printf_i+0xce>
 8006dec:	2320      	movs	r3, #32
 8006dee:	6822      	ldr	r2, [r4, #0]
 8006df0:	439a      	bics	r2, r3
 8006df2:	6022      	str	r2, [r4, #0]
 8006df4:	e7ad      	b.n	8006d52 <_printf_i+0xce>
 8006df6:	2220      	movs	r2, #32
 8006df8:	6809      	ldr	r1, [r1, #0]
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	6022      	str	r2, [r4, #0]
 8006dfe:	0022      	movs	r2, r4
 8006e00:	2178      	movs	r1, #120	; 0x78
 8006e02:	3245      	adds	r2, #69	; 0x45
 8006e04:	7011      	strb	r1, [r2, #0]
 8006e06:	4a27      	ldr	r2, [pc, #156]	; (8006ea4 <_printf_i+0x220>)
 8006e08:	e7e1      	b.n	8006dce <_printf_i+0x14a>
 8006e0a:	0648      	lsls	r0, r1, #25
 8006e0c:	d5e6      	bpl.n	8006ddc <_printf_i+0x158>
 8006e0e:	b2ad      	uxth	r5, r5
 8006e10:	e7e4      	b.n	8006ddc <_printf_i+0x158>
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	680d      	ldr	r5, [r1, #0]
 8006e16:	1d10      	adds	r0, r2, #4
 8006e18:	6949      	ldr	r1, [r1, #20]
 8006e1a:	6018      	str	r0, [r3, #0]
 8006e1c:	6813      	ldr	r3, [r2, #0]
 8006e1e:	062e      	lsls	r6, r5, #24
 8006e20:	d501      	bpl.n	8006e26 <_printf_i+0x1a2>
 8006e22:	6019      	str	r1, [r3, #0]
 8006e24:	e002      	b.n	8006e2c <_printf_i+0x1a8>
 8006e26:	066d      	lsls	r5, r5, #25
 8006e28:	d5fb      	bpl.n	8006e22 <_printf_i+0x19e>
 8006e2a:	8019      	strh	r1, [r3, #0]
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	9e04      	ldr	r6, [sp, #16]
 8006e30:	6123      	str	r3, [r4, #16]
 8006e32:	e7bb      	b.n	8006dac <_printf_i+0x128>
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	1d11      	adds	r1, r2, #4
 8006e38:	6019      	str	r1, [r3, #0]
 8006e3a:	6816      	ldr	r6, [r2, #0]
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	0030      	movs	r0, r6
 8006e40:	6862      	ldr	r2, [r4, #4]
 8006e42:	f002 fb5d 	bl	8009500 <memchr>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d001      	beq.n	8006e4e <_printf_i+0x1ca>
 8006e4a:	1b80      	subs	r0, r0, r6
 8006e4c:	6060      	str	r0, [r4, #4]
 8006e4e:	6863      	ldr	r3, [r4, #4]
 8006e50:	6123      	str	r3, [r4, #16]
 8006e52:	2300      	movs	r3, #0
 8006e54:	9a04      	ldr	r2, [sp, #16]
 8006e56:	7013      	strb	r3, [r2, #0]
 8006e58:	e7a8      	b.n	8006dac <_printf_i+0x128>
 8006e5a:	6923      	ldr	r3, [r4, #16]
 8006e5c:	0032      	movs	r2, r6
 8006e5e:	9906      	ldr	r1, [sp, #24]
 8006e60:	9805      	ldr	r0, [sp, #20]
 8006e62:	9d07      	ldr	r5, [sp, #28]
 8006e64:	47a8      	blx	r5
 8006e66:	1c43      	adds	r3, r0, #1
 8006e68:	d0aa      	beq.n	8006dc0 <_printf_i+0x13c>
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	079b      	lsls	r3, r3, #30
 8006e6e:	d415      	bmi.n	8006e9c <_printf_i+0x218>
 8006e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e72:	68e0      	ldr	r0, [r4, #12]
 8006e74:	4298      	cmp	r0, r3
 8006e76:	daa5      	bge.n	8006dc4 <_printf_i+0x140>
 8006e78:	0018      	movs	r0, r3
 8006e7a:	e7a3      	b.n	8006dc4 <_printf_i+0x140>
 8006e7c:	0022      	movs	r2, r4
 8006e7e:	2301      	movs	r3, #1
 8006e80:	9906      	ldr	r1, [sp, #24]
 8006e82:	9805      	ldr	r0, [sp, #20]
 8006e84:	9e07      	ldr	r6, [sp, #28]
 8006e86:	3219      	adds	r2, #25
 8006e88:	47b0      	blx	r6
 8006e8a:	1c43      	adds	r3, r0, #1
 8006e8c:	d098      	beq.n	8006dc0 <_printf_i+0x13c>
 8006e8e:	3501      	adds	r5, #1
 8006e90:	68e3      	ldr	r3, [r4, #12]
 8006e92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e94:	1a9b      	subs	r3, r3, r2
 8006e96:	42ab      	cmp	r3, r5
 8006e98:	dcf0      	bgt.n	8006e7c <_printf_i+0x1f8>
 8006e9a:	e7e9      	b.n	8006e70 <_printf_i+0x1ec>
 8006e9c:	2500      	movs	r5, #0
 8006e9e:	e7f7      	b.n	8006e90 <_printf_i+0x20c>
 8006ea0:	0800b176 	.word	0x0800b176
 8006ea4:	0800b187 	.word	0x0800b187

08006ea8 <_scanf_float>:
 8006ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eaa:	b08b      	sub	sp, #44	; 0x2c
 8006eac:	0015      	movs	r5, r2
 8006eae:	9001      	str	r0, [sp, #4]
 8006eb0:	22ae      	movs	r2, #174	; 0xae
 8006eb2:	2000      	movs	r0, #0
 8006eb4:	9306      	str	r3, [sp, #24]
 8006eb6:	688b      	ldr	r3, [r1, #8]
 8006eb8:	000e      	movs	r6, r1
 8006eba:	1e59      	subs	r1, r3, #1
 8006ebc:	0052      	lsls	r2, r2, #1
 8006ebe:	9005      	str	r0, [sp, #20]
 8006ec0:	4291      	cmp	r1, r2
 8006ec2:	d905      	bls.n	8006ed0 <_scanf_float+0x28>
 8006ec4:	3b5e      	subs	r3, #94	; 0x5e
 8006ec6:	3bff      	subs	r3, #255	; 0xff
 8006ec8:	9305      	str	r3, [sp, #20]
 8006eca:	235e      	movs	r3, #94	; 0x5e
 8006ecc:	33ff      	adds	r3, #255	; 0xff
 8006ece:	60b3      	str	r3, [r6, #8]
 8006ed0:	23f0      	movs	r3, #240	; 0xf0
 8006ed2:	6832      	ldr	r2, [r6, #0]
 8006ed4:	00db      	lsls	r3, r3, #3
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	6033      	str	r3, [r6, #0]
 8006eda:	0033      	movs	r3, r6
 8006edc:	2400      	movs	r4, #0
 8006ede:	331c      	adds	r3, #28
 8006ee0:	001f      	movs	r7, r3
 8006ee2:	9303      	str	r3, [sp, #12]
 8006ee4:	9402      	str	r4, [sp, #8]
 8006ee6:	9408      	str	r4, [sp, #32]
 8006ee8:	9407      	str	r4, [sp, #28]
 8006eea:	9400      	str	r4, [sp, #0]
 8006eec:	9404      	str	r4, [sp, #16]
 8006eee:	68b2      	ldr	r2, [r6, #8]
 8006ef0:	2a00      	cmp	r2, #0
 8006ef2:	d00a      	beq.n	8006f0a <_scanf_float+0x62>
 8006ef4:	682b      	ldr	r3, [r5, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	2b4e      	cmp	r3, #78	; 0x4e
 8006efa:	d844      	bhi.n	8006f86 <_scanf_float+0xde>
 8006efc:	0018      	movs	r0, r3
 8006efe:	2b40      	cmp	r3, #64	; 0x40
 8006f00:	d82c      	bhi.n	8006f5c <_scanf_float+0xb4>
 8006f02:	382b      	subs	r0, #43	; 0x2b
 8006f04:	b2c1      	uxtb	r1, r0
 8006f06:	290e      	cmp	r1, #14
 8006f08:	d92a      	bls.n	8006f60 <_scanf_float+0xb8>
 8006f0a:	9b00      	ldr	r3, [sp, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d003      	beq.n	8006f18 <_scanf_float+0x70>
 8006f10:	6832      	ldr	r2, [r6, #0]
 8006f12:	4ba4      	ldr	r3, [pc, #656]	; (80071a4 <_scanf_float+0x2fc>)
 8006f14:	4013      	ands	r3, r2
 8006f16:	6033      	str	r3, [r6, #0]
 8006f18:	9b02      	ldr	r3, [sp, #8]
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d900      	bls.n	8006f22 <_scanf_float+0x7a>
 8006f20:	e0f9      	b.n	8007116 <_scanf_float+0x26e>
 8006f22:	24be      	movs	r4, #190	; 0xbe
 8006f24:	0064      	lsls	r4, r4, #1
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	429f      	cmp	r7, r3
 8006f2a:	d900      	bls.n	8006f2e <_scanf_float+0x86>
 8006f2c:	e0e9      	b.n	8007102 <_scanf_float+0x25a>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	9302      	str	r3, [sp, #8]
 8006f32:	e185      	b.n	8007240 <_scanf_float+0x398>
 8006f34:	0018      	movs	r0, r3
 8006f36:	3861      	subs	r0, #97	; 0x61
 8006f38:	280d      	cmp	r0, #13
 8006f3a:	d8e6      	bhi.n	8006f0a <_scanf_float+0x62>
 8006f3c:	f7f9 f8f6 	bl	800012c <__gnu_thumb1_case_shi>
 8006f40:	ffe50083 	.word	0xffe50083
 8006f44:	ffe5ffe5 	.word	0xffe5ffe5
 8006f48:	00a200b6 	.word	0x00a200b6
 8006f4c:	ffe5ffe5 	.word	0xffe5ffe5
 8006f50:	ffe50089 	.word	0xffe50089
 8006f54:	ffe5ffe5 	.word	0xffe5ffe5
 8006f58:	0065ffe5 	.word	0x0065ffe5
 8006f5c:	3841      	subs	r0, #65	; 0x41
 8006f5e:	e7eb      	b.n	8006f38 <_scanf_float+0x90>
 8006f60:	280e      	cmp	r0, #14
 8006f62:	d8d2      	bhi.n	8006f0a <_scanf_float+0x62>
 8006f64:	f7f9 f8e2 	bl	800012c <__gnu_thumb1_case_shi>
 8006f68:	ffd1004b 	.word	0xffd1004b
 8006f6c:	0098004b 	.word	0x0098004b
 8006f70:	0020ffd1 	.word	0x0020ffd1
 8006f74:	00400040 	.word	0x00400040
 8006f78:	00400040 	.word	0x00400040
 8006f7c:	00400040 	.word	0x00400040
 8006f80:	00400040 	.word	0x00400040
 8006f84:	0040      	.short	0x0040
 8006f86:	2b6e      	cmp	r3, #110	; 0x6e
 8006f88:	d809      	bhi.n	8006f9e <_scanf_float+0xf6>
 8006f8a:	2b60      	cmp	r3, #96	; 0x60
 8006f8c:	d8d2      	bhi.n	8006f34 <_scanf_float+0x8c>
 8006f8e:	2b54      	cmp	r3, #84	; 0x54
 8006f90:	d07d      	beq.n	800708e <_scanf_float+0x1e6>
 8006f92:	2b59      	cmp	r3, #89	; 0x59
 8006f94:	d1b9      	bne.n	8006f0a <_scanf_float+0x62>
 8006f96:	2c07      	cmp	r4, #7
 8006f98:	d1b7      	bne.n	8006f0a <_scanf_float+0x62>
 8006f9a:	2408      	movs	r4, #8
 8006f9c:	e02c      	b.n	8006ff8 <_scanf_float+0x150>
 8006f9e:	2b74      	cmp	r3, #116	; 0x74
 8006fa0:	d075      	beq.n	800708e <_scanf_float+0x1e6>
 8006fa2:	2b79      	cmp	r3, #121	; 0x79
 8006fa4:	d0f7      	beq.n	8006f96 <_scanf_float+0xee>
 8006fa6:	e7b0      	b.n	8006f0a <_scanf_float+0x62>
 8006fa8:	6831      	ldr	r1, [r6, #0]
 8006faa:	05c8      	lsls	r0, r1, #23
 8006fac:	d51c      	bpl.n	8006fe8 <_scanf_float+0x140>
 8006fae:	2380      	movs	r3, #128	; 0x80
 8006fb0:	4399      	bics	r1, r3
 8006fb2:	9b00      	ldr	r3, [sp, #0]
 8006fb4:	6031      	str	r1, [r6, #0]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	9b05      	ldr	r3, [sp, #20]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d003      	beq.n	8006fc8 <_scanf_float+0x120>
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	3201      	adds	r2, #1
 8006fc4:	9305      	str	r3, [sp, #20]
 8006fc6:	60b2      	str	r2, [r6, #8]
 8006fc8:	68b3      	ldr	r3, [r6, #8]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	60b3      	str	r3, [r6, #8]
 8006fce:	6933      	ldr	r3, [r6, #16]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	6133      	str	r3, [r6, #16]
 8006fd4:	686b      	ldr	r3, [r5, #4]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	606b      	str	r3, [r5, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	dc00      	bgt.n	8006fe0 <_scanf_float+0x138>
 8006fde:	e086      	b.n	80070ee <_scanf_float+0x246>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	602b      	str	r3, [r5, #0]
 8006fe6:	e782      	b.n	8006eee <_scanf_float+0x46>
 8006fe8:	9a02      	ldr	r2, [sp, #8]
 8006fea:	1912      	adds	r2, r2, r4
 8006fec:	2a00      	cmp	r2, #0
 8006fee:	d18c      	bne.n	8006f0a <_scanf_float+0x62>
 8006ff0:	4a6d      	ldr	r2, [pc, #436]	; (80071a8 <_scanf_float+0x300>)
 8006ff2:	6831      	ldr	r1, [r6, #0]
 8006ff4:	400a      	ands	r2, r1
 8006ff6:	6032      	str	r2, [r6, #0]
 8006ff8:	703b      	strb	r3, [r7, #0]
 8006ffa:	3701      	adds	r7, #1
 8006ffc:	e7e4      	b.n	8006fc8 <_scanf_float+0x120>
 8006ffe:	2180      	movs	r1, #128	; 0x80
 8007000:	6832      	ldr	r2, [r6, #0]
 8007002:	420a      	tst	r2, r1
 8007004:	d081      	beq.n	8006f0a <_scanf_float+0x62>
 8007006:	438a      	bics	r2, r1
 8007008:	e7f5      	b.n	8006ff6 <_scanf_float+0x14e>
 800700a:	9a02      	ldr	r2, [sp, #8]
 800700c:	2a00      	cmp	r2, #0
 800700e:	d10f      	bne.n	8007030 <_scanf_float+0x188>
 8007010:	9a00      	ldr	r2, [sp, #0]
 8007012:	2a00      	cmp	r2, #0
 8007014:	d10f      	bne.n	8007036 <_scanf_float+0x18e>
 8007016:	6832      	ldr	r2, [r6, #0]
 8007018:	21e0      	movs	r1, #224	; 0xe0
 800701a:	0010      	movs	r0, r2
 800701c:	00c9      	lsls	r1, r1, #3
 800701e:	4008      	ands	r0, r1
 8007020:	4288      	cmp	r0, r1
 8007022:	d108      	bne.n	8007036 <_scanf_float+0x18e>
 8007024:	4961      	ldr	r1, [pc, #388]	; (80071ac <_scanf_float+0x304>)
 8007026:	400a      	ands	r2, r1
 8007028:	6032      	str	r2, [r6, #0]
 800702a:	2201      	movs	r2, #1
 800702c:	9202      	str	r2, [sp, #8]
 800702e:	e7e3      	b.n	8006ff8 <_scanf_float+0x150>
 8007030:	9a02      	ldr	r2, [sp, #8]
 8007032:	2a02      	cmp	r2, #2
 8007034:	d059      	beq.n	80070ea <_scanf_float+0x242>
 8007036:	2c01      	cmp	r4, #1
 8007038:	d002      	beq.n	8007040 <_scanf_float+0x198>
 800703a:	2c04      	cmp	r4, #4
 800703c:	d000      	beq.n	8007040 <_scanf_float+0x198>
 800703e:	e764      	b.n	8006f0a <_scanf_float+0x62>
 8007040:	3401      	adds	r4, #1
 8007042:	b2e4      	uxtb	r4, r4
 8007044:	e7d8      	b.n	8006ff8 <_scanf_float+0x150>
 8007046:	9a02      	ldr	r2, [sp, #8]
 8007048:	2a01      	cmp	r2, #1
 800704a:	d000      	beq.n	800704e <_scanf_float+0x1a6>
 800704c:	e75d      	b.n	8006f0a <_scanf_float+0x62>
 800704e:	2202      	movs	r2, #2
 8007050:	e7ec      	b.n	800702c <_scanf_float+0x184>
 8007052:	2c00      	cmp	r4, #0
 8007054:	d110      	bne.n	8007078 <_scanf_float+0x1d0>
 8007056:	9a00      	ldr	r2, [sp, #0]
 8007058:	2a00      	cmp	r2, #0
 800705a:	d000      	beq.n	800705e <_scanf_float+0x1b6>
 800705c:	e758      	b.n	8006f10 <_scanf_float+0x68>
 800705e:	6832      	ldr	r2, [r6, #0]
 8007060:	21e0      	movs	r1, #224	; 0xe0
 8007062:	0010      	movs	r0, r2
 8007064:	00c9      	lsls	r1, r1, #3
 8007066:	4008      	ands	r0, r1
 8007068:	4288      	cmp	r0, r1
 800706a:	d000      	beq.n	800706e <_scanf_float+0x1c6>
 800706c:	e754      	b.n	8006f18 <_scanf_float+0x70>
 800706e:	494f      	ldr	r1, [pc, #316]	; (80071ac <_scanf_float+0x304>)
 8007070:	3401      	adds	r4, #1
 8007072:	400a      	ands	r2, r1
 8007074:	6032      	str	r2, [r6, #0]
 8007076:	e7bf      	b.n	8006ff8 <_scanf_float+0x150>
 8007078:	21fd      	movs	r1, #253	; 0xfd
 800707a:	1ee2      	subs	r2, r4, #3
 800707c:	420a      	tst	r2, r1
 800707e:	d000      	beq.n	8007082 <_scanf_float+0x1da>
 8007080:	e743      	b.n	8006f0a <_scanf_float+0x62>
 8007082:	e7dd      	b.n	8007040 <_scanf_float+0x198>
 8007084:	2c02      	cmp	r4, #2
 8007086:	d000      	beq.n	800708a <_scanf_float+0x1e2>
 8007088:	e73f      	b.n	8006f0a <_scanf_float+0x62>
 800708a:	2403      	movs	r4, #3
 800708c:	e7b4      	b.n	8006ff8 <_scanf_float+0x150>
 800708e:	2c06      	cmp	r4, #6
 8007090:	d000      	beq.n	8007094 <_scanf_float+0x1ec>
 8007092:	e73a      	b.n	8006f0a <_scanf_float+0x62>
 8007094:	2407      	movs	r4, #7
 8007096:	e7af      	b.n	8006ff8 <_scanf_float+0x150>
 8007098:	6832      	ldr	r2, [r6, #0]
 800709a:	0591      	lsls	r1, r2, #22
 800709c:	d400      	bmi.n	80070a0 <_scanf_float+0x1f8>
 800709e:	e734      	b.n	8006f0a <_scanf_float+0x62>
 80070a0:	4943      	ldr	r1, [pc, #268]	; (80071b0 <_scanf_float+0x308>)
 80070a2:	400a      	ands	r2, r1
 80070a4:	6032      	str	r2, [r6, #0]
 80070a6:	9a00      	ldr	r2, [sp, #0]
 80070a8:	9204      	str	r2, [sp, #16]
 80070aa:	e7a5      	b.n	8006ff8 <_scanf_float+0x150>
 80070ac:	21a0      	movs	r1, #160	; 0xa0
 80070ae:	2080      	movs	r0, #128	; 0x80
 80070b0:	6832      	ldr	r2, [r6, #0]
 80070b2:	00c9      	lsls	r1, r1, #3
 80070b4:	4011      	ands	r1, r2
 80070b6:	00c0      	lsls	r0, r0, #3
 80070b8:	4281      	cmp	r1, r0
 80070ba:	d006      	beq.n	80070ca <_scanf_float+0x222>
 80070bc:	4202      	tst	r2, r0
 80070be:	d100      	bne.n	80070c2 <_scanf_float+0x21a>
 80070c0:	e723      	b.n	8006f0a <_scanf_float+0x62>
 80070c2:	9900      	ldr	r1, [sp, #0]
 80070c4:	2900      	cmp	r1, #0
 80070c6:	d100      	bne.n	80070ca <_scanf_float+0x222>
 80070c8:	e726      	b.n	8006f18 <_scanf_float+0x70>
 80070ca:	0591      	lsls	r1, r2, #22
 80070cc:	d404      	bmi.n	80070d8 <_scanf_float+0x230>
 80070ce:	9900      	ldr	r1, [sp, #0]
 80070d0:	9804      	ldr	r0, [sp, #16]
 80070d2:	9708      	str	r7, [sp, #32]
 80070d4:	1a09      	subs	r1, r1, r0
 80070d6:	9107      	str	r1, [sp, #28]
 80070d8:	4934      	ldr	r1, [pc, #208]	; (80071ac <_scanf_float+0x304>)
 80070da:	400a      	ands	r2, r1
 80070dc:	21c0      	movs	r1, #192	; 0xc0
 80070de:	0049      	lsls	r1, r1, #1
 80070e0:	430a      	orrs	r2, r1
 80070e2:	6032      	str	r2, [r6, #0]
 80070e4:	2200      	movs	r2, #0
 80070e6:	9200      	str	r2, [sp, #0]
 80070e8:	e786      	b.n	8006ff8 <_scanf_float+0x150>
 80070ea:	2203      	movs	r2, #3
 80070ec:	e79e      	b.n	800702c <_scanf_float+0x184>
 80070ee:	23c0      	movs	r3, #192	; 0xc0
 80070f0:	005b      	lsls	r3, r3, #1
 80070f2:	0029      	movs	r1, r5
 80070f4:	58f3      	ldr	r3, [r6, r3]
 80070f6:	9801      	ldr	r0, [sp, #4]
 80070f8:	4798      	blx	r3
 80070fa:	2800      	cmp	r0, #0
 80070fc:	d100      	bne.n	8007100 <_scanf_float+0x258>
 80070fe:	e6f6      	b.n	8006eee <_scanf_float+0x46>
 8007100:	e703      	b.n	8006f0a <_scanf_float+0x62>
 8007102:	3f01      	subs	r7, #1
 8007104:	5933      	ldr	r3, [r6, r4]
 8007106:	002a      	movs	r2, r5
 8007108:	7839      	ldrb	r1, [r7, #0]
 800710a:	9801      	ldr	r0, [sp, #4]
 800710c:	4798      	blx	r3
 800710e:	6933      	ldr	r3, [r6, #16]
 8007110:	3b01      	subs	r3, #1
 8007112:	6133      	str	r3, [r6, #16]
 8007114:	e707      	b.n	8006f26 <_scanf_float+0x7e>
 8007116:	1e63      	subs	r3, r4, #1
 8007118:	2b06      	cmp	r3, #6
 800711a:	d80e      	bhi.n	800713a <_scanf_float+0x292>
 800711c:	9702      	str	r7, [sp, #8]
 800711e:	2c02      	cmp	r4, #2
 8007120:	d920      	bls.n	8007164 <_scanf_float+0x2bc>
 8007122:	1be3      	subs	r3, r4, r7
 8007124:	b2db      	uxtb	r3, r3
 8007126:	9305      	str	r3, [sp, #20]
 8007128:	9b02      	ldr	r3, [sp, #8]
 800712a:	9a05      	ldr	r2, [sp, #20]
 800712c:	189b      	adds	r3, r3, r2
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b03      	cmp	r3, #3
 8007132:	d827      	bhi.n	8007184 <_scanf_float+0x2dc>
 8007134:	3c03      	subs	r4, #3
 8007136:	b2e4      	uxtb	r4, r4
 8007138:	1b3f      	subs	r7, r7, r4
 800713a:	6833      	ldr	r3, [r6, #0]
 800713c:	05da      	lsls	r2, r3, #23
 800713e:	d554      	bpl.n	80071ea <_scanf_float+0x342>
 8007140:	055b      	lsls	r3, r3, #21
 8007142:	d537      	bpl.n	80071b4 <_scanf_float+0x30c>
 8007144:	24be      	movs	r4, #190	; 0xbe
 8007146:	0064      	lsls	r4, r4, #1
 8007148:	9b03      	ldr	r3, [sp, #12]
 800714a:	429f      	cmp	r7, r3
 800714c:	d800      	bhi.n	8007150 <_scanf_float+0x2a8>
 800714e:	e6ee      	b.n	8006f2e <_scanf_float+0x86>
 8007150:	3f01      	subs	r7, #1
 8007152:	5933      	ldr	r3, [r6, r4]
 8007154:	002a      	movs	r2, r5
 8007156:	7839      	ldrb	r1, [r7, #0]
 8007158:	9801      	ldr	r0, [sp, #4]
 800715a:	4798      	blx	r3
 800715c:	6933      	ldr	r3, [r6, #16]
 800715e:	3b01      	subs	r3, #1
 8007160:	6133      	str	r3, [r6, #16]
 8007162:	e7f1      	b.n	8007148 <_scanf_float+0x2a0>
 8007164:	24be      	movs	r4, #190	; 0xbe
 8007166:	0064      	lsls	r4, r4, #1
 8007168:	9b03      	ldr	r3, [sp, #12]
 800716a:	429f      	cmp	r7, r3
 800716c:	d800      	bhi.n	8007170 <_scanf_float+0x2c8>
 800716e:	e6de      	b.n	8006f2e <_scanf_float+0x86>
 8007170:	3f01      	subs	r7, #1
 8007172:	5933      	ldr	r3, [r6, r4]
 8007174:	002a      	movs	r2, r5
 8007176:	7839      	ldrb	r1, [r7, #0]
 8007178:	9801      	ldr	r0, [sp, #4]
 800717a:	4798      	blx	r3
 800717c:	6933      	ldr	r3, [r6, #16]
 800717e:	3b01      	subs	r3, #1
 8007180:	6133      	str	r3, [r6, #16]
 8007182:	e7f1      	b.n	8007168 <_scanf_float+0x2c0>
 8007184:	9b02      	ldr	r3, [sp, #8]
 8007186:	002a      	movs	r2, r5
 8007188:	3b01      	subs	r3, #1
 800718a:	7819      	ldrb	r1, [r3, #0]
 800718c:	9302      	str	r3, [sp, #8]
 800718e:	23be      	movs	r3, #190	; 0xbe
 8007190:	005b      	lsls	r3, r3, #1
 8007192:	58f3      	ldr	r3, [r6, r3]
 8007194:	9801      	ldr	r0, [sp, #4]
 8007196:	9309      	str	r3, [sp, #36]	; 0x24
 8007198:	4798      	blx	r3
 800719a:	6933      	ldr	r3, [r6, #16]
 800719c:	3b01      	subs	r3, #1
 800719e:	6133      	str	r3, [r6, #16]
 80071a0:	e7c2      	b.n	8007128 <_scanf_float+0x280>
 80071a2:	46c0      	nop			; (mov r8, r8)
 80071a4:	fffffeff 	.word	0xfffffeff
 80071a8:	fffffe7f 	.word	0xfffffe7f
 80071ac:	fffff87f 	.word	0xfffff87f
 80071b0:	fffffd7f 	.word	0xfffffd7f
 80071b4:	6933      	ldr	r3, [r6, #16]
 80071b6:	1e7c      	subs	r4, r7, #1
 80071b8:	7821      	ldrb	r1, [r4, #0]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	6133      	str	r3, [r6, #16]
 80071be:	2965      	cmp	r1, #101	; 0x65
 80071c0:	d00c      	beq.n	80071dc <_scanf_float+0x334>
 80071c2:	2945      	cmp	r1, #69	; 0x45
 80071c4:	d00a      	beq.n	80071dc <_scanf_float+0x334>
 80071c6:	23be      	movs	r3, #190	; 0xbe
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	58f3      	ldr	r3, [r6, r3]
 80071cc:	002a      	movs	r2, r5
 80071ce:	9801      	ldr	r0, [sp, #4]
 80071d0:	4798      	blx	r3
 80071d2:	6933      	ldr	r3, [r6, #16]
 80071d4:	1ebc      	subs	r4, r7, #2
 80071d6:	3b01      	subs	r3, #1
 80071d8:	7821      	ldrb	r1, [r4, #0]
 80071da:	6133      	str	r3, [r6, #16]
 80071dc:	23be      	movs	r3, #190	; 0xbe
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	002a      	movs	r2, r5
 80071e2:	58f3      	ldr	r3, [r6, r3]
 80071e4:	9801      	ldr	r0, [sp, #4]
 80071e6:	4798      	blx	r3
 80071e8:	0027      	movs	r7, r4
 80071ea:	6832      	ldr	r2, [r6, #0]
 80071ec:	2310      	movs	r3, #16
 80071ee:	0011      	movs	r1, r2
 80071f0:	4019      	ands	r1, r3
 80071f2:	9102      	str	r1, [sp, #8]
 80071f4:	421a      	tst	r2, r3
 80071f6:	d158      	bne.n	80072aa <_scanf_float+0x402>
 80071f8:	23c0      	movs	r3, #192	; 0xc0
 80071fa:	7039      	strb	r1, [r7, #0]
 80071fc:	6832      	ldr	r2, [r6, #0]
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	4013      	ands	r3, r2
 8007202:	2280      	movs	r2, #128	; 0x80
 8007204:	00d2      	lsls	r2, r2, #3
 8007206:	4293      	cmp	r3, r2
 8007208:	d11d      	bne.n	8007246 <_scanf_float+0x39e>
 800720a:	9b04      	ldr	r3, [sp, #16]
 800720c:	9a00      	ldr	r2, [sp, #0]
 800720e:	9900      	ldr	r1, [sp, #0]
 8007210:	1a9a      	subs	r2, r3, r2
 8007212:	428b      	cmp	r3, r1
 8007214:	d124      	bne.n	8007260 <_scanf_float+0x3b8>
 8007216:	2200      	movs	r2, #0
 8007218:	9903      	ldr	r1, [sp, #12]
 800721a:	9801      	ldr	r0, [sp, #4]
 800721c:	f000 fe9c 	bl	8007f58 <_strtod_r>
 8007220:	9b06      	ldr	r3, [sp, #24]
 8007222:	000d      	movs	r5, r1
 8007224:	6831      	ldr	r1, [r6, #0]
 8007226:	0004      	movs	r4, r0
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	078a      	lsls	r2, r1, #30
 800722c:	d525      	bpl.n	800727a <_scanf_float+0x3d2>
 800722e:	1d1a      	adds	r2, r3, #4
 8007230:	9906      	ldr	r1, [sp, #24]
 8007232:	600a      	str	r2, [r1, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	601c      	str	r4, [r3, #0]
 8007238:	605d      	str	r5, [r3, #4]
 800723a:	68f3      	ldr	r3, [r6, #12]
 800723c:	3301      	adds	r3, #1
 800723e:	60f3      	str	r3, [r6, #12]
 8007240:	9802      	ldr	r0, [sp, #8]
 8007242:	b00b      	add	sp, #44	; 0x2c
 8007244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007246:	9b07      	ldr	r3, [sp, #28]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0e4      	beq.n	8007216 <_scanf_float+0x36e>
 800724c:	9b08      	ldr	r3, [sp, #32]
 800724e:	9a02      	ldr	r2, [sp, #8]
 8007250:	1c59      	adds	r1, r3, #1
 8007252:	9801      	ldr	r0, [sp, #4]
 8007254:	230a      	movs	r3, #10
 8007256:	f000 ff15 	bl	8008084 <_strtol_r>
 800725a:	9b07      	ldr	r3, [sp, #28]
 800725c:	9f08      	ldr	r7, [sp, #32]
 800725e:	1ac2      	subs	r2, r0, r3
 8007260:	0033      	movs	r3, r6
 8007262:	3370      	adds	r3, #112	; 0x70
 8007264:	33ff      	adds	r3, #255	; 0xff
 8007266:	429f      	cmp	r7, r3
 8007268:	d302      	bcc.n	8007270 <_scanf_float+0x3c8>
 800726a:	0037      	movs	r7, r6
 800726c:	376f      	adds	r7, #111	; 0x6f
 800726e:	37ff      	adds	r7, #255	; 0xff
 8007270:	0038      	movs	r0, r7
 8007272:	490f      	ldr	r1, [pc, #60]	; (80072b0 <_scanf_float+0x408>)
 8007274:	f000 f824 	bl	80072c0 <siprintf>
 8007278:	e7cd      	b.n	8007216 <_scanf_float+0x36e>
 800727a:	1d1a      	adds	r2, r3, #4
 800727c:	0749      	lsls	r1, r1, #29
 800727e:	d4d7      	bmi.n	8007230 <_scanf_float+0x388>
 8007280:	9906      	ldr	r1, [sp, #24]
 8007282:	0020      	movs	r0, r4
 8007284:	600a      	str	r2, [r1, #0]
 8007286:	681f      	ldr	r7, [r3, #0]
 8007288:	0022      	movs	r2, r4
 800728a:	002b      	movs	r3, r5
 800728c:	0029      	movs	r1, r5
 800728e:	f7fb f907 	bl	80024a0 <__aeabi_dcmpun>
 8007292:	2800      	cmp	r0, #0
 8007294:	d004      	beq.n	80072a0 <_scanf_float+0x3f8>
 8007296:	4807      	ldr	r0, [pc, #28]	; (80072b4 <_scanf_float+0x40c>)
 8007298:	f000 f80e 	bl	80072b8 <nanf>
 800729c:	6038      	str	r0, [r7, #0]
 800729e:	e7cc      	b.n	800723a <_scanf_float+0x392>
 80072a0:	0020      	movs	r0, r4
 80072a2:	0029      	movs	r1, r5
 80072a4:	f7fb f9a6 	bl	80025f4 <__aeabi_d2f>
 80072a8:	e7f8      	b.n	800729c <_scanf_float+0x3f4>
 80072aa:	2300      	movs	r3, #0
 80072ac:	e640      	b.n	8006f30 <_scanf_float+0x88>
 80072ae:	46c0      	nop			; (mov r8, r8)
 80072b0:	0800b198 	.word	0x0800b198
 80072b4:	0800b5a0 	.word	0x0800b5a0

080072b8 <nanf>:
 80072b8:	4800      	ldr	r0, [pc, #0]	; (80072bc <nanf+0x4>)
 80072ba:	4770      	bx	lr
 80072bc:	7fc00000 	.word	0x7fc00000

080072c0 <siprintf>:
 80072c0:	b40e      	push	{r1, r2, r3}
 80072c2:	b500      	push	{lr}
 80072c4:	490b      	ldr	r1, [pc, #44]	; (80072f4 <siprintf+0x34>)
 80072c6:	b09c      	sub	sp, #112	; 0x70
 80072c8:	ab1d      	add	r3, sp, #116	; 0x74
 80072ca:	9002      	str	r0, [sp, #8]
 80072cc:	9006      	str	r0, [sp, #24]
 80072ce:	9107      	str	r1, [sp, #28]
 80072d0:	9104      	str	r1, [sp, #16]
 80072d2:	4809      	ldr	r0, [pc, #36]	; (80072f8 <siprintf+0x38>)
 80072d4:	4909      	ldr	r1, [pc, #36]	; (80072fc <siprintf+0x3c>)
 80072d6:	cb04      	ldmia	r3!, {r2}
 80072d8:	9105      	str	r1, [sp, #20]
 80072da:	6800      	ldr	r0, [r0, #0]
 80072dc:	a902      	add	r1, sp, #8
 80072de:	9301      	str	r3, [sp, #4]
 80072e0:	f002 ff5c 	bl	800a19c <_svfiprintf_r>
 80072e4:	2300      	movs	r3, #0
 80072e6:	9a02      	ldr	r2, [sp, #8]
 80072e8:	7013      	strb	r3, [r2, #0]
 80072ea:	b01c      	add	sp, #112	; 0x70
 80072ec:	bc08      	pop	{r3}
 80072ee:	b003      	add	sp, #12
 80072f0:	4718      	bx	r3
 80072f2:	46c0      	nop			; (mov r8, r8)
 80072f4:	7fffffff 	.word	0x7fffffff
 80072f8:	20000004 	.word	0x20000004
 80072fc:	ffff0208 	.word	0xffff0208

08007300 <sulp>:
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	0016      	movs	r6, r2
 8007304:	000d      	movs	r5, r1
 8007306:	f002 fc93 	bl	8009c30 <__ulp>
 800730a:	2e00      	cmp	r6, #0
 800730c:	d00d      	beq.n	800732a <sulp+0x2a>
 800730e:	236b      	movs	r3, #107	; 0x6b
 8007310:	006a      	lsls	r2, r5, #1
 8007312:	0d52      	lsrs	r2, r2, #21
 8007314:	1a9b      	subs	r3, r3, r2
 8007316:	2b00      	cmp	r3, #0
 8007318:	dd07      	ble.n	800732a <sulp+0x2a>
 800731a:	2400      	movs	r4, #0
 800731c:	4a03      	ldr	r2, [pc, #12]	; (800732c <sulp+0x2c>)
 800731e:	051b      	lsls	r3, r3, #20
 8007320:	189d      	adds	r5, r3, r2
 8007322:	002b      	movs	r3, r5
 8007324:	0022      	movs	r2, r4
 8007326:	f7fa fabd 	bl	80018a4 <__aeabi_dmul>
 800732a:	bd70      	pop	{r4, r5, r6, pc}
 800732c:	3ff00000 	.word	0x3ff00000

08007330 <_strtod_l>:
 8007330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007332:	001d      	movs	r5, r3
 8007334:	2300      	movs	r3, #0
 8007336:	b0a5      	sub	sp, #148	; 0x94
 8007338:	9320      	str	r3, [sp, #128]	; 0x80
 800733a:	4bac      	ldr	r3, [pc, #688]	; (80075ec <_strtod_l+0x2bc>)
 800733c:	9005      	str	r0, [sp, #20]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	9108      	str	r1, [sp, #32]
 8007342:	0018      	movs	r0, r3
 8007344:	9307      	str	r3, [sp, #28]
 8007346:	921b      	str	r2, [sp, #108]	; 0x6c
 8007348:	f7f8 fede 	bl	8000108 <strlen>
 800734c:	2600      	movs	r6, #0
 800734e:	0004      	movs	r4, r0
 8007350:	2700      	movs	r7, #0
 8007352:	9b08      	ldr	r3, [sp, #32]
 8007354:	931f      	str	r3, [sp, #124]	; 0x7c
 8007356:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007358:	7813      	ldrb	r3, [r2, #0]
 800735a:	2b2b      	cmp	r3, #43	; 0x2b
 800735c:	d058      	beq.n	8007410 <_strtod_l+0xe0>
 800735e:	d844      	bhi.n	80073ea <_strtod_l+0xba>
 8007360:	2b0d      	cmp	r3, #13
 8007362:	d83d      	bhi.n	80073e0 <_strtod_l+0xb0>
 8007364:	2b08      	cmp	r3, #8
 8007366:	d83d      	bhi.n	80073e4 <_strtod_l+0xb4>
 8007368:	2b00      	cmp	r3, #0
 800736a:	d047      	beq.n	80073fc <_strtod_l+0xcc>
 800736c:	2300      	movs	r3, #0
 800736e:	930e      	str	r3, [sp, #56]	; 0x38
 8007370:	2200      	movs	r2, #0
 8007372:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007374:	920a      	str	r2, [sp, #40]	; 0x28
 8007376:	9306      	str	r3, [sp, #24]
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	2b30      	cmp	r3, #48	; 0x30
 800737c:	d000      	beq.n	8007380 <_strtod_l+0x50>
 800737e:	e07f      	b.n	8007480 <_strtod_l+0x150>
 8007380:	9b06      	ldr	r3, [sp, #24]
 8007382:	3220      	adds	r2, #32
 8007384:	785b      	ldrb	r3, [r3, #1]
 8007386:	4393      	bics	r3, r2
 8007388:	2b58      	cmp	r3, #88	; 0x58
 800738a:	d000      	beq.n	800738e <_strtod_l+0x5e>
 800738c:	e06e      	b.n	800746c <_strtod_l+0x13c>
 800738e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007390:	9502      	str	r5, [sp, #8]
 8007392:	9301      	str	r3, [sp, #4]
 8007394:	ab20      	add	r3, sp, #128	; 0x80
 8007396:	9300      	str	r3, [sp, #0]
 8007398:	4a95      	ldr	r2, [pc, #596]	; (80075f0 <_strtod_l+0x2c0>)
 800739a:	ab21      	add	r3, sp, #132	; 0x84
 800739c:	9805      	ldr	r0, [sp, #20]
 800739e:	a91f      	add	r1, sp, #124	; 0x7c
 80073a0:	f001 fd84 	bl	8008eac <__gethex>
 80073a4:	2307      	movs	r3, #7
 80073a6:	0005      	movs	r5, r0
 80073a8:	0004      	movs	r4, r0
 80073aa:	401d      	ands	r5, r3
 80073ac:	4218      	tst	r0, r3
 80073ae:	d006      	beq.n	80073be <_strtod_l+0x8e>
 80073b0:	2d06      	cmp	r5, #6
 80073b2:	d12f      	bne.n	8007414 <_strtod_l+0xe4>
 80073b4:	9b06      	ldr	r3, [sp, #24]
 80073b6:	3301      	adds	r3, #1
 80073b8:	931f      	str	r3, [sp, #124]	; 0x7c
 80073ba:	2300      	movs	r3, #0
 80073bc:	930e      	str	r3, [sp, #56]	; 0x38
 80073be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <_strtod_l+0x9a>
 80073c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80073c8:	601a      	str	r2, [r3, #0]
 80073ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d01c      	beq.n	800740a <_strtod_l+0xda>
 80073d0:	2380      	movs	r3, #128	; 0x80
 80073d2:	0032      	movs	r2, r6
 80073d4:	061b      	lsls	r3, r3, #24
 80073d6:	18fb      	adds	r3, r7, r3
 80073d8:	0010      	movs	r0, r2
 80073da:	0019      	movs	r1, r3
 80073dc:	b025      	add	sp, #148	; 0x94
 80073de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073e0:	2b20      	cmp	r3, #32
 80073e2:	d1c3      	bne.n	800736c <_strtod_l+0x3c>
 80073e4:	3201      	adds	r2, #1
 80073e6:	921f      	str	r2, [sp, #124]	; 0x7c
 80073e8:	e7b5      	b.n	8007356 <_strtod_l+0x26>
 80073ea:	2b2d      	cmp	r3, #45	; 0x2d
 80073ec:	d1be      	bne.n	800736c <_strtod_l+0x3c>
 80073ee:	3b2c      	subs	r3, #44	; 0x2c
 80073f0:	930e      	str	r3, [sp, #56]	; 0x38
 80073f2:	1c53      	adds	r3, r2, #1
 80073f4:	931f      	str	r3, [sp, #124]	; 0x7c
 80073f6:	7853      	ldrb	r3, [r2, #1]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1b9      	bne.n	8007370 <_strtod_l+0x40>
 80073fc:	9b08      	ldr	r3, [sp, #32]
 80073fe:	931f      	str	r3, [sp, #124]	; 0x7c
 8007400:	2300      	movs	r3, #0
 8007402:	930e      	str	r3, [sp, #56]	; 0x38
 8007404:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1dc      	bne.n	80073c4 <_strtod_l+0x94>
 800740a:	0032      	movs	r2, r6
 800740c:	003b      	movs	r3, r7
 800740e:	e7e3      	b.n	80073d8 <_strtod_l+0xa8>
 8007410:	2300      	movs	r3, #0
 8007412:	e7ed      	b.n	80073f0 <_strtod_l+0xc0>
 8007414:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007416:	2a00      	cmp	r2, #0
 8007418:	d007      	beq.n	800742a <_strtod_l+0xfa>
 800741a:	2135      	movs	r1, #53	; 0x35
 800741c:	a822      	add	r0, sp, #136	; 0x88
 800741e:	f002 fd08 	bl	8009e32 <__copybits>
 8007422:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007424:	9805      	ldr	r0, [sp, #20]
 8007426:	f002 f8c3 	bl	80095b0 <_Bfree>
 800742a:	1e68      	subs	r0, r5, #1
 800742c:	2804      	cmp	r0, #4
 800742e:	d806      	bhi.n	800743e <_strtod_l+0x10e>
 8007430:	f7f8 fe72 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007434:	1816030b 	.word	0x1816030b
 8007438:	0b          	.byte	0x0b
 8007439:	00          	.byte	0x00
 800743a:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800743c:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800743e:	0723      	lsls	r3, r4, #28
 8007440:	d5bd      	bpl.n	80073be <_strtod_l+0x8e>
 8007442:	2380      	movs	r3, #128	; 0x80
 8007444:	061b      	lsls	r3, r3, #24
 8007446:	431f      	orrs	r7, r3
 8007448:	e7b9      	b.n	80073be <_strtod_l+0x8e>
 800744a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800744c:	4a69      	ldr	r2, [pc, #420]	; (80075f4 <_strtod_l+0x2c4>)
 800744e:	496a      	ldr	r1, [pc, #424]	; (80075f8 <_strtod_l+0x2c8>)
 8007450:	401a      	ands	r2, r3
 8007452:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007454:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007456:	185b      	adds	r3, r3, r1
 8007458:	051b      	lsls	r3, r3, #20
 800745a:	431a      	orrs	r2, r3
 800745c:	0017      	movs	r7, r2
 800745e:	e7ee      	b.n	800743e <_strtod_l+0x10e>
 8007460:	4f66      	ldr	r7, [pc, #408]	; (80075fc <_strtod_l+0x2cc>)
 8007462:	e7ec      	b.n	800743e <_strtod_l+0x10e>
 8007464:	2601      	movs	r6, #1
 8007466:	4f66      	ldr	r7, [pc, #408]	; (8007600 <_strtod_l+0x2d0>)
 8007468:	4276      	negs	r6, r6
 800746a:	e7e8      	b.n	800743e <_strtod_l+0x10e>
 800746c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800746e:	1c5a      	adds	r2, r3, #1
 8007470:	921f      	str	r2, [sp, #124]	; 0x7c
 8007472:	785b      	ldrb	r3, [r3, #1]
 8007474:	2b30      	cmp	r3, #48	; 0x30
 8007476:	d0f9      	beq.n	800746c <_strtod_l+0x13c>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d0a0      	beq.n	80073be <_strtod_l+0x8e>
 800747c:	2301      	movs	r3, #1
 800747e:	930a      	str	r3, [sp, #40]	; 0x28
 8007480:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007482:	220a      	movs	r2, #10
 8007484:	9310      	str	r3, [sp, #64]	; 0x40
 8007486:	2300      	movs	r3, #0
 8007488:	930f      	str	r3, [sp, #60]	; 0x3c
 800748a:	930b      	str	r3, [sp, #44]	; 0x2c
 800748c:	9309      	str	r3, [sp, #36]	; 0x24
 800748e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007490:	7805      	ldrb	r5, [r0, #0]
 8007492:	002b      	movs	r3, r5
 8007494:	3b30      	subs	r3, #48	; 0x30
 8007496:	b2d9      	uxtb	r1, r3
 8007498:	2909      	cmp	r1, #9
 800749a:	d927      	bls.n	80074ec <_strtod_l+0x1bc>
 800749c:	0022      	movs	r2, r4
 800749e:	9907      	ldr	r1, [sp, #28]
 80074a0:	f002 ff94 	bl	800a3cc <strncmp>
 80074a4:	2800      	cmp	r0, #0
 80074a6:	d033      	beq.n	8007510 <_strtod_l+0x1e0>
 80074a8:	2000      	movs	r0, #0
 80074aa:	002b      	movs	r3, r5
 80074ac:	4684      	mov	ip, r0
 80074ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074b0:	900c      	str	r0, [sp, #48]	; 0x30
 80074b2:	9206      	str	r2, [sp, #24]
 80074b4:	2220      	movs	r2, #32
 80074b6:	0019      	movs	r1, r3
 80074b8:	4391      	bics	r1, r2
 80074ba:	000a      	movs	r2, r1
 80074bc:	2100      	movs	r1, #0
 80074be:	9107      	str	r1, [sp, #28]
 80074c0:	2a45      	cmp	r2, #69	; 0x45
 80074c2:	d000      	beq.n	80074c6 <_strtod_l+0x196>
 80074c4:	e0c5      	b.n	8007652 <_strtod_l+0x322>
 80074c6:	9b06      	ldr	r3, [sp, #24]
 80074c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074ca:	4303      	orrs	r3, r0
 80074cc:	4313      	orrs	r3, r2
 80074ce:	428b      	cmp	r3, r1
 80074d0:	d094      	beq.n	80073fc <_strtod_l+0xcc>
 80074d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80074d4:	9308      	str	r3, [sp, #32]
 80074d6:	3301      	adds	r3, #1
 80074d8:	931f      	str	r3, [sp, #124]	; 0x7c
 80074da:	9b08      	ldr	r3, [sp, #32]
 80074dc:	785b      	ldrb	r3, [r3, #1]
 80074de:	2b2b      	cmp	r3, #43	; 0x2b
 80074e0:	d076      	beq.n	80075d0 <_strtod_l+0x2a0>
 80074e2:	000c      	movs	r4, r1
 80074e4:	2b2d      	cmp	r3, #45	; 0x2d
 80074e6:	d179      	bne.n	80075dc <_strtod_l+0x2ac>
 80074e8:	2401      	movs	r4, #1
 80074ea:	e072      	b.n	80075d2 <_strtod_l+0x2a2>
 80074ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074ee:	2908      	cmp	r1, #8
 80074f0:	dc09      	bgt.n	8007506 <_strtod_l+0x1d6>
 80074f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074f4:	4351      	muls	r1, r2
 80074f6:	185b      	adds	r3, r3, r1
 80074f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80074fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074fc:	3001      	adds	r0, #1
 80074fe:	3301      	adds	r3, #1
 8007500:	9309      	str	r3, [sp, #36]	; 0x24
 8007502:	901f      	str	r0, [sp, #124]	; 0x7c
 8007504:	e7c3      	b.n	800748e <_strtod_l+0x15e>
 8007506:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007508:	4351      	muls	r1, r2
 800750a:	185b      	adds	r3, r3, r1
 800750c:	930f      	str	r3, [sp, #60]	; 0x3c
 800750e:	e7f4      	b.n	80074fa <_strtod_l+0x1ca>
 8007510:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007514:	191c      	adds	r4, r3, r4
 8007516:	941f      	str	r4, [sp, #124]	; 0x7c
 8007518:	7823      	ldrb	r3, [r4, #0]
 800751a:	2a00      	cmp	r2, #0
 800751c:	d039      	beq.n	8007592 <_strtod_l+0x262>
 800751e:	900c      	str	r0, [sp, #48]	; 0x30
 8007520:	9206      	str	r2, [sp, #24]
 8007522:	001a      	movs	r2, r3
 8007524:	3a30      	subs	r2, #48	; 0x30
 8007526:	2a09      	cmp	r2, #9
 8007528:	d912      	bls.n	8007550 <_strtod_l+0x220>
 800752a:	2201      	movs	r2, #1
 800752c:	4694      	mov	ip, r2
 800752e:	e7c1      	b.n	80074b4 <_strtod_l+0x184>
 8007530:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007532:	3001      	adds	r0, #1
 8007534:	1c5a      	adds	r2, r3, #1
 8007536:	921f      	str	r2, [sp, #124]	; 0x7c
 8007538:	785b      	ldrb	r3, [r3, #1]
 800753a:	2b30      	cmp	r3, #48	; 0x30
 800753c:	d0f8      	beq.n	8007530 <_strtod_l+0x200>
 800753e:	001a      	movs	r2, r3
 8007540:	3a31      	subs	r2, #49	; 0x31
 8007542:	2a08      	cmp	r2, #8
 8007544:	d83f      	bhi.n	80075c6 <_strtod_l+0x296>
 8007546:	900c      	str	r0, [sp, #48]	; 0x30
 8007548:	2000      	movs	r0, #0
 800754a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800754c:	9006      	str	r0, [sp, #24]
 800754e:	9210      	str	r2, [sp, #64]	; 0x40
 8007550:	001a      	movs	r2, r3
 8007552:	1c41      	adds	r1, r0, #1
 8007554:	3a30      	subs	r2, #48	; 0x30
 8007556:	2b30      	cmp	r3, #48	; 0x30
 8007558:	d015      	beq.n	8007586 <_strtod_l+0x256>
 800755a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800755c:	185b      	adds	r3, r3, r1
 800755e:	210a      	movs	r1, #10
 8007560:	930c      	str	r3, [sp, #48]	; 0x30
 8007562:	9b06      	ldr	r3, [sp, #24]
 8007564:	18c4      	adds	r4, r0, r3
 8007566:	42a3      	cmp	r3, r4
 8007568:	d115      	bne.n	8007596 <_strtod_l+0x266>
 800756a:	9906      	ldr	r1, [sp, #24]
 800756c:	9b06      	ldr	r3, [sp, #24]
 800756e:	3101      	adds	r1, #1
 8007570:	1809      	adds	r1, r1, r0
 8007572:	181b      	adds	r3, r3, r0
 8007574:	9106      	str	r1, [sp, #24]
 8007576:	2b08      	cmp	r3, #8
 8007578:	dc1b      	bgt.n	80075b2 <_strtod_l+0x282>
 800757a:	230a      	movs	r3, #10
 800757c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800757e:	434b      	muls	r3, r1
 8007580:	2100      	movs	r1, #0
 8007582:	18d3      	adds	r3, r2, r3
 8007584:	930b      	str	r3, [sp, #44]	; 0x2c
 8007586:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007588:	0008      	movs	r0, r1
 800758a:	1c5a      	adds	r2, r3, #1
 800758c:	921f      	str	r2, [sp, #124]	; 0x7c
 800758e:	785b      	ldrb	r3, [r3, #1]
 8007590:	e7c7      	b.n	8007522 <_strtod_l+0x1f2>
 8007592:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007594:	e7d1      	b.n	800753a <_strtod_l+0x20a>
 8007596:	2b08      	cmp	r3, #8
 8007598:	dc04      	bgt.n	80075a4 <_strtod_l+0x274>
 800759a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800759c:	434d      	muls	r5, r1
 800759e:	950b      	str	r5, [sp, #44]	; 0x2c
 80075a0:	3301      	adds	r3, #1
 80075a2:	e7e0      	b.n	8007566 <_strtod_l+0x236>
 80075a4:	1c5d      	adds	r5, r3, #1
 80075a6:	2d10      	cmp	r5, #16
 80075a8:	dcfa      	bgt.n	80075a0 <_strtod_l+0x270>
 80075aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075ac:	434d      	muls	r5, r1
 80075ae:	950f      	str	r5, [sp, #60]	; 0x3c
 80075b0:	e7f6      	b.n	80075a0 <_strtod_l+0x270>
 80075b2:	9b06      	ldr	r3, [sp, #24]
 80075b4:	2100      	movs	r1, #0
 80075b6:	2b10      	cmp	r3, #16
 80075b8:	dce5      	bgt.n	8007586 <_strtod_l+0x256>
 80075ba:	230a      	movs	r3, #10
 80075bc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80075be:	4343      	muls	r3, r0
 80075c0:	18d3      	adds	r3, r2, r3
 80075c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80075c4:	e7df      	b.n	8007586 <_strtod_l+0x256>
 80075c6:	2200      	movs	r2, #0
 80075c8:	920c      	str	r2, [sp, #48]	; 0x30
 80075ca:	9206      	str	r2, [sp, #24]
 80075cc:	3201      	adds	r2, #1
 80075ce:	e7ad      	b.n	800752c <_strtod_l+0x1fc>
 80075d0:	2400      	movs	r4, #0
 80075d2:	9b08      	ldr	r3, [sp, #32]
 80075d4:	3302      	adds	r3, #2
 80075d6:	931f      	str	r3, [sp, #124]	; 0x7c
 80075d8:	9b08      	ldr	r3, [sp, #32]
 80075da:	789b      	ldrb	r3, [r3, #2]
 80075dc:	001a      	movs	r2, r3
 80075de:	3a30      	subs	r2, #48	; 0x30
 80075e0:	2a09      	cmp	r2, #9
 80075e2:	d913      	bls.n	800760c <_strtod_l+0x2dc>
 80075e4:	9a08      	ldr	r2, [sp, #32]
 80075e6:	921f      	str	r2, [sp, #124]	; 0x7c
 80075e8:	2200      	movs	r2, #0
 80075ea:	e031      	b.n	8007650 <_strtod_l+0x320>
 80075ec:	0800b3e8 	.word	0x0800b3e8
 80075f0:	0800b1a0 	.word	0x0800b1a0
 80075f4:	ffefffff 	.word	0xffefffff
 80075f8:	00000433 	.word	0x00000433
 80075fc:	7ff00000 	.word	0x7ff00000
 8007600:	7fffffff 	.word	0x7fffffff
 8007604:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007606:	1c5a      	adds	r2, r3, #1
 8007608:	921f      	str	r2, [sp, #124]	; 0x7c
 800760a:	785b      	ldrb	r3, [r3, #1]
 800760c:	2b30      	cmp	r3, #48	; 0x30
 800760e:	d0f9      	beq.n	8007604 <_strtod_l+0x2d4>
 8007610:	2200      	movs	r2, #0
 8007612:	9207      	str	r2, [sp, #28]
 8007614:	001a      	movs	r2, r3
 8007616:	3a31      	subs	r2, #49	; 0x31
 8007618:	2a08      	cmp	r2, #8
 800761a:	d81a      	bhi.n	8007652 <_strtod_l+0x322>
 800761c:	3b30      	subs	r3, #48	; 0x30
 800761e:	001a      	movs	r2, r3
 8007620:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007622:	9307      	str	r3, [sp, #28]
 8007624:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007626:	1c59      	adds	r1, r3, #1
 8007628:	911f      	str	r1, [sp, #124]	; 0x7c
 800762a:	785b      	ldrb	r3, [r3, #1]
 800762c:	001d      	movs	r5, r3
 800762e:	3d30      	subs	r5, #48	; 0x30
 8007630:	2d09      	cmp	r5, #9
 8007632:	d939      	bls.n	80076a8 <_strtod_l+0x378>
 8007634:	9d07      	ldr	r5, [sp, #28]
 8007636:	1b49      	subs	r1, r1, r5
 8007638:	4db0      	ldr	r5, [pc, #704]	; (80078fc <_strtod_l+0x5cc>)
 800763a:	9507      	str	r5, [sp, #28]
 800763c:	2908      	cmp	r1, #8
 800763e:	dc03      	bgt.n	8007648 <_strtod_l+0x318>
 8007640:	9207      	str	r2, [sp, #28]
 8007642:	42aa      	cmp	r2, r5
 8007644:	dd00      	ble.n	8007648 <_strtod_l+0x318>
 8007646:	9507      	str	r5, [sp, #28]
 8007648:	2c00      	cmp	r4, #0
 800764a:	d002      	beq.n	8007652 <_strtod_l+0x322>
 800764c:	9a07      	ldr	r2, [sp, #28]
 800764e:	4252      	negs	r2, r2
 8007650:	9207      	str	r2, [sp, #28]
 8007652:	9a06      	ldr	r2, [sp, #24]
 8007654:	2a00      	cmp	r2, #0
 8007656:	d14b      	bne.n	80076f0 <_strtod_l+0x3c0>
 8007658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800765a:	4310      	orrs	r0, r2
 800765c:	d000      	beq.n	8007660 <_strtod_l+0x330>
 800765e:	e6ae      	b.n	80073be <_strtod_l+0x8e>
 8007660:	4662      	mov	r2, ip
 8007662:	2a00      	cmp	r2, #0
 8007664:	d000      	beq.n	8007668 <_strtod_l+0x338>
 8007666:	e6c9      	b.n	80073fc <_strtod_l+0xcc>
 8007668:	2b69      	cmp	r3, #105	; 0x69
 800766a:	d025      	beq.n	80076b8 <_strtod_l+0x388>
 800766c:	dc21      	bgt.n	80076b2 <_strtod_l+0x382>
 800766e:	2b49      	cmp	r3, #73	; 0x49
 8007670:	d022      	beq.n	80076b8 <_strtod_l+0x388>
 8007672:	2b4e      	cmp	r3, #78	; 0x4e
 8007674:	d000      	beq.n	8007678 <_strtod_l+0x348>
 8007676:	e6c1      	b.n	80073fc <_strtod_l+0xcc>
 8007678:	49a1      	ldr	r1, [pc, #644]	; (8007900 <_strtod_l+0x5d0>)
 800767a:	a81f      	add	r0, sp, #124	; 0x7c
 800767c:	f001 fe64 	bl	8009348 <__match>
 8007680:	2800      	cmp	r0, #0
 8007682:	d100      	bne.n	8007686 <_strtod_l+0x356>
 8007684:	e6ba      	b.n	80073fc <_strtod_l+0xcc>
 8007686:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	2b28      	cmp	r3, #40	; 0x28
 800768c:	d12a      	bne.n	80076e4 <_strtod_l+0x3b4>
 800768e:	499d      	ldr	r1, [pc, #628]	; (8007904 <_strtod_l+0x5d4>)
 8007690:	aa22      	add	r2, sp, #136	; 0x88
 8007692:	a81f      	add	r0, sp, #124	; 0x7c
 8007694:	f001 fe6c 	bl	8009370 <__hexnan>
 8007698:	2805      	cmp	r0, #5
 800769a:	d123      	bne.n	80076e4 <_strtod_l+0x3b4>
 800769c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800769e:	4a9a      	ldr	r2, [pc, #616]	; (8007908 <_strtod_l+0x5d8>)
 80076a0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80076a2:	431a      	orrs	r2, r3
 80076a4:	0017      	movs	r7, r2
 80076a6:	e68a      	b.n	80073be <_strtod_l+0x8e>
 80076a8:	210a      	movs	r1, #10
 80076aa:	434a      	muls	r2, r1
 80076ac:	18d2      	adds	r2, r2, r3
 80076ae:	3a30      	subs	r2, #48	; 0x30
 80076b0:	e7b8      	b.n	8007624 <_strtod_l+0x2f4>
 80076b2:	2b6e      	cmp	r3, #110	; 0x6e
 80076b4:	d0e0      	beq.n	8007678 <_strtod_l+0x348>
 80076b6:	e6a1      	b.n	80073fc <_strtod_l+0xcc>
 80076b8:	4994      	ldr	r1, [pc, #592]	; (800790c <_strtod_l+0x5dc>)
 80076ba:	a81f      	add	r0, sp, #124	; 0x7c
 80076bc:	f001 fe44 	bl	8009348 <__match>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d100      	bne.n	80076c6 <_strtod_l+0x396>
 80076c4:	e69a      	b.n	80073fc <_strtod_l+0xcc>
 80076c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80076c8:	4991      	ldr	r1, [pc, #580]	; (8007910 <_strtod_l+0x5e0>)
 80076ca:	3b01      	subs	r3, #1
 80076cc:	a81f      	add	r0, sp, #124	; 0x7c
 80076ce:	931f      	str	r3, [sp, #124]	; 0x7c
 80076d0:	f001 fe3a 	bl	8009348 <__match>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	d102      	bne.n	80076de <_strtod_l+0x3ae>
 80076d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80076da:	3301      	adds	r3, #1
 80076dc:	931f      	str	r3, [sp, #124]	; 0x7c
 80076de:	2600      	movs	r6, #0
 80076e0:	4f89      	ldr	r7, [pc, #548]	; (8007908 <_strtod_l+0x5d8>)
 80076e2:	e66c      	b.n	80073be <_strtod_l+0x8e>
 80076e4:	488b      	ldr	r0, [pc, #556]	; (8007914 <_strtod_l+0x5e4>)
 80076e6:	f002 fe59 	bl	800a39c <nan>
 80076ea:	0006      	movs	r6, r0
 80076ec:	000f      	movs	r7, r1
 80076ee:	e666      	b.n	80073be <_strtod_l+0x8e>
 80076f0:	9b07      	ldr	r3, [sp, #28]
 80076f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076f4:	1a9b      	subs	r3, r3, r2
 80076f6:	930a      	str	r3, [sp, #40]	; 0x28
 80076f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <_strtod_l+0x3d2>
 80076fe:	9b06      	ldr	r3, [sp, #24]
 8007700:	9309      	str	r3, [sp, #36]	; 0x24
 8007702:	9c06      	ldr	r4, [sp, #24]
 8007704:	2c10      	cmp	r4, #16
 8007706:	dd00      	ble.n	800770a <_strtod_l+0x3da>
 8007708:	2410      	movs	r4, #16
 800770a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800770c:	f7fa ff4c 	bl	80025a8 <__aeabi_ui2d>
 8007710:	9b06      	ldr	r3, [sp, #24]
 8007712:	0006      	movs	r6, r0
 8007714:	000f      	movs	r7, r1
 8007716:	2b09      	cmp	r3, #9
 8007718:	dd15      	ble.n	8007746 <_strtod_l+0x416>
 800771a:	0022      	movs	r2, r4
 800771c:	4b7e      	ldr	r3, [pc, #504]	; (8007918 <_strtod_l+0x5e8>)
 800771e:	3a09      	subs	r2, #9
 8007720:	00d2      	lsls	r2, r2, #3
 8007722:	189b      	adds	r3, r3, r2
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	f7fa f8bc 	bl	80018a4 <__aeabi_dmul>
 800772c:	0006      	movs	r6, r0
 800772e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007730:	000f      	movs	r7, r1
 8007732:	f7fa ff39 	bl	80025a8 <__aeabi_ui2d>
 8007736:	0002      	movs	r2, r0
 8007738:	000b      	movs	r3, r1
 800773a:	0030      	movs	r0, r6
 800773c:	0039      	movs	r1, r7
 800773e:	f7f9 f973 	bl	8000a28 <__aeabi_dadd>
 8007742:	0006      	movs	r6, r0
 8007744:	000f      	movs	r7, r1
 8007746:	9b06      	ldr	r3, [sp, #24]
 8007748:	2b0f      	cmp	r3, #15
 800774a:	dc39      	bgt.n	80077c0 <_strtod_l+0x490>
 800774c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800774e:	2b00      	cmp	r3, #0
 8007750:	d100      	bne.n	8007754 <_strtod_l+0x424>
 8007752:	e634      	b.n	80073be <_strtod_l+0x8e>
 8007754:	dd24      	ble.n	80077a0 <_strtod_l+0x470>
 8007756:	2b16      	cmp	r3, #22
 8007758:	dc09      	bgt.n	800776e <_strtod_l+0x43e>
 800775a:	496f      	ldr	r1, [pc, #444]	; (8007918 <_strtod_l+0x5e8>)
 800775c:	00db      	lsls	r3, r3, #3
 800775e:	18c9      	adds	r1, r1, r3
 8007760:	0032      	movs	r2, r6
 8007762:	6808      	ldr	r0, [r1, #0]
 8007764:	6849      	ldr	r1, [r1, #4]
 8007766:	003b      	movs	r3, r7
 8007768:	f7fa f89c 	bl	80018a4 <__aeabi_dmul>
 800776c:	e7bd      	b.n	80076ea <_strtod_l+0x3ba>
 800776e:	2325      	movs	r3, #37	; 0x25
 8007770:	9a06      	ldr	r2, [sp, #24]
 8007772:	1a9b      	subs	r3, r3, r2
 8007774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007776:	4293      	cmp	r3, r2
 8007778:	db22      	blt.n	80077c0 <_strtod_l+0x490>
 800777a:	240f      	movs	r4, #15
 800777c:	9b06      	ldr	r3, [sp, #24]
 800777e:	4d66      	ldr	r5, [pc, #408]	; (8007918 <_strtod_l+0x5e8>)
 8007780:	1ae4      	subs	r4, r4, r3
 8007782:	00e1      	lsls	r1, r4, #3
 8007784:	1869      	adds	r1, r5, r1
 8007786:	0032      	movs	r2, r6
 8007788:	6808      	ldr	r0, [r1, #0]
 800778a:	6849      	ldr	r1, [r1, #4]
 800778c:	003b      	movs	r3, r7
 800778e:	f7fa f889 	bl	80018a4 <__aeabi_dmul>
 8007792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007794:	1b1c      	subs	r4, r3, r4
 8007796:	00e4      	lsls	r4, r4, #3
 8007798:	192c      	adds	r4, r5, r4
 800779a:	6822      	ldr	r2, [r4, #0]
 800779c:	6863      	ldr	r3, [r4, #4]
 800779e:	e7e3      	b.n	8007768 <_strtod_l+0x438>
 80077a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a2:	3316      	adds	r3, #22
 80077a4:	db0c      	blt.n	80077c0 <_strtod_l+0x490>
 80077a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077a8:	9a07      	ldr	r2, [sp, #28]
 80077aa:	0030      	movs	r0, r6
 80077ac:	1a9a      	subs	r2, r3, r2
 80077ae:	4b5a      	ldr	r3, [pc, #360]	; (8007918 <_strtod_l+0x5e8>)
 80077b0:	00d2      	lsls	r2, r2, #3
 80077b2:	189b      	adds	r3, r3, r2
 80077b4:	0039      	movs	r1, r7
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	f7f9 fc71 	bl	80010a0 <__aeabi_ddiv>
 80077be:	e794      	b.n	80076ea <_strtod_l+0x3ba>
 80077c0:	9b06      	ldr	r3, [sp, #24]
 80077c2:	1b1c      	subs	r4, r3, r4
 80077c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077c6:	18e4      	adds	r4, r4, r3
 80077c8:	2c00      	cmp	r4, #0
 80077ca:	dd72      	ble.n	80078b2 <_strtod_l+0x582>
 80077cc:	230f      	movs	r3, #15
 80077ce:	0021      	movs	r1, r4
 80077d0:	4019      	ands	r1, r3
 80077d2:	421c      	tst	r4, r3
 80077d4:	d00a      	beq.n	80077ec <_strtod_l+0x4bc>
 80077d6:	00cb      	lsls	r3, r1, #3
 80077d8:	494f      	ldr	r1, [pc, #316]	; (8007918 <_strtod_l+0x5e8>)
 80077da:	0032      	movs	r2, r6
 80077dc:	18c9      	adds	r1, r1, r3
 80077de:	6808      	ldr	r0, [r1, #0]
 80077e0:	6849      	ldr	r1, [r1, #4]
 80077e2:	003b      	movs	r3, r7
 80077e4:	f7fa f85e 	bl	80018a4 <__aeabi_dmul>
 80077e8:	0006      	movs	r6, r0
 80077ea:	000f      	movs	r7, r1
 80077ec:	230f      	movs	r3, #15
 80077ee:	439c      	bics	r4, r3
 80077f0:	d04a      	beq.n	8007888 <_strtod_l+0x558>
 80077f2:	3326      	adds	r3, #38	; 0x26
 80077f4:	33ff      	adds	r3, #255	; 0xff
 80077f6:	429c      	cmp	r4, r3
 80077f8:	dd22      	ble.n	8007840 <_strtod_l+0x510>
 80077fa:	2300      	movs	r3, #0
 80077fc:	9306      	str	r3, [sp, #24]
 80077fe:	9307      	str	r3, [sp, #28]
 8007800:	930b      	str	r3, [sp, #44]	; 0x2c
 8007802:	9309      	str	r3, [sp, #36]	; 0x24
 8007804:	2322      	movs	r3, #34	; 0x22
 8007806:	2600      	movs	r6, #0
 8007808:	9a05      	ldr	r2, [sp, #20]
 800780a:	4f3f      	ldr	r7, [pc, #252]	; (8007908 <_strtod_l+0x5d8>)
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007810:	42b3      	cmp	r3, r6
 8007812:	d100      	bne.n	8007816 <_strtod_l+0x4e6>
 8007814:	e5d3      	b.n	80073be <_strtod_l+0x8e>
 8007816:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007818:	9805      	ldr	r0, [sp, #20]
 800781a:	f001 fec9 	bl	80095b0 <_Bfree>
 800781e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007820:	9805      	ldr	r0, [sp, #20]
 8007822:	f001 fec5 	bl	80095b0 <_Bfree>
 8007826:	9907      	ldr	r1, [sp, #28]
 8007828:	9805      	ldr	r0, [sp, #20]
 800782a:	f001 fec1 	bl	80095b0 <_Bfree>
 800782e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007830:	9805      	ldr	r0, [sp, #20]
 8007832:	f001 febd 	bl	80095b0 <_Bfree>
 8007836:	9906      	ldr	r1, [sp, #24]
 8007838:	9805      	ldr	r0, [sp, #20]
 800783a:	f001 feb9 	bl	80095b0 <_Bfree>
 800783e:	e5be      	b.n	80073be <_strtod_l+0x8e>
 8007840:	2300      	movs	r3, #0
 8007842:	0030      	movs	r0, r6
 8007844:	0039      	movs	r1, r7
 8007846:	4d35      	ldr	r5, [pc, #212]	; (800791c <_strtod_l+0x5ec>)
 8007848:	1124      	asrs	r4, r4, #4
 800784a:	9308      	str	r3, [sp, #32]
 800784c:	2c01      	cmp	r4, #1
 800784e:	dc1e      	bgt.n	800788e <_strtod_l+0x55e>
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <_strtod_l+0x528>
 8007854:	0006      	movs	r6, r0
 8007856:	000f      	movs	r7, r1
 8007858:	4b31      	ldr	r3, [pc, #196]	; (8007920 <_strtod_l+0x5f0>)
 800785a:	0032      	movs	r2, r6
 800785c:	18ff      	adds	r7, r7, r3
 800785e:	9b08      	ldr	r3, [sp, #32]
 8007860:	00dd      	lsls	r5, r3, #3
 8007862:	4b2e      	ldr	r3, [pc, #184]	; (800791c <_strtod_l+0x5ec>)
 8007864:	195d      	adds	r5, r3, r5
 8007866:	6828      	ldr	r0, [r5, #0]
 8007868:	6869      	ldr	r1, [r5, #4]
 800786a:	003b      	movs	r3, r7
 800786c:	f7fa f81a 	bl	80018a4 <__aeabi_dmul>
 8007870:	4b25      	ldr	r3, [pc, #148]	; (8007908 <_strtod_l+0x5d8>)
 8007872:	4a2c      	ldr	r2, [pc, #176]	; (8007924 <_strtod_l+0x5f4>)
 8007874:	0006      	movs	r6, r0
 8007876:	400b      	ands	r3, r1
 8007878:	4293      	cmp	r3, r2
 800787a:	d8be      	bhi.n	80077fa <_strtod_l+0x4ca>
 800787c:	4a2a      	ldr	r2, [pc, #168]	; (8007928 <_strtod_l+0x5f8>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d913      	bls.n	80078aa <_strtod_l+0x57a>
 8007882:	2601      	movs	r6, #1
 8007884:	4f29      	ldr	r7, [pc, #164]	; (800792c <_strtod_l+0x5fc>)
 8007886:	4276      	negs	r6, r6
 8007888:	2300      	movs	r3, #0
 800788a:	9308      	str	r3, [sp, #32]
 800788c:	e087      	b.n	800799e <_strtod_l+0x66e>
 800788e:	2201      	movs	r2, #1
 8007890:	4214      	tst	r4, r2
 8007892:	d004      	beq.n	800789e <_strtod_l+0x56e>
 8007894:	682a      	ldr	r2, [r5, #0]
 8007896:	686b      	ldr	r3, [r5, #4]
 8007898:	f7fa f804 	bl	80018a4 <__aeabi_dmul>
 800789c:	2301      	movs	r3, #1
 800789e:	9a08      	ldr	r2, [sp, #32]
 80078a0:	1064      	asrs	r4, r4, #1
 80078a2:	3201      	adds	r2, #1
 80078a4:	9208      	str	r2, [sp, #32]
 80078a6:	3508      	adds	r5, #8
 80078a8:	e7d0      	b.n	800784c <_strtod_l+0x51c>
 80078aa:	23d4      	movs	r3, #212	; 0xd4
 80078ac:	049b      	lsls	r3, r3, #18
 80078ae:	18cf      	adds	r7, r1, r3
 80078b0:	e7ea      	b.n	8007888 <_strtod_l+0x558>
 80078b2:	2c00      	cmp	r4, #0
 80078b4:	d0e8      	beq.n	8007888 <_strtod_l+0x558>
 80078b6:	4264      	negs	r4, r4
 80078b8:	220f      	movs	r2, #15
 80078ba:	0023      	movs	r3, r4
 80078bc:	4013      	ands	r3, r2
 80078be:	4214      	tst	r4, r2
 80078c0:	d00a      	beq.n	80078d8 <_strtod_l+0x5a8>
 80078c2:	00da      	lsls	r2, r3, #3
 80078c4:	4b14      	ldr	r3, [pc, #80]	; (8007918 <_strtod_l+0x5e8>)
 80078c6:	0030      	movs	r0, r6
 80078c8:	189b      	adds	r3, r3, r2
 80078ca:	0039      	movs	r1, r7
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	f7f9 fbe6 	bl	80010a0 <__aeabi_ddiv>
 80078d4:	0006      	movs	r6, r0
 80078d6:	000f      	movs	r7, r1
 80078d8:	1124      	asrs	r4, r4, #4
 80078da:	d0d5      	beq.n	8007888 <_strtod_l+0x558>
 80078dc:	2c1f      	cmp	r4, #31
 80078de:	dd27      	ble.n	8007930 <_strtod_l+0x600>
 80078e0:	2300      	movs	r3, #0
 80078e2:	9306      	str	r3, [sp, #24]
 80078e4:	9307      	str	r3, [sp, #28]
 80078e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078e8:	9309      	str	r3, [sp, #36]	; 0x24
 80078ea:	2322      	movs	r3, #34	; 0x22
 80078ec:	9a05      	ldr	r2, [sp, #20]
 80078ee:	2600      	movs	r6, #0
 80078f0:	6013      	str	r3, [r2, #0]
 80078f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078f4:	2700      	movs	r7, #0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d18d      	bne.n	8007816 <_strtod_l+0x4e6>
 80078fa:	e560      	b.n	80073be <_strtod_l+0x8e>
 80078fc:	00004e1f 	.word	0x00004e1f
 8007900:	0800b171 	.word	0x0800b171
 8007904:	0800b1b4 	.word	0x0800b1b4
 8007908:	7ff00000 	.word	0x7ff00000
 800790c:	0800b169 	.word	0x0800b169
 8007910:	0800b2f4 	.word	0x0800b2f4
 8007914:	0800b5a0 	.word	0x0800b5a0
 8007918:	0800b480 	.word	0x0800b480
 800791c:	0800b458 	.word	0x0800b458
 8007920:	fcb00000 	.word	0xfcb00000
 8007924:	7ca00000 	.word	0x7ca00000
 8007928:	7c900000 	.word	0x7c900000
 800792c:	7fefffff 	.word	0x7fefffff
 8007930:	2310      	movs	r3, #16
 8007932:	0022      	movs	r2, r4
 8007934:	401a      	ands	r2, r3
 8007936:	9208      	str	r2, [sp, #32]
 8007938:	421c      	tst	r4, r3
 800793a:	d001      	beq.n	8007940 <_strtod_l+0x610>
 800793c:	335a      	adds	r3, #90	; 0x5a
 800793e:	9308      	str	r3, [sp, #32]
 8007940:	0030      	movs	r0, r6
 8007942:	0039      	movs	r1, r7
 8007944:	2300      	movs	r3, #0
 8007946:	4dc5      	ldr	r5, [pc, #788]	; (8007c5c <_strtod_l+0x92c>)
 8007948:	2201      	movs	r2, #1
 800794a:	4214      	tst	r4, r2
 800794c:	d004      	beq.n	8007958 <_strtod_l+0x628>
 800794e:	682a      	ldr	r2, [r5, #0]
 8007950:	686b      	ldr	r3, [r5, #4]
 8007952:	f7f9 ffa7 	bl	80018a4 <__aeabi_dmul>
 8007956:	2301      	movs	r3, #1
 8007958:	1064      	asrs	r4, r4, #1
 800795a:	3508      	adds	r5, #8
 800795c:	2c00      	cmp	r4, #0
 800795e:	d1f3      	bne.n	8007948 <_strtod_l+0x618>
 8007960:	2b00      	cmp	r3, #0
 8007962:	d001      	beq.n	8007968 <_strtod_l+0x638>
 8007964:	0006      	movs	r6, r0
 8007966:	000f      	movs	r7, r1
 8007968:	9b08      	ldr	r3, [sp, #32]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00f      	beq.n	800798e <_strtod_l+0x65e>
 800796e:	236b      	movs	r3, #107	; 0x6b
 8007970:	007a      	lsls	r2, r7, #1
 8007972:	0d52      	lsrs	r2, r2, #21
 8007974:	0039      	movs	r1, r7
 8007976:	1a9b      	subs	r3, r3, r2
 8007978:	2b00      	cmp	r3, #0
 800797a:	dd08      	ble.n	800798e <_strtod_l+0x65e>
 800797c:	2b1f      	cmp	r3, #31
 800797e:	dc00      	bgt.n	8007982 <_strtod_l+0x652>
 8007980:	e124      	b.n	8007bcc <_strtod_l+0x89c>
 8007982:	2600      	movs	r6, #0
 8007984:	2b34      	cmp	r3, #52	; 0x34
 8007986:	dc00      	bgt.n	800798a <_strtod_l+0x65a>
 8007988:	e119      	b.n	8007bbe <_strtod_l+0x88e>
 800798a:	27dc      	movs	r7, #220	; 0xdc
 800798c:	04bf      	lsls	r7, r7, #18
 800798e:	2200      	movs	r2, #0
 8007990:	2300      	movs	r3, #0
 8007992:	0030      	movs	r0, r6
 8007994:	0039      	movs	r1, r7
 8007996:	f7f8 fd59 	bl	800044c <__aeabi_dcmpeq>
 800799a:	2800      	cmp	r0, #0
 800799c:	d1a0      	bne.n	80078e0 <_strtod_l+0x5b0>
 800799e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079a2:	9300      	str	r3, [sp, #0]
 80079a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80079a6:	9b06      	ldr	r3, [sp, #24]
 80079a8:	9805      	ldr	r0, [sp, #20]
 80079aa:	f001 fe69 	bl	8009680 <__s2b>
 80079ae:	900b      	str	r0, [sp, #44]	; 0x2c
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d100      	bne.n	80079b6 <_strtod_l+0x686>
 80079b4:	e721      	b.n	80077fa <_strtod_l+0x4ca>
 80079b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b8:	9907      	ldr	r1, [sp, #28]
 80079ba:	17da      	asrs	r2, r3, #31
 80079bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079be:	1a5b      	subs	r3, r3, r1
 80079c0:	401a      	ands	r2, r3
 80079c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079c4:	9215      	str	r2, [sp, #84]	; 0x54
 80079c6:	43db      	mvns	r3, r3
 80079c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ca:	17db      	asrs	r3, r3, #31
 80079cc:	401a      	ands	r2, r3
 80079ce:	2300      	movs	r3, #0
 80079d0:	921a      	str	r2, [sp, #104]	; 0x68
 80079d2:	9306      	str	r3, [sp, #24]
 80079d4:	9307      	str	r3, [sp, #28]
 80079d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d8:	9805      	ldr	r0, [sp, #20]
 80079da:	6859      	ldr	r1, [r3, #4]
 80079dc:	f001 fda4 	bl	8009528 <_Balloc>
 80079e0:	9009      	str	r0, [sp, #36]	; 0x24
 80079e2:	2800      	cmp	r0, #0
 80079e4:	d100      	bne.n	80079e8 <_strtod_l+0x6b8>
 80079e6:	e70d      	b.n	8007804 <_strtod_l+0x4d4>
 80079e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	310c      	adds	r1, #12
 80079f0:	1c9a      	adds	r2, r3, #2
 80079f2:	0092      	lsls	r2, r2, #2
 80079f4:	300c      	adds	r0, #12
 80079f6:	930c      	str	r3, [sp, #48]	; 0x30
 80079f8:	f001 fd8d 	bl	8009516 <memcpy>
 80079fc:	ab22      	add	r3, sp, #136	; 0x88
 80079fe:	9301      	str	r3, [sp, #4]
 8007a00:	ab21      	add	r3, sp, #132	; 0x84
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	0032      	movs	r2, r6
 8007a06:	003b      	movs	r3, r7
 8007a08:	9805      	ldr	r0, [sp, #20]
 8007a0a:	9612      	str	r6, [sp, #72]	; 0x48
 8007a0c:	9713      	str	r7, [sp, #76]	; 0x4c
 8007a0e:	f002 f983 	bl	8009d18 <__d2b>
 8007a12:	9020      	str	r0, [sp, #128]	; 0x80
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d100      	bne.n	8007a1a <_strtod_l+0x6ea>
 8007a18:	e6f4      	b.n	8007804 <_strtod_l+0x4d4>
 8007a1a:	2101      	movs	r1, #1
 8007a1c:	9805      	ldr	r0, [sp, #20]
 8007a1e:	f001 fec3 	bl	80097a8 <__i2b>
 8007a22:	9007      	str	r0, [sp, #28]
 8007a24:	2800      	cmp	r0, #0
 8007a26:	d100      	bne.n	8007a2a <_strtod_l+0x6fa>
 8007a28:	e6ec      	b.n	8007804 <_strtod_l+0x4d4>
 8007a2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a2c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a2e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007a30:	1ad4      	subs	r4, r2, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	db01      	blt.n	8007a3a <_strtod_l+0x70a>
 8007a36:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8007a38:	195d      	adds	r5, r3, r5
 8007a3a:	9908      	ldr	r1, [sp, #32]
 8007a3c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007a3e:	1a5b      	subs	r3, r3, r1
 8007a40:	2136      	movs	r1, #54	; 0x36
 8007a42:	189b      	adds	r3, r3, r2
 8007a44:	1a8a      	subs	r2, r1, r2
 8007a46:	4986      	ldr	r1, [pc, #536]	; (8007c60 <_strtod_l+0x930>)
 8007a48:	2001      	movs	r0, #1
 8007a4a:	468c      	mov	ip, r1
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	9110      	str	r1, [sp, #64]	; 0x40
 8007a52:	9014      	str	r0, [sp, #80]	; 0x50
 8007a54:	4563      	cmp	r3, ip
 8007a56:	da07      	bge.n	8007a68 <_strtod_l+0x738>
 8007a58:	4661      	mov	r1, ip
 8007a5a:	1ac9      	subs	r1, r1, r3
 8007a5c:	1a52      	subs	r2, r2, r1
 8007a5e:	291f      	cmp	r1, #31
 8007a60:	dd00      	ble.n	8007a64 <_strtod_l+0x734>
 8007a62:	e0b8      	b.n	8007bd6 <_strtod_l+0x8a6>
 8007a64:	4088      	lsls	r0, r1
 8007a66:	9014      	str	r0, [sp, #80]	; 0x50
 8007a68:	18ab      	adds	r3, r5, r2
 8007a6a:	930c      	str	r3, [sp, #48]	; 0x30
 8007a6c:	18a4      	adds	r4, r4, r2
 8007a6e:	9b08      	ldr	r3, [sp, #32]
 8007a70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a72:	191c      	adds	r4, r3, r4
 8007a74:	002b      	movs	r3, r5
 8007a76:	4295      	cmp	r5, r2
 8007a78:	dd00      	ble.n	8007a7c <_strtod_l+0x74c>
 8007a7a:	0013      	movs	r3, r2
 8007a7c:	42a3      	cmp	r3, r4
 8007a7e:	dd00      	ble.n	8007a82 <_strtod_l+0x752>
 8007a80:	0023      	movs	r3, r4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	dd04      	ble.n	8007a90 <_strtod_l+0x760>
 8007a86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a88:	1ae4      	subs	r4, r4, r3
 8007a8a:	1ad2      	subs	r2, r2, r3
 8007a8c:	920c      	str	r2, [sp, #48]	; 0x30
 8007a8e:	1aed      	subs	r5, r5, r3
 8007a90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	dd17      	ble.n	8007ac6 <_strtod_l+0x796>
 8007a96:	001a      	movs	r2, r3
 8007a98:	9907      	ldr	r1, [sp, #28]
 8007a9a:	9805      	ldr	r0, [sp, #20]
 8007a9c:	f001 ff4a 	bl	8009934 <__pow5mult>
 8007aa0:	9007      	str	r0, [sp, #28]
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d100      	bne.n	8007aa8 <_strtod_l+0x778>
 8007aa6:	e6ad      	b.n	8007804 <_strtod_l+0x4d4>
 8007aa8:	0001      	movs	r1, r0
 8007aaa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007aac:	9805      	ldr	r0, [sp, #20]
 8007aae:	f001 fe91 	bl	80097d4 <__multiply>
 8007ab2:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d100      	bne.n	8007aba <_strtod_l+0x78a>
 8007ab8:	e6a4      	b.n	8007804 <_strtod_l+0x4d4>
 8007aba:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007abc:	9805      	ldr	r0, [sp, #20]
 8007abe:	f001 fd77 	bl	80095b0 <_Bfree>
 8007ac2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ac4:	9320      	str	r3, [sp, #128]	; 0x80
 8007ac6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	dd00      	ble.n	8007ace <_strtod_l+0x79e>
 8007acc:	e089      	b.n	8007be2 <_strtod_l+0x8b2>
 8007ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	dd08      	ble.n	8007ae6 <_strtod_l+0x7b6>
 8007ad4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007ad6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ad8:	9805      	ldr	r0, [sp, #20]
 8007ada:	f001 ff2b 	bl	8009934 <__pow5mult>
 8007ade:	9009      	str	r0, [sp, #36]	; 0x24
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	d100      	bne.n	8007ae6 <_strtod_l+0x7b6>
 8007ae4:	e68e      	b.n	8007804 <_strtod_l+0x4d4>
 8007ae6:	2c00      	cmp	r4, #0
 8007ae8:	dd08      	ble.n	8007afc <_strtod_l+0x7cc>
 8007aea:	0022      	movs	r2, r4
 8007aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007aee:	9805      	ldr	r0, [sp, #20]
 8007af0:	f001 ff7c 	bl	80099ec <__lshift>
 8007af4:	9009      	str	r0, [sp, #36]	; 0x24
 8007af6:	2800      	cmp	r0, #0
 8007af8:	d100      	bne.n	8007afc <_strtod_l+0x7cc>
 8007afa:	e683      	b.n	8007804 <_strtod_l+0x4d4>
 8007afc:	2d00      	cmp	r5, #0
 8007afe:	dd08      	ble.n	8007b12 <_strtod_l+0x7e2>
 8007b00:	002a      	movs	r2, r5
 8007b02:	9907      	ldr	r1, [sp, #28]
 8007b04:	9805      	ldr	r0, [sp, #20]
 8007b06:	f001 ff71 	bl	80099ec <__lshift>
 8007b0a:	9007      	str	r0, [sp, #28]
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	d100      	bne.n	8007b12 <_strtod_l+0x7e2>
 8007b10:	e678      	b.n	8007804 <_strtod_l+0x4d4>
 8007b12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b14:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007b16:	9805      	ldr	r0, [sp, #20]
 8007b18:	f001 fff2 	bl	8009b00 <__mdiff>
 8007b1c:	9006      	str	r0, [sp, #24]
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d100      	bne.n	8007b24 <_strtod_l+0x7f4>
 8007b22:	e66f      	b.n	8007804 <_strtod_l+0x4d4>
 8007b24:	2200      	movs	r2, #0
 8007b26:	68c3      	ldr	r3, [r0, #12]
 8007b28:	9907      	ldr	r1, [sp, #28]
 8007b2a:	60c2      	str	r2, [r0, #12]
 8007b2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b2e:	f001 ffcb 	bl	8009ac8 <__mcmp>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	da5f      	bge.n	8007bf6 <_strtod_l+0x8c6>
 8007b36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b38:	4333      	orrs	r3, r6
 8007b3a:	d000      	beq.n	8007b3e <_strtod_l+0x80e>
 8007b3c:	e08a      	b.n	8007c54 <_strtod_l+0x924>
 8007b3e:	033b      	lsls	r3, r7, #12
 8007b40:	d000      	beq.n	8007b44 <_strtod_l+0x814>
 8007b42:	e087      	b.n	8007c54 <_strtod_l+0x924>
 8007b44:	22d6      	movs	r2, #214	; 0xd6
 8007b46:	4b47      	ldr	r3, [pc, #284]	; (8007c64 <_strtod_l+0x934>)
 8007b48:	04d2      	lsls	r2, r2, #19
 8007b4a:	403b      	ands	r3, r7
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d800      	bhi.n	8007b52 <_strtod_l+0x822>
 8007b50:	e080      	b.n	8007c54 <_strtod_l+0x924>
 8007b52:	9b06      	ldr	r3, [sp, #24]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	930a      	str	r3, [sp, #40]	; 0x28
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d104      	bne.n	8007b66 <_strtod_l+0x836>
 8007b5c:	9b06      	ldr	r3, [sp, #24]
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	930a      	str	r3, [sp, #40]	; 0x28
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	dd76      	ble.n	8007c54 <_strtod_l+0x924>
 8007b66:	9906      	ldr	r1, [sp, #24]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	9805      	ldr	r0, [sp, #20]
 8007b6c:	f001 ff3e 	bl	80099ec <__lshift>
 8007b70:	9907      	ldr	r1, [sp, #28]
 8007b72:	9006      	str	r0, [sp, #24]
 8007b74:	f001 ffa8 	bl	8009ac8 <__mcmp>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	dd6b      	ble.n	8007c54 <_strtod_l+0x924>
 8007b7c:	9908      	ldr	r1, [sp, #32]
 8007b7e:	003b      	movs	r3, r7
 8007b80:	4a38      	ldr	r2, [pc, #224]	; (8007c64 <_strtod_l+0x934>)
 8007b82:	2900      	cmp	r1, #0
 8007b84:	d100      	bne.n	8007b88 <_strtod_l+0x858>
 8007b86:	e092      	b.n	8007cae <_strtod_l+0x97e>
 8007b88:	0011      	movs	r1, r2
 8007b8a:	20d6      	movs	r0, #214	; 0xd6
 8007b8c:	4039      	ands	r1, r7
 8007b8e:	04c0      	lsls	r0, r0, #19
 8007b90:	4281      	cmp	r1, r0
 8007b92:	dd00      	ble.n	8007b96 <_strtod_l+0x866>
 8007b94:	e08b      	b.n	8007cae <_strtod_l+0x97e>
 8007b96:	23dc      	movs	r3, #220	; 0xdc
 8007b98:	049b      	lsls	r3, r3, #18
 8007b9a:	4299      	cmp	r1, r3
 8007b9c:	dc00      	bgt.n	8007ba0 <_strtod_l+0x870>
 8007b9e:	e6a4      	b.n	80078ea <_strtod_l+0x5ba>
 8007ba0:	0030      	movs	r0, r6
 8007ba2:	0039      	movs	r1, r7
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	4b30      	ldr	r3, [pc, #192]	; (8007c68 <_strtod_l+0x938>)
 8007ba8:	f7f9 fe7c 	bl	80018a4 <__aeabi_dmul>
 8007bac:	0006      	movs	r6, r0
 8007bae:	000f      	movs	r7, r1
 8007bb0:	4308      	orrs	r0, r1
 8007bb2:	d000      	beq.n	8007bb6 <_strtod_l+0x886>
 8007bb4:	e62f      	b.n	8007816 <_strtod_l+0x4e6>
 8007bb6:	2322      	movs	r3, #34	; 0x22
 8007bb8:	9a05      	ldr	r2, [sp, #20]
 8007bba:	6013      	str	r3, [r2, #0]
 8007bbc:	e62b      	b.n	8007816 <_strtod_l+0x4e6>
 8007bbe:	234b      	movs	r3, #75	; 0x4b
 8007bc0:	1a9a      	subs	r2, r3, r2
 8007bc2:	3b4c      	subs	r3, #76	; 0x4c
 8007bc4:	4093      	lsls	r3, r2
 8007bc6:	4019      	ands	r1, r3
 8007bc8:	000f      	movs	r7, r1
 8007bca:	e6e0      	b.n	800798e <_strtod_l+0x65e>
 8007bcc:	2201      	movs	r2, #1
 8007bce:	4252      	negs	r2, r2
 8007bd0:	409a      	lsls	r2, r3
 8007bd2:	4016      	ands	r6, r2
 8007bd4:	e6db      	b.n	800798e <_strtod_l+0x65e>
 8007bd6:	4925      	ldr	r1, [pc, #148]	; (8007c6c <_strtod_l+0x93c>)
 8007bd8:	1acb      	subs	r3, r1, r3
 8007bda:	0001      	movs	r1, r0
 8007bdc:	4099      	lsls	r1, r3
 8007bde:	9110      	str	r1, [sp, #64]	; 0x40
 8007be0:	e741      	b.n	8007a66 <_strtod_l+0x736>
 8007be2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007be4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007be6:	9805      	ldr	r0, [sp, #20]
 8007be8:	f001 ff00 	bl	80099ec <__lshift>
 8007bec:	9020      	str	r0, [sp, #128]	; 0x80
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d000      	beq.n	8007bf4 <_strtod_l+0x8c4>
 8007bf2:	e76c      	b.n	8007ace <_strtod_l+0x79e>
 8007bf4:	e606      	b.n	8007804 <_strtod_l+0x4d4>
 8007bf6:	970c      	str	r7, [sp, #48]	; 0x30
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	d176      	bne.n	8007cea <_strtod_l+0x9ba>
 8007bfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007bfe:	033b      	lsls	r3, r7, #12
 8007c00:	0b1b      	lsrs	r3, r3, #12
 8007c02:	2a00      	cmp	r2, #0
 8007c04:	d038      	beq.n	8007c78 <_strtod_l+0x948>
 8007c06:	4a1a      	ldr	r2, [pc, #104]	; (8007c70 <_strtod_l+0x940>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d138      	bne.n	8007c7e <_strtod_l+0x94e>
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	9b08      	ldr	r3, [sp, #32]
 8007c10:	4252      	negs	r2, r2
 8007c12:	0031      	movs	r1, r6
 8007c14:	0010      	movs	r0, r2
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00b      	beq.n	8007c32 <_strtod_l+0x902>
 8007c1a:	24d4      	movs	r4, #212	; 0xd4
 8007c1c:	4b11      	ldr	r3, [pc, #68]	; (8007c64 <_strtod_l+0x934>)
 8007c1e:	0010      	movs	r0, r2
 8007c20:	403b      	ands	r3, r7
 8007c22:	04e4      	lsls	r4, r4, #19
 8007c24:	42a3      	cmp	r3, r4
 8007c26:	d804      	bhi.n	8007c32 <_strtod_l+0x902>
 8007c28:	306c      	adds	r0, #108	; 0x6c
 8007c2a:	0d1b      	lsrs	r3, r3, #20
 8007c2c:	1ac3      	subs	r3, r0, r3
 8007c2e:	409a      	lsls	r2, r3
 8007c30:	0010      	movs	r0, r2
 8007c32:	4281      	cmp	r1, r0
 8007c34:	d123      	bne.n	8007c7e <_strtod_l+0x94e>
 8007c36:	4b0f      	ldr	r3, [pc, #60]	; (8007c74 <_strtod_l+0x944>)
 8007c38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d102      	bne.n	8007c44 <_strtod_l+0x914>
 8007c3e:	1c4b      	adds	r3, r1, #1
 8007c40:	d100      	bne.n	8007c44 <_strtod_l+0x914>
 8007c42:	e5df      	b.n	8007804 <_strtod_l+0x4d4>
 8007c44:	4b07      	ldr	r3, [pc, #28]	; (8007c64 <_strtod_l+0x934>)
 8007c46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c48:	2600      	movs	r6, #0
 8007c4a:	401a      	ands	r2, r3
 8007c4c:	0013      	movs	r3, r2
 8007c4e:	2280      	movs	r2, #128	; 0x80
 8007c50:	0352      	lsls	r2, r2, #13
 8007c52:	189f      	adds	r7, r3, r2
 8007c54:	9b08      	ldr	r3, [sp, #32]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1a2      	bne.n	8007ba0 <_strtod_l+0x870>
 8007c5a:	e5dc      	b.n	8007816 <_strtod_l+0x4e6>
 8007c5c:	0800b1c8 	.word	0x0800b1c8
 8007c60:	fffffc02 	.word	0xfffffc02
 8007c64:	7ff00000 	.word	0x7ff00000
 8007c68:	39500000 	.word	0x39500000
 8007c6c:	fffffbe2 	.word	0xfffffbe2
 8007c70:	000fffff 	.word	0x000fffff
 8007c74:	7fefffff 	.word	0x7fefffff
 8007c78:	4333      	orrs	r3, r6
 8007c7a:	d100      	bne.n	8007c7e <_strtod_l+0x94e>
 8007c7c:	e77e      	b.n	8007b7c <_strtod_l+0x84c>
 8007c7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d01d      	beq.n	8007cc0 <_strtod_l+0x990>
 8007c84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c88:	4213      	tst	r3, r2
 8007c8a:	d0e3      	beq.n	8007c54 <_strtod_l+0x924>
 8007c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c8e:	0030      	movs	r0, r6
 8007c90:	0039      	movs	r1, r7
 8007c92:	9a08      	ldr	r2, [sp, #32]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d017      	beq.n	8007cc8 <_strtod_l+0x998>
 8007c98:	f7ff fb32 	bl	8007300 <sulp>
 8007c9c:	0002      	movs	r2, r0
 8007c9e:	000b      	movs	r3, r1
 8007ca0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007ca2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007ca4:	f7f8 fec0 	bl	8000a28 <__aeabi_dadd>
 8007ca8:	0006      	movs	r6, r0
 8007caa:	000f      	movs	r7, r1
 8007cac:	e7d2      	b.n	8007c54 <_strtod_l+0x924>
 8007cae:	2601      	movs	r6, #1
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	4a99      	ldr	r2, [pc, #612]	; (8007f18 <_strtod_l+0xbe8>)
 8007cb4:	4276      	negs	r6, r6
 8007cb6:	189b      	adds	r3, r3, r2
 8007cb8:	4a98      	ldr	r2, [pc, #608]	; (8007f1c <_strtod_l+0xbec>)
 8007cba:	431a      	orrs	r2, r3
 8007cbc:	0017      	movs	r7, r2
 8007cbe:	e7c9      	b.n	8007c54 <_strtod_l+0x924>
 8007cc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007cc2:	4233      	tst	r3, r6
 8007cc4:	d0c6      	beq.n	8007c54 <_strtod_l+0x924>
 8007cc6:	e7e1      	b.n	8007c8c <_strtod_l+0x95c>
 8007cc8:	f7ff fb1a 	bl	8007300 <sulp>
 8007ccc:	0002      	movs	r2, r0
 8007cce:	000b      	movs	r3, r1
 8007cd0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007cd2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007cd4:	f7fa f852 	bl	8001d7c <__aeabi_dsub>
 8007cd8:	2200      	movs	r2, #0
 8007cda:	2300      	movs	r3, #0
 8007cdc:	0006      	movs	r6, r0
 8007cde:	000f      	movs	r7, r1
 8007ce0:	f7f8 fbb4 	bl	800044c <__aeabi_dcmpeq>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d0b5      	beq.n	8007c54 <_strtod_l+0x924>
 8007ce8:	e5ff      	b.n	80078ea <_strtod_l+0x5ba>
 8007cea:	9907      	ldr	r1, [sp, #28]
 8007cec:	9806      	ldr	r0, [sp, #24]
 8007cee:	f002 f877 	bl	8009de0 <__ratio>
 8007cf2:	2380      	movs	r3, #128	; 0x80
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	05db      	lsls	r3, r3, #23
 8007cf8:	0004      	movs	r4, r0
 8007cfa:	000d      	movs	r5, r1
 8007cfc:	f7f8 fbb6 	bl	800046c <__aeabi_dcmple>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	d075      	beq.n	8007df0 <_strtod_l+0xac0>
 8007d04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d047      	beq.n	8007d9a <_strtod_l+0xa6a>
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	4c84      	ldr	r4, [pc, #528]	; (8007f20 <_strtod_l+0xbf0>)
 8007d0e:	2500      	movs	r5, #0
 8007d10:	9310      	str	r3, [sp, #64]	; 0x40
 8007d12:	9411      	str	r4, [sp, #68]	; 0x44
 8007d14:	4c82      	ldr	r4, [pc, #520]	; (8007f20 <_strtod_l+0xbf0>)
 8007d16:	4a83      	ldr	r2, [pc, #524]	; (8007f24 <_strtod_l+0xbf4>)
 8007d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	9314      	str	r3, [sp, #80]	; 0x50
 8007d1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d20:	4b81      	ldr	r3, [pc, #516]	; (8007f28 <_strtod_l+0xbf8>)
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d000      	beq.n	8007d28 <_strtod_l+0x9f8>
 8007d26:	e0ac      	b.n	8007e82 <_strtod_l+0xb52>
 8007d28:	4a80      	ldr	r2, [pc, #512]	; (8007f2c <_strtod_l+0xbfc>)
 8007d2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d2c:	4694      	mov	ip, r2
 8007d2e:	4463      	add	r3, ip
 8007d30:	001f      	movs	r7, r3
 8007d32:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d34:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d36:	0030      	movs	r0, r6
 8007d38:	0039      	movs	r1, r7
 8007d3a:	920c      	str	r2, [sp, #48]	; 0x30
 8007d3c:	930d      	str	r3, [sp, #52]	; 0x34
 8007d3e:	f001 ff77 	bl	8009c30 <__ulp>
 8007d42:	0002      	movs	r2, r0
 8007d44:	000b      	movs	r3, r1
 8007d46:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007d48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007d4a:	f7f9 fdab 	bl	80018a4 <__aeabi_dmul>
 8007d4e:	0032      	movs	r2, r6
 8007d50:	003b      	movs	r3, r7
 8007d52:	f7f8 fe69 	bl	8000a28 <__aeabi_dadd>
 8007d56:	4a73      	ldr	r2, [pc, #460]	; (8007f24 <_strtod_l+0xbf4>)
 8007d58:	4b75      	ldr	r3, [pc, #468]	; (8007f30 <_strtod_l+0xc00>)
 8007d5a:	0006      	movs	r6, r0
 8007d5c:	400a      	ands	r2, r1
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d95e      	bls.n	8007e20 <_strtod_l+0xaf0>
 8007d62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007d64:	4b73      	ldr	r3, [pc, #460]	; (8007f34 <_strtod_l+0xc04>)
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d103      	bne.n	8007d72 <_strtod_l+0xa42>
 8007d6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	d100      	bne.n	8007d72 <_strtod_l+0xa42>
 8007d70:	e548      	b.n	8007804 <_strtod_l+0x4d4>
 8007d72:	2601      	movs	r6, #1
 8007d74:	4f6f      	ldr	r7, [pc, #444]	; (8007f34 <_strtod_l+0xc04>)
 8007d76:	4276      	negs	r6, r6
 8007d78:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007d7a:	9805      	ldr	r0, [sp, #20]
 8007d7c:	f001 fc18 	bl	80095b0 <_Bfree>
 8007d80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d82:	9805      	ldr	r0, [sp, #20]
 8007d84:	f001 fc14 	bl	80095b0 <_Bfree>
 8007d88:	9907      	ldr	r1, [sp, #28]
 8007d8a:	9805      	ldr	r0, [sp, #20]
 8007d8c:	f001 fc10 	bl	80095b0 <_Bfree>
 8007d90:	9906      	ldr	r1, [sp, #24]
 8007d92:	9805      	ldr	r0, [sp, #20]
 8007d94:	f001 fc0c 	bl	80095b0 <_Bfree>
 8007d98:	e61d      	b.n	80079d6 <_strtod_l+0x6a6>
 8007d9a:	2e00      	cmp	r6, #0
 8007d9c:	d11c      	bne.n	8007dd8 <_strtod_l+0xaa8>
 8007d9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007da0:	031b      	lsls	r3, r3, #12
 8007da2:	d11f      	bne.n	8007de4 <_strtod_l+0xab4>
 8007da4:	2200      	movs	r2, #0
 8007da6:	0020      	movs	r0, r4
 8007da8:	0029      	movs	r1, r5
 8007daa:	4b5d      	ldr	r3, [pc, #372]	; (8007f20 <_strtod_l+0xbf0>)
 8007dac:	f7f8 fb54 	bl	8000458 <__aeabi_dcmplt>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d11a      	bne.n	8007dea <_strtod_l+0xaba>
 8007db4:	0020      	movs	r0, r4
 8007db6:	0029      	movs	r1, r5
 8007db8:	2200      	movs	r2, #0
 8007dba:	4b5f      	ldr	r3, [pc, #380]	; (8007f38 <_strtod_l+0xc08>)
 8007dbc:	f7f9 fd72 	bl	80018a4 <__aeabi_dmul>
 8007dc0:	0005      	movs	r5, r0
 8007dc2:	000c      	movs	r4, r1
 8007dc4:	2380      	movs	r3, #128	; 0x80
 8007dc6:	061b      	lsls	r3, r3, #24
 8007dc8:	18e3      	adds	r3, r4, r3
 8007dca:	951c      	str	r5, [sp, #112]	; 0x70
 8007dcc:	931d      	str	r3, [sp, #116]	; 0x74
 8007dce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007dd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007dd2:	9210      	str	r2, [sp, #64]	; 0x40
 8007dd4:	9311      	str	r3, [sp, #68]	; 0x44
 8007dd6:	e79e      	b.n	8007d16 <_strtod_l+0x9e6>
 8007dd8:	2e01      	cmp	r6, #1
 8007dda:	d103      	bne.n	8007de4 <_strtod_l+0xab4>
 8007ddc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d100      	bne.n	8007de4 <_strtod_l+0xab4>
 8007de2:	e582      	b.n	80078ea <_strtod_l+0x5ba>
 8007de4:	2300      	movs	r3, #0
 8007de6:	4c55      	ldr	r4, [pc, #340]	; (8007f3c <_strtod_l+0xc0c>)
 8007de8:	e791      	b.n	8007d0e <_strtod_l+0x9de>
 8007dea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007dec:	4c52      	ldr	r4, [pc, #328]	; (8007f38 <_strtod_l+0xc08>)
 8007dee:	e7e9      	b.n	8007dc4 <_strtod_l+0xa94>
 8007df0:	2200      	movs	r2, #0
 8007df2:	0020      	movs	r0, r4
 8007df4:	0029      	movs	r1, r5
 8007df6:	4b50      	ldr	r3, [pc, #320]	; (8007f38 <_strtod_l+0xc08>)
 8007df8:	f7f9 fd54 	bl	80018a4 <__aeabi_dmul>
 8007dfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007dfe:	0005      	movs	r5, r0
 8007e00:	000b      	movs	r3, r1
 8007e02:	000c      	movs	r4, r1
 8007e04:	2a00      	cmp	r2, #0
 8007e06:	d107      	bne.n	8007e18 <_strtod_l+0xae8>
 8007e08:	2280      	movs	r2, #128	; 0x80
 8007e0a:	0612      	lsls	r2, r2, #24
 8007e0c:	188b      	adds	r3, r1, r2
 8007e0e:	9016      	str	r0, [sp, #88]	; 0x58
 8007e10:	9317      	str	r3, [sp, #92]	; 0x5c
 8007e12:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e16:	e7dc      	b.n	8007dd2 <_strtod_l+0xaa2>
 8007e18:	0002      	movs	r2, r0
 8007e1a:	9216      	str	r2, [sp, #88]	; 0x58
 8007e1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8007e1e:	e7f8      	b.n	8007e12 <_strtod_l+0xae2>
 8007e20:	23d4      	movs	r3, #212	; 0xd4
 8007e22:	049b      	lsls	r3, r3, #18
 8007e24:	18cf      	adds	r7, r1, r3
 8007e26:	9b08      	ldr	r3, [sp, #32]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d1a5      	bne.n	8007d78 <_strtod_l+0xa48>
 8007e2c:	4b3d      	ldr	r3, [pc, #244]	; (8007f24 <_strtod_l+0xbf4>)
 8007e2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e30:	403b      	ands	r3, r7
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d1a0      	bne.n	8007d78 <_strtod_l+0xa48>
 8007e36:	0028      	movs	r0, r5
 8007e38:	0021      	movs	r1, r4
 8007e3a:	f7f8 fb8d 	bl	8000558 <__aeabi_d2lz>
 8007e3e:	f7f8 fbc7 	bl	80005d0 <__aeabi_l2d>
 8007e42:	0002      	movs	r2, r0
 8007e44:	000b      	movs	r3, r1
 8007e46:	0028      	movs	r0, r5
 8007e48:	0021      	movs	r1, r4
 8007e4a:	f7f9 ff97 	bl	8001d7c <__aeabi_dsub>
 8007e4e:	033b      	lsls	r3, r7, #12
 8007e50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e52:	0b1b      	lsrs	r3, r3, #12
 8007e54:	4333      	orrs	r3, r6
 8007e56:	4313      	orrs	r3, r2
 8007e58:	0004      	movs	r4, r0
 8007e5a:	000d      	movs	r5, r1
 8007e5c:	4a38      	ldr	r2, [pc, #224]	; (8007f40 <_strtod_l+0xc10>)
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d055      	beq.n	8007f0e <_strtod_l+0xbde>
 8007e62:	4b38      	ldr	r3, [pc, #224]	; (8007f44 <_strtod_l+0xc14>)
 8007e64:	f7f8 faf8 	bl	8000458 <__aeabi_dcmplt>
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d000      	beq.n	8007e6e <_strtod_l+0xb3e>
 8007e6c:	e4d3      	b.n	8007816 <_strtod_l+0x4e6>
 8007e6e:	0020      	movs	r0, r4
 8007e70:	0029      	movs	r1, r5
 8007e72:	4a35      	ldr	r2, [pc, #212]	; (8007f48 <_strtod_l+0xc18>)
 8007e74:	4b30      	ldr	r3, [pc, #192]	; (8007f38 <_strtod_l+0xc08>)
 8007e76:	f7f8 fb03 	bl	8000480 <__aeabi_dcmpgt>
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	d100      	bne.n	8007e80 <_strtod_l+0xb50>
 8007e7e:	e77b      	b.n	8007d78 <_strtod_l+0xa48>
 8007e80:	e4c9      	b.n	8007816 <_strtod_l+0x4e6>
 8007e82:	9b08      	ldr	r3, [sp, #32]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d02b      	beq.n	8007ee0 <_strtod_l+0xbb0>
 8007e88:	23d4      	movs	r3, #212	; 0xd4
 8007e8a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e8c:	04db      	lsls	r3, r3, #19
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d826      	bhi.n	8007ee0 <_strtod_l+0xbb0>
 8007e92:	0028      	movs	r0, r5
 8007e94:	0021      	movs	r1, r4
 8007e96:	4a2d      	ldr	r2, [pc, #180]	; (8007f4c <_strtod_l+0xc1c>)
 8007e98:	4b2d      	ldr	r3, [pc, #180]	; (8007f50 <_strtod_l+0xc20>)
 8007e9a:	f7f8 fae7 	bl	800046c <__aeabi_dcmple>
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	d017      	beq.n	8007ed2 <_strtod_l+0xba2>
 8007ea2:	0028      	movs	r0, r5
 8007ea4:	0021      	movs	r1, r4
 8007ea6:	f7f8 fb39 	bl	800051c <__aeabi_d2uiz>
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d100      	bne.n	8007eb0 <_strtod_l+0xb80>
 8007eae:	3001      	adds	r0, #1
 8007eb0:	f7fa fb7a 	bl	80025a8 <__aeabi_ui2d>
 8007eb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007eb6:	0005      	movs	r5, r0
 8007eb8:	000b      	movs	r3, r1
 8007eba:	000c      	movs	r4, r1
 8007ebc:	2a00      	cmp	r2, #0
 8007ebe:	d122      	bne.n	8007f06 <_strtod_l+0xbd6>
 8007ec0:	2280      	movs	r2, #128	; 0x80
 8007ec2:	0612      	lsls	r2, r2, #24
 8007ec4:	188b      	adds	r3, r1, r2
 8007ec6:	9018      	str	r0, [sp, #96]	; 0x60
 8007ec8:	9319      	str	r3, [sp, #100]	; 0x64
 8007eca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ecc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ece:	9210      	str	r2, [sp, #64]	; 0x40
 8007ed0:	9311      	str	r3, [sp, #68]	; 0x44
 8007ed2:	22d6      	movs	r2, #214	; 0xd6
 8007ed4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ed6:	04d2      	lsls	r2, r2, #19
 8007ed8:	189b      	adds	r3, r3, r2
 8007eda:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007edc:	1a9b      	subs	r3, r3, r2
 8007ede:	9311      	str	r3, [sp, #68]	; 0x44
 8007ee0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007ee2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007ee4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8007ee6:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8007ee8:	f001 fea2 	bl	8009c30 <__ulp>
 8007eec:	0002      	movs	r2, r0
 8007eee:	000b      	movs	r3, r1
 8007ef0:	0030      	movs	r0, r6
 8007ef2:	0039      	movs	r1, r7
 8007ef4:	f7f9 fcd6 	bl	80018a4 <__aeabi_dmul>
 8007ef8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007efa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007efc:	f7f8 fd94 	bl	8000a28 <__aeabi_dadd>
 8007f00:	0006      	movs	r6, r0
 8007f02:	000f      	movs	r7, r1
 8007f04:	e78f      	b.n	8007e26 <_strtod_l+0xaf6>
 8007f06:	0002      	movs	r2, r0
 8007f08:	9218      	str	r2, [sp, #96]	; 0x60
 8007f0a:	9319      	str	r3, [sp, #100]	; 0x64
 8007f0c:	e7dd      	b.n	8007eca <_strtod_l+0xb9a>
 8007f0e:	4b11      	ldr	r3, [pc, #68]	; (8007f54 <_strtod_l+0xc24>)
 8007f10:	f7f8 faa2 	bl	8000458 <__aeabi_dcmplt>
 8007f14:	e7b1      	b.n	8007e7a <_strtod_l+0xb4a>
 8007f16:	46c0      	nop			; (mov r8, r8)
 8007f18:	fff00000 	.word	0xfff00000
 8007f1c:	000fffff 	.word	0x000fffff
 8007f20:	3ff00000 	.word	0x3ff00000
 8007f24:	7ff00000 	.word	0x7ff00000
 8007f28:	7fe00000 	.word	0x7fe00000
 8007f2c:	fcb00000 	.word	0xfcb00000
 8007f30:	7c9fffff 	.word	0x7c9fffff
 8007f34:	7fefffff 	.word	0x7fefffff
 8007f38:	3fe00000 	.word	0x3fe00000
 8007f3c:	bff00000 	.word	0xbff00000
 8007f40:	94a03595 	.word	0x94a03595
 8007f44:	3fdfffff 	.word	0x3fdfffff
 8007f48:	35afe535 	.word	0x35afe535
 8007f4c:	ffc00000 	.word	0xffc00000
 8007f50:	41dfffff 	.word	0x41dfffff
 8007f54:	3fcfffff 	.word	0x3fcfffff

08007f58 <_strtod_r>:
 8007f58:	b510      	push	{r4, lr}
 8007f5a:	4b02      	ldr	r3, [pc, #8]	; (8007f64 <_strtod_r+0xc>)
 8007f5c:	f7ff f9e8 	bl	8007330 <_strtod_l>
 8007f60:	bd10      	pop	{r4, pc}
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	2000006c 	.word	0x2000006c

08007f68 <_strtol_l.constprop.0>:
 8007f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	001e      	movs	r6, r3
 8007f6e:	9005      	str	r0, [sp, #20]
 8007f70:	9101      	str	r1, [sp, #4]
 8007f72:	9202      	str	r2, [sp, #8]
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d045      	beq.n	8008004 <_strtol_l.constprop.0+0x9c>
 8007f78:	000b      	movs	r3, r1
 8007f7a:	2e24      	cmp	r6, #36	; 0x24
 8007f7c:	d842      	bhi.n	8008004 <_strtol_l.constprop.0+0x9c>
 8007f7e:	4a3f      	ldr	r2, [pc, #252]	; (800807c <_strtol_l.constprop.0+0x114>)
 8007f80:	2108      	movs	r1, #8
 8007f82:	4694      	mov	ip, r2
 8007f84:	001a      	movs	r2, r3
 8007f86:	4660      	mov	r0, ip
 8007f88:	7814      	ldrb	r4, [r2, #0]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	5d00      	ldrb	r0, [r0, r4]
 8007f8e:	001d      	movs	r5, r3
 8007f90:	0007      	movs	r7, r0
 8007f92:	400f      	ands	r7, r1
 8007f94:	4208      	tst	r0, r1
 8007f96:	d1f5      	bne.n	8007f84 <_strtol_l.constprop.0+0x1c>
 8007f98:	2c2d      	cmp	r4, #45	; 0x2d
 8007f9a:	d13a      	bne.n	8008012 <_strtol_l.constprop.0+0xaa>
 8007f9c:	2701      	movs	r7, #1
 8007f9e:	781c      	ldrb	r4, [r3, #0]
 8007fa0:	1c95      	adds	r5, r2, #2
 8007fa2:	2e00      	cmp	r6, #0
 8007fa4:	d065      	beq.n	8008072 <_strtol_l.constprop.0+0x10a>
 8007fa6:	2e10      	cmp	r6, #16
 8007fa8:	d109      	bne.n	8007fbe <_strtol_l.constprop.0+0x56>
 8007faa:	2c30      	cmp	r4, #48	; 0x30
 8007fac:	d107      	bne.n	8007fbe <_strtol_l.constprop.0+0x56>
 8007fae:	2220      	movs	r2, #32
 8007fb0:	782b      	ldrb	r3, [r5, #0]
 8007fb2:	4393      	bics	r3, r2
 8007fb4:	2b58      	cmp	r3, #88	; 0x58
 8007fb6:	d157      	bne.n	8008068 <_strtol_l.constprop.0+0x100>
 8007fb8:	2610      	movs	r6, #16
 8007fba:	786c      	ldrb	r4, [r5, #1]
 8007fbc:	3502      	adds	r5, #2
 8007fbe:	4b30      	ldr	r3, [pc, #192]	; (8008080 <_strtol_l.constprop.0+0x118>)
 8007fc0:	0031      	movs	r1, r6
 8007fc2:	18fb      	adds	r3, r7, r3
 8007fc4:	0018      	movs	r0, r3
 8007fc6:	9303      	str	r3, [sp, #12]
 8007fc8:	f7f8 f940 	bl	800024c <__aeabi_uidivmod>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4684      	mov	ip, r0
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	9104      	str	r1, [sp, #16]
 8007fd6:	4252      	negs	r2, r2
 8007fd8:	0021      	movs	r1, r4
 8007fda:	3930      	subs	r1, #48	; 0x30
 8007fdc:	2909      	cmp	r1, #9
 8007fde:	d81d      	bhi.n	800801c <_strtol_l.constprop.0+0xb4>
 8007fe0:	000c      	movs	r4, r1
 8007fe2:	42a6      	cmp	r6, r4
 8007fe4:	dd28      	ble.n	8008038 <_strtol_l.constprop.0+0xd0>
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	db24      	blt.n	8008034 <_strtol_l.constprop.0+0xcc>
 8007fea:	0013      	movs	r3, r2
 8007fec:	4584      	cmp	ip, r0
 8007fee:	d306      	bcc.n	8007ffe <_strtol_l.constprop.0+0x96>
 8007ff0:	d102      	bne.n	8007ff8 <_strtol_l.constprop.0+0x90>
 8007ff2:	9904      	ldr	r1, [sp, #16]
 8007ff4:	42a1      	cmp	r1, r4
 8007ff6:	db02      	blt.n	8007ffe <_strtol_l.constprop.0+0x96>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	4370      	muls	r0, r6
 8007ffc:	1820      	adds	r0, r4, r0
 8007ffe:	782c      	ldrb	r4, [r5, #0]
 8008000:	3501      	adds	r5, #1
 8008002:	e7e9      	b.n	8007fd8 <_strtol_l.constprop.0+0x70>
 8008004:	f7fe fab0 	bl	8006568 <__errno>
 8008008:	2316      	movs	r3, #22
 800800a:	6003      	str	r3, [r0, #0]
 800800c:	2000      	movs	r0, #0
 800800e:	b007      	add	sp, #28
 8008010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008012:	2c2b      	cmp	r4, #43	; 0x2b
 8008014:	d1c5      	bne.n	8007fa2 <_strtol_l.constprop.0+0x3a>
 8008016:	781c      	ldrb	r4, [r3, #0]
 8008018:	1c95      	adds	r5, r2, #2
 800801a:	e7c2      	b.n	8007fa2 <_strtol_l.constprop.0+0x3a>
 800801c:	0021      	movs	r1, r4
 800801e:	3941      	subs	r1, #65	; 0x41
 8008020:	2919      	cmp	r1, #25
 8008022:	d801      	bhi.n	8008028 <_strtol_l.constprop.0+0xc0>
 8008024:	3c37      	subs	r4, #55	; 0x37
 8008026:	e7dc      	b.n	8007fe2 <_strtol_l.constprop.0+0x7a>
 8008028:	0021      	movs	r1, r4
 800802a:	3961      	subs	r1, #97	; 0x61
 800802c:	2919      	cmp	r1, #25
 800802e:	d803      	bhi.n	8008038 <_strtol_l.constprop.0+0xd0>
 8008030:	3c57      	subs	r4, #87	; 0x57
 8008032:	e7d6      	b.n	8007fe2 <_strtol_l.constprop.0+0x7a>
 8008034:	0013      	movs	r3, r2
 8008036:	e7e2      	b.n	8007ffe <_strtol_l.constprop.0+0x96>
 8008038:	2b00      	cmp	r3, #0
 800803a:	da09      	bge.n	8008050 <_strtol_l.constprop.0+0xe8>
 800803c:	2322      	movs	r3, #34	; 0x22
 800803e:	9a05      	ldr	r2, [sp, #20]
 8008040:	9803      	ldr	r0, [sp, #12]
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	9b02      	ldr	r3, [sp, #8]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d0e1      	beq.n	800800e <_strtol_l.constprop.0+0xa6>
 800804a:	1e6b      	subs	r3, r5, #1
 800804c:	9301      	str	r3, [sp, #4]
 800804e:	e007      	b.n	8008060 <_strtol_l.constprop.0+0xf8>
 8008050:	2f00      	cmp	r7, #0
 8008052:	d000      	beq.n	8008056 <_strtol_l.constprop.0+0xee>
 8008054:	4240      	negs	r0, r0
 8008056:	9a02      	ldr	r2, [sp, #8]
 8008058:	2a00      	cmp	r2, #0
 800805a:	d0d8      	beq.n	800800e <_strtol_l.constprop.0+0xa6>
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1f4      	bne.n	800804a <_strtol_l.constprop.0+0xe2>
 8008060:	9b02      	ldr	r3, [sp, #8]
 8008062:	9a01      	ldr	r2, [sp, #4]
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	e7d2      	b.n	800800e <_strtol_l.constprop.0+0xa6>
 8008068:	2430      	movs	r4, #48	; 0x30
 800806a:	2e00      	cmp	r6, #0
 800806c:	d1a7      	bne.n	8007fbe <_strtol_l.constprop.0+0x56>
 800806e:	3608      	adds	r6, #8
 8008070:	e7a5      	b.n	8007fbe <_strtol_l.constprop.0+0x56>
 8008072:	2c30      	cmp	r4, #48	; 0x30
 8008074:	d09b      	beq.n	8007fae <_strtol_l.constprop.0+0x46>
 8008076:	260a      	movs	r6, #10
 8008078:	e7a1      	b.n	8007fbe <_strtol_l.constprop.0+0x56>
 800807a:	46c0      	nop			; (mov r8, r8)
 800807c:	0800b1f1 	.word	0x0800b1f1
 8008080:	7fffffff 	.word	0x7fffffff

08008084 <_strtol_r>:
 8008084:	b510      	push	{r4, lr}
 8008086:	f7ff ff6f 	bl	8007f68 <_strtol_l.constprop.0>
 800808a:	bd10      	pop	{r4, pc}

0800808c <quorem>:
 800808c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800808e:	0006      	movs	r6, r0
 8008090:	690b      	ldr	r3, [r1, #16]
 8008092:	6932      	ldr	r2, [r6, #16]
 8008094:	b087      	sub	sp, #28
 8008096:	2000      	movs	r0, #0
 8008098:	9103      	str	r1, [sp, #12]
 800809a:	429a      	cmp	r2, r3
 800809c:	db65      	blt.n	800816a <quorem+0xde>
 800809e:	3b01      	subs	r3, #1
 80080a0:	009c      	lsls	r4, r3, #2
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	000b      	movs	r3, r1
 80080a6:	3314      	adds	r3, #20
 80080a8:	9305      	str	r3, [sp, #20]
 80080aa:	191b      	adds	r3, r3, r4
 80080ac:	9304      	str	r3, [sp, #16]
 80080ae:	0033      	movs	r3, r6
 80080b0:	3314      	adds	r3, #20
 80080b2:	9302      	str	r3, [sp, #8]
 80080b4:	191c      	adds	r4, r3, r4
 80080b6:	9b04      	ldr	r3, [sp, #16]
 80080b8:	6827      	ldr	r7, [r4, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	0038      	movs	r0, r7
 80080be:	1c5d      	adds	r5, r3, #1
 80080c0:	0029      	movs	r1, r5
 80080c2:	9301      	str	r3, [sp, #4]
 80080c4:	f7f8 f83c 	bl	8000140 <__udivsi3>
 80080c8:	9001      	str	r0, [sp, #4]
 80080ca:	42af      	cmp	r7, r5
 80080cc:	d324      	bcc.n	8008118 <quorem+0x8c>
 80080ce:	2500      	movs	r5, #0
 80080d0:	46ac      	mov	ip, r5
 80080d2:	9802      	ldr	r0, [sp, #8]
 80080d4:	9f05      	ldr	r7, [sp, #20]
 80080d6:	cf08      	ldmia	r7!, {r3}
 80080d8:	9a01      	ldr	r2, [sp, #4]
 80080da:	b299      	uxth	r1, r3
 80080dc:	4351      	muls	r1, r2
 80080de:	0c1b      	lsrs	r3, r3, #16
 80080e0:	4353      	muls	r3, r2
 80080e2:	1949      	adds	r1, r1, r5
 80080e4:	0c0a      	lsrs	r2, r1, #16
 80080e6:	189b      	adds	r3, r3, r2
 80080e8:	6802      	ldr	r2, [r0, #0]
 80080ea:	b289      	uxth	r1, r1
 80080ec:	b292      	uxth	r2, r2
 80080ee:	4462      	add	r2, ip
 80080f0:	1a52      	subs	r2, r2, r1
 80080f2:	6801      	ldr	r1, [r0, #0]
 80080f4:	0c1d      	lsrs	r5, r3, #16
 80080f6:	0c09      	lsrs	r1, r1, #16
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	1acb      	subs	r3, r1, r3
 80080fc:	1411      	asrs	r1, r2, #16
 80080fe:	185b      	adds	r3, r3, r1
 8008100:	1419      	asrs	r1, r3, #16
 8008102:	b292      	uxth	r2, r2
 8008104:	041b      	lsls	r3, r3, #16
 8008106:	431a      	orrs	r2, r3
 8008108:	9b04      	ldr	r3, [sp, #16]
 800810a:	468c      	mov	ip, r1
 800810c:	c004      	stmia	r0!, {r2}
 800810e:	42bb      	cmp	r3, r7
 8008110:	d2e1      	bcs.n	80080d6 <quorem+0x4a>
 8008112:	6823      	ldr	r3, [r4, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d030      	beq.n	800817a <quorem+0xee>
 8008118:	0030      	movs	r0, r6
 800811a:	9903      	ldr	r1, [sp, #12]
 800811c:	f001 fcd4 	bl	8009ac8 <__mcmp>
 8008120:	2800      	cmp	r0, #0
 8008122:	db21      	blt.n	8008168 <quorem+0xdc>
 8008124:	0030      	movs	r0, r6
 8008126:	2400      	movs	r4, #0
 8008128:	9b01      	ldr	r3, [sp, #4]
 800812a:	9903      	ldr	r1, [sp, #12]
 800812c:	3301      	adds	r3, #1
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	3014      	adds	r0, #20
 8008132:	3114      	adds	r1, #20
 8008134:	6803      	ldr	r3, [r0, #0]
 8008136:	c920      	ldmia	r1!, {r5}
 8008138:	b29a      	uxth	r2, r3
 800813a:	1914      	adds	r4, r2, r4
 800813c:	b2aa      	uxth	r2, r5
 800813e:	1aa2      	subs	r2, r4, r2
 8008140:	0c1b      	lsrs	r3, r3, #16
 8008142:	0c2d      	lsrs	r5, r5, #16
 8008144:	1414      	asrs	r4, r2, #16
 8008146:	1b5b      	subs	r3, r3, r5
 8008148:	191b      	adds	r3, r3, r4
 800814a:	141c      	asrs	r4, r3, #16
 800814c:	b292      	uxth	r2, r2
 800814e:	041b      	lsls	r3, r3, #16
 8008150:	4313      	orrs	r3, r2
 8008152:	c008      	stmia	r0!, {r3}
 8008154:	9b04      	ldr	r3, [sp, #16]
 8008156:	428b      	cmp	r3, r1
 8008158:	d2ec      	bcs.n	8008134 <quorem+0xa8>
 800815a:	9b00      	ldr	r3, [sp, #0]
 800815c:	9a02      	ldr	r2, [sp, #8]
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	18d3      	adds	r3, r2, r3
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	2a00      	cmp	r2, #0
 8008166:	d015      	beq.n	8008194 <quorem+0x108>
 8008168:	9801      	ldr	r0, [sp, #4]
 800816a:	b007      	add	sp, #28
 800816c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d106      	bne.n	8008182 <quorem+0xf6>
 8008174:	9b00      	ldr	r3, [sp, #0]
 8008176:	3b01      	subs	r3, #1
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	9b02      	ldr	r3, [sp, #8]
 800817c:	3c04      	subs	r4, #4
 800817e:	42a3      	cmp	r3, r4
 8008180:	d3f5      	bcc.n	800816e <quorem+0xe2>
 8008182:	9b00      	ldr	r3, [sp, #0]
 8008184:	6133      	str	r3, [r6, #16]
 8008186:	e7c7      	b.n	8008118 <quorem+0x8c>
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	2a00      	cmp	r2, #0
 800818c:	d106      	bne.n	800819c <quorem+0x110>
 800818e:	9a00      	ldr	r2, [sp, #0]
 8008190:	3a01      	subs	r2, #1
 8008192:	9200      	str	r2, [sp, #0]
 8008194:	9a02      	ldr	r2, [sp, #8]
 8008196:	3b04      	subs	r3, #4
 8008198:	429a      	cmp	r2, r3
 800819a:	d3f5      	bcc.n	8008188 <quorem+0xfc>
 800819c:	9b00      	ldr	r3, [sp, #0]
 800819e:	6133      	str	r3, [r6, #16]
 80081a0:	e7e2      	b.n	8008168 <quorem+0xdc>
	...

080081a4 <_dtoa_r>:
 80081a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081a6:	b09d      	sub	sp, #116	; 0x74
 80081a8:	9202      	str	r2, [sp, #8]
 80081aa:	9303      	str	r3, [sp, #12]
 80081ac:	9b02      	ldr	r3, [sp, #8]
 80081ae:	9c03      	ldr	r4, [sp, #12]
 80081b0:	9308      	str	r3, [sp, #32]
 80081b2:	9409      	str	r4, [sp, #36]	; 0x24
 80081b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80081b6:	0007      	movs	r7, r0
 80081b8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80081ba:	2c00      	cmp	r4, #0
 80081bc:	d10e      	bne.n	80081dc <_dtoa_r+0x38>
 80081be:	2010      	movs	r0, #16
 80081c0:	f001 f982 	bl	80094c8 <malloc>
 80081c4:	1e02      	subs	r2, r0, #0
 80081c6:	6278      	str	r0, [r7, #36]	; 0x24
 80081c8:	d104      	bne.n	80081d4 <_dtoa_r+0x30>
 80081ca:	21ea      	movs	r1, #234	; 0xea
 80081cc:	4bc7      	ldr	r3, [pc, #796]	; (80084ec <_dtoa_r+0x348>)
 80081ce:	48c8      	ldr	r0, [pc, #800]	; (80084f0 <_dtoa_r+0x34c>)
 80081d0:	f002 f91c 	bl	800a40c <__assert_func>
 80081d4:	6044      	str	r4, [r0, #4]
 80081d6:	6084      	str	r4, [r0, #8]
 80081d8:	6004      	str	r4, [r0, #0]
 80081da:	60c4      	str	r4, [r0, #12]
 80081dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081de:	6819      	ldr	r1, [r3, #0]
 80081e0:	2900      	cmp	r1, #0
 80081e2:	d00a      	beq.n	80081fa <_dtoa_r+0x56>
 80081e4:	685a      	ldr	r2, [r3, #4]
 80081e6:	2301      	movs	r3, #1
 80081e8:	4093      	lsls	r3, r2
 80081ea:	604a      	str	r2, [r1, #4]
 80081ec:	608b      	str	r3, [r1, #8]
 80081ee:	0038      	movs	r0, r7
 80081f0:	f001 f9de 	bl	80095b0 <_Bfree>
 80081f4:	2200      	movs	r2, #0
 80081f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	9b03      	ldr	r3, [sp, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	da20      	bge.n	8008242 <_dtoa_r+0x9e>
 8008200:	2301      	movs	r3, #1
 8008202:	602b      	str	r3, [r5, #0]
 8008204:	9b03      	ldr	r3, [sp, #12]
 8008206:	005b      	lsls	r3, r3, #1
 8008208:	085b      	lsrs	r3, r3, #1
 800820a:	9309      	str	r3, [sp, #36]	; 0x24
 800820c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800820e:	4bb9      	ldr	r3, [pc, #740]	; (80084f4 <_dtoa_r+0x350>)
 8008210:	4ab8      	ldr	r2, [pc, #736]	; (80084f4 <_dtoa_r+0x350>)
 8008212:	402b      	ands	r3, r5
 8008214:	4293      	cmp	r3, r2
 8008216:	d117      	bne.n	8008248 <_dtoa_r+0xa4>
 8008218:	4bb7      	ldr	r3, [pc, #732]	; (80084f8 <_dtoa_r+0x354>)
 800821a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800821c:	0328      	lsls	r0, r5, #12
 800821e:	6013      	str	r3, [r2, #0]
 8008220:	9b02      	ldr	r3, [sp, #8]
 8008222:	0b00      	lsrs	r0, r0, #12
 8008224:	4318      	orrs	r0, r3
 8008226:	d101      	bne.n	800822c <_dtoa_r+0x88>
 8008228:	f000 fdbf 	bl	8008daa <_dtoa_r+0xc06>
 800822c:	48b3      	ldr	r0, [pc, #716]	; (80084fc <_dtoa_r+0x358>)
 800822e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008230:	9006      	str	r0, [sp, #24]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d002      	beq.n	800823c <_dtoa_r+0x98>
 8008236:	4bb2      	ldr	r3, [pc, #712]	; (8008500 <_dtoa_r+0x35c>)
 8008238:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	9806      	ldr	r0, [sp, #24]
 800823e:	b01d      	add	sp, #116	; 0x74
 8008240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008242:	2300      	movs	r3, #0
 8008244:	602b      	str	r3, [r5, #0]
 8008246:	e7e1      	b.n	800820c <_dtoa_r+0x68>
 8008248:	9b08      	ldr	r3, [sp, #32]
 800824a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800824c:	9312      	str	r3, [sp, #72]	; 0x48
 800824e:	9413      	str	r4, [sp, #76]	; 0x4c
 8008250:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008252:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008254:	2200      	movs	r2, #0
 8008256:	2300      	movs	r3, #0
 8008258:	f7f8 f8f8 	bl	800044c <__aeabi_dcmpeq>
 800825c:	1e04      	subs	r4, r0, #0
 800825e:	d009      	beq.n	8008274 <_dtoa_r+0xd0>
 8008260:	2301      	movs	r3, #1
 8008262:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008264:	6013      	str	r3, [r2, #0]
 8008266:	4ba7      	ldr	r3, [pc, #668]	; (8008504 <_dtoa_r+0x360>)
 8008268:	9306      	str	r3, [sp, #24]
 800826a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800826c:	2b00      	cmp	r3, #0
 800826e:	d0e5      	beq.n	800823c <_dtoa_r+0x98>
 8008270:	4ba5      	ldr	r3, [pc, #660]	; (8008508 <_dtoa_r+0x364>)
 8008272:	e7e1      	b.n	8008238 <_dtoa_r+0x94>
 8008274:	ab1a      	add	r3, sp, #104	; 0x68
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	ab1b      	add	r3, sp, #108	; 0x6c
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	0038      	movs	r0, r7
 800827e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008280:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008282:	f001 fd49 	bl	8009d18 <__d2b>
 8008286:	006e      	lsls	r6, r5, #1
 8008288:	9005      	str	r0, [sp, #20]
 800828a:	0d76      	lsrs	r6, r6, #21
 800828c:	d100      	bne.n	8008290 <_dtoa_r+0xec>
 800828e:	e07c      	b.n	800838a <_dtoa_r+0x1e6>
 8008290:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008292:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008294:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008296:	4a9d      	ldr	r2, [pc, #628]	; (800850c <_dtoa_r+0x368>)
 8008298:	031b      	lsls	r3, r3, #12
 800829a:	0b1b      	lsrs	r3, r3, #12
 800829c:	431a      	orrs	r2, r3
 800829e:	0011      	movs	r1, r2
 80082a0:	4b9b      	ldr	r3, [pc, #620]	; (8008510 <_dtoa_r+0x36c>)
 80082a2:	9418      	str	r4, [sp, #96]	; 0x60
 80082a4:	18f6      	adds	r6, r6, r3
 80082a6:	2200      	movs	r2, #0
 80082a8:	4b9a      	ldr	r3, [pc, #616]	; (8008514 <_dtoa_r+0x370>)
 80082aa:	f7f9 fd67 	bl	8001d7c <__aeabi_dsub>
 80082ae:	4a9a      	ldr	r2, [pc, #616]	; (8008518 <_dtoa_r+0x374>)
 80082b0:	4b9a      	ldr	r3, [pc, #616]	; (800851c <_dtoa_r+0x378>)
 80082b2:	f7f9 faf7 	bl	80018a4 <__aeabi_dmul>
 80082b6:	4a9a      	ldr	r2, [pc, #616]	; (8008520 <_dtoa_r+0x37c>)
 80082b8:	4b9a      	ldr	r3, [pc, #616]	; (8008524 <_dtoa_r+0x380>)
 80082ba:	f7f8 fbb5 	bl	8000a28 <__aeabi_dadd>
 80082be:	0004      	movs	r4, r0
 80082c0:	0030      	movs	r0, r6
 80082c2:	000d      	movs	r5, r1
 80082c4:	f7fa f940 	bl	8002548 <__aeabi_i2d>
 80082c8:	4a97      	ldr	r2, [pc, #604]	; (8008528 <_dtoa_r+0x384>)
 80082ca:	4b98      	ldr	r3, [pc, #608]	; (800852c <_dtoa_r+0x388>)
 80082cc:	f7f9 faea 	bl	80018a4 <__aeabi_dmul>
 80082d0:	0002      	movs	r2, r0
 80082d2:	000b      	movs	r3, r1
 80082d4:	0020      	movs	r0, r4
 80082d6:	0029      	movs	r1, r5
 80082d8:	f7f8 fba6 	bl	8000a28 <__aeabi_dadd>
 80082dc:	0004      	movs	r4, r0
 80082de:	000d      	movs	r5, r1
 80082e0:	f7fa f8fc 	bl	80024dc <__aeabi_d2iz>
 80082e4:	2200      	movs	r2, #0
 80082e6:	9002      	str	r0, [sp, #8]
 80082e8:	2300      	movs	r3, #0
 80082ea:	0020      	movs	r0, r4
 80082ec:	0029      	movs	r1, r5
 80082ee:	f7f8 f8b3 	bl	8000458 <__aeabi_dcmplt>
 80082f2:	2800      	cmp	r0, #0
 80082f4:	d00b      	beq.n	800830e <_dtoa_r+0x16a>
 80082f6:	9802      	ldr	r0, [sp, #8]
 80082f8:	f7fa f926 	bl	8002548 <__aeabi_i2d>
 80082fc:	002b      	movs	r3, r5
 80082fe:	0022      	movs	r2, r4
 8008300:	f7f8 f8a4 	bl	800044c <__aeabi_dcmpeq>
 8008304:	4243      	negs	r3, r0
 8008306:	4158      	adcs	r0, r3
 8008308:	9b02      	ldr	r3, [sp, #8]
 800830a:	1a1b      	subs	r3, r3, r0
 800830c:	9302      	str	r3, [sp, #8]
 800830e:	2301      	movs	r3, #1
 8008310:	9316      	str	r3, [sp, #88]	; 0x58
 8008312:	9b02      	ldr	r3, [sp, #8]
 8008314:	2b16      	cmp	r3, #22
 8008316:	d80f      	bhi.n	8008338 <_dtoa_r+0x194>
 8008318:	9812      	ldr	r0, [sp, #72]	; 0x48
 800831a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800831c:	00da      	lsls	r2, r3, #3
 800831e:	4b84      	ldr	r3, [pc, #528]	; (8008530 <_dtoa_r+0x38c>)
 8008320:	189b      	adds	r3, r3, r2
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f7f8 f897 	bl	8000458 <__aeabi_dcmplt>
 800832a:	2800      	cmp	r0, #0
 800832c:	d049      	beq.n	80083c2 <_dtoa_r+0x21e>
 800832e:	9b02      	ldr	r3, [sp, #8]
 8008330:	3b01      	subs	r3, #1
 8008332:	9302      	str	r3, [sp, #8]
 8008334:	2300      	movs	r3, #0
 8008336:	9316      	str	r3, [sp, #88]	; 0x58
 8008338:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800833a:	1b9e      	subs	r6, r3, r6
 800833c:	2300      	movs	r3, #0
 800833e:	930a      	str	r3, [sp, #40]	; 0x28
 8008340:	0033      	movs	r3, r6
 8008342:	3b01      	subs	r3, #1
 8008344:	930d      	str	r3, [sp, #52]	; 0x34
 8008346:	d504      	bpl.n	8008352 <_dtoa_r+0x1ae>
 8008348:	2301      	movs	r3, #1
 800834a:	1b9b      	subs	r3, r3, r6
 800834c:	930a      	str	r3, [sp, #40]	; 0x28
 800834e:	2300      	movs	r3, #0
 8008350:	930d      	str	r3, [sp, #52]	; 0x34
 8008352:	9b02      	ldr	r3, [sp, #8]
 8008354:	2b00      	cmp	r3, #0
 8008356:	db36      	blt.n	80083c6 <_dtoa_r+0x222>
 8008358:	9a02      	ldr	r2, [sp, #8]
 800835a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800835c:	4694      	mov	ip, r2
 800835e:	4463      	add	r3, ip
 8008360:	930d      	str	r3, [sp, #52]	; 0x34
 8008362:	2300      	movs	r3, #0
 8008364:	9215      	str	r2, [sp, #84]	; 0x54
 8008366:	930e      	str	r3, [sp, #56]	; 0x38
 8008368:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800836a:	2401      	movs	r4, #1
 800836c:	2b09      	cmp	r3, #9
 800836e:	d864      	bhi.n	800843a <_dtoa_r+0x296>
 8008370:	2b05      	cmp	r3, #5
 8008372:	dd02      	ble.n	800837a <_dtoa_r+0x1d6>
 8008374:	2400      	movs	r4, #0
 8008376:	3b04      	subs	r3, #4
 8008378:	9322      	str	r3, [sp, #136]	; 0x88
 800837a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800837c:	1e98      	subs	r0, r3, #2
 800837e:	2803      	cmp	r0, #3
 8008380:	d864      	bhi.n	800844c <_dtoa_r+0x2a8>
 8008382:	f7f7 fec9 	bl	8000118 <__gnu_thumb1_case_uqi>
 8008386:	3829      	.short	0x3829
 8008388:	5836      	.short	0x5836
 800838a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800838c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800838e:	189e      	adds	r6, r3, r2
 8008390:	4b68      	ldr	r3, [pc, #416]	; (8008534 <_dtoa_r+0x390>)
 8008392:	18f2      	adds	r2, r6, r3
 8008394:	2a20      	cmp	r2, #32
 8008396:	dd0f      	ble.n	80083b8 <_dtoa_r+0x214>
 8008398:	2340      	movs	r3, #64	; 0x40
 800839a:	1a9b      	subs	r3, r3, r2
 800839c:	409d      	lsls	r5, r3
 800839e:	4b66      	ldr	r3, [pc, #408]	; (8008538 <_dtoa_r+0x394>)
 80083a0:	9802      	ldr	r0, [sp, #8]
 80083a2:	18f3      	adds	r3, r6, r3
 80083a4:	40d8      	lsrs	r0, r3
 80083a6:	4328      	orrs	r0, r5
 80083a8:	f7fa f8fe 	bl	80025a8 <__aeabi_ui2d>
 80083ac:	2301      	movs	r3, #1
 80083ae:	4c63      	ldr	r4, [pc, #396]	; (800853c <_dtoa_r+0x398>)
 80083b0:	3e01      	subs	r6, #1
 80083b2:	1909      	adds	r1, r1, r4
 80083b4:	9318      	str	r3, [sp, #96]	; 0x60
 80083b6:	e776      	b.n	80082a6 <_dtoa_r+0x102>
 80083b8:	2320      	movs	r3, #32
 80083ba:	9802      	ldr	r0, [sp, #8]
 80083bc:	1a9b      	subs	r3, r3, r2
 80083be:	4098      	lsls	r0, r3
 80083c0:	e7f2      	b.n	80083a8 <_dtoa_r+0x204>
 80083c2:	9016      	str	r0, [sp, #88]	; 0x58
 80083c4:	e7b8      	b.n	8008338 <_dtoa_r+0x194>
 80083c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083c8:	9a02      	ldr	r2, [sp, #8]
 80083ca:	1a9b      	subs	r3, r3, r2
 80083cc:	930a      	str	r3, [sp, #40]	; 0x28
 80083ce:	4253      	negs	r3, r2
 80083d0:	930e      	str	r3, [sp, #56]	; 0x38
 80083d2:	2300      	movs	r3, #0
 80083d4:	9315      	str	r3, [sp, #84]	; 0x54
 80083d6:	e7c7      	b.n	8008368 <_dtoa_r+0x1c4>
 80083d8:	2300      	movs	r3, #0
 80083da:	930f      	str	r3, [sp, #60]	; 0x3c
 80083dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80083de:	930c      	str	r3, [sp, #48]	; 0x30
 80083e0:	9307      	str	r3, [sp, #28]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	dc13      	bgt.n	800840e <_dtoa_r+0x26a>
 80083e6:	2301      	movs	r3, #1
 80083e8:	001a      	movs	r2, r3
 80083ea:	930c      	str	r3, [sp, #48]	; 0x30
 80083ec:	9307      	str	r3, [sp, #28]
 80083ee:	9223      	str	r2, [sp, #140]	; 0x8c
 80083f0:	e00d      	b.n	800840e <_dtoa_r+0x26a>
 80083f2:	2301      	movs	r3, #1
 80083f4:	e7f1      	b.n	80083da <_dtoa_r+0x236>
 80083f6:	2300      	movs	r3, #0
 80083f8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80083fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80083fc:	4694      	mov	ip, r2
 80083fe:	9b02      	ldr	r3, [sp, #8]
 8008400:	4463      	add	r3, ip
 8008402:	930c      	str	r3, [sp, #48]	; 0x30
 8008404:	3301      	adds	r3, #1
 8008406:	9307      	str	r3, [sp, #28]
 8008408:	2b00      	cmp	r3, #0
 800840a:	dc00      	bgt.n	800840e <_dtoa_r+0x26a>
 800840c:	2301      	movs	r3, #1
 800840e:	2200      	movs	r2, #0
 8008410:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008412:	6042      	str	r2, [r0, #4]
 8008414:	3204      	adds	r2, #4
 8008416:	0015      	movs	r5, r2
 8008418:	3514      	adds	r5, #20
 800841a:	6841      	ldr	r1, [r0, #4]
 800841c:	429d      	cmp	r5, r3
 800841e:	d919      	bls.n	8008454 <_dtoa_r+0x2b0>
 8008420:	0038      	movs	r0, r7
 8008422:	f001 f881 	bl	8009528 <_Balloc>
 8008426:	9006      	str	r0, [sp, #24]
 8008428:	2800      	cmp	r0, #0
 800842a:	d117      	bne.n	800845c <_dtoa_r+0x2b8>
 800842c:	21d5      	movs	r1, #213	; 0xd5
 800842e:	0002      	movs	r2, r0
 8008430:	4b43      	ldr	r3, [pc, #268]	; (8008540 <_dtoa_r+0x39c>)
 8008432:	0049      	lsls	r1, r1, #1
 8008434:	e6cb      	b.n	80081ce <_dtoa_r+0x2a>
 8008436:	2301      	movs	r3, #1
 8008438:	e7de      	b.n	80083f8 <_dtoa_r+0x254>
 800843a:	2300      	movs	r3, #0
 800843c:	940f      	str	r4, [sp, #60]	; 0x3c
 800843e:	9322      	str	r3, [sp, #136]	; 0x88
 8008440:	3b01      	subs	r3, #1
 8008442:	930c      	str	r3, [sp, #48]	; 0x30
 8008444:	9307      	str	r3, [sp, #28]
 8008446:	2200      	movs	r2, #0
 8008448:	3313      	adds	r3, #19
 800844a:	e7d0      	b.n	80083ee <_dtoa_r+0x24a>
 800844c:	2301      	movs	r3, #1
 800844e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008450:	3b02      	subs	r3, #2
 8008452:	e7f6      	b.n	8008442 <_dtoa_r+0x29e>
 8008454:	3101      	adds	r1, #1
 8008456:	6041      	str	r1, [r0, #4]
 8008458:	0052      	lsls	r2, r2, #1
 800845a:	e7dc      	b.n	8008416 <_dtoa_r+0x272>
 800845c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845e:	9a06      	ldr	r2, [sp, #24]
 8008460:	601a      	str	r2, [r3, #0]
 8008462:	9b07      	ldr	r3, [sp, #28]
 8008464:	2b0e      	cmp	r3, #14
 8008466:	d900      	bls.n	800846a <_dtoa_r+0x2c6>
 8008468:	e0eb      	b.n	8008642 <_dtoa_r+0x49e>
 800846a:	2c00      	cmp	r4, #0
 800846c:	d100      	bne.n	8008470 <_dtoa_r+0x2cc>
 800846e:	e0e8      	b.n	8008642 <_dtoa_r+0x49e>
 8008470:	9b02      	ldr	r3, [sp, #8]
 8008472:	2b00      	cmp	r3, #0
 8008474:	dd68      	ble.n	8008548 <_dtoa_r+0x3a4>
 8008476:	001a      	movs	r2, r3
 8008478:	210f      	movs	r1, #15
 800847a:	4b2d      	ldr	r3, [pc, #180]	; (8008530 <_dtoa_r+0x38c>)
 800847c:	400a      	ands	r2, r1
 800847e:	00d2      	lsls	r2, r2, #3
 8008480:	189b      	adds	r3, r3, r2
 8008482:	681d      	ldr	r5, [r3, #0]
 8008484:	685e      	ldr	r6, [r3, #4]
 8008486:	9b02      	ldr	r3, [sp, #8]
 8008488:	111c      	asrs	r4, r3, #4
 800848a:	2302      	movs	r3, #2
 800848c:	9310      	str	r3, [sp, #64]	; 0x40
 800848e:	9b02      	ldr	r3, [sp, #8]
 8008490:	05db      	lsls	r3, r3, #23
 8008492:	d50b      	bpl.n	80084ac <_dtoa_r+0x308>
 8008494:	4b2b      	ldr	r3, [pc, #172]	; (8008544 <_dtoa_r+0x3a0>)
 8008496:	400c      	ands	r4, r1
 8008498:	6a1a      	ldr	r2, [r3, #32]
 800849a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800849e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80084a0:	f7f8 fdfe 	bl	80010a0 <__aeabi_ddiv>
 80084a4:	2303      	movs	r3, #3
 80084a6:	9008      	str	r0, [sp, #32]
 80084a8:	9109      	str	r1, [sp, #36]	; 0x24
 80084aa:	9310      	str	r3, [sp, #64]	; 0x40
 80084ac:	4b25      	ldr	r3, [pc, #148]	; (8008544 <_dtoa_r+0x3a0>)
 80084ae:	9314      	str	r3, [sp, #80]	; 0x50
 80084b0:	2c00      	cmp	r4, #0
 80084b2:	d108      	bne.n	80084c6 <_dtoa_r+0x322>
 80084b4:	9808      	ldr	r0, [sp, #32]
 80084b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084b8:	002a      	movs	r2, r5
 80084ba:	0033      	movs	r3, r6
 80084bc:	f7f8 fdf0 	bl	80010a0 <__aeabi_ddiv>
 80084c0:	9008      	str	r0, [sp, #32]
 80084c2:	9109      	str	r1, [sp, #36]	; 0x24
 80084c4:	e05c      	b.n	8008580 <_dtoa_r+0x3dc>
 80084c6:	2301      	movs	r3, #1
 80084c8:	421c      	tst	r4, r3
 80084ca:	d00b      	beq.n	80084e4 <_dtoa_r+0x340>
 80084cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80084ce:	0028      	movs	r0, r5
 80084d0:	3301      	adds	r3, #1
 80084d2:	9310      	str	r3, [sp, #64]	; 0x40
 80084d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084d6:	0031      	movs	r1, r6
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	f7f9 f9e2 	bl	80018a4 <__aeabi_dmul>
 80084e0:	0005      	movs	r5, r0
 80084e2:	000e      	movs	r6, r1
 80084e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084e6:	1064      	asrs	r4, r4, #1
 80084e8:	3308      	adds	r3, #8
 80084ea:	e7e0      	b.n	80084ae <_dtoa_r+0x30a>
 80084ec:	0800b2fe 	.word	0x0800b2fe
 80084f0:	0800b315 	.word	0x0800b315
 80084f4:	7ff00000 	.word	0x7ff00000
 80084f8:	0000270f 	.word	0x0000270f
 80084fc:	0800b2fa 	.word	0x0800b2fa
 8008500:	0800b2fd 	.word	0x0800b2fd
 8008504:	0800b174 	.word	0x0800b174
 8008508:	0800b175 	.word	0x0800b175
 800850c:	3ff00000 	.word	0x3ff00000
 8008510:	fffffc01 	.word	0xfffffc01
 8008514:	3ff80000 	.word	0x3ff80000
 8008518:	636f4361 	.word	0x636f4361
 800851c:	3fd287a7 	.word	0x3fd287a7
 8008520:	8b60c8b3 	.word	0x8b60c8b3
 8008524:	3fc68a28 	.word	0x3fc68a28
 8008528:	509f79fb 	.word	0x509f79fb
 800852c:	3fd34413 	.word	0x3fd34413
 8008530:	0800b480 	.word	0x0800b480
 8008534:	00000432 	.word	0x00000432
 8008538:	00000412 	.word	0x00000412
 800853c:	fe100000 	.word	0xfe100000
 8008540:	0800b370 	.word	0x0800b370
 8008544:	0800b458 	.word	0x0800b458
 8008548:	2302      	movs	r3, #2
 800854a:	9310      	str	r3, [sp, #64]	; 0x40
 800854c:	9b02      	ldr	r3, [sp, #8]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d016      	beq.n	8008580 <_dtoa_r+0x3dc>
 8008552:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008554:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008556:	425c      	negs	r4, r3
 8008558:	230f      	movs	r3, #15
 800855a:	4ab6      	ldr	r2, [pc, #728]	; (8008834 <_dtoa_r+0x690>)
 800855c:	4023      	ands	r3, r4
 800855e:	00db      	lsls	r3, r3, #3
 8008560:	18d3      	adds	r3, r2, r3
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	f7f9 f99d 	bl	80018a4 <__aeabi_dmul>
 800856a:	2601      	movs	r6, #1
 800856c:	2300      	movs	r3, #0
 800856e:	9008      	str	r0, [sp, #32]
 8008570:	9109      	str	r1, [sp, #36]	; 0x24
 8008572:	4db1      	ldr	r5, [pc, #708]	; (8008838 <_dtoa_r+0x694>)
 8008574:	1124      	asrs	r4, r4, #4
 8008576:	2c00      	cmp	r4, #0
 8008578:	d000      	beq.n	800857c <_dtoa_r+0x3d8>
 800857a:	e094      	b.n	80086a6 <_dtoa_r+0x502>
 800857c:	2b00      	cmp	r3, #0
 800857e:	d19f      	bne.n	80084c0 <_dtoa_r+0x31c>
 8008580:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008582:	2b00      	cmp	r3, #0
 8008584:	d100      	bne.n	8008588 <_dtoa_r+0x3e4>
 8008586:	e09b      	b.n	80086c0 <_dtoa_r+0x51c>
 8008588:	9c08      	ldr	r4, [sp, #32]
 800858a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800858c:	2200      	movs	r2, #0
 800858e:	0020      	movs	r0, r4
 8008590:	0029      	movs	r1, r5
 8008592:	4baa      	ldr	r3, [pc, #680]	; (800883c <_dtoa_r+0x698>)
 8008594:	f7f7 ff60 	bl	8000458 <__aeabi_dcmplt>
 8008598:	2800      	cmp	r0, #0
 800859a:	d100      	bne.n	800859e <_dtoa_r+0x3fa>
 800859c:	e090      	b.n	80086c0 <_dtoa_r+0x51c>
 800859e:	9b07      	ldr	r3, [sp, #28]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d100      	bne.n	80085a6 <_dtoa_r+0x402>
 80085a4:	e08c      	b.n	80086c0 <_dtoa_r+0x51c>
 80085a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	dd46      	ble.n	800863a <_dtoa_r+0x496>
 80085ac:	9b02      	ldr	r3, [sp, #8]
 80085ae:	2200      	movs	r2, #0
 80085b0:	0020      	movs	r0, r4
 80085b2:	0029      	movs	r1, r5
 80085b4:	1e5e      	subs	r6, r3, #1
 80085b6:	4ba2      	ldr	r3, [pc, #648]	; (8008840 <_dtoa_r+0x69c>)
 80085b8:	f7f9 f974 	bl	80018a4 <__aeabi_dmul>
 80085bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085be:	9008      	str	r0, [sp, #32]
 80085c0:	9109      	str	r1, [sp, #36]	; 0x24
 80085c2:	3301      	adds	r3, #1
 80085c4:	9310      	str	r3, [sp, #64]	; 0x40
 80085c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80085ca:	9c08      	ldr	r4, [sp, #32]
 80085cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80085ce:	9314      	str	r3, [sp, #80]	; 0x50
 80085d0:	f7f9 ffba 	bl	8002548 <__aeabi_i2d>
 80085d4:	0022      	movs	r2, r4
 80085d6:	002b      	movs	r3, r5
 80085d8:	f7f9 f964 	bl	80018a4 <__aeabi_dmul>
 80085dc:	2200      	movs	r2, #0
 80085de:	4b99      	ldr	r3, [pc, #612]	; (8008844 <_dtoa_r+0x6a0>)
 80085e0:	f7f8 fa22 	bl	8000a28 <__aeabi_dadd>
 80085e4:	9010      	str	r0, [sp, #64]	; 0x40
 80085e6:	9111      	str	r1, [sp, #68]	; 0x44
 80085e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80085ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085ec:	9208      	str	r2, [sp, #32]
 80085ee:	9309      	str	r3, [sp, #36]	; 0x24
 80085f0:	4a95      	ldr	r2, [pc, #596]	; (8008848 <_dtoa_r+0x6a4>)
 80085f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085f4:	4694      	mov	ip, r2
 80085f6:	4463      	add	r3, ip
 80085f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80085fa:	9309      	str	r3, [sp, #36]	; 0x24
 80085fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d161      	bne.n	80086c6 <_dtoa_r+0x522>
 8008602:	2200      	movs	r2, #0
 8008604:	0020      	movs	r0, r4
 8008606:	0029      	movs	r1, r5
 8008608:	4b90      	ldr	r3, [pc, #576]	; (800884c <_dtoa_r+0x6a8>)
 800860a:	f7f9 fbb7 	bl	8001d7c <__aeabi_dsub>
 800860e:	9a08      	ldr	r2, [sp, #32]
 8008610:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008612:	0004      	movs	r4, r0
 8008614:	000d      	movs	r5, r1
 8008616:	f7f7 ff33 	bl	8000480 <__aeabi_dcmpgt>
 800861a:	2800      	cmp	r0, #0
 800861c:	d000      	beq.n	8008620 <_dtoa_r+0x47c>
 800861e:	e2af      	b.n	8008b80 <_dtoa_r+0x9dc>
 8008620:	488b      	ldr	r0, [pc, #556]	; (8008850 <_dtoa_r+0x6ac>)
 8008622:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008624:	4684      	mov	ip, r0
 8008626:	4461      	add	r1, ip
 8008628:	000b      	movs	r3, r1
 800862a:	0020      	movs	r0, r4
 800862c:	0029      	movs	r1, r5
 800862e:	9a08      	ldr	r2, [sp, #32]
 8008630:	f7f7 ff12 	bl	8000458 <__aeabi_dcmplt>
 8008634:	2800      	cmp	r0, #0
 8008636:	d000      	beq.n	800863a <_dtoa_r+0x496>
 8008638:	e29f      	b.n	8008b7a <_dtoa_r+0x9d6>
 800863a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800863c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800863e:	9308      	str	r3, [sp, #32]
 8008640:	9409      	str	r4, [sp, #36]	; 0x24
 8008642:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008644:	2b00      	cmp	r3, #0
 8008646:	da00      	bge.n	800864a <_dtoa_r+0x4a6>
 8008648:	e172      	b.n	8008930 <_dtoa_r+0x78c>
 800864a:	9a02      	ldr	r2, [sp, #8]
 800864c:	2a0e      	cmp	r2, #14
 800864e:	dd00      	ble.n	8008652 <_dtoa_r+0x4ae>
 8008650:	e16e      	b.n	8008930 <_dtoa_r+0x78c>
 8008652:	4b78      	ldr	r3, [pc, #480]	; (8008834 <_dtoa_r+0x690>)
 8008654:	00d2      	lsls	r2, r2, #3
 8008656:	189b      	adds	r3, r3, r2
 8008658:	685c      	ldr	r4, [r3, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	930a      	str	r3, [sp, #40]	; 0x28
 800865e:	940b      	str	r4, [sp, #44]	; 0x2c
 8008660:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008662:	2b00      	cmp	r3, #0
 8008664:	db00      	blt.n	8008668 <_dtoa_r+0x4c4>
 8008666:	e0f7      	b.n	8008858 <_dtoa_r+0x6b4>
 8008668:	9b07      	ldr	r3, [sp, #28]
 800866a:	2b00      	cmp	r3, #0
 800866c:	dd00      	ble.n	8008670 <_dtoa_r+0x4cc>
 800866e:	e0f3      	b.n	8008858 <_dtoa_r+0x6b4>
 8008670:	d000      	beq.n	8008674 <_dtoa_r+0x4d0>
 8008672:	e282      	b.n	8008b7a <_dtoa_r+0x9d6>
 8008674:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008676:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008678:	2200      	movs	r2, #0
 800867a:	4b74      	ldr	r3, [pc, #464]	; (800884c <_dtoa_r+0x6a8>)
 800867c:	f7f9 f912 	bl	80018a4 <__aeabi_dmul>
 8008680:	9a08      	ldr	r2, [sp, #32]
 8008682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008684:	f7f7 ff06 	bl	8000494 <__aeabi_dcmpge>
 8008688:	9e07      	ldr	r6, [sp, #28]
 800868a:	0035      	movs	r5, r6
 800868c:	2800      	cmp	r0, #0
 800868e:	d000      	beq.n	8008692 <_dtoa_r+0x4ee>
 8008690:	e259      	b.n	8008b46 <_dtoa_r+0x9a2>
 8008692:	9b06      	ldr	r3, [sp, #24]
 8008694:	9a06      	ldr	r2, [sp, #24]
 8008696:	3301      	adds	r3, #1
 8008698:	9308      	str	r3, [sp, #32]
 800869a:	2331      	movs	r3, #49	; 0x31
 800869c:	7013      	strb	r3, [r2, #0]
 800869e:	9b02      	ldr	r3, [sp, #8]
 80086a0:	3301      	adds	r3, #1
 80086a2:	9302      	str	r3, [sp, #8]
 80086a4:	e254      	b.n	8008b50 <_dtoa_r+0x9ac>
 80086a6:	4234      	tst	r4, r6
 80086a8:	d007      	beq.n	80086ba <_dtoa_r+0x516>
 80086aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086ac:	3301      	adds	r3, #1
 80086ae:	9310      	str	r3, [sp, #64]	; 0x40
 80086b0:	682a      	ldr	r2, [r5, #0]
 80086b2:	686b      	ldr	r3, [r5, #4]
 80086b4:	f7f9 f8f6 	bl	80018a4 <__aeabi_dmul>
 80086b8:	0033      	movs	r3, r6
 80086ba:	1064      	asrs	r4, r4, #1
 80086bc:	3508      	adds	r5, #8
 80086be:	e75a      	b.n	8008576 <_dtoa_r+0x3d2>
 80086c0:	9e02      	ldr	r6, [sp, #8]
 80086c2:	9b07      	ldr	r3, [sp, #28]
 80086c4:	e780      	b.n	80085c8 <_dtoa_r+0x424>
 80086c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80086ca:	1e5a      	subs	r2, r3, #1
 80086cc:	4b59      	ldr	r3, [pc, #356]	; (8008834 <_dtoa_r+0x690>)
 80086ce:	00d2      	lsls	r2, r2, #3
 80086d0:	189b      	adds	r3, r3, r2
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	2900      	cmp	r1, #0
 80086d8:	d051      	beq.n	800877e <_dtoa_r+0x5da>
 80086da:	2000      	movs	r0, #0
 80086dc:	495d      	ldr	r1, [pc, #372]	; (8008854 <_dtoa_r+0x6b0>)
 80086de:	f7f8 fcdf 	bl	80010a0 <__aeabi_ddiv>
 80086e2:	9a08      	ldr	r2, [sp, #32]
 80086e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086e6:	f7f9 fb49 	bl	8001d7c <__aeabi_dsub>
 80086ea:	9a06      	ldr	r2, [sp, #24]
 80086ec:	9b06      	ldr	r3, [sp, #24]
 80086ee:	4694      	mov	ip, r2
 80086f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80086f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086f4:	9010      	str	r0, [sp, #64]	; 0x40
 80086f6:	9111      	str	r1, [sp, #68]	; 0x44
 80086f8:	4463      	add	r3, ip
 80086fa:	9319      	str	r3, [sp, #100]	; 0x64
 80086fc:	0029      	movs	r1, r5
 80086fe:	0020      	movs	r0, r4
 8008700:	f7f9 feec 	bl	80024dc <__aeabi_d2iz>
 8008704:	9014      	str	r0, [sp, #80]	; 0x50
 8008706:	f7f9 ff1f 	bl	8002548 <__aeabi_i2d>
 800870a:	0002      	movs	r2, r0
 800870c:	000b      	movs	r3, r1
 800870e:	0020      	movs	r0, r4
 8008710:	0029      	movs	r1, r5
 8008712:	f7f9 fb33 	bl	8001d7c <__aeabi_dsub>
 8008716:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008718:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800871a:	3301      	adds	r3, #1
 800871c:	9308      	str	r3, [sp, #32]
 800871e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008720:	0004      	movs	r4, r0
 8008722:	3330      	adds	r3, #48	; 0x30
 8008724:	7013      	strb	r3, [r2, #0]
 8008726:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008728:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800872a:	000d      	movs	r5, r1
 800872c:	f7f7 fe94 	bl	8000458 <__aeabi_dcmplt>
 8008730:	2800      	cmp	r0, #0
 8008732:	d175      	bne.n	8008820 <_dtoa_r+0x67c>
 8008734:	0022      	movs	r2, r4
 8008736:	002b      	movs	r3, r5
 8008738:	2000      	movs	r0, #0
 800873a:	4940      	ldr	r1, [pc, #256]	; (800883c <_dtoa_r+0x698>)
 800873c:	f7f9 fb1e 	bl	8001d7c <__aeabi_dsub>
 8008740:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008742:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008744:	f7f7 fe88 	bl	8000458 <__aeabi_dcmplt>
 8008748:	2800      	cmp	r0, #0
 800874a:	d000      	beq.n	800874e <_dtoa_r+0x5aa>
 800874c:	e0d2      	b.n	80088f4 <_dtoa_r+0x750>
 800874e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008750:	9a08      	ldr	r2, [sp, #32]
 8008752:	4293      	cmp	r3, r2
 8008754:	d100      	bne.n	8008758 <_dtoa_r+0x5b4>
 8008756:	e770      	b.n	800863a <_dtoa_r+0x496>
 8008758:	9810      	ldr	r0, [sp, #64]	; 0x40
 800875a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800875c:	2200      	movs	r2, #0
 800875e:	4b38      	ldr	r3, [pc, #224]	; (8008840 <_dtoa_r+0x69c>)
 8008760:	f7f9 f8a0 	bl	80018a4 <__aeabi_dmul>
 8008764:	4b36      	ldr	r3, [pc, #216]	; (8008840 <_dtoa_r+0x69c>)
 8008766:	9010      	str	r0, [sp, #64]	; 0x40
 8008768:	9111      	str	r1, [sp, #68]	; 0x44
 800876a:	2200      	movs	r2, #0
 800876c:	0020      	movs	r0, r4
 800876e:	0029      	movs	r1, r5
 8008770:	f7f9 f898 	bl	80018a4 <__aeabi_dmul>
 8008774:	9b08      	ldr	r3, [sp, #32]
 8008776:	0004      	movs	r4, r0
 8008778:	000d      	movs	r5, r1
 800877a:	9317      	str	r3, [sp, #92]	; 0x5c
 800877c:	e7be      	b.n	80086fc <_dtoa_r+0x558>
 800877e:	9808      	ldr	r0, [sp, #32]
 8008780:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008782:	f7f9 f88f 	bl	80018a4 <__aeabi_dmul>
 8008786:	9a06      	ldr	r2, [sp, #24]
 8008788:	9b06      	ldr	r3, [sp, #24]
 800878a:	4694      	mov	ip, r2
 800878c:	9308      	str	r3, [sp, #32]
 800878e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008790:	9010      	str	r0, [sp, #64]	; 0x40
 8008792:	9111      	str	r1, [sp, #68]	; 0x44
 8008794:	4463      	add	r3, ip
 8008796:	9319      	str	r3, [sp, #100]	; 0x64
 8008798:	0029      	movs	r1, r5
 800879a:	0020      	movs	r0, r4
 800879c:	f7f9 fe9e 	bl	80024dc <__aeabi_d2iz>
 80087a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80087a2:	f7f9 fed1 	bl	8002548 <__aeabi_i2d>
 80087a6:	0002      	movs	r2, r0
 80087a8:	000b      	movs	r3, r1
 80087aa:	0020      	movs	r0, r4
 80087ac:	0029      	movs	r1, r5
 80087ae:	f7f9 fae5 	bl	8001d7c <__aeabi_dsub>
 80087b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087b4:	9a08      	ldr	r2, [sp, #32]
 80087b6:	3330      	adds	r3, #48	; 0x30
 80087b8:	7013      	strb	r3, [r2, #0]
 80087ba:	0013      	movs	r3, r2
 80087bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80087be:	3301      	adds	r3, #1
 80087c0:	0004      	movs	r4, r0
 80087c2:	000d      	movs	r5, r1
 80087c4:	9308      	str	r3, [sp, #32]
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d12c      	bne.n	8008824 <_dtoa_r+0x680>
 80087ca:	9810      	ldr	r0, [sp, #64]	; 0x40
 80087cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80087ce:	9a06      	ldr	r2, [sp, #24]
 80087d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087d2:	4694      	mov	ip, r2
 80087d4:	4463      	add	r3, ip
 80087d6:	2200      	movs	r2, #0
 80087d8:	9308      	str	r3, [sp, #32]
 80087da:	4b1e      	ldr	r3, [pc, #120]	; (8008854 <_dtoa_r+0x6b0>)
 80087dc:	f7f8 f924 	bl	8000a28 <__aeabi_dadd>
 80087e0:	0002      	movs	r2, r0
 80087e2:	000b      	movs	r3, r1
 80087e4:	0020      	movs	r0, r4
 80087e6:	0029      	movs	r1, r5
 80087e8:	f7f7 fe4a 	bl	8000480 <__aeabi_dcmpgt>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d000      	beq.n	80087f2 <_dtoa_r+0x64e>
 80087f0:	e080      	b.n	80088f4 <_dtoa_r+0x750>
 80087f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087f6:	2000      	movs	r0, #0
 80087f8:	4916      	ldr	r1, [pc, #88]	; (8008854 <_dtoa_r+0x6b0>)
 80087fa:	f7f9 fabf 	bl	8001d7c <__aeabi_dsub>
 80087fe:	0002      	movs	r2, r0
 8008800:	000b      	movs	r3, r1
 8008802:	0020      	movs	r0, r4
 8008804:	0029      	movs	r1, r5
 8008806:	f7f7 fe27 	bl	8000458 <__aeabi_dcmplt>
 800880a:	2800      	cmp	r0, #0
 800880c:	d100      	bne.n	8008810 <_dtoa_r+0x66c>
 800880e:	e714      	b.n	800863a <_dtoa_r+0x496>
 8008810:	9b08      	ldr	r3, [sp, #32]
 8008812:	001a      	movs	r2, r3
 8008814:	3a01      	subs	r2, #1
 8008816:	9208      	str	r2, [sp, #32]
 8008818:	7812      	ldrb	r2, [r2, #0]
 800881a:	2a30      	cmp	r2, #48	; 0x30
 800881c:	d0f8      	beq.n	8008810 <_dtoa_r+0x66c>
 800881e:	9308      	str	r3, [sp, #32]
 8008820:	9602      	str	r6, [sp, #8]
 8008822:	e055      	b.n	80088d0 <_dtoa_r+0x72c>
 8008824:	2200      	movs	r2, #0
 8008826:	4b06      	ldr	r3, [pc, #24]	; (8008840 <_dtoa_r+0x69c>)
 8008828:	f7f9 f83c 	bl	80018a4 <__aeabi_dmul>
 800882c:	0004      	movs	r4, r0
 800882e:	000d      	movs	r5, r1
 8008830:	e7b2      	b.n	8008798 <_dtoa_r+0x5f4>
 8008832:	46c0      	nop			; (mov r8, r8)
 8008834:	0800b480 	.word	0x0800b480
 8008838:	0800b458 	.word	0x0800b458
 800883c:	3ff00000 	.word	0x3ff00000
 8008840:	40240000 	.word	0x40240000
 8008844:	401c0000 	.word	0x401c0000
 8008848:	fcc00000 	.word	0xfcc00000
 800884c:	40140000 	.word	0x40140000
 8008850:	7cc00000 	.word	0x7cc00000
 8008854:	3fe00000 	.word	0x3fe00000
 8008858:	9b07      	ldr	r3, [sp, #28]
 800885a:	9e06      	ldr	r6, [sp, #24]
 800885c:	3b01      	subs	r3, #1
 800885e:	199b      	adds	r3, r3, r6
 8008860:	930c      	str	r3, [sp, #48]	; 0x30
 8008862:	9c08      	ldr	r4, [sp, #32]
 8008864:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008866:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008868:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800886a:	0020      	movs	r0, r4
 800886c:	0029      	movs	r1, r5
 800886e:	f7f8 fc17 	bl	80010a0 <__aeabi_ddiv>
 8008872:	f7f9 fe33 	bl	80024dc <__aeabi_d2iz>
 8008876:	9007      	str	r0, [sp, #28]
 8008878:	f7f9 fe66 	bl	8002548 <__aeabi_i2d>
 800887c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800887e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008880:	f7f9 f810 	bl	80018a4 <__aeabi_dmul>
 8008884:	0002      	movs	r2, r0
 8008886:	000b      	movs	r3, r1
 8008888:	0020      	movs	r0, r4
 800888a:	0029      	movs	r1, r5
 800888c:	f7f9 fa76 	bl	8001d7c <__aeabi_dsub>
 8008890:	0033      	movs	r3, r6
 8008892:	9a07      	ldr	r2, [sp, #28]
 8008894:	3601      	adds	r6, #1
 8008896:	3230      	adds	r2, #48	; 0x30
 8008898:	701a      	strb	r2, [r3, #0]
 800889a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800889c:	9608      	str	r6, [sp, #32]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d139      	bne.n	8008916 <_dtoa_r+0x772>
 80088a2:	0002      	movs	r2, r0
 80088a4:	000b      	movs	r3, r1
 80088a6:	f7f8 f8bf 	bl	8000a28 <__aeabi_dadd>
 80088aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088ae:	0004      	movs	r4, r0
 80088b0:	000d      	movs	r5, r1
 80088b2:	f7f7 fde5 	bl	8000480 <__aeabi_dcmpgt>
 80088b6:	2800      	cmp	r0, #0
 80088b8:	d11b      	bne.n	80088f2 <_dtoa_r+0x74e>
 80088ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088be:	0020      	movs	r0, r4
 80088c0:	0029      	movs	r1, r5
 80088c2:	f7f7 fdc3 	bl	800044c <__aeabi_dcmpeq>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d002      	beq.n	80088d0 <_dtoa_r+0x72c>
 80088ca:	9b07      	ldr	r3, [sp, #28]
 80088cc:	07db      	lsls	r3, r3, #31
 80088ce:	d410      	bmi.n	80088f2 <_dtoa_r+0x74e>
 80088d0:	0038      	movs	r0, r7
 80088d2:	9905      	ldr	r1, [sp, #20]
 80088d4:	f000 fe6c 	bl	80095b0 <_Bfree>
 80088d8:	2300      	movs	r3, #0
 80088da:	9a08      	ldr	r2, [sp, #32]
 80088dc:	9802      	ldr	r0, [sp, #8]
 80088de:	7013      	strb	r3, [r2, #0]
 80088e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80088e2:	3001      	adds	r0, #1
 80088e4:	6018      	str	r0, [r3, #0]
 80088e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d100      	bne.n	80088ee <_dtoa_r+0x74a>
 80088ec:	e4a6      	b.n	800823c <_dtoa_r+0x98>
 80088ee:	601a      	str	r2, [r3, #0]
 80088f0:	e4a4      	b.n	800823c <_dtoa_r+0x98>
 80088f2:	9e02      	ldr	r6, [sp, #8]
 80088f4:	9b08      	ldr	r3, [sp, #32]
 80088f6:	9308      	str	r3, [sp, #32]
 80088f8:	3b01      	subs	r3, #1
 80088fa:	781a      	ldrb	r2, [r3, #0]
 80088fc:	2a39      	cmp	r2, #57	; 0x39
 80088fe:	d106      	bne.n	800890e <_dtoa_r+0x76a>
 8008900:	9a06      	ldr	r2, [sp, #24]
 8008902:	429a      	cmp	r2, r3
 8008904:	d1f7      	bne.n	80088f6 <_dtoa_r+0x752>
 8008906:	2230      	movs	r2, #48	; 0x30
 8008908:	9906      	ldr	r1, [sp, #24]
 800890a:	3601      	adds	r6, #1
 800890c:	700a      	strb	r2, [r1, #0]
 800890e:	781a      	ldrb	r2, [r3, #0]
 8008910:	3201      	adds	r2, #1
 8008912:	701a      	strb	r2, [r3, #0]
 8008914:	e784      	b.n	8008820 <_dtoa_r+0x67c>
 8008916:	2200      	movs	r2, #0
 8008918:	4baa      	ldr	r3, [pc, #680]	; (8008bc4 <_dtoa_r+0xa20>)
 800891a:	f7f8 ffc3 	bl	80018a4 <__aeabi_dmul>
 800891e:	2200      	movs	r2, #0
 8008920:	2300      	movs	r3, #0
 8008922:	0004      	movs	r4, r0
 8008924:	000d      	movs	r5, r1
 8008926:	f7f7 fd91 	bl	800044c <__aeabi_dcmpeq>
 800892a:	2800      	cmp	r0, #0
 800892c:	d09b      	beq.n	8008866 <_dtoa_r+0x6c2>
 800892e:	e7cf      	b.n	80088d0 <_dtoa_r+0x72c>
 8008930:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008932:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008934:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008936:	2d00      	cmp	r5, #0
 8008938:	d012      	beq.n	8008960 <_dtoa_r+0x7bc>
 800893a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800893c:	2a01      	cmp	r2, #1
 800893e:	dc66      	bgt.n	8008a0e <_dtoa_r+0x86a>
 8008940:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008942:	2a00      	cmp	r2, #0
 8008944:	d05d      	beq.n	8008a02 <_dtoa_r+0x85e>
 8008946:	4aa0      	ldr	r2, [pc, #640]	; (8008bc8 <_dtoa_r+0xa24>)
 8008948:	189b      	adds	r3, r3, r2
 800894a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800894c:	2101      	movs	r1, #1
 800894e:	18d2      	adds	r2, r2, r3
 8008950:	920a      	str	r2, [sp, #40]	; 0x28
 8008952:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008954:	0038      	movs	r0, r7
 8008956:	18d3      	adds	r3, r2, r3
 8008958:	930d      	str	r3, [sp, #52]	; 0x34
 800895a:	f000 ff25 	bl	80097a8 <__i2b>
 800895e:	0005      	movs	r5, r0
 8008960:	2c00      	cmp	r4, #0
 8008962:	dd0e      	ble.n	8008982 <_dtoa_r+0x7de>
 8008964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008966:	2b00      	cmp	r3, #0
 8008968:	dd0b      	ble.n	8008982 <_dtoa_r+0x7de>
 800896a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800896c:	0023      	movs	r3, r4
 800896e:	4294      	cmp	r4, r2
 8008970:	dd00      	ble.n	8008974 <_dtoa_r+0x7d0>
 8008972:	0013      	movs	r3, r2
 8008974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008976:	1ae4      	subs	r4, r4, r3
 8008978:	1ad2      	subs	r2, r2, r3
 800897a:	920a      	str	r2, [sp, #40]	; 0x28
 800897c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	930d      	str	r3, [sp, #52]	; 0x34
 8008982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008984:	2b00      	cmp	r3, #0
 8008986:	d01f      	beq.n	80089c8 <_dtoa_r+0x824>
 8008988:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800898a:	2b00      	cmp	r3, #0
 800898c:	d054      	beq.n	8008a38 <_dtoa_r+0x894>
 800898e:	2e00      	cmp	r6, #0
 8008990:	dd11      	ble.n	80089b6 <_dtoa_r+0x812>
 8008992:	0029      	movs	r1, r5
 8008994:	0032      	movs	r2, r6
 8008996:	0038      	movs	r0, r7
 8008998:	f000 ffcc 	bl	8009934 <__pow5mult>
 800899c:	9a05      	ldr	r2, [sp, #20]
 800899e:	0001      	movs	r1, r0
 80089a0:	0005      	movs	r5, r0
 80089a2:	0038      	movs	r0, r7
 80089a4:	f000 ff16 	bl	80097d4 <__multiply>
 80089a8:	9905      	ldr	r1, [sp, #20]
 80089aa:	9014      	str	r0, [sp, #80]	; 0x50
 80089ac:	0038      	movs	r0, r7
 80089ae:	f000 fdff 	bl	80095b0 <_Bfree>
 80089b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089b4:	9305      	str	r3, [sp, #20]
 80089b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089b8:	1b9a      	subs	r2, r3, r6
 80089ba:	42b3      	cmp	r3, r6
 80089bc:	d004      	beq.n	80089c8 <_dtoa_r+0x824>
 80089be:	0038      	movs	r0, r7
 80089c0:	9905      	ldr	r1, [sp, #20]
 80089c2:	f000 ffb7 	bl	8009934 <__pow5mult>
 80089c6:	9005      	str	r0, [sp, #20]
 80089c8:	2101      	movs	r1, #1
 80089ca:	0038      	movs	r0, r7
 80089cc:	f000 feec 	bl	80097a8 <__i2b>
 80089d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089d2:	0006      	movs	r6, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	dd31      	ble.n	8008a3c <_dtoa_r+0x898>
 80089d8:	001a      	movs	r2, r3
 80089da:	0001      	movs	r1, r0
 80089dc:	0038      	movs	r0, r7
 80089de:	f000 ffa9 	bl	8009934 <__pow5mult>
 80089e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089e4:	0006      	movs	r6, r0
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	dd2d      	ble.n	8008a46 <_dtoa_r+0x8a2>
 80089ea:	2300      	movs	r3, #0
 80089ec:	930e      	str	r3, [sp, #56]	; 0x38
 80089ee:	6933      	ldr	r3, [r6, #16]
 80089f0:	3303      	adds	r3, #3
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	18f3      	adds	r3, r6, r3
 80089f6:	6858      	ldr	r0, [r3, #4]
 80089f8:	f000 fe8e 	bl	8009718 <__hi0bits>
 80089fc:	2320      	movs	r3, #32
 80089fe:	1a18      	subs	r0, r3, r0
 8008a00:	e039      	b.n	8008a76 <_dtoa_r+0x8d2>
 8008a02:	2336      	movs	r3, #54	; 0x36
 8008a04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008a06:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008a08:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a0a:	1a9b      	subs	r3, r3, r2
 8008a0c:	e79d      	b.n	800894a <_dtoa_r+0x7a6>
 8008a0e:	9b07      	ldr	r3, [sp, #28]
 8008a10:	1e5e      	subs	r6, r3, #1
 8008a12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a14:	42b3      	cmp	r3, r6
 8008a16:	db07      	blt.n	8008a28 <_dtoa_r+0x884>
 8008a18:	1b9e      	subs	r6, r3, r6
 8008a1a:	9b07      	ldr	r3, [sp, #28]
 8008a1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	da93      	bge.n	800894a <_dtoa_r+0x7a6>
 8008a22:	1ae4      	subs	r4, r4, r3
 8008a24:	2300      	movs	r3, #0
 8008a26:	e790      	b.n	800894a <_dtoa_r+0x7a6>
 8008a28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a2c:	1af3      	subs	r3, r6, r3
 8008a2e:	18d3      	adds	r3, r2, r3
 8008a30:	960e      	str	r6, [sp, #56]	; 0x38
 8008a32:	9315      	str	r3, [sp, #84]	; 0x54
 8008a34:	2600      	movs	r6, #0
 8008a36:	e7f0      	b.n	8008a1a <_dtoa_r+0x876>
 8008a38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a3a:	e7c0      	b.n	80089be <_dtoa_r+0x81a>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	930e      	str	r3, [sp, #56]	; 0x38
 8008a40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	dc13      	bgt.n	8008a6e <_dtoa_r+0x8ca>
 8008a46:	2300      	movs	r3, #0
 8008a48:	930e      	str	r3, [sp, #56]	; 0x38
 8008a4a:	9b08      	ldr	r3, [sp, #32]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10e      	bne.n	8008a6e <_dtoa_r+0x8ca>
 8008a50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a52:	031b      	lsls	r3, r3, #12
 8008a54:	d10b      	bne.n	8008a6e <_dtoa_r+0x8ca>
 8008a56:	4b5d      	ldr	r3, [pc, #372]	; (8008bcc <_dtoa_r+0xa28>)
 8008a58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a5a:	4213      	tst	r3, r2
 8008a5c:	d007      	beq.n	8008a6e <_dtoa_r+0x8ca>
 8008a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a60:	3301      	adds	r3, #1
 8008a62:	930a      	str	r3, [sp, #40]	; 0x28
 8008a64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a66:	3301      	adds	r3, #1
 8008a68:	930d      	str	r3, [sp, #52]	; 0x34
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	930e      	str	r3, [sp, #56]	; 0x38
 8008a6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a70:	2001      	movs	r0, #1
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1bb      	bne.n	80089ee <_dtoa_r+0x84a>
 8008a76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a78:	221f      	movs	r2, #31
 8008a7a:	1818      	adds	r0, r3, r0
 8008a7c:	0003      	movs	r3, r0
 8008a7e:	4013      	ands	r3, r2
 8008a80:	4210      	tst	r0, r2
 8008a82:	d046      	beq.n	8008b12 <_dtoa_r+0x96e>
 8008a84:	3201      	adds	r2, #1
 8008a86:	1ad2      	subs	r2, r2, r3
 8008a88:	2a04      	cmp	r2, #4
 8008a8a:	dd3f      	ble.n	8008b0c <_dtoa_r+0x968>
 8008a8c:	221c      	movs	r2, #28
 8008a8e:	1ad3      	subs	r3, r2, r3
 8008a90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a92:	18e4      	adds	r4, r4, r3
 8008a94:	18d2      	adds	r2, r2, r3
 8008a96:	920a      	str	r2, [sp, #40]	; 0x28
 8008a98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a9a:	18d3      	adds	r3, r2, r3
 8008a9c:	930d      	str	r3, [sp, #52]	; 0x34
 8008a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	dd05      	ble.n	8008ab0 <_dtoa_r+0x90c>
 8008aa4:	001a      	movs	r2, r3
 8008aa6:	0038      	movs	r0, r7
 8008aa8:	9905      	ldr	r1, [sp, #20]
 8008aaa:	f000 ff9f 	bl	80099ec <__lshift>
 8008aae:	9005      	str	r0, [sp, #20]
 8008ab0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	dd05      	ble.n	8008ac2 <_dtoa_r+0x91e>
 8008ab6:	0031      	movs	r1, r6
 8008ab8:	001a      	movs	r2, r3
 8008aba:	0038      	movs	r0, r7
 8008abc:	f000 ff96 	bl	80099ec <__lshift>
 8008ac0:	0006      	movs	r6, r0
 8008ac2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d026      	beq.n	8008b16 <_dtoa_r+0x972>
 8008ac8:	0031      	movs	r1, r6
 8008aca:	9805      	ldr	r0, [sp, #20]
 8008acc:	f000 fffc 	bl	8009ac8 <__mcmp>
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	da20      	bge.n	8008b16 <_dtoa_r+0x972>
 8008ad4:	9b02      	ldr	r3, [sp, #8]
 8008ad6:	220a      	movs	r2, #10
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	9302      	str	r3, [sp, #8]
 8008adc:	0038      	movs	r0, r7
 8008ade:	2300      	movs	r3, #0
 8008ae0:	9905      	ldr	r1, [sp, #20]
 8008ae2:	f000 fd89 	bl	80095f8 <__multadd>
 8008ae6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ae8:	9005      	str	r0, [sp, #20]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d100      	bne.n	8008af0 <_dtoa_r+0x94c>
 8008aee:	e166      	b.n	8008dbe <_dtoa_r+0xc1a>
 8008af0:	2300      	movs	r3, #0
 8008af2:	0029      	movs	r1, r5
 8008af4:	220a      	movs	r2, #10
 8008af6:	0038      	movs	r0, r7
 8008af8:	f000 fd7e 	bl	80095f8 <__multadd>
 8008afc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008afe:	0005      	movs	r5, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	dc47      	bgt.n	8008b94 <_dtoa_r+0x9f0>
 8008b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	dc0d      	bgt.n	8008b26 <_dtoa_r+0x982>
 8008b0a:	e043      	b.n	8008b94 <_dtoa_r+0x9f0>
 8008b0c:	2a04      	cmp	r2, #4
 8008b0e:	d0c6      	beq.n	8008a9e <_dtoa_r+0x8fa>
 8008b10:	0013      	movs	r3, r2
 8008b12:	331c      	adds	r3, #28
 8008b14:	e7bc      	b.n	8008a90 <_dtoa_r+0x8ec>
 8008b16:	9b07      	ldr	r3, [sp, #28]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	dc35      	bgt.n	8008b88 <_dtoa_r+0x9e4>
 8008b1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	dd32      	ble.n	8008b88 <_dtoa_r+0x9e4>
 8008b22:	9b07      	ldr	r3, [sp, #28]
 8008b24:	930c      	str	r3, [sp, #48]	; 0x30
 8008b26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d10c      	bne.n	8008b46 <_dtoa_r+0x9a2>
 8008b2c:	0031      	movs	r1, r6
 8008b2e:	2205      	movs	r2, #5
 8008b30:	0038      	movs	r0, r7
 8008b32:	f000 fd61 	bl	80095f8 <__multadd>
 8008b36:	0006      	movs	r6, r0
 8008b38:	0001      	movs	r1, r0
 8008b3a:	9805      	ldr	r0, [sp, #20]
 8008b3c:	f000 ffc4 	bl	8009ac8 <__mcmp>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	dd00      	ble.n	8008b46 <_dtoa_r+0x9a2>
 8008b44:	e5a5      	b.n	8008692 <_dtoa_r+0x4ee>
 8008b46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b48:	43db      	mvns	r3, r3
 8008b4a:	9302      	str	r3, [sp, #8]
 8008b4c:	9b06      	ldr	r3, [sp, #24]
 8008b4e:	9308      	str	r3, [sp, #32]
 8008b50:	2400      	movs	r4, #0
 8008b52:	0031      	movs	r1, r6
 8008b54:	0038      	movs	r0, r7
 8008b56:	f000 fd2b 	bl	80095b0 <_Bfree>
 8008b5a:	2d00      	cmp	r5, #0
 8008b5c:	d100      	bne.n	8008b60 <_dtoa_r+0x9bc>
 8008b5e:	e6b7      	b.n	80088d0 <_dtoa_r+0x72c>
 8008b60:	2c00      	cmp	r4, #0
 8008b62:	d005      	beq.n	8008b70 <_dtoa_r+0x9cc>
 8008b64:	42ac      	cmp	r4, r5
 8008b66:	d003      	beq.n	8008b70 <_dtoa_r+0x9cc>
 8008b68:	0021      	movs	r1, r4
 8008b6a:	0038      	movs	r0, r7
 8008b6c:	f000 fd20 	bl	80095b0 <_Bfree>
 8008b70:	0029      	movs	r1, r5
 8008b72:	0038      	movs	r0, r7
 8008b74:	f000 fd1c 	bl	80095b0 <_Bfree>
 8008b78:	e6aa      	b.n	80088d0 <_dtoa_r+0x72c>
 8008b7a:	2600      	movs	r6, #0
 8008b7c:	0035      	movs	r5, r6
 8008b7e:	e7e2      	b.n	8008b46 <_dtoa_r+0x9a2>
 8008b80:	9602      	str	r6, [sp, #8]
 8008b82:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008b84:	0035      	movs	r5, r6
 8008b86:	e584      	b.n	8008692 <_dtoa_r+0x4ee>
 8008b88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d100      	bne.n	8008b90 <_dtoa_r+0x9ec>
 8008b8e:	e0ce      	b.n	8008d2e <_dtoa_r+0xb8a>
 8008b90:	9b07      	ldr	r3, [sp, #28]
 8008b92:	930c      	str	r3, [sp, #48]	; 0x30
 8008b94:	2c00      	cmp	r4, #0
 8008b96:	dd05      	ble.n	8008ba4 <_dtoa_r+0xa00>
 8008b98:	0029      	movs	r1, r5
 8008b9a:	0022      	movs	r2, r4
 8008b9c:	0038      	movs	r0, r7
 8008b9e:	f000 ff25 	bl	80099ec <__lshift>
 8008ba2:	0005      	movs	r5, r0
 8008ba4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ba6:	0028      	movs	r0, r5
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d022      	beq.n	8008bf2 <_dtoa_r+0xa4e>
 8008bac:	0038      	movs	r0, r7
 8008bae:	6869      	ldr	r1, [r5, #4]
 8008bb0:	f000 fcba 	bl	8009528 <_Balloc>
 8008bb4:	1e04      	subs	r4, r0, #0
 8008bb6:	d10f      	bne.n	8008bd8 <_dtoa_r+0xa34>
 8008bb8:	0002      	movs	r2, r0
 8008bba:	4b05      	ldr	r3, [pc, #20]	; (8008bd0 <_dtoa_r+0xa2c>)
 8008bbc:	4905      	ldr	r1, [pc, #20]	; (8008bd4 <_dtoa_r+0xa30>)
 8008bbe:	f7ff fb06 	bl	80081ce <_dtoa_r+0x2a>
 8008bc2:	46c0      	nop			; (mov r8, r8)
 8008bc4:	40240000 	.word	0x40240000
 8008bc8:	00000433 	.word	0x00000433
 8008bcc:	7ff00000 	.word	0x7ff00000
 8008bd0:	0800b370 	.word	0x0800b370
 8008bd4:	000002ea 	.word	0x000002ea
 8008bd8:	0029      	movs	r1, r5
 8008bda:	692b      	ldr	r3, [r5, #16]
 8008bdc:	310c      	adds	r1, #12
 8008bde:	1c9a      	adds	r2, r3, #2
 8008be0:	0092      	lsls	r2, r2, #2
 8008be2:	300c      	adds	r0, #12
 8008be4:	f000 fc97 	bl	8009516 <memcpy>
 8008be8:	2201      	movs	r2, #1
 8008bea:	0021      	movs	r1, r4
 8008bec:	0038      	movs	r0, r7
 8008bee:	f000 fefd 	bl	80099ec <__lshift>
 8008bf2:	9b06      	ldr	r3, [sp, #24]
 8008bf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bf6:	930a      	str	r3, [sp, #40]	; 0x28
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	189b      	adds	r3, r3, r2
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	002c      	movs	r4, r5
 8008c00:	0005      	movs	r5, r0
 8008c02:	9314      	str	r3, [sp, #80]	; 0x50
 8008c04:	9b08      	ldr	r3, [sp, #32]
 8008c06:	4013      	ands	r3, r2
 8008c08:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c0a:	0031      	movs	r1, r6
 8008c0c:	9805      	ldr	r0, [sp, #20]
 8008c0e:	f7ff fa3d 	bl	800808c <quorem>
 8008c12:	0003      	movs	r3, r0
 8008c14:	0021      	movs	r1, r4
 8008c16:	3330      	adds	r3, #48	; 0x30
 8008c18:	900d      	str	r0, [sp, #52]	; 0x34
 8008c1a:	9805      	ldr	r0, [sp, #20]
 8008c1c:	9307      	str	r3, [sp, #28]
 8008c1e:	f000 ff53 	bl	8009ac8 <__mcmp>
 8008c22:	002a      	movs	r2, r5
 8008c24:	900e      	str	r0, [sp, #56]	; 0x38
 8008c26:	0031      	movs	r1, r6
 8008c28:	0038      	movs	r0, r7
 8008c2a:	f000 ff69 	bl	8009b00 <__mdiff>
 8008c2e:	68c3      	ldr	r3, [r0, #12]
 8008c30:	9008      	str	r0, [sp, #32]
 8008c32:	9310      	str	r3, [sp, #64]	; 0x40
 8008c34:	2301      	movs	r3, #1
 8008c36:	930c      	str	r3, [sp, #48]	; 0x30
 8008c38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d104      	bne.n	8008c48 <_dtoa_r+0xaa4>
 8008c3e:	0001      	movs	r1, r0
 8008c40:	9805      	ldr	r0, [sp, #20]
 8008c42:	f000 ff41 	bl	8009ac8 <__mcmp>
 8008c46:	900c      	str	r0, [sp, #48]	; 0x30
 8008c48:	0038      	movs	r0, r7
 8008c4a:	9908      	ldr	r1, [sp, #32]
 8008c4c:	f000 fcb0 	bl	80095b0 <_Bfree>
 8008c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c54:	3301      	adds	r3, #1
 8008c56:	9308      	str	r3, [sp, #32]
 8008c58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	d10c      	bne.n	8008c7c <_dtoa_r+0xad8>
 8008c62:	9b07      	ldr	r3, [sp, #28]
 8008c64:	2b39      	cmp	r3, #57	; 0x39
 8008c66:	d026      	beq.n	8008cb6 <_dtoa_r+0xb12>
 8008c68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	dd02      	ble.n	8008c74 <_dtoa_r+0xad0>
 8008c6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c70:	3331      	adds	r3, #49	; 0x31
 8008c72:	9307      	str	r3, [sp, #28]
 8008c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c76:	9a07      	ldr	r2, [sp, #28]
 8008c78:	701a      	strb	r2, [r3, #0]
 8008c7a:	e76a      	b.n	8008b52 <_dtoa_r+0x9ae>
 8008c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	db04      	blt.n	8008c8c <_dtoa_r+0xae8>
 8008c82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008c84:	4313      	orrs	r3, r2
 8008c86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	d11f      	bne.n	8008ccc <_dtoa_r+0xb28>
 8008c8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	ddf0      	ble.n	8008c74 <_dtoa_r+0xad0>
 8008c92:	9905      	ldr	r1, [sp, #20]
 8008c94:	2201      	movs	r2, #1
 8008c96:	0038      	movs	r0, r7
 8008c98:	f000 fea8 	bl	80099ec <__lshift>
 8008c9c:	0031      	movs	r1, r6
 8008c9e:	9005      	str	r0, [sp, #20]
 8008ca0:	f000 ff12 	bl	8009ac8 <__mcmp>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	dc03      	bgt.n	8008cb0 <_dtoa_r+0xb0c>
 8008ca8:	d1e4      	bne.n	8008c74 <_dtoa_r+0xad0>
 8008caa:	9b07      	ldr	r3, [sp, #28]
 8008cac:	07db      	lsls	r3, r3, #31
 8008cae:	d5e1      	bpl.n	8008c74 <_dtoa_r+0xad0>
 8008cb0:	9b07      	ldr	r3, [sp, #28]
 8008cb2:	2b39      	cmp	r3, #57	; 0x39
 8008cb4:	d1db      	bne.n	8008c6e <_dtoa_r+0xaca>
 8008cb6:	2339      	movs	r3, #57	; 0x39
 8008cb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cba:	7013      	strb	r3, [r2, #0]
 8008cbc:	9b08      	ldr	r3, [sp, #32]
 8008cbe:	9308      	str	r3, [sp, #32]
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	781a      	ldrb	r2, [r3, #0]
 8008cc4:	2a39      	cmp	r2, #57	; 0x39
 8008cc6:	d068      	beq.n	8008d9a <_dtoa_r+0xbf6>
 8008cc8:	3201      	adds	r2, #1
 8008cca:	e7d5      	b.n	8008c78 <_dtoa_r+0xad4>
 8008ccc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	dd07      	ble.n	8008ce2 <_dtoa_r+0xb3e>
 8008cd2:	9b07      	ldr	r3, [sp, #28]
 8008cd4:	2b39      	cmp	r3, #57	; 0x39
 8008cd6:	d0ee      	beq.n	8008cb6 <_dtoa_r+0xb12>
 8008cd8:	9b07      	ldr	r3, [sp, #28]
 8008cda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cdc:	3301      	adds	r3, #1
 8008cde:	7013      	strb	r3, [r2, #0]
 8008ce0:	e737      	b.n	8008b52 <_dtoa_r+0x9ae>
 8008ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ce4:	9a07      	ldr	r2, [sp, #28]
 8008ce6:	701a      	strb	r2, [r3, #0]
 8008ce8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008cea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d03e      	beq.n	8008d6e <_dtoa_r+0xbca>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	220a      	movs	r2, #10
 8008cf4:	9905      	ldr	r1, [sp, #20]
 8008cf6:	0038      	movs	r0, r7
 8008cf8:	f000 fc7e 	bl	80095f8 <__multadd>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	9005      	str	r0, [sp, #20]
 8008d00:	220a      	movs	r2, #10
 8008d02:	0021      	movs	r1, r4
 8008d04:	0038      	movs	r0, r7
 8008d06:	42ac      	cmp	r4, r5
 8008d08:	d106      	bne.n	8008d18 <_dtoa_r+0xb74>
 8008d0a:	f000 fc75 	bl	80095f8 <__multadd>
 8008d0e:	0004      	movs	r4, r0
 8008d10:	0005      	movs	r5, r0
 8008d12:	9b08      	ldr	r3, [sp, #32]
 8008d14:	930a      	str	r3, [sp, #40]	; 0x28
 8008d16:	e778      	b.n	8008c0a <_dtoa_r+0xa66>
 8008d18:	f000 fc6e 	bl	80095f8 <__multadd>
 8008d1c:	0029      	movs	r1, r5
 8008d1e:	0004      	movs	r4, r0
 8008d20:	2300      	movs	r3, #0
 8008d22:	220a      	movs	r2, #10
 8008d24:	0038      	movs	r0, r7
 8008d26:	f000 fc67 	bl	80095f8 <__multadd>
 8008d2a:	0005      	movs	r5, r0
 8008d2c:	e7f1      	b.n	8008d12 <_dtoa_r+0xb6e>
 8008d2e:	9b07      	ldr	r3, [sp, #28]
 8008d30:	930c      	str	r3, [sp, #48]	; 0x30
 8008d32:	2400      	movs	r4, #0
 8008d34:	0031      	movs	r1, r6
 8008d36:	9805      	ldr	r0, [sp, #20]
 8008d38:	f7ff f9a8 	bl	800808c <quorem>
 8008d3c:	9b06      	ldr	r3, [sp, #24]
 8008d3e:	3030      	adds	r0, #48	; 0x30
 8008d40:	5518      	strb	r0, [r3, r4]
 8008d42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d44:	3401      	adds	r4, #1
 8008d46:	9007      	str	r0, [sp, #28]
 8008d48:	42a3      	cmp	r3, r4
 8008d4a:	dd07      	ble.n	8008d5c <_dtoa_r+0xbb8>
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	220a      	movs	r2, #10
 8008d50:	0038      	movs	r0, r7
 8008d52:	9905      	ldr	r1, [sp, #20]
 8008d54:	f000 fc50 	bl	80095f8 <__multadd>
 8008d58:	9005      	str	r0, [sp, #20]
 8008d5a:	e7eb      	b.n	8008d34 <_dtoa_r+0xb90>
 8008d5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d5e:	2001      	movs	r0, #1
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	dd00      	ble.n	8008d66 <_dtoa_r+0xbc2>
 8008d64:	0018      	movs	r0, r3
 8008d66:	2400      	movs	r4, #0
 8008d68:	9b06      	ldr	r3, [sp, #24]
 8008d6a:	181b      	adds	r3, r3, r0
 8008d6c:	9308      	str	r3, [sp, #32]
 8008d6e:	9905      	ldr	r1, [sp, #20]
 8008d70:	2201      	movs	r2, #1
 8008d72:	0038      	movs	r0, r7
 8008d74:	f000 fe3a 	bl	80099ec <__lshift>
 8008d78:	0031      	movs	r1, r6
 8008d7a:	9005      	str	r0, [sp, #20]
 8008d7c:	f000 fea4 	bl	8009ac8 <__mcmp>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	dc9b      	bgt.n	8008cbc <_dtoa_r+0xb18>
 8008d84:	d102      	bne.n	8008d8c <_dtoa_r+0xbe8>
 8008d86:	9b07      	ldr	r3, [sp, #28]
 8008d88:	07db      	lsls	r3, r3, #31
 8008d8a:	d497      	bmi.n	8008cbc <_dtoa_r+0xb18>
 8008d8c:	9b08      	ldr	r3, [sp, #32]
 8008d8e:	9308      	str	r3, [sp, #32]
 8008d90:	3b01      	subs	r3, #1
 8008d92:	781a      	ldrb	r2, [r3, #0]
 8008d94:	2a30      	cmp	r2, #48	; 0x30
 8008d96:	d0fa      	beq.n	8008d8e <_dtoa_r+0xbea>
 8008d98:	e6db      	b.n	8008b52 <_dtoa_r+0x9ae>
 8008d9a:	9a06      	ldr	r2, [sp, #24]
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d18e      	bne.n	8008cbe <_dtoa_r+0xb1a>
 8008da0:	9b02      	ldr	r3, [sp, #8]
 8008da2:	3301      	adds	r3, #1
 8008da4:	9302      	str	r3, [sp, #8]
 8008da6:	2331      	movs	r3, #49	; 0x31
 8008da8:	e799      	b.n	8008cde <_dtoa_r+0xb3a>
 8008daa:	4b09      	ldr	r3, [pc, #36]	; (8008dd0 <_dtoa_r+0xc2c>)
 8008dac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008dae:	9306      	str	r3, [sp, #24]
 8008db0:	4b08      	ldr	r3, [pc, #32]	; (8008dd4 <_dtoa_r+0xc30>)
 8008db2:	2a00      	cmp	r2, #0
 8008db4:	d001      	beq.n	8008dba <_dtoa_r+0xc16>
 8008db6:	f7ff fa3f 	bl	8008238 <_dtoa_r+0x94>
 8008dba:	f7ff fa3f 	bl	800823c <_dtoa_r+0x98>
 8008dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	dcb6      	bgt.n	8008d32 <_dtoa_r+0xb8e>
 8008dc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008dc6:	2b02      	cmp	r3, #2
 8008dc8:	dd00      	ble.n	8008dcc <_dtoa_r+0xc28>
 8008dca:	e6ac      	b.n	8008b26 <_dtoa_r+0x982>
 8008dcc:	e7b1      	b.n	8008d32 <_dtoa_r+0xb8e>
 8008dce:	46c0      	nop			; (mov r8, r8)
 8008dd0:	0800b2f1 	.word	0x0800b2f1
 8008dd4:	0800b2f9 	.word	0x0800b2f9

08008dd8 <rshift>:
 8008dd8:	0002      	movs	r2, r0
 8008dda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ddc:	6904      	ldr	r4, [r0, #16]
 8008dde:	3214      	adds	r2, #20
 8008de0:	0013      	movs	r3, r2
 8008de2:	b085      	sub	sp, #20
 8008de4:	114f      	asrs	r7, r1, #5
 8008de6:	42bc      	cmp	r4, r7
 8008de8:	dd31      	ble.n	8008e4e <rshift+0x76>
 8008dea:	00bb      	lsls	r3, r7, #2
 8008dec:	18d3      	adds	r3, r2, r3
 8008dee:	261f      	movs	r6, #31
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	000b      	movs	r3, r1
 8008df4:	00a5      	lsls	r5, r4, #2
 8008df6:	4033      	ands	r3, r6
 8008df8:	1955      	adds	r5, r2, r5
 8008dfa:	9302      	str	r3, [sp, #8]
 8008dfc:	4231      	tst	r1, r6
 8008dfe:	d10c      	bne.n	8008e1a <rshift+0x42>
 8008e00:	0016      	movs	r6, r2
 8008e02:	9901      	ldr	r1, [sp, #4]
 8008e04:	428d      	cmp	r5, r1
 8008e06:	d838      	bhi.n	8008e7a <rshift+0xa2>
 8008e08:	9901      	ldr	r1, [sp, #4]
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	3903      	subs	r1, #3
 8008e0e:	428d      	cmp	r5, r1
 8008e10:	d301      	bcc.n	8008e16 <rshift+0x3e>
 8008e12:	1be3      	subs	r3, r4, r7
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	18d3      	adds	r3, r2, r3
 8008e18:	e019      	b.n	8008e4e <rshift+0x76>
 8008e1a:	2120      	movs	r1, #32
 8008e1c:	9b02      	ldr	r3, [sp, #8]
 8008e1e:	9e01      	ldr	r6, [sp, #4]
 8008e20:	1acb      	subs	r3, r1, r3
 8008e22:	9303      	str	r3, [sp, #12]
 8008e24:	ce02      	ldmia	r6!, {r1}
 8008e26:	9b02      	ldr	r3, [sp, #8]
 8008e28:	4694      	mov	ip, r2
 8008e2a:	40d9      	lsrs	r1, r3
 8008e2c:	9100      	str	r1, [sp, #0]
 8008e2e:	42b5      	cmp	r5, r6
 8008e30:	d816      	bhi.n	8008e60 <rshift+0x88>
 8008e32:	9e01      	ldr	r6, [sp, #4]
 8008e34:	2300      	movs	r3, #0
 8008e36:	3601      	adds	r6, #1
 8008e38:	42b5      	cmp	r5, r6
 8008e3a:	d302      	bcc.n	8008e42 <rshift+0x6a>
 8008e3c:	1be3      	subs	r3, r4, r7
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	3b04      	subs	r3, #4
 8008e42:	9900      	ldr	r1, [sp, #0]
 8008e44:	18d3      	adds	r3, r2, r3
 8008e46:	6019      	str	r1, [r3, #0]
 8008e48:	2900      	cmp	r1, #0
 8008e4a:	d000      	beq.n	8008e4e <rshift+0x76>
 8008e4c:	3304      	adds	r3, #4
 8008e4e:	1a99      	subs	r1, r3, r2
 8008e50:	1089      	asrs	r1, r1, #2
 8008e52:	6101      	str	r1, [r0, #16]
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d101      	bne.n	8008e5c <rshift+0x84>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	6143      	str	r3, [r0, #20]
 8008e5c:	b005      	add	sp, #20
 8008e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e60:	6833      	ldr	r3, [r6, #0]
 8008e62:	9903      	ldr	r1, [sp, #12]
 8008e64:	408b      	lsls	r3, r1
 8008e66:	9900      	ldr	r1, [sp, #0]
 8008e68:	4319      	orrs	r1, r3
 8008e6a:	4663      	mov	r3, ip
 8008e6c:	c302      	stmia	r3!, {r1}
 8008e6e:	469c      	mov	ip, r3
 8008e70:	ce02      	ldmia	r6!, {r1}
 8008e72:	9b02      	ldr	r3, [sp, #8]
 8008e74:	40d9      	lsrs	r1, r3
 8008e76:	9100      	str	r1, [sp, #0]
 8008e78:	e7d9      	b.n	8008e2e <rshift+0x56>
 8008e7a:	c908      	ldmia	r1!, {r3}
 8008e7c:	c608      	stmia	r6!, {r3}
 8008e7e:	e7c1      	b.n	8008e04 <rshift+0x2c>

08008e80 <__hexdig_fun>:
 8008e80:	0002      	movs	r2, r0
 8008e82:	3a30      	subs	r2, #48	; 0x30
 8008e84:	0003      	movs	r3, r0
 8008e86:	2a09      	cmp	r2, #9
 8008e88:	d802      	bhi.n	8008e90 <__hexdig_fun+0x10>
 8008e8a:	3b20      	subs	r3, #32
 8008e8c:	b2d8      	uxtb	r0, r3
 8008e8e:	4770      	bx	lr
 8008e90:	0002      	movs	r2, r0
 8008e92:	3a61      	subs	r2, #97	; 0x61
 8008e94:	2a05      	cmp	r2, #5
 8008e96:	d801      	bhi.n	8008e9c <__hexdig_fun+0x1c>
 8008e98:	3b47      	subs	r3, #71	; 0x47
 8008e9a:	e7f7      	b.n	8008e8c <__hexdig_fun+0xc>
 8008e9c:	001a      	movs	r2, r3
 8008e9e:	3a41      	subs	r2, #65	; 0x41
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	2a05      	cmp	r2, #5
 8008ea4:	d8f3      	bhi.n	8008e8e <__hexdig_fun+0xe>
 8008ea6:	3b27      	subs	r3, #39	; 0x27
 8008ea8:	e7f0      	b.n	8008e8c <__hexdig_fun+0xc>
	...

08008eac <__gethex>:
 8008eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eae:	b08d      	sub	sp, #52	; 0x34
 8008eb0:	930a      	str	r3, [sp, #40]	; 0x28
 8008eb2:	4bbf      	ldr	r3, [pc, #764]	; (80091b0 <__gethex+0x304>)
 8008eb4:	9005      	str	r0, [sp, #20]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	9109      	str	r1, [sp, #36]	; 0x24
 8008eba:	0018      	movs	r0, r3
 8008ebc:	9202      	str	r2, [sp, #8]
 8008ebe:	9307      	str	r3, [sp, #28]
 8008ec0:	f7f7 f922 	bl	8000108 <strlen>
 8008ec4:	2202      	movs	r2, #2
 8008ec6:	9b07      	ldr	r3, [sp, #28]
 8008ec8:	4252      	negs	r2, r2
 8008eca:	181b      	adds	r3, r3, r0
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	9003      	str	r0, [sp, #12]
 8008ed2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ed6:	6819      	ldr	r1, [r3, #0]
 8008ed8:	1c8b      	adds	r3, r1, #2
 8008eda:	1a52      	subs	r2, r2, r1
 8008edc:	18d1      	adds	r1, r2, r3
 8008ede:	9301      	str	r3, [sp, #4]
 8008ee0:	9108      	str	r1, [sp, #32]
 8008ee2:	9901      	ldr	r1, [sp, #4]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	7808      	ldrb	r0, [r1, #0]
 8008ee8:	2830      	cmp	r0, #48	; 0x30
 8008eea:	d0f7      	beq.n	8008edc <__gethex+0x30>
 8008eec:	f7ff ffc8 	bl	8008e80 <__hexdig_fun>
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	001c      	movs	r4, r3
 8008ef4:	9304      	str	r3, [sp, #16]
 8008ef6:	4298      	cmp	r0, r3
 8008ef8:	d11f      	bne.n	8008f3a <__gethex+0x8e>
 8008efa:	9a03      	ldr	r2, [sp, #12]
 8008efc:	9907      	ldr	r1, [sp, #28]
 8008efe:	9801      	ldr	r0, [sp, #4]
 8008f00:	f001 fa64 	bl	800a3cc <strncmp>
 8008f04:	0007      	movs	r7, r0
 8008f06:	42a0      	cmp	r0, r4
 8008f08:	d000      	beq.n	8008f0c <__gethex+0x60>
 8008f0a:	e06b      	b.n	8008fe4 <__gethex+0x138>
 8008f0c:	9b01      	ldr	r3, [sp, #4]
 8008f0e:	9a03      	ldr	r2, [sp, #12]
 8008f10:	5c98      	ldrb	r0, [r3, r2]
 8008f12:	189d      	adds	r5, r3, r2
 8008f14:	f7ff ffb4 	bl	8008e80 <__hexdig_fun>
 8008f18:	2301      	movs	r3, #1
 8008f1a:	9304      	str	r3, [sp, #16]
 8008f1c:	42a0      	cmp	r0, r4
 8008f1e:	d030      	beq.n	8008f82 <__gethex+0xd6>
 8008f20:	9501      	str	r5, [sp, #4]
 8008f22:	9b01      	ldr	r3, [sp, #4]
 8008f24:	7818      	ldrb	r0, [r3, #0]
 8008f26:	2830      	cmp	r0, #48	; 0x30
 8008f28:	d009      	beq.n	8008f3e <__gethex+0x92>
 8008f2a:	f7ff ffa9 	bl	8008e80 <__hexdig_fun>
 8008f2e:	4242      	negs	r2, r0
 8008f30:	4142      	adcs	r2, r0
 8008f32:	2301      	movs	r3, #1
 8008f34:	002c      	movs	r4, r5
 8008f36:	9204      	str	r2, [sp, #16]
 8008f38:	9308      	str	r3, [sp, #32]
 8008f3a:	9d01      	ldr	r5, [sp, #4]
 8008f3c:	e004      	b.n	8008f48 <__gethex+0x9c>
 8008f3e:	9b01      	ldr	r3, [sp, #4]
 8008f40:	3301      	adds	r3, #1
 8008f42:	9301      	str	r3, [sp, #4]
 8008f44:	e7ed      	b.n	8008f22 <__gethex+0x76>
 8008f46:	3501      	adds	r5, #1
 8008f48:	7828      	ldrb	r0, [r5, #0]
 8008f4a:	f7ff ff99 	bl	8008e80 <__hexdig_fun>
 8008f4e:	1e07      	subs	r7, r0, #0
 8008f50:	d1f9      	bne.n	8008f46 <__gethex+0x9a>
 8008f52:	0028      	movs	r0, r5
 8008f54:	9a03      	ldr	r2, [sp, #12]
 8008f56:	9907      	ldr	r1, [sp, #28]
 8008f58:	f001 fa38 	bl	800a3cc <strncmp>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	d10e      	bne.n	8008f7e <__gethex+0xd2>
 8008f60:	2c00      	cmp	r4, #0
 8008f62:	d107      	bne.n	8008f74 <__gethex+0xc8>
 8008f64:	9b03      	ldr	r3, [sp, #12]
 8008f66:	18ed      	adds	r5, r5, r3
 8008f68:	002c      	movs	r4, r5
 8008f6a:	7828      	ldrb	r0, [r5, #0]
 8008f6c:	f7ff ff88 	bl	8008e80 <__hexdig_fun>
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d102      	bne.n	8008f7a <__gethex+0xce>
 8008f74:	1b64      	subs	r4, r4, r5
 8008f76:	00a7      	lsls	r7, r4, #2
 8008f78:	e003      	b.n	8008f82 <__gethex+0xd6>
 8008f7a:	3501      	adds	r5, #1
 8008f7c:	e7f5      	b.n	8008f6a <__gethex+0xbe>
 8008f7e:	2c00      	cmp	r4, #0
 8008f80:	d1f8      	bne.n	8008f74 <__gethex+0xc8>
 8008f82:	2220      	movs	r2, #32
 8008f84:	782b      	ldrb	r3, [r5, #0]
 8008f86:	002e      	movs	r6, r5
 8008f88:	4393      	bics	r3, r2
 8008f8a:	2b50      	cmp	r3, #80	; 0x50
 8008f8c:	d11d      	bne.n	8008fca <__gethex+0x11e>
 8008f8e:	786b      	ldrb	r3, [r5, #1]
 8008f90:	2b2b      	cmp	r3, #43	; 0x2b
 8008f92:	d02c      	beq.n	8008fee <__gethex+0x142>
 8008f94:	2b2d      	cmp	r3, #45	; 0x2d
 8008f96:	d02e      	beq.n	8008ff6 <__gethex+0x14a>
 8008f98:	2300      	movs	r3, #0
 8008f9a:	1c6e      	adds	r6, r5, #1
 8008f9c:	9306      	str	r3, [sp, #24]
 8008f9e:	7830      	ldrb	r0, [r6, #0]
 8008fa0:	f7ff ff6e 	bl	8008e80 <__hexdig_fun>
 8008fa4:	1e43      	subs	r3, r0, #1
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b18      	cmp	r3, #24
 8008faa:	d82b      	bhi.n	8009004 <__gethex+0x158>
 8008fac:	3810      	subs	r0, #16
 8008fae:	0004      	movs	r4, r0
 8008fb0:	7870      	ldrb	r0, [r6, #1]
 8008fb2:	f7ff ff65 	bl	8008e80 <__hexdig_fun>
 8008fb6:	1e43      	subs	r3, r0, #1
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	3601      	adds	r6, #1
 8008fbc:	2b18      	cmp	r3, #24
 8008fbe:	d91c      	bls.n	8008ffa <__gethex+0x14e>
 8008fc0:	9b06      	ldr	r3, [sp, #24]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d000      	beq.n	8008fc8 <__gethex+0x11c>
 8008fc6:	4264      	negs	r4, r4
 8008fc8:	193f      	adds	r7, r7, r4
 8008fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fcc:	601e      	str	r6, [r3, #0]
 8008fce:	9b04      	ldr	r3, [sp, #16]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d019      	beq.n	8009008 <__gethex+0x15c>
 8008fd4:	2600      	movs	r6, #0
 8008fd6:	9b08      	ldr	r3, [sp, #32]
 8008fd8:	42b3      	cmp	r3, r6
 8008fda:	d100      	bne.n	8008fde <__gethex+0x132>
 8008fdc:	3606      	adds	r6, #6
 8008fde:	0030      	movs	r0, r6
 8008fe0:	b00d      	add	sp, #52	; 0x34
 8008fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	2700      	movs	r7, #0
 8008fe8:	9d01      	ldr	r5, [sp, #4]
 8008fea:	9304      	str	r3, [sp, #16]
 8008fec:	e7c9      	b.n	8008f82 <__gethex+0xd6>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	9306      	str	r3, [sp, #24]
 8008ff2:	1cae      	adds	r6, r5, #2
 8008ff4:	e7d3      	b.n	8008f9e <__gethex+0xf2>
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e7fa      	b.n	8008ff0 <__gethex+0x144>
 8008ffa:	230a      	movs	r3, #10
 8008ffc:	435c      	muls	r4, r3
 8008ffe:	1824      	adds	r4, r4, r0
 8009000:	3c10      	subs	r4, #16
 8009002:	e7d5      	b.n	8008fb0 <__gethex+0x104>
 8009004:	002e      	movs	r6, r5
 8009006:	e7e0      	b.n	8008fca <__gethex+0x11e>
 8009008:	9b01      	ldr	r3, [sp, #4]
 800900a:	9904      	ldr	r1, [sp, #16]
 800900c:	1aeb      	subs	r3, r5, r3
 800900e:	3b01      	subs	r3, #1
 8009010:	2b07      	cmp	r3, #7
 8009012:	dc0a      	bgt.n	800902a <__gethex+0x17e>
 8009014:	9805      	ldr	r0, [sp, #20]
 8009016:	f000 fa87 	bl	8009528 <_Balloc>
 800901a:	1e04      	subs	r4, r0, #0
 800901c:	d108      	bne.n	8009030 <__gethex+0x184>
 800901e:	0002      	movs	r2, r0
 8009020:	21de      	movs	r1, #222	; 0xde
 8009022:	4b64      	ldr	r3, [pc, #400]	; (80091b4 <__gethex+0x308>)
 8009024:	4864      	ldr	r0, [pc, #400]	; (80091b8 <__gethex+0x30c>)
 8009026:	f001 f9f1 	bl	800a40c <__assert_func>
 800902a:	3101      	adds	r1, #1
 800902c:	105b      	asrs	r3, r3, #1
 800902e:	e7ef      	b.n	8009010 <__gethex+0x164>
 8009030:	0003      	movs	r3, r0
 8009032:	3314      	adds	r3, #20
 8009034:	9304      	str	r3, [sp, #16]
 8009036:	9309      	str	r3, [sp, #36]	; 0x24
 8009038:	2300      	movs	r3, #0
 800903a:	001e      	movs	r6, r3
 800903c:	9306      	str	r3, [sp, #24]
 800903e:	9b01      	ldr	r3, [sp, #4]
 8009040:	42ab      	cmp	r3, r5
 8009042:	d340      	bcc.n	80090c6 <__gethex+0x21a>
 8009044:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009046:	9b04      	ldr	r3, [sp, #16]
 8009048:	c540      	stmia	r5!, {r6}
 800904a:	1aed      	subs	r5, r5, r3
 800904c:	10ad      	asrs	r5, r5, #2
 800904e:	0030      	movs	r0, r6
 8009050:	6125      	str	r5, [r4, #16]
 8009052:	f000 fb61 	bl	8009718 <__hi0bits>
 8009056:	9b02      	ldr	r3, [sp, #8]
 8009058:	016d      	lsls	r5, r5, #5
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	1a2e      	subs	r6, r5, r0
 800905e:	9301      	str	r3, [sp, #4]
 8009060:	429e      	cmp	r6, r3
 8009062:	dd5a      	ble.n	800911a <__gethex+0x26e>
 8009064:	1af6      	subs	r6, r6, r3
 8009066:	0031      	movs	r1, r6
 8009068:	0020      	movs	r0, r4
 800906a:	f000 ff03 	bl	8009e74 <__any_on>
 800906e:	1e05      	subs	r5, r0, #0
 8009070:	d016      	beq.n	80090a0 <__gethex+0x1f4>
 8009072:	2501      	movs	r5, #1
 8009074:	211f      	movs	r1, #31
 8009076:	0028      	movs	r0, r5
 8009078:	1e73      	subs	r3, r6, #1
 800907a:	4019      	ands	r1, r3
 800907c:	4088      	lsls	r0, r1
 800907e:	0001      	movs	r1, r0
 8009080:	115a      	asrs	r2, r3, #5
 8009082:	9804      	ldr	r0, [sp, #16]
 8009084:	0092      	lsls	r2, r2, #2
 8009086:	5812      	ldr	r2, [r2, r0]
 8009088:	420a      	tst	r2, r1
 800908a:	d009      	beq.n	80090a0 <__gethex+0x1f4>
 800908c:	42ab      	cmp	r3, r5
 800908e:	dd06      	ble.n	800909e <__gethex+0x1f2>
 8009090:	0020      	movs	r0, r4
 8009092:	1eb1      	subs	r1, r6, #2
 8009094:	f000 feee 	bl	8009e74 <__any_on>
 8009098:	3502      	adds	r5, #2
 800909a:	2800      	cmp	r0, #0
 800909c:	d100      	bne.n	80090a0 <__gethex+0x1f4>
 800909e:	2502      	movs	r5, #2
 80090a0:	0031      	movs	r1, r6
 80090a2:	0020      	movs	r0, r4
 80090a4:	f7ff fe98 	bl	8008dd8 <rshift>
 80090a8:	19bf      	adds	r7, r7, r6
 80090aa:	9b02      	ldr	r3, [sp, #8]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	9303      	str	r3, [sp, #12]
 80090b0:	42bb      	cmp	r3, r7
 80090b2:	da42      	bge.n	800913a <__gethex+0x28e>
 80090b4:	0021      	movs	r1, r4
 80090b6:	9805      	ldr	r0, [sp, #20]
 80090b8:	f000 fa7a 	bl	80095b0 <_Bfree>
 80090bc:	2300      	movs	r3, #0
 80090be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090c0:	26a3      	movs	r6, #163	; 0xa3
 80090c2:	6013      	str	r3, [r2, #0]
 80090c4:	e78b      	b.n	8008fde <__gethex+0x132>
 80090c6:	1e6b      	subs	r3, r5, #1
 80090c8:	9308      	str	r3, [sp, #32]
 80090ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80090cc:	781b      	ldrb	r3, [r3, #0]
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d014      	beq.n	80090fc <__gethex+0x250>
 80090d2:	9b06      	ldr	r3, [sp, #24]
 80090d4:	2b20      	cmp	r3, #32
 80090d6:	d104      	bne.n	80090e2 <__gethex+0x236>
 80090d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090da:	c340      	stmia	r3!, {r6}
 80090dc:	2600      	movs	r6, #0
 80090de:	9309      	str	r3, [sp, #36]	; 0x24
 80090e0:	9606      	str	r6, [sp, #24]
 80090e2:	9b08      	ldr	r3, [sp, #32]
 80090e4:	7818      	ldrb	r0, [r3, #0]
 80090e6:	f7ff fecb 	bl	8008e80 <__hexdig_fun>
 80090ea:	230f      	movs	r3, #15
 80090ec:	4018      	ands	r0, r3
 80090ee:	9b06      	ldr	r3, [sp, #24]
 80090f0:	9d08      	ldr	r5, [sp, #32]
 80090f2:	4098      	lsls	r0, r3
 80090f4:	3304      	adds	r3, #4
 80090f6:	4306      	orrs	r6, r0
 80090f8:	9306      	str	r3, [sp, #24]
 80090fa:	e7a0      	b.n	800903e <__gethex+0x192>
 80090fc:	2301      	movs	r3, #1
 80090fe:	9a03      	ldr	r2, [sp, #12]
 8009100:	1a9d      	subs	r5, r3, r2
 8009102:	9b08      	ldr	r3, [sp, #32]
 8009104:	195d      	adds	r5, r3, r5
 8009106:	9b01      	ldr	r3, [sp, #4]
 8009108:	429d      	cmp	r5, r3
 800910a:	d3e2      	bcc.n	80090d2 <__gethex+0x226>
 800910c:	0028      	movs	r0, r5
 800910e:	9907      	ldr	r1, [sp, #28]
 8009110:	f001 f95c 	bl	800a3cc <strncmp>
 8009114:	2800      	cmp	r0, #0
 8009116:	d1dc      	bne.n	80090d2 <__gethex+0x226>
 8009118:	e791      	b.n	800903e <__gethex+0x192>
 800911a:	9b01      	ldr	r3, [sp, #4]
 800911c:	2500      	movs	r5, #0
 800911e:	429e      	cmp	r6, r3
 8009120:	dac3      	bge.n	80090aa <__gethex+0x1fe>
 8009122:	1b9e      	subs	r6, r3, r6
 8009124:	0021      	movs	r1, r4
 8009126:	0032      	movs	r2, r6
 8009128:	9805      	ldr	r0, [sp, #20]
 800912a:	f000 fc5f 	bl	80099ec <__lshift>
 800912e:	0003      	movs	r3, r0
 8009130:	3314      	adds	r3, #20
 8009132:	0004      	movs	r4, r0
 8009134:	1bbf      	subs	r7, r7, r6
 8009136:	9304      	str	r3, [sp, #16]
 8009138:	e7b7      	b.n	80090aa <__gethex+0x1fe>
 800913a:	9b02      	ldr	r3, [sp, #8]
 800913c:	685e      	ldr	r6, [r3, #4]
 800913e:	42be      	cmp	r6, r7
 8009140:	dd71      	ble.n	8009226 <__gethex+0x37a>
 8009142:	9b01      	ldr	r3, [sp, #4]
 8009144:	1bf6      	subs	r6, r6, r7
 8009146:	42b3      	cmp	r3, r6
 8009148:	dc38      	bgt.n	80091bc <__gethex+0x310>
 800914a:	9b02      	ldr	r3, [sp, #8]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	2b02      	cmp	r3, #2
 8009150:	d026      	beq.n	80091a0 <__gethex+0x2f4>
 8009152:	2b03      	cmp	r3, #3
 8009154:	d028      	beq.n	80091a8 <__gethex+0x2fc>
 8009156:	2b01      	cmp	r3, #1
 8009158:	d119      	bne.n	800918e <__gethex+0x2e2>
 800915a:	9b01      	ldr	r3, [sp, #4]
 800915c:	42b3      	cmp	r3, r6
 800915e:	d116      	bne.n	800918e <__gethex+0x2e2>
 8009160:	2b01      	cmp	r3, #1
 8009162:	d10d      	bne.n	8009180 <__gethex+0x2d4>
 8009164:	9b02      	ldr	r3, [sp, #8]
 8009166:	2662      	movs	r6, #98	; 0x62
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	9301      	str	r3, [sp, #4]
 800916c:	9a01      	ldr	r2, [sp, #4]
 800916e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009170:	601a      	str	r2, [r3, #0]
 8009172:	2301      	movs	r3, #1
 8009174:	9a04      	ldr	r2, [sp, #16]
 8009176:	6123      	str	r3, [r4, #16]
 8009178:	6013      	str	r3, [r2, #0]
 800917a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800917c:	601c      	str	r4, [r3, #0]
 800917e:	e72e      	b.n	8008fde <__gethex+0x132>
 8009180:	9901      	ldr	r1, [sp, #4]
 8009182:	0020      	movs	r0, r4
 8009184:	3901      	subs	r1, #1
 8009186:	f000 fe75 	bl	8009e74 <__any_on>
 800918a:	2800      	cmp	r0, #0
 800918c:	d1ea      	bne.n	8009164 <__gethex+0x2b8>
 800918e:	0021      	movs	r1, r4
 8009190:	9805      	ldr	r0, [sp, #20]
 8009192:	f000 fa0d 	bl	80095b0 <_Bfree>
 8009196:	2300      	movs	r3, #0
 8009198:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800919a:	2650      	movs	r6, #80	; 0x50
 800919c:	6013      	str	r3, [r2, #0]
 800919e:	e71e      	b.n	8008fde <__gethex+0x132>
 80091a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1f3      	bne.n	800918e <__gethex+0x2e2>
 80091a6:	e7dd      	b.n	8009164 <__gethex+0x2b8>
 80091a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1da      	bne.n	8009164 <__gethex+0x2b8>
 80091ae:	e7ee      	b.n	800918e <__gethex+0x2e2>
 80091b0:	0800b3e8 	.word	0x0800b3e8
 80091b4:	0800b370 	.word	0x0800b370
 80091b8:	0800b381 	.word	0x0800b381
 80091bc:	1e77      	subs	r7, r6, #1
 80091be:	2d00      	cmp	r5, #0
 80091c0:	d12f      	bne.n	8009222 <__gethex+0x376>
 80091c2:	2f00      	cmp	r7, #0
 80091c4:	d004      	beq.n	80091d0 <__gethex+0x324>
 80091c6:	0039      	movs	r1, r7
 80091c8:	0020      	movs	r0, r4
 80091ca:	f000 fe53 	bl	8009e74 <__any_on>
 80091ce:	0005      	movs	r5, r0
 80091d0:	231f      	movs	r3, #31
 80091d2:	117a      	asrs	r2, r7, #5
 80091d4:	401f      	ands	r7, r3
 80091d6:	3b1e      	subs	r3, #30
 80091d8:	40bb      	lsls	r3, r7
 80091da:	9904      	ldr	r1, [sp, #16]
 80091dc:	0092      	lsls	r2, r2, #2
 80091de:	5852      	ldr	r2, [r2, r1]
 80091e0:	421a      	tst	r2, r3
 80091e2:	d001      	beq.n	80091e8 <__gethex+0x33c>
 80091e4:	2302      	movs	r3, #2
 80091e6:	431d      	orrs	r5, r3
 80091e8:	9b01      	ldr	r3, [sp, #4]
 80091ea:	0031      	movs	r1, r6
 80091ec:	1b9b      	subs	r3, r3, r6
 80091ee:	2602      	movs	r6, #2
 80091f0:	0020      	movs	r0, r4
 80091f2:	9301      	str	r3, [sp, #4]
 80091f4:	f7ff fdf0 	bl	8008dd8 <rshift>
 80091f8:	9b02      	ldr	r3, [sp, #8]
 80091fa:	685f      	ldr	r7, [r3, #4]
 80091fc:	2d00      	cmp	r5, #0
 80091fe:	d041      	beq.n	8009284 <__gethex+0x3d8>
 8009200:	9b02      	ldr	r3, [sp, #8]
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	2b02      	cmp	r3, #2
 8009206:	d010      	beq.n	800922a <__gethex+0x37e>
 8009208:	2b03      	cmp	r3, #3
 800920a:	d012      	beq.n	8009232 <__gethex+0x386>
 800920c:	2b01      	cmp	r3, #1
 800920e:	d106      	bne.n	800921e <__gethex+0x372>
 8009210:	07aa      	lsls	r2, r5, #30
 8009212:	d504      	bpl.n	800921e <__gethex+0x372>
 8009214:	9a04      	ldr	r2, [sp, #16]
 8009216:	6810      	ldr	r0, [r2, #0]
 8009218:	4305      	orrs	r5, r0
 800921a:	421d      	tst	r5, r3
 800921c:	d10c      	bne.n	8009238 <__gethex+0x38c>
 800921e:	2310      	movs	r3, #16
 8009220:	e02f      	b.n	8009282 <__gethex+0x3d6>
 8009222:	2501      	movs	r5, #1
 8009224:	e7d4      	b.n	80091d0 <__gethex+0x324>
 8009226:	2601      	movs	r6, #1
 8009228:	e7e8      	b.n	80091fc <__gethex+0x350>
 800922a:	2301      	movs	r3, #1
 800922c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800922e:	1a9b      	subs	r3, r3, r2
 8009230:	9313      	str	r3, [sp, #76]	; 0x4c
 8009232:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009234:	2b00      	cmp	r3, #0
 8009236:	d0f2      	beq.n	800921e <__gethex+0x372>
 8009238:	6923      	ldr	r3, [r4, #16]
 800923a:	2000      	movs	r0, #0
 800923c:	9303      	str	r3, [sp, #12]
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	9304      	str	r3, [sp, #16]
 8009242:	0023      	movs	r3, r4
 8009244:	9a04      	ldr	r2, [sp, #16]
 8009246:	3314      	adds	r3, #20
 8009248:	1899      	adds	r1, r3, r2
 800924a:	681a      	ldr	r2, [r3, #0]
 800924c:	1c55      	adds	r5, r2, #1
 800924e:	d01e      	beq.n	800928e <__gethex+0x3e2>
 8009250:	3201      	adds	r2, #1
 8009252:	601a      	str	r2, [r3, #0]
 8009254:	0023      	movs	r3, r4
 8009256:	3314      	adds	r3, #20
 8009258:	2e02      	cmp	r6, #2
 800925a:	d140      	bne.n	80092de <__gethex+0x432>
 800925c:	9a02      	ldr	r2, [sp, #8]
 800925e:	9901      	ldr	r1, [sp, #4]
 8009260:	6812      	ldr	r2, [r2, #0]
 8009262:	3a01      	subs	r2, #1
 8009264:	428a      	cmp	r2, r1
 8009266:	d10b      	bne.n	8009280 <__gethex+0x3d4>
 8009268:	114a      	asrs	r2, r1, #5
 800926a:	211f      	movs	r1, #31
 800926c:	9801      	ldr	r0, [sp, #4]
 800926e:	0092      	lsls	r2, r2, #2
 8009270:	4001      	ands	r1, r0
 8009272:	2001      	movs	r0, #1
 8009274:	0005      	movs	r5, r0
 8009276:	408d      	lsls	r5, r1
 8009278:	58d3      	ldr	r3, [r2, r3]
 800927a:	422b      	tst	r3, r5
 800927c:	d000      	beq.n	8009280 <__gethex+0x3d4>
 800927e:	2601      	movs	r6, #1
 8009280:	2320      	movs	r3, #32
 8009282:	431e      	orrs	r6, r3
 8009284:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009286:	601c      	str	r4, [r3, #0]
 8009288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800928a:	601f      	str	r7, [r3, #0]
 800928c:	e6a7      	b.n	8008fde <__gethex+0x132>
 800928e:	c301      	stmia	r3!, {r0}
 8009290:	4299      	cmp	r1, r3
 8009292:	d8da      	bhi.n	800924a <__gethex+0x39e>
 8009294:	9b03      	ldr	r3, [sp, #12]
 8009296:	68a2      	ldr	r2, [r4, #8]
 8009298:	4293      	cmp	r3, r2
 800929a:	db17      	blt.n	80092cc <__gethex+0x420>
 800929c:	6863      	ldr	r3, [r4, #4]
 800929e:	9805      	ldr	r0, [sp, #20]
 80092a0:	1c59      	adds	r1, r3, #1
 80092a2:	f000 f941 	bl	8009528 <_Balloc>
 80092a6:	1e05      	subs	r5, r0, #0
 80092a8:	d103      	bne.n	80092b2 <__gethex+0x406>
 80092aa:	0002      	movs	r2, r0
 80092ac:	2184      	movs	r1, #132	; 0x84
 80092ae:	4b1c      	ldr	r3, [pc, #112]	; (8009320 <__gethex+0x474>)
 80092b0:	e6b8      	b.n	8009024 <__gethex+0x178>
 80092b2:	0021      	movs	r1, r4
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	310c      	adds	r1, #12
 80092b8:	1c9a      	adds	r2, r3, #2
 80092ba:	0092      	lsls	r2, r2, #2
 80092bc:	300c      	adds	r0, #12
 80092be:	f000 f92a 	bl	8009516 <memcpy>
 80092c2:	0021      	movs	r1, r4
 80092c4:	9805      	ldr	r0, [sp, #20]
 80092c6:	f000 f973 	bl	80095b0 <_Bfree>
 80092ca:	002c      	movs	r4, r5
 80092cc:	6923      	ldr	r3, [r4, #16]
 80092ce:	1c5a      	adds	r2, r3, #1
 80092d0:	6122      	str	r2, [r4, #16]
 80092d2:	2201      	movs	r2, #1
 80092d4:	3304      	adds	r3, #4
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	18e3      	adds	r3, r4, r3
 80092da:	605a      	str	r2, [r3, #4]
 80092dc:	e7ba      	b.n	8009254 <__gethex+0x3a8>
 80092de:	6922      	ldr	r2, [r4, #16]
 80092e0:	9903      	ldr	r1, [sp, #12]
 80092e2:	428a      	cmp	r2, r1
 80092e4:	dd09      	ble.n	80092fa <__gethex+0x44e>
 80092e6:	2101      	movs	r1, #1
 80092e8:	0020      	movs	r0, r4
 80092ea:	f7ff fd75 	bl	8008dd8 <rshift>
 80092ee:	9b02      	ldr	r3, [sp, #8]
 80092f0:	3701      	adds	r7, #1
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	42bb      	cmp	r3, r7
 80092f6:	dac2      	bge.n	800927e <__gethex+0x3d2>
 80092f8:	e6dc      	b.n	80090b4 <__gethex+0x208>
 80092fa:	221f      	movs	r2, #31
 80092fc:	9d01      	ldr	r5, [sp, #4]
 80092fe:	9901      	ldr	r1, [sp, #4]
 8009300:	2601      	movs	r6, #1
 8009302:	4015      	ands	r5, r2
 8009304:	4211      	tst	r1, r2
 8009306:	d0bb      	beq.n	8009280 <__gethex+0x3d4>
 8009308:	9a04      	ldr	r2, [sp, #16]
 800930a:	189b      	adds	r3, r3, r2
 800930c:	3b04      	subs	r3, #4
 800930e:	6818      	ldr	r0, [r3, #0]
 8009310:	f000 fa02 	bl	8009718 <__hi0bits>
 8009314:	2320      	movs	r3, #32
 8009316:	1b5d      	subs	r5, r3, r5
 8009318:	42a8      	cmp	r0, r5
 800931a:	dbe4      	blt.n	80092e6 <__gethex+0x43a>
 800931c:	e7b0      	b.n	8009280 <__gethex+0x3d4>
 800931e:	46c0      	nop			; (mov r8, r8)
 8009320:	0800b370 	.word	0x0800b370

08009324 <L_shift>:
 8009324:	2308      	movs	r3, #8
 8009326:	b570      	push	{r4, r5, r6, lr}
 8009328:	2520      	movs	r5, #32
 800932a:	1a9a      	subs	r2, r3, r2
 800932c:	0092      	lsls	r2, r2, #2
 800932e:	1aad      	subs	r5, r5, r2
 8009330:	6843      	ldr	r3, [r0, #4]
 8009332:	6806      	ldr	r6, [r0, #0]
 8009334:	001c      	movs	r4, r3
 8009336:	40ac      	lsls	r4, r5
 8009338:	40d3      	lsrs	r3, r2
 800933a:	4334      	orrs	r4, r6
 800933c:	6004      	str	r4, [r0, #0]
 800933e:	6043      	str	r3, [r0, #4]
 8009340:	3004      	adds	r0, #4
 8009342:	4288      	cmp	r0, r1
 8009344:	d3f4      	bcc.n	8009330 <L_shift+0xc>
 8009346:	bd70      	pop	{r4, r5, r6, pc}

08009348 <__match>:
 8009348:	b530      	push	{r4, r5, lr}
 800934a:	6803      	ldr	r3, [r0, #0]
 800934c:	780c      	ldrb	r4, [r1, #0]
 800934e:	3301      	adds	r3, #1
 8009350:	2c00      	cmp	r4, #0
 8009352:	d102      	bne.n	800935a <__match+0x12>
 8009354:	6003      	str	r3, [r0, #0]
 8009356:	2001      	movs	r0, #1
 8009358:	bd30      	pop	{r4, r5, pc}
 800935a:	781a      	ldrb	r2, [r3, #0]
 800935c:	0015      	movs	r5, r2
 800935e:	3d41      	subs	r5, #65	; 0x41
 8009360:	2d19      	cmp	r5, #25
 8009362:	d800      	bhi.n	8009366 <__match+0x1e>
 8009364:	3220      	adds	r2, #32
 8009366:	3101      	adds	r1, #1
 8009368:	42a2      	cmp	r2, r4
 800936a:	d0ef      	beq.n	800934c <__match+0x4>
 800936c:	2000      	movs	r0, #0
 800936e:	e7f3      	b.n	8009358 <__match+0x10>

08009370 <__hexnan>:
 8009370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009372:	680b      	ldr	r3, [r1, #0]
 8009374:	b08b      	sub	sp, #44	; 0x2c
 8009376:	9201      	str	r2, [sp, #4]
 8009378:	9901      	ldr	r1, [sp, #4]
 800937a:	115a      	asrs	r2, r3, #5
 800937c:	0092      	lsls	r2, r2, #2
 800937e:	188a      	adds	r2, r1, r2
 8009380:	9202      	str	r2, [sp, #8]
 8009382:	0019      	movs	r1, r3
 8009384:	221f      	movs	r2, #31
 8009386:	4011      	ands	r1, r2
 8009388:	9008      	str	r0, [sp, #32]
 800938a:	9106      	str	r1, [sp, #24]
 800938c:	4213      	tst	r3, r2
 800938e:	d002      	beq.n	8009396 <__hexnan+0x26>
 8009390:	9b02      	ldr	r3, [sp, #8]
 8009392:	3304      	adds	r3, #4
 8009394:	9302      	str	r3, [sp, #8]
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	2500      	movs	r5, #0
 800939a:	1f1e      	subs	r6, r3, #4
 800939c:	0037      	movs	r7, r6
 800939e:	0034      	movs	r4, r6
 80093a0:	9b08      	ldr	r3, [sp, #32]
 80093a2:	6035      	str	r5, [r6, #0]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	9507      	str	r5, [sp, #28]
 80093a8:	9305      	str	r3, [sp, #20]
 80093aa:	9503      	str	r5, [sp, #12]
 80093ac:	9b05      	ldr	r3, [sp, #20]
 80093ae:	3301      	adds	r3, #1
 80093b0:	9309      	str	r3, [sp, #36]	; 0x24
 80093b2:	9b05      	ldr	r3, [sp, #20]
 80093b4:	785b      	ldrb	r3, [r3, #1]
 80093b6:	9304      	str	r3, [sp, #16]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d028      	beq.n	800940e <__hexnan+0x9e>
 80093bc:	9804      	ldr	r0, [sp, #16]
 80093be:	f7ff fd5f 	bl	8008e80 <__hexdig_fun>
 80093c2:	2800      	cmp	r0, #0
 80093c4:	d154      	bne.n	8009470 <__hexnan+0x100>
 80093c6:	9b04      	ldr	r3, [sp, #16]
 80093c8:	2b20      	cmp	r3, #32
 80093ca:	d819      	bhi.n	8009400 <__hexnan+0x90>
 80093cc:	9b03      	ldr	r3, [sp, #12]
 80093ce:	9a07      	ldr	r2, [sp, #28]
 80093d0:	4293      	cmp	r3, r2
 80093d2:	dd12      	ble.n	80093fa <__hexnan+0x8a>
 80093d4:	42bc      	cmp	r4, r7
 80093d6:	d206      	bcs.n	80093e6 <__hexnan+0x76>
 80093d8:	2d07      	cmp	r5, #7
 80093da:	dc04      	bgt.n	80093e6 <__hexnan+0x76>
 80093dc:	002a      	movs	r2, r5
 80093de:	0039      	movs	r1, r7
 80093e0:	0020      	movs	r0, r4
 80093e2:	f7ff ff9f 	bl	8009324 <L_shift>
 80093e6:	9b01      	ldr	r3, [sp, #4]
 80093e8:	2508      	movs	r5, #8
 80093ea:	429c      	cmp	r4, r3
 80093ec:	d905      	bls.n	80093fa <__hexnan+0x8a>
 80093ee:	1f27      	subs	r7, r4, #4
 80093f0:	2500      	movs	r5, #0
 80093f2:	003c      	movs	r4, r7
 80093f4:	9b03      	ldr	r3, [sp, #12]
 80093f6:	603d      	str	r5, [r7, #0]
 80093f8:	9307      	str	r3, [sp, #28]
 80093fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093fc:	9305      	str	r3, [sp, #20]
 80093fe:	e7d5      	b.n	80093ac <__hexnan+0x3c>
 8009400:	9b04      	ldr	r3, [sp, #16]
 8009402:	2b29      	cmp	r3, #41	; 0x29
 8009404:	d159      	bne.n	80094ba <__hexnan+0x14a>
 8009406:	9b05      	ldr	r3, [sp, #20]
 8009408:	9a08      	ldr	r2, [sp, #32]
 800940a:	3302      	adds	r3, #2
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	9b03      	ldr	r3, [sp, #12]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d052      	beq.n	80094ba <__hexnan+0x14a>
 8009414:	42bc      	cmp	r4, r7
 8009416:	d206      	bcs.n	8009426 <__hexnan+0xb6>
 8009418:	2d07      	cmp	r5, #7
 800941a:	dc04      	bgt.n	8009426 <__hexnan+0xb6>
 800941c:	002a      	movs	r2, r5
 800941e:	0039      	movs	r1, r7
 8009420:	0020      	movs	r0, r4
 8009422:	f7ff ff7f 	bl	8009324 <L_shift>
 8009426:	9b01      	ldr	r3, [sp, #4]
 8009428:	429c      	cmp	r4, r3
 800942a:	d935      	bls.n	8009498 <__hexnan+0x128>
 800942c:	001a      	movs	r2, r3
 800942e:	0023      	movs	r3, r4
 8009430:	cb02      	ldmia	r3!, {r1}
 8009432:	c202      	stmia	r2!, {r1}
 8009434:	429e      	cmp	r6, r3
 8009436:	d2fb      	bcs.n	8009430 <__hexnan+0xc0>
 8009438:	9b02      	ldr	r3, [sp, #8]
 800943a:	1c61      	adds	r1, r4, #1
 800943c:	1eda      	subs	r2, r3, #3
 800943e:	2304      	movs	r3, #4
 8009440:	4291      	cmp	r1, r2
 8009442:	d805      	bhi.n	8009450 <__hexnan+0xe0>
 8009444:	9b02      	ldr	r3, [sp, #8]
 8009446:	3b04      	subs	r3, #4
 8009448:	1b1b      	subs	r3, r3, r4
 800944a:	089b      	lsrs	r3, r3, #2
 800944c:	3301      	adds	r3, #1
 800944e:	009b      	lsls	r3, r3, #2
 8009450:	9a01      	ldr	r2, [sp, #4]
 8009452:	18d3      	adds	r3, r2, r3
 8009454:	2200      	movs	r2, #0
 8009456:	c304      	stmia	r3!, {r2}
 8009458:	429e      	cmp	r6, r3
 800945a:	d2fc      	bcs.n	8009456 <__hexnan+0xe6>
 800945c:	6833      	ldr	r3, [r6, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d104      	bne.n	800946c <__hexnan+0xfc>
 8009462:	9b01      	ldr	r3, [sp, #4]
 8009464:	429e      	cmp	r6, r3
 8009466:	d126      	bne.n	80094b6 <__hexnan+0x146>
 8009468:	2301      	movs	r3, #1
 800946a:	6033      	str	r3, [r6, #0]
 800946c:	2005      	movs	r0, #5
 800946e:	e025      	b.n	80094bc <__hexnan+0x14c>
 8009470:	9b03      	ldr	r3, [sp, #12]
 8009472:	3501      	adds	r5, #1
 8009474:	3301      	adds	r3, #1
 8009476:	9303      	str	r3, [sp, #12]
 8009478:	2d08      	cmp	r5, #8
 800947a:	dd06      	ble.n	800948a <__hexnan+0x11a>
 800947c:	9b01      	ldr	r3, [sp, #4]
 800947e:	429c      	cmp	r4, r3
 8009480:	d9bb      	bls.n	80093fa <__hexnan+0x8a>
 8009482:	2300      	movs	r3, #0
 8009484:	2501      	movs	r5, #1
 8009486:	3c04      	subs	r4, #4
 8009488:	6023      	str	r3, [r4, #0]
 800948a:	220f      	movs	r2, #15
 800948c:	6823      	ldr	r3, [r4, #0]
 800948e:	4010      	ands	r0, r2
 8009490:	011b      	lsls	r3, r3, #4
 8009492:	4318      	orrs	r0, r3
 8009494:	6020      	str	r0, [r4, #0]
 8009496:	e7b0      	b.n	80093fa <__hexnan+0x8a>
 8009498:	9b06      	ldr	r3, [sp, #24]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d0de      	beq.n	800945c <__hexnan+0xec>
 800949e:	2120      	movs	r1, #32
 80094a0:	9a06      	ldr	r2, [sp, #24]
 80094a2:	9b02      	ldr	r3, [sp, #8]
 80094a4:	1a89      	subs	r1, r1, r2
 80094a6:	2201      	movs	r2, #1
 80094a8:	4252      	negs	r2, r2
 80094aa:	40ca      	lsrs	r2, r1
 80094ac:	3b04      	subs	r3, #4
 80094ae:	6819      	ldr	r1, [r3, #0]
 80094b0:	400a      	ands	r2, r1
 80094b2:	601a      	str	r2, [r3, #0]
 80094b4:	e7d2      	b.n	800945c <__hexnan+0xec>
 80094b6:	3e04      	subs	r6, #4
 80094b8:	e7d0      	b.n	800945c <__hexnan+0xec>
 80094ba:	2004      	movs	r0, #4
 80094bc:	b00b      	add	sp, #44	; 0x2c
 80094be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080094c0 <_localeconv_r>:
 80094c0:	4800      	ldr	r0, [pc, #0]	; (80094c4 <_localeconv_r+0x4>)
 80094c2:	4770      	bx	lr
 80094c4:	2000015c 	.word	0x2000015c

080094c8 <malloc>:
 80094c8:	b510      	push	{r4, lr}
 80094ca:	4b03      	ldr	r3, [pc, #12]	; (80094d8 <malloc+0x10>)
 80094cc:	0001      	movs	r1, r0
 80094ce:	6818      	ldr	r0, [r3, #0]
 80094d0:	f000 fd8c 	bl	8009fec <_malloc_r>
 80094d4:	bd10      	pop	{r4, pc}
 80094d6:	46c0      	nop			; (mov r8, r8)
 80094d8:	20000004 	.word	0x20000004

080094dc <__ascii_mbtowc>:
 80094dc:	b082      	sub	sp, #8
 80094de:	2900      	cmp	r1, #0
 80094e0:	d100      	bne.n	80094e4 <__ascii_mbtowc+0x8>
 80094e2:	a901      	add	r1, sp, #4
 80094e4:	1e10      	subs	r0, r2, #0
 80094e6:	d006      	beq.n	80094f6 <__ascii_mbtowc+0x1a>
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d006      	beq.n	80094fa <__ascii_mbtowc+0x1e>
 80094ec:	7813      	ldrb	r3, [r2, #0]
 80094ee:	600b      	str	r3, [r1, #0]
 80094f0:	7810      	ldrb	r0, [r2, #0]
 80094f2:	1e43      	subs	r3, r0, #1
 80094f4:	4198      	sbcs	r0, r3
 80094f6:	b002      	add	sp, #8
 80094f8:	4770      	bx	lr
 80094fa:	2002      	movs	r0, #2
 80094fc:	4240      	negs	r0, r0
 80094fe:	e7fa      	b.n	80094f6 <__ascii_mbtowc+0x1a>

08009500 <memchr>:
 8009500:	b2c9      	uxtb	r1, r1
 8009502:	1882      	adds	r2, r0, r2
 8009504:	4290      	cmp	r0, r2
 8009506:	d101      	bne.n	800950c <memchr+0xc>
 8009508:	2000      	movs	r0, #0
 800950a:	4770      	bx	lr
 800950c:	7803      	ldrb	r3, [r0, #0]
 800950e:	428b      	cmp	r3, r1
 8009510:	d0fb      	beq.n	800950a <memchr+0xa>
 8009512:	3001      	adds	r0, #1
 8009514:	e7f6      	b.n	8009504 <memchr+0x4>

08009516 <memcpy>:
 8009516:	2300      	movs	r3, #0
 8009518:	b510      	push	{r4, lr}
 800951a:	429a      	cmp	r2, r3
 800951c:	d100      	bne.n	8009520 <memcpy+0xa>
 800951e:	bd10      	pop	{r4, pc}
 8009520:	5ccc      	ldrb	r4, [r1, r3]
 8009522:	54c4      	strb	r4, [r0, r3]
 8009524:	3301      	adds	r3, #1
 8009526:	e7f8      	b.n	800951a <memcpy+0x4>

08009528 <_Balloc>:
 8009528:	b570      	push	{r4, r5, r6, lr}
 800952a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800952c:	0006      	movs	r6, r0
 800952e:	000c      	movs	r4, r1
 8009530:	2d00      	cmp	r5, #0
 8009532:	d10e      	bne.n	8009552 <_Balloc+0x2a>
 8009534:	2010      	movs	r0, #16
 8009536:	f7ff ffc7 	bl	80094c8 <malloc>
 800953a:	1e02      	subs	r2, r0, #0
 800953c:	6270      	str	r0, [r6, #36]	; 0x24
 800953e:	d104      	bne.n	800954a <_Balloc+0x22>
 8009540:	2166      	movs	r1, #102	; 0x66
 8009542:	4b19      	ldr	r3, [pc, #100]	; (80095a8 <_Balloc+0x80>)
 8009544:	4819      	ldr	r0, [pc, #100]	; (80095ac <_Balloc+0x84>)
 8009546:	f000 ff61 	bl	800a40c <__assert_func>
 800954a:	6045      	str	r5, [r0, #4]
 800954c:	6085      	str	r5, [r0, #8]
 800954e:	6005      	str	r5, [r0, #0]
 8009550:	60c5      	str	r5, [r0, #12]
 8009552:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009554:	68eb      	ldr	r3, [r5, #12]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d013      	beq.n	8009582 <_Balloc+0x5a>
 800955a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800955c:	00a2      	lsls	r2, r4, #2
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	189b      	adds	r3, r3, r2
 8009562:	6818      	ldr	r0, [r3, #0]
 8009564:	2800      	cmp	r0, #0
 8009566:	d118      	bne.n	800959a <_Balloc+0x72>
 8009568:	2101      	movs	r1, #1
 800956a:	000d      	movs	r5, r1
 800956c:	40a5      	lsls	r5, r4
 800956e:	1d6a      	adds	r2, r5, #5
 8009570:	0030      	movs	r0, r6
 8009572:	0092      	lsls	r2, r2, #2
 8009574:	f000 fca1 	bl	8009eba <_calloc_r>
 8009578:	2800      	cmp	r0, #0
 800957a:	d00c      	beq.n	8009596 <_Balloc+0x6e>
 800957c:	6044      	str	r4, [r0, #4]
 800957e:	6085      	str	r5, [r0, #8]
 8009580:	e00d      	b.n	800959e <_Balloc+0x76>
 8009582:	2221      	movs	r2, #33	; 0x21
 8009584:	2104      	movs	r1, #4
 8009586:	0030      	movs	r0, r6
 8009588:	f000 fc97 	bl	8009eba <_calloc_r>
 800958c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800958e:	60e8      	str	r0, [r5, #12]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d1e1      	bne.n	800955a <_Balloc+0x32>
 8009596:	2000      	movs	r0, #0
 8009598:	bd70      	pop	{r4, r5, r6, pc}
 800959a:	6802      	ldr	r2, [r0, #0]
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	2300      	movs	r3, #0
 80095a0:	6103      	str	r3, [r0, #16]
 80095a2:	60c3      	str	r3, [r0, #12]
 80095a4:	e7f8      	b.n	8009598 <_Balloc+0x70>
 80095a6:	46c0      	nop			; (mov r8, r8)
 80095a8:	0800b2fe 	.word	0x0800b2fe
 80095ac:	0800b3fc 	.word	0x0800b3fc

080095b0 <_Bfree>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80095b4:	0005      	movs	r5, r0
 80095b6:	000c      	movs	r4, r1
 80095b8:	2e00      	cmp	r6, #0
 80095ba:	d10e      	bne.n	80095da <_Bfree+0x2a>
 80095bc:	2010      	movs	r0, #16
 80095be:	f7ff ff83 	bl	80094c8 <malloc>
 80095c2:	1e02      	subs	r2, r0, #0
 80095c4:	6268      	str	r0, [r5, #36]	; 0x24
 80095c6:	d104      	bne.n	80095d2 <_Bfree+0x22>
 80095c8:	218a      	movs	r1, #138	; 0x8a
 80095ca:	4b09      	ldr	r3, [pc, #36]	; (80095f0 <_Bfree+0x40>)
 80095cc:	4809      	ldr	r0, [pc, #36]	; (80095f4 <_Bfree+0x44>)
 80095ce:	f000 ff1d 	bl	800a40c <__assert_func>
 80095d2:	6046      	str	r6, [r0, #4]
 80095d4:	6086      	str	r6, [r0, #8]
 80095d6:	6006      	str	r6, [r0, #0]
 80095d8:	60c6      	str	r6, [r0, #12]
 80095da:	2c00      	cmp	r4, #0
 80095dc:	d007      	beq.n	80095ee <_Bfree+0x3e>
 80095de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80095e0:	6862      	ldr	r2, [r4, #4]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	0092      	lsls	r2, r2, #2
 80095e6:	189b      	adds	r3, r3, r2
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	6022      	str	r2, [r4, #0]
 80095ec:	601c      	str	r4, [r3, #0]
 80095ee:	bd70      	pop	{r4, r5, r6, pc}
 80095f0:	0800b2fe 	.word	0x0800b2fe
 80095f4:	0800b3fc 	.word	0x0800b3fc

080095f8 <__multadd>:
 80095f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095fa:	000e      	movs	r6, r1
 80095fc:	9001      	str	r0, [sp, #4]
 80095fe:	000c      	movs	r4, r1
 8009600:	001d      	movs	r5, r3
 8009602:	2000      	movs	r0, #0
 8009604:	690f      	ldr	r7, [r1, #16]
 8009606:	3614      	adds	r6, #20
 8009608:	6833      	ldr	r3, [r6, #0]
 800960a:	3001      	adds	r0, #1
 800960c:	b299      	uxth	r1, r3
 800960e:	4351      	muls	r1, r2
 8009610:	0c1b      	lsrs	r3, r3, #16
 8009612:	4353      	muls	r3, r2
 8009614:	1949      	adds	r1, r1, r5
 8009616:	0c0d      	lsrs	r5, r1, #16
 8009618:	195b      	adds	r3, r3, r5
 800961a:	0c1d      	lsrs	r5, r3, #16
 800961c:	b289      	uxth	r1, r1
 800961e:	041b      	lsls	r3, r3, #16
 8009620:	185b      	adds	r3, r3, r1
 8009622:	c608      	stmia	r6!, {r3}
 8009624:	4287      	cmp	r7, r0
 8009626:	dcef      	bgt.n	8009608 <__multadd+0x10>
 8009628:	2d00      	cmp	r5, #0
 800962a:	d022      	beq.n	8009672 <__multadd+0x7a>
 800962c:	68a3      	ldr	r3, [r4, #8]
 800962e:	42bb      	cmp	r3, r7
 8009630:	dc19      	bgt.n	8009666 <__multadd+0x6e>
 8009632:	6863      	ldr	r3, [r4, #4]
 8009634:	9801      	ldr	r0, [sp, #4]
 8009636:	1c59      	adds	r1, r3, #1
 8009638:	f7ff ff76 	bl	8009528 <_Balloc>
 800963c:	1e06      	subs	r6, r0, #0
 800963e:	d105      	bne.n	800964c <__multadd+0x54>
 8009640:	0002      	movs	r2, r0
 8009642:	21b5      	movs	r1, #181	; 0xb5
 8009644:	4b0c      	ldr	r3, [pc, #48]	; (8009678 <__multadd+0x80>)
 8009646:	480d      	ldr	r0, [pc, #52]	; (800967c <__multadd+0x84>)
 8009648:	f000 fee0 	bl	800a40c <__assert_func>
 800964c:	0021      	movs	r1, r4
 800964e:	6923      	ldr	r3, [r4, #16]
 8009650:	310c      	adds	r1, #12
 8009652:	1c9a      	adds	r2, r3, #2
 8009654:	0092      	lsls	r2, r2, #2
 8009656:	300c      	adds	r0, #12
 8009658:	f7ff ff5d 	bl	8009516 <memcpy>
 800965c:	0021      	movs	r1, r4
 800965e:	9801      	ldr	r0, [sp, #4]
 8009660:	f7ff ffa6 	bl	80095b0 <_Bfree>
 8009664:	0034      	movs	r4, r6
 8009666:	1d3b      	adds	r3, r7, #4
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	18e3      	adds	r3, r4, r3
 800966c:	605d      	str	r5, [r3, #4]
 800966e:	1c7b      	adds	r3, r7, #1
 8009670:	6123      	str	r3, [r4, #16]
 8009672:	0020      	movs	r0, r4
 8009674:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009676:	46c0      	nop			; (mov r8, r8)
 8009678:	0800b370 	.word	0x0800b370
 800967c:	0800b3fc 	.word	0x0800b3fc

08009680 <__s2b>:
 8009680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009682:	0006      	movs	r6, r0
 8009684:	0018      	movs	r0, r3
 8009686:	000c      	movs	r4, r1
 8009688:	3008      	adds	r0, #8
 800968a:	2109      	movs	r1, #9
 800968c:	9301      	str	r3, [sp, #4]
 800968e:	0015      	movs	r5, r2
 8009690:	f7f6 fde0 	bl	8000254 <__divsi3>
 8009694:	2301      	movs	r3, #1
 8009696:	2100      	movs	r1, #0
 8009698:	4283      	cmp	r3, r0
 800969a:	db0a      	blt.n	80096b2 <__s2b+0x32>
 800969c:	0030      	movs	r0, r6
 800969e:	f7ff ff43 	bl	8009528 <_Balloc>
 80096a2:	1e01      	subs	r1, r0, #0
 80096a4:	d108      	bne.n	80096b8 <__s2b+0x38>
 80096a6:	0002      	movs	r2, r0
 80096a8:	4b19      	ldr	r3, [pc, #100]	; (8009710 <__s2b+0x90>)
 80096aa:	481a      	ldr	r0, [pc, #104]	; (8009714 <__s2b+0x94>)
 80096ac:	31ce      	adds	r1, #206	; 0xce
 80096ae:	f000 fead 	bl	800a40c <__assert_func>
 80096b2:	005b      	lsls	r3, r3, #1
 80096b4:	3101      	adds	r1, #1
 80096b6:	e7ef      	b.n	8009698 <__s2b+0x18>
 80096b8:	9b08      	ldr	r3, [sp, #32]
 80096ba:	6143      	str	r3, [r0, #20]
 80096bc:	2301      	movs	r3, #1
 80096be:	6103      	str	r3, [r0, #16]
 80096c0:	2d09      	cmp	r5, #9
 80096c2:	dd18      	ble.n	80096f6 <__s2b+0x76>
 80096c4:	0023      	movs	r3, r4
 80096c6:	3309      	adds	r3, #9
 80096c8:	001f      	movs	r7, r3
 80096ca:	9300      	str	r3, [sp, #0]
 80096cc:	1964      	adds	r4, r4, r5
 80096ce:	783b      	ldrb	r3, [r7, #0]
 80096d0:	220a      	movs	r2, #10
 80096d2:	0030      	movs	r0, r6
 80096d4:	3b30      	subs	r3, #48	; 0x30
 80096d6:	f7ff ff8f 	bl	80095f8 <__multadd>
 80096da:	3701      	adds	r7, #1
 80096dc:	0001      	movs	r1, r0
 80096de:	42a7      	cmp	r7, r4
 80096e0:	d1f5      	bne.n	80096ce <__s2b+0x4e>
 80096e2:	002c      	movs	r4, r5
 80096e4:	9b00      	ldr	r3, [sp, #0]
 80096e6:	3c08      	subs	r4, #8
 80096e8:	191c      	adds	r4, r3, r4
 80096ea:	002f      	movs	r7, r5
 80096ec:	9b01      	ldr	r3, [sp, #4]
 80096ee:	429f      	cmp	r7, r3
 80096f0:	db04      	blt.n	80096fc <__s2b+0x7c>
 80096f2:	0008      	movs	r0, r1
 80096f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80096f6:	2509      	movs	r5, #9
 80096f8:	340a      	adds	r4, #10
 80096fa:	e7f6      	b.n	80096ea <__s2b+0x6a>
 80096fc:	1b63      	subs	r3, r4, r5
 80096fe:	5ddb      	ldrb	r3, [r3, r7]
 8009700:	220a      	movs	r2, #10
 8009702:	0030      	movs	r0, r6
 8009704:	3b30      	subs	r3, #48	; 0x30
 8009706:	f7ff ff77 	bl	80095f8 <__multadd>
 800970a:	3701      	adds	r7, #1
 800970c:	0001      	movs	r1, r0
 800970e:	e7ed      	b.n	80096ec <__s2b+0x6c>
 8009710:	0800b370 	.word	0x0800b370
 8009714:	0800b3fc 	.word	0x0800b3fc

08009718 <__hi0bits>:
 8009718:	0003      	movs	r3, r0
 800971a:	0c02      	lsrs	r2, r0, #16
 800971c:	2000      	movs	r0, #0
 800971e:	4282      	cmp	r2, r0
 8009720:	d101      	bne.n	8009726 <__hi0bits+0xe>
 8009722:	041b      	lsls	r3, r3, #16
 8009724:	3010      	adds	r0, #16
 8009726:	0e1a      	lsrs	r2, r3, #24
 8009728:	d101      	bne.n	800972e <__hi0bits+0x16>
 800972a:	3008      	adds	r0, #8
 800972c:	021b      	lsls	r3, r3, #8
 800972e:	0f1a      	lsrs	r2, r3, #28
 8009730:	d101      	bne.n	8009736 <__hi0bits+0x1e>
 8009732:	3004      	adds	r0, #4
 8009734:	011b      	lsls	r3, r3, #4
 8009736:	0f9a      	lsrs	r2, r3, #30
 8009738:	d101      	bne.n	800973e <__hi0bits+0x26>
 800973a:	3002      	adds	r0, #2
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	2b00      	cmp	r3, #0
 8009740:	db03      	blt.n	800974a <__hi0bits+0x32>
 8009742:	3001      	adds	r0, #1
 8009744:	005b      	lsls	r3, r3, #1
 8009746:	d400      	bmi.n	800974a <__hi0bits+0x32>
 8009748:	2020      	movs	r0, #32
 800974a:	4770      	bx	lr

0800974c <__lo0bits>:
 800974c:	6803      	ldr	r3, [r0, #0]
 800974e:	0002      	movs	r2, r0
 8009750:	2107      	movs	r1, #7
 8009752:	0018      	movs	r0, r3
 8009754:	4008      	ands	r0, r1
 8009756:	420b      	tst	r3, r1
 8009758:	d00d      	beq.n	8009776 <__lo0bits+0x2a>
 800975a:	3906      	subs	r1, #6
 800975c:	2000      	movs	r0, #0
 800975e:	420b      	tst	r3, r1
 8009760:	d105      	bne.n	800976e <__lo0bits+0x22>
 8009762:	3002      	adds	r0, #2
 8009764:	4203      	tst	r3, r0
 8009766:	d003      	beq.n	8009770 <__lo0bits+0x24>
 8009768:	40cb      	lsrs	r3, r1
 800976a:	0008      	movs	r0, r1
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	4770      	bx	lr
 8009770:	089b      	lsrs	r3, r3, #2
 8009772:	6013      	str	r3, [r2, #0]
 8009774:	e7fb      	b.n	800976e <__lo0bits+0x22>
 8009776:	b299      	uxth	r1, r3
 8009778:	2900      	cmp	r1, #0
 800977a:	d101      	bne.n	8009780 <__lo0bits+0x34>
 800977c:	2010      	movs	r0, #16
 800977e:	0c1b      	lsrs	r3, r3, #16
 8009780:	b2d9      	uxtb	r1, r3
 8009782:	2900      	cmp	r1, #0
 8009784:	d101      	bne.n	800978a <__lo0bits+0x3e>
 8009786:	3008      	adds	r0, #8
 8009788:	0a1b      	lsrs	r3, r3, #8
 800978a:	0719      	lsls	r1, r3, #28
 800978c:	d101      	bne.n	8009792 <__lo0bits+0x46>
 800978e:	3004      	adds	r0, #4
 8009790:	091b      	lsrs	r3, r3, #4
 8009792:	0799      	lsls	r1, r3, #30
 8009794:	d101      	bne.n	800979a <__lo0bits+0x4e>
 8009796:	3002      	adds	r0, #2
 8009798:	089b      	lsrs	r3, r3, #2
 800979a:	07d9      	lsls	r1, r3, #31
 800979c:	d4e9      	bmi.n	8009772 <__lo0bits+0x26>
 800979e:	3001      	adds	r0, #1
 80097a0:	085b      	lsrs	r3, r3, #1
 80097a2:	d1e6      	bne.n	8009772 <__lo0bits+0x26>
 80097a4:	2020      	movs	r0, #32
 80097a6:	e7e2      	b.n	800976e <__lo0bits+0x22>

080097a8 <__i2b>:
 80097a8:	b510      	push	{r4, lr}
 80097aa:	000c      	movs	r4, r1
 80097ac:	2101      	movs	r1, #1
 80097ae:	f7ff febb 	bl	8009528 <_Balloc>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	d106      	bne.n	80097c4 <__i2b+0x1c>
 80097b6:	21a0      	movs	r1, #160	; 0xa0
 80097b8:	0002      	movs	r2, r0
 80097ba:	4b04      	ldr	r3, [pc, #16]	; (80097cc <__i2b+0x24>)
 80097bc:	4804      	ldr	r0, [pc, #16]	; (80097d0 <__i2b+0x28>)
 80097be:	0049      	lsls	r1, r1, #1
 80097c0:	f000 fe24 	bl	800a40c <__assert_func>
 80097c4:	2301      	movs	r3, #1
 80097c6:	6144      	str	r4, [r0, #20]
 80097c8:	6103      	str	r3, [r0, #16]
 80097ca:	bd10      	pop	{r4, pc}
 80097cc:	0800b370 	.word	0x0800b370
 80097d0:	0800b3fc 	.word	0x0800b3fc

080097d4 <__multiply>:
 80097d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097d6:	690b      	ldr	r3, [r1, #16]
 80097d8:	0014      	movs	r4, r2
 80097da:	6912      	ldr	r2, [r2, #16]
 80097dc:	000d      	movs	r5, r1
 80097de:	b089      	sub	sp, #36	; 0x24
 80097e0:	4293      	cmp	r3, r2
 80097e2:	da01      	bge.n	80097e8 <__multiply+0x14>
 80097e4:	0025      	movs	r5, r4
 80097e6:	000c      	movs	r4, r1
 80097e8:	692f      	ldr	r7, [r5, #16]
 80097ea:	6926      	ldr	r6, [r4, #16]
 80097ec:	6869      	ldr	r1, [r5, #4]
 80097ee:	19bb      	adds	r3, r7, r6
 80097f0:	9302      	str	r3, [sp, #8]
 80097f2:	68ab      	ldr	r3, [r5, #8]
 80097f4:	19ba      	adds	r2, r7, r6
 80097f6:	4293      	cmp	r3, r2
 80097f8:	da00      	bge.n	80097fc <__multiply+0x28>
 80097fa:	3101      	adds	r1, #1
 80097fc:	f7ff fe94 	bl	8009528 <_Balloc>
 8009800:	9001      	str	r0, [sp, #4]
 8009802:	2800      	cmp	r0, #0
 8009804:	d106      	bne.n	8009814 <__multiply+0x40>
 8009806:	215e      	movs	r1, #94	; 0x5e
 8009808:	0002      	movs	r2, r0
 800980a:	4b48      	ldr	r3, [pc, #288]	; (800992c <__multiply+0x158>)
 800980c:	4848      	ldr	r0, [pc, #288]	; (8009930 <__multiply+0x15c>)
 800980e:	31ff      	adds	r1, #255	; 0xff
 8009810:	f000 fdfc 	bl	800a40c <__assert_func>
 8009814:	9b01      	ldr	r3, [sp, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	3314      	adds	r3, #20
 800981a:	469c      	mov	ip, r3
 800981c:	19bb      	adds	r3, r7, r6
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	4463      	add	r3, ip
 8009822:	9303      	str	r3, [sp, #12]
 8009824:	4663      	mov	r3, ip
 8009826:	9903      	ldr	r1, [sp, #12]
 8009828:	428b      	cmp	r3, r1
 800982a:	d32c      	bcc.n	8009886 <__multiply+0xb2>
 800982c:	002b      	movs	r3, r5
 800982e:	0022      	movs	r2, r4
 8009830:	3314      	adds	r3, #20
 8009832:	00bf      	lsls	r7, r7, #2
 8009834:	3214      	adds	r2, #20
 8009836:	9306      	str	r3, [sp, #24]
 8009838:	00b6      	lsls	r6, r6, #2
 800983a:	19db      	adds	r3, r3, r7
 800983c:	9304      	str	r3, [sp, #16]
 800983e:	1993      	adds	r3, r2, r6
 8009840:	9307      	str	r3, [sp, #28]
 8009842:	2304      	movs	r3, #4
 8009844:	9305      	str	r3, [sp, #20]
 8009846:	002b      	movs	r3, r5
 8009848:	9904      	ldr	r1, [sp, #16]
 800984a:	3315      	adds	r3, #21
 800984c:	9200      	str	r2, [sp, #0]
 800984e:	4299      	cmp	r1, r3
 8009850:	d305      	bcc.n	800985e <__multiply+0x8a>
 8009852:	1b4b      	subs	r3, r1, r5
 8009854:	3b15      	subs	r3, #21
 8009856:	089b      	lsrs	r3, r3, #2
 8009858:	3301      	adds	r3, #1
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	9305      	str	r3, [sp, #20]
 800985e:	9b07      	ldr	r3, [sp, #28]
 8009860:	9a00      	ldr	r2, [sp, #0]
 8009862:	429a      	cmp	r2, r3
 8009864:	d311      	bcc.n	800988a <__multiply+0xb6>
 8009866:	9b02      	ldr	r3, [sp, #8]
 8009868:	2b00      	cmp	r3, #0
 800986a:	dd06      	ble.n	800987a <__multiply+0xa6>
 800986c:	9b03      	ldr	r3, [sp, #12]
 800986e:	3b04      	subs	r3, #4
 8009870:	9303      	str	r3, [sp, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d053      	beq.n	8009922 <__multiply+0x14e>
 800987a:	9b01      	ldr	r3, [sp, #4]
 800987c:	9a02      	ldr	r2, [sp, #8]
 800987e:	0018      	movs	r0, r3
 8009880:	611a      	str	r2, [r3, #16]
 8009882:	b009      	add	sp, #36	; 0x24
 8009884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009886:	c304      	stmia	r3!, {r2}
 8009888:	e7cd      	b.n	8009826 <__multiply+0x52>
 800988a:	9b00      	ldr	r3, [sp, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	b298      	uxth	r0, r3
 8009890:	2800      	cmp	r0, #0
 8009892:	d01b      	beq.n	80098cc <__multiply+0xf8>
 8009894:	4667      	mov	r7, ip
 8009896:	2400      	movs	r4, #0
 8009898:	9e06      	ldr	r6, [sp, #24]
 800989a:	ce02      	ldmia	r6!, {r1}
 800989c:	683a      	ldr	r2, [r7, #0]
 800989e:	b28b      	uxth	r3, r1
 80098a0:	4343      	muls	r3, r0
 80098a2:	b292      	uxth	r2, r2
 80098a4:	189b      	adds	r3, r3, r2
 80098a6:	191b      	adds	r3, r3, r4
 80098a8:	0c0c      	lsrs	r4, r1, #16
 80098aa:	4344      	muls	r4, r0
 80098ac:	683a      	ldr	r2, [r7, #0]
 80098ae:	0c11      	lsrs	r1, r2, #16
 80098b0:	1861      	adds	r1, r4, r1
 80098b2:	0c1c      	lsrs	r4, r3, #16
 80098b4:	1909      	adds	r1, r1, r4
 80098b6:	0c0c      	lsrs	r4, r1, #16
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	0409      	lsls	r1, r1, #16
 80098bc:	430b      	orrs	r3, r1
 80098be:	c708      	stmia	r7!, {r3}
 80098c0:	9b04      	ldr	r3, [sp, #16]
 80098c2:	42b3      	cmp	r3, r6
 80098c4:	d8e9      	bhi.n	800989a <__multiply+0xc6>
 80098c6:	4663      	mov	r3, ip
 80098c8:	9a05      	ldr	r2, [sp, #20]
 80098ca:	509c      	str	r4, [r3, r2]
 80098cc:	9b00      	ldr	r3, [sp, #0]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	0c1e      	lsrs	r6, r3, #16
 80098d2:	d020      	beq.n	8009916 <__multiply+0x142>
 80098d4:	4663      	mov	r3, ip
 80098d6:	002c      	movs	r4, r5
 80098d8:	4660      	mov	r0, ip
 80098da:	2700      	movs	r7, #0
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	3414      	adds	r4, #20
 80098e0:	6822      	ldr	r2, [r4, #0]
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	b291      	uxth	r1, r2
 80098e6:	4371      	muls	r1, r6
 80098e8:	6802      	ldr	r2, [r0, #0]
 80098ea:	0c12      	lsrs	r2, r2, #16
 80098ec:	1889      	adds	r1, r1, r2
 80098ee:	19cf      	adds	r7, r1, r7
 80098f0:	0439      	lsls	r1, r7, #16
 80098f2:	430b      	orrs	r3, r1
 80098f4:	6003      	str	r3, [r0, #0]
 80098f6:	cc02      	ldmia	r4!, {r1}
 80098f8:	6843      	ldr	r3, [r0, #4]
 80098fa:	0c09      	lsrs	r1, r1, #16
 80098fc:	4371      	muls	r1, r6
 80098fe:	b29b      	uxth	r3, r3
 8009900:	0c3f      	lsrs	r7, r7, #16
 8009902:	18cb      	adds	r3, r1, r3
 8009904:	9a04      	ldr	r2, [sp, #16]
 8009906:	19db      	adds	r3, r3, r7
 8009908:	0c1f      	lsrs	r7, r3, #16
 800990a:	3004      	adds	r0, #4
 800990c:	42a2      	cmp	r2, r4
 800990e:	d8e7      	bhi.n	80098e0 <__multiply+0x10c>
 8009910:	4662      	mov	r2, ip
 8009912:	9905      	ldr	r1, [sp, #20]
 8009914:	5053      	str	r3, [r2, r1]
 8009916:	9b00      	ldr	r3, [sp, #0]
 8009918:	3304      	adds	r3, #4
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	2304      	movs	r3, #4
 800991e:	449c      	add	ip, r3
 8009920:	e79d      	b.n	800985e <__multiply+0x8a>
 8009922:	9b02      	ldr	r3, [sp, #8]
 8009924:	3b01      	subs	r3, #1
 8009926:	9302      	str	r3, [sp, #8]
 8009928:	e79d      	b.n	8009866 <__multiply+0x92>
 800992a:	46c0      	nop			; (mov r8, r8)
 800992c:	0800b370 	.word	0x0800b370
 8009930:	0800b3fc 	.word	0x0800b3fc

08009934 <__pow5mult>:
 8009934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009936:	2303      	movs	r3, #3
 8009938:	0015      	movs	r5, r2
 800993a:	0007      	movs	r7, r0
 800993c:	000e      	movs	r6, r1
 800993e:	401a      	ands	r2, r3
 8009940:	421d      	tst	r5, r3
 8009942:	d008      	beq.n	8009956 <__pow5mult+0x22>
 8009944:	4925      	ldr	r1, [pc, #148]	; (80099dc <__pow5mult+0xa8>)
 8009946:	3a01      	subs	r2, #1
 8009948:	0092      	lsls	r2, r2, #2
 800994a:	5852      	ldr	r2, [r2, r1]
 800994c:	2300      	movs	r3, #0
 800994e:	0031      	movs	r1, r6
 8009950:	f7ff fe52 	bl	80095f8 <__multadd>
 8009954:	0006      	movs	r6, r0
 8009956:	10ad      	asrs	r5, r5, #2
 8009958:	d03d      	beq.n	80099d6 <__pow5mult+0xa2>
 800995a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800995c:	2c00      	cmp	r4, #0
 800995e:	d10f      	bne.n	8009980 <__pow5mult+0x4c>
 8009960:	2010      	movs	r0, #16
 8009962:	f7ff fdb1 	bl	80094c8 <malloc>
 8009966:	1e02      	subs	r2, r0, #0
 8009968:	6278      	str	r0, [r7, #36]	; 0x24
 800996a:	d105      	bne.n	8009978 <__pow5mult+0x44>
 800996c:	21d7      	movs	r1, #215	; 0xd7
 800996e:	4b1c      	ldr	r3, [pc, #112]	; (80099e0 <__pow5mult+0xac>)
 8009970:	481c      	ldr	r0, [pc, #112]	; (80099e4 <__pow5mult+0xb0>)
 8009972:	0049      	lsls	r1, r1, #1
 8009974:	f000 fd4a 	bl	800a40c <__assert_func>
 8009978:	6044      	str	r4, [r0, #4]
 800997a:	6084      	str	r4, [r0, #8]
 800997c:	6004      	str	r4, [r0, #0]
 800997e:	60c4      	str	r4, [r0, #12]
 8009980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009982:	689c      	ldr	r4, [r3, #8]
 8009984:	9301      	str	r3, [sp, #4]
 8009986:	2c00      	cmp	r4, #0
 8009988:	d108      	bne.n	800999c <__pow5mult+0x68>
 800998a:	0038      	movs	r0, r7
 800998c:	4916      	ldr	r1, [pc, #88]	; (80099e8 <__pow5mult+0xb4>)
 800998e:	f7ff ff0b 	bl	80097a8 <__i2b>
 8009992:	9b01      	ldr	r3, [sp, #4]
 8009994:	0004      	movs	r4, r0
 8009996:	6098      	str	r0, [r3, #8]
 8009998:	2300      	movs	r3, #0
 800999a:	6003      	str	r3, [r0, #0]
 800999c:	2301      	movs	r3, #1
 800999e:	421d      	tst	r5, r3
 80099a0:	d00a      	beq.n	80099b8 <__pow5mult+0x84>
 80099a2:	0031      	movs	r1, r6
 80099a4:	0022      	movs	r2, r4
 80099a6:	0038      	movs	r0, r7
 80099a8:	f7ff ff14 	bl	80097d4 <__multiply>
 80099ac:	0031      	movs	r1, r6
 80099ae:	9001      	str	r0, [sp, #4]
 80099b0:	0038      	movs	r0, r7
 80099b2:	f7ff fdfd 	bl	80095b0 <_Bfree>
 80099b6:	9e01      	ldr	r6, [sp, #4]
 80099b8:	106d      	asrs	r5, r5, #1
 80099ba:	d00c      	beq.n	80099d6 <__pow5mult+0xa2>
 80099bc:	6820      	ldr	r0, [r4, #0]
 80099be:	2800      	cmp	r0, #0
 80099c0:	d107      	bne.n	80099d2 <__pow5mult+0x9e>
 80099c2:	0022      	movs	r2, r4
 80099c4:	0021      	movs	r1, r4
 80099c6:	0038      	movs	r0, r7
 80099c8:	f7ff ff04 	bl	80097d4 <__multiply>
 80099cc:	2300      	movs	r3, #0
 80099ce:	6020      	str	r0, [r4, #0]
 80099d0:	6003      	str	r3, [r0, #0]
 80099d2:	0004      	movs	r4, r0
 80099d4:	e7e2      	b.n	800999c <__pow5mult+0x68>
 80099d6:	0030      	movs	r0, r6
 80099d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099da:	46c0      	nop			; (mov r8, r8)
 80099dc:	0800b548 	.word	0x0800b548
 80099e0:	0800b2fe 	.word	0x0800b2fe
 80099e4:	0800b3fc 	.word	0x0800b3fc
 80099e8:	00000271 	.word	0x00000271

080099ec <__lshift>:
 80099ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099ee:	000c      	movs	r4, r1
 80099f0:	0017      	movs	r7, r2
 80099f2:	6923      	ldr	r3, [r4, #16]
 80099f4:	1155      	asrs	r5, r2, #5
 80099f6:	b087      	sub	sp, #28
 80099f8:	18eb      	adds	r3, r5, r3
 80099fa:	9302      	str	r3, [sp, #8]
 80099fc:	3301      	adds	r3, #1
 80099fe:	9301      	str	r3, [sp, #4]
 8009a00:	6849      	ldr	r1, [r1, #4]
 8009a02:	68a3      	ldr	r3, [r4, #8]
 8009a04:	9004      	str	r0, [sp, #16]
 8009a06:	9a01      	ldr	r2, [sp, #4]
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	db10      	blt.n	8009a2e <__lshift+0x42>
 8009a0c:	9804      	ldr	r0, [sp, #16]
 8009a0e:	f7ff fd8b 	bl	8009528 <_Balloc>
 8009a12:	2300      	movs	r3, #0
 8009a14:	0002      	movs	r2, r0
 8009a16:	0006      	movs	r6, r0
 8009a18:	0019      	movs	r1, r3
 8009a1a:	3214      	adds	r2, #20
 8009a1c:	4298      	cmp	r0, r3
 8009a1e:	d10c      	bne.n	8009a3a <__lshift+0x4e>
 8009a20:	21da      	movs	r1, #218	; 0xda
 8009a22:	0002      	movs	r2, r0
 8009a24:	4b26      	ldr	r3, [pc, #152]	; (8009ac0 <__lshift+0xd4>)
 8009a26:	4827      	ldr	r0, [pc, #156]	; (8009ac4 <__lshift+0xd8>)
 8009a28:	31ff      	adds	r1, #255	; 0xff
 8009a2a:	f000 fcef 	bl	800a40c <__assert_func>
 8009a2e:	3101      	adds	r1, #1
 8009a30:	005b      	lsls	r3, r3, #1
 8009a32:	e7e8      	b.n	8009a06 <__lshift+0x1a>
 8009a34:	0098      	lsls	r0, r3, #2
 8009a36:	5011      	str	r1, [r2, r0]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	42ab      	cmp	r3, r5
 8009a3c:	dbfa      	blt.n	8009a34 <__lshift+0x48>
 8009a3e:	43eb      	mvns	r3, r5
 8009a40:	17db      	asrs	r3, r3, #31
 8009a42:	401d      	ands	r5, r3
 8009a44:	211f      	movs	r1, #31
 8009a46:	0023      	movs	r3, r4
 8009a48:	0038      	movs	r0, r7
 8009a4a:	00ad      	lsls	r5, r5, #2
 8009a4c:	1955      	adds	r5, r2, r5
 8009a4e:	6922      	ldr	r2, [r4, #16]
 8009a50:	3314      	adds	r3, #20
 8009a52:	0092      	lsls	r2, r2, #2
 8009a54:	4008      	ands	r0, r1
 8009a56:	4684      	mov	ip, r0
 8009a58:	189a      	adds	r2, r3, r2
 8009a5a:	420f      	tst	r7, r1
 8009a5c:	d02a      	beq.n	8009ab4 <__lshift+0xc8>
 8009a5e:	3101      	adds	r1, #1
 8009a60:	1a09      	subs	r1, r1, r0
 8009a62:	9105      	str	r1, [sp, #20]
 8009a64:	2100      	movs	r1, #0
 8009a66:	9503      	str	r5, [sp, #12]
 8009a68:	4667      	mov	r7, ip
 8009a6a:	6818      	ldr	r0, [r3, #0]
 8009a6c:	40b8      	lsls	r0, r7
 8009a6e:	4301      	orrs	r1, r0
 8009a70:	9803      	ldr	r0, [sp, #12]
 8009a72:	c002      	stmia	r0!, {r1}
 8009a74:	cb02      	ldmia	r3!, {r1}
 8009a76:	9003      	str	r0, [sp, #12]
 8009a78:	9805      	ldr	r0, [sp, #20]
 8009a7a:	40c1      	lsrs	r1, r0
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d8f3      	bhi.n	8009a68 <__lshift+0x7c>
 8009a80:	0020      	movs	r0, r4
 8009a82:	3015      	adds	r0, #21
 8009a84:	2304      	movs	r3, #4
 8009a86:	4282      	cmp	r2, r0
 8009a88:	d304      	bcc.n	8009a94 <__lshift+0xa8>
 8009a8a:	1b13      	subs	r3, r2, r4
 8009a8c:	3b15      	subs	r3, #21
 8009a8e:	089b      	lsrs	r3, r3, #2
 8009a90:	3301      	adds	r3, #1
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	50e9      	str	r1, [r5, r3]
 8009a96:	2900      	cmp	r1, #0
 8009a98:	d002      	beq.n	8009aa0 <__lshift+0xb4>
 8009a9a:	9b02      	ldr	r3, [sp, #8]
 8009a9c:	3302      	adds	r3, #2
 8009a9e:	9301      	str	r3, [sp, #4]
 8009aa0:	9b01      	ldr	r3, [sp, #4]
 8009aa2:	9804      	ldr	r0, [sp, #16]
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	0021      	movs	r1, r4
 8009aa8:	6133      	str	r3, [r6, #16]
 8009aaa:	f7ff fd81 	bl	80095b0 <_Bfree>
 8009aae:	0030      	movs	r0, r6
 8009ab0:	b007      	add	sp, #28
 8009ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ab4:	cb02      	ldmia	r3!, {r1}
 8009ab6:	c502      	stmia	r5!, {r1}
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d8fb      	bhi.n	8009ab4 <__lshift+0xc8>
 8009abc:	e7f0      	b.n	8009aa0 <__lshift+0xb4>
 8009abe:	46c0      	nop			; (mov r8, r8)
 8009ac0:	0800b370 	.word	0x0800b370
 8009ac4:	0800b3fc 	.word	0x0800b3fc

08009ac8 <__mcmp>:
 8009ac8:	6902      	ldr	r2, [r0, #16]
 8009aca:	690b      	ldr	r3, [r1, #16]
 8009acc:	b530      	push	{r4, r5, lr}
 8009ace:	0004      	movs	r4, r0
 8009ad0:	1ad0      	subs	r0, r2, r3
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d10d      	bne.n	8009af2 <__mcmp+0x2a>
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	3414      	adds	r4, #20
 8009ada:	3114      	adds	r1, #20
 8009adc:	18e2      	adds	r2, r4, r3
 8009ade:	18c9      	adds	r1, r1, r3
 8009ae0:	3a04      	subs	r2, #4
 8009ae2:	3904      	subs	r1, #4
 8009ae4:	6815      	ldr	r5, [r2, #0]
 8009ae6:	680b      	ldr	r3, [r1, #0]
 8009ae8:	429d      	cmp	r5, r3
 8009aea:	d003      	beq.n	8009af4 <__mcmp+0x2c>
 8009aec:	2001      	movs	r0, #1
 8009aee:	429d      	cmp	r5, r3
 8009af0:	d303      	bcc.n	8009afa <__mcmp+0x32>
 8009af2:	bd30      	pop	{r4, r5, pc}
 8009af4:	4294      	cmp	r4, r2
 8009af6:	d3f3      	bcc.n	8009ae0 <__mcmp+0x18>
 8009af8:	e7fb      	b.n	8009af2 <__mcmp+0x2a>
 8009afa:	4240      	negs	r0, r0
 8009afc:	e7f9      	b.n	8009af2 <__mcmp+0x2a>
	...

08009b00 <__mdiff>:
 8009b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b02:	000e      	movs	r6, r1
 8009b04:	0007      	movs	r7, r0
 8009b06:	0011      	movs	r1, r2
 8009b08:	0030      	movs	r0, r6
 8009b0a:	b087      	sub	sp, #28
 8009b0c:	0014      	movs	r4, r2
 8009b0e:	f7ff ffdb 	bl	8009ac8 <__mcmp>
 8009b12:	1e05      	subs	r5, r0, #0
 8009b14:	d110      	bne.n	8009b38 <__mdiff+0x38>
 8009b16:	0001      	movs	r1, r0
 8009b18:	0038      	movs	r0, r7
 8009b1a:	f7ff fd05 	bl	8009528 <_Balloc>
 8009b1e:	1e02      	subs	r2, r0, #0
 8009b20:	d104      	bne.n	8009b2c <__mdiff+0x2c>
 8009b22:	4b40      	ldr	r3, [pc, #256]	; (8009c24 <__mdiff+0x124>)
 8009b24:	4940      	ldr	r1, [pc, #256]	; (8009c28 <__mdiff+0x128>)
 8009b26:	4841      	ldr	r0, [pc, #260]	; (8009c2c <__mdiff+0x12c>)
 8009b28:	f000 fc70 	bl	800a40c <__assert_func>
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	6145      	str	r5, [r0, #20]
 8009b30:	6103      	str	r3, [r0, #16]
 8009b32:	0010      	movs	r0, r2
 8009b34:	b007      	add	sp, #28
 8009b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b38:	2301      	movs	r3, #1
 8009b3a:	9301      	str	r3, [sp, #4]
 8009b3c:	2800      	cmp	r0, #0
 8009b3e:	db04      	blt.n	8009b4a <__mdiff+0x4a>
 8009b40:	0023      	movs	r3, r4
 8009b42:	0034      	movs	r4, r6
 8009b44:	001e      	movs	r6, r3
 8009b46:	2300      	movs	r3, #0
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	0038      	movs	r0, r7
 8009b4c:	6861      	ldr	r1, [r4, #4]
 8009b4e:	f7ff fceb 	bl	8009528 <_Balloc>
 8009b52:	1e02      	subs	r2, r0, #0
 8009b54:	d103      	bne.n	8009b5e <__mdiff+0x5e>
 8009b56:	2190      	movs	r1, #144	; 0x90
 8009b58:	4b32      	ldr	r3, [pc, #200]	; (8009c24 <__mdiff+0x124>)
 8009b5a:	0089      	lsls	r1, r1, #2
 8009b5c:	e7e3      	b.n	8009b26 <__mdiff+0x26>
 8009b5e:	9b01      	ldr	r3, [sp, #4]
 8009b60:	2700      	movs	r7, #0
 8009b62:	60c3      	str	r3, [r0, #12]
 8009b64:	6920      	ldr	r0, [r4, #16]
 8009b66:	3414      	adds	r4, #20
 8009b68:	9401      	str	r4, [sp, #4]
 8009b6a:	9b01      	ldr	r3, [sp, #4]
 8009b6c:	0084      	lsls	r4, r0, #2
 8009b6e:	191b      	adds	r3, r3, r4
 8009b70:	0034      	movs	r4, r6
 8009b72:	9302      	str	r3, [sp, #8]
 8009b74:	6933      	ldr	r3, [r6, #16]
 8009b76:	3414      	adds	r4, #20
 8009b78:	0099      	lsls	r1, r3, #2
 8009b7a:	1863      	adds	r3, r4, r1
 8009b7c:	9303      	str	r3, [sp, #12]
 8009b7e:	0013      	movs	r3, r2
 8009b80:	3314      	adds	r3, #20
 8009b82:	469c      	mov	ip, r3
 8009b84:	9305      	str	r3, [sp, #20]
 8009b86:	9b01      	ldr	r3, [sp, #4]
 8009b88:	9304      	str	r3, [sp, #16]
 8009b8a:	9b04      	ldr	r3, [sp, #16]
 8009b8c:	cc02      	ldmia	r4!, {r1}
 8009b8e:	cb20      	ldmia	r3!, {r5}
 8009b90:	9304      	str	r3, [sp, #16]
 8009b92:	b2ab      	uxth	r3, r5
 8009b94:	19df      	adds	r7, r3, r7
 8009b96:	b28b      	uxth	r3, r1
 8009b98:	1afb      	subs	r3, r7, r3
 8009b9a:	0c09      	lsrs	r1, r1, #16
 8009b9c:	0c2d      	lsrs	r5, r5, #16
 8009b9e:	1a6d      	subs	r5, r5, r1
 8009ba0:	1419      	asrs	r1, r3, #16
 8009ba2:	186d      	adds	r5, r5, r1
 8009ba4:	4661      	mov	r1, ip
 8009ba6:	142f      	asrs	r7, r5, #16
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	042d      	lsls	r5, r5, #16
 8009bac:	432b      	orrs	r3, r5
 8009bae:	c108      	stmia	r1!, {r3}
 8009bb0:	9b03      	ldr	r3, [sp, #12]
 8009bb2:	468c      	mov	ip, r1
 8009bb4:	42a3      	cmp	r3, r4
 8009bb6:	d8e8      	bhi.n	8009b8a <__mdiff+0x8a>
 8009bb8:	0031      	movs	r1, r6
 8009bba:	9c03      	ldr	r4, [sp, #12]
 8009bbc:	3115      	adds	r1, #21
 8009bbe:	2304      	movs	r3, #4
 8009bc0:	428c      	cmp	r4, r1
 8009bc2:	d304      	bcc.n	8009bce <__mdiff+0xce>
 8009bc4:	1ba3      	subs	r3, r4, r6
 8009bc6:	3b15      	subs	r3, #21
 8009bc8:	089b      	lsrs	r3, r3, #2
 8009bca:	3301      	adds	r3, #1
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	9901      	ldr	r1, [sp, #4]
 8009bd0:	18cc      	adds	r4, r1, r3
 8009bd2:	9905      	ldr	r1, [sp, #20]
 8009bd4:	0026      	movs	r6, r4
 8009bd6:	18cb      	adds	r3, r1, r3
 8009bd8:	469c      	mov	ip, r3
 8009bda:	9902      	ldr	r1, [sp, #8]
 8009bdc:	428e      	cmp	r6, r1
 8009bde:	d310      	bcc.n	8009c02 <__mdiff+0x102>
 8009be0:	9e02      	ldr	r6, [sp, #8]
 8009be2:	1ee1      	subs	r1, r4, #3
 8009be4:	2500      	movs	r5, #0
 8009be6:	428e      	cmp	r6, r1
 8009be8:	d304      	bcc.n	8009bf4 <__mdiff+0xf4>
 8009bea:	0031      	movs	r1, r6
 8009bec:	3103      	adds	r1, #3
 8009bee:	1b0c      	subs	r4, r1, r4
 8009bf0:	08a4      	lsrs	r4, r4, #2
 8009bf2:	00a5      	lsls	r5, r4, #2
 8009bf4:	195b      	adds	r3, r3, r5
 8009bf6:	3b04      	subs	r3, #4
 8009bf8:	6819      	ldr	r1, [r3, #0]
 8009bfa:	2900      	cmp	r1, #0
 8009bfc:	d00f      	beq.n	8009c1e <__mdiff+0x11e>
 8009bfe:	6110      	str	r0, [r2, #16]
 8009c00:	e797      	b.n	8009b32 <__mdiff+0x32>
 8009c02:	ce02      	ldmia	r6!, {r1}
 8009c04:	b28d      	uxth	r5, r1
 8009c06:	19ed      	adds	r5, r5, r7
 8009c08:	0c0f      	lsrs	r7, r1, #16
 8009c0a:	1429      	asrs	r1, r5, #16
 8009c0c:	1879      	adds	r1, r7, r1
 8009c0e:	140f      	asrs	r7, r1, #16
 8009c10:	b2ad      	uxth	r5, r5
 8009c12:	0409      	lsls	r1, r1, #16
 8009c14:	430d      	orrs	r5, r1
 8009c16:	4661      	mov	r1, ip
 8009c18:	c120      	stmia	r1!, {r5}
 8009c1a:	468c      	mov	ip, r1
 8009c1c:	e7dd      	b.n	8009bda <__mdiff+0xda>
 8009c1e:	3801      	subs	r0, #1
 8009c20:	e7e9      	b.n	8009bf6 <__mdiff+0xf6>
 8009c22:	46c0      	nop			; (mov r8, r8)
 8009c24:	0800b370 	.word	0x0800b370
 8009c28:	00000232 	.word	0x00000232
 8009c2c:	0800b3fc 	.word	0x0800b3fc

08009c30 <__ulp>:
 8009c30:	4b0f      	ldr	r3, [pc, #60]	; (8009c70 <__ulp+0x40>)
 8009c32:	4019      	ands	r1, r3
 8009c34:	4b0f      	ldr	r3, [pc, #60]	; (8009c74 <__ulp+0x44>)
 8009c36:	18c9      	adds	r1, r1, r3
 8009c38:	2900      	cmp	r1, #0
 8009c3a:	dd04      	ble.n	8009c46 <__ulp+0x16>
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	000b      	movs	r3, r1
 8009c40:	0010      	movs	r0, r2
 8009c42:	0019      	movs	r1, r3
 8009c44:	4770      	bx	lr
 8009c46:	4249      	negs	r1, r1
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	1509      	asrs	r1, r1, #20
 8009c4e:	2913      	cmp	r1, #19
 8009c50:	dc04      	bgt.n	8009c5c <__ulp+0x2c>
 8009c52:	2080      	movs	r0, #128	; 0x80
 8009c54:	0300      	lsls	r0, r0, #12
 8009c56:	4108      	asrs	r0, r1
 8009c58:	0003      	movs	r3, r0
 8009c5a:	e7f1      	b.n	8009c40 <__ulp+0x10>
 8009c5c:	3914      	subs	r1, #20
 8009c5e:	2001      	movs	r0, #1
 8009c60:	291e      	cmp	r1, #30
 8009c62:	dc02      	bgt.n	8009c6a <__ulp+0x3a>
 8009c64:	2080      	movs	r0, #128	; 0x80
 8009c66:	0600      	lsls	r0, r0, #24
 8009c68:	40c8      	lsrs	r0, r1
 8009c6a:	0002      	movs	r2, r0
 8009c6c:	e7e8      	b.n	8009c40 <__ulp+0x10>
 8009c6e:	46c0      	nop			; (mov r8, r8)
 8009c70:	7ff00000 	.word	0x7ff00000
 8009c74:	fcc00000 	.word	0xfcc00000

08009c78 <__b2d>:
 8009c78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c7a:	0006      	movs	r6, r0
 8009c7c:	6903      	ldr	r3, [r0, #16]
 8009c7e:	3614      	adds	r6, #20
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	18f3      	adds	r3, r6, r3
 8009c84:	1f1d      	subs	r5, r3, #4
 8009c86:	682c      	ldr	r4, [r5, #0]
 8009c88:	000f      	movs	r7, r1
 8009c8a:	0020      	movs	r0, r4
 8009c8c:	9301      	str	r3, [sp, #4]
 8009c8e:	f7ff fd43 	bl	8009718 <__hi0bits>
 8009c92:	2320      	movs	r3, #32
 8009c94:	1a1b      	subs	r3, r3, r0
 8009c96:	491f      	ldr	r1, [pc, #124]	; (8009d14 <__b2d+0x9c>)
 8009c98:	603b      	str	r3, [r7, #0]
 8009c9a:	280a      	cmp	r0, #10
 8009c9c:	dc16      	bgt.n	8009ccc <__b2d+0x54>
 8009c9e:	230b      	movs	r3, #11
 8009ca0:	0027      	movs	r7, r4
 8009ca2:	1a1b      	subs	r3, r3, r0
 8009ca4:	40df      	lsrs	r7, r3
 8009ca6:	4339      	orrs	r1, r7
 8009ca8:	469c      	mov	ip, r3
 8009caa:	000b      	movs	r3, r1
 8009cac:	2100      	movs	r1, #0
 8009cae:	42ae      	cmp	r6, r5
 8009cb0:	d202      	bcs.n	8009cb8 <__b2d+0x40>
 8009cb2:	9901      	ldr	r1, [sp, #4]
 8009cb4:	3908      	subs	r1, #8
 8009cb6:	6809      	ldr	r1, [r1, #0]
 8009cb8:	3015      	adds	r0, #21
 8009cba:	4084      	lsls	r4, r0
 8009cbc:	4660      	mov	r0, ip
 8009cbe:	40c1      	lsrs	r1, r0
 8009cc0:	430c      	orrs	r4, r1
 8009cc2:	0022      	movs	r2, r4
 8009cc4:	0010      	movs	r0, r2
 8009cc6:	0019      	movs	r1, r3
 8009cc8:	b003      	add	sp, #12
 8009cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ccc:	2700      	movs	r7, #0
 8009cce:	42ae      	cmp	r6, r5
 8009cd0:	d202      	bcs.n	8009cd8 <__b2d+0x60>
 8009cd2:	9d01      	ldr	r5, [sp, #4]
 8009cd4:	3d08      	subs	r5, #8
 8009cd6:	682f      	ldr	r7, [r5, #0]
 8009cd8:	230b      	movs	r3, #11
 8009cda:	425b      	negs	r3, r3
 8009cdc:	469c      	mov	ip, r3
 8009cde:	4484      	add	ip, r0
 8009ce0:	280b      	cmp	r0, #11
 8009ce2:	d013      	beq.n	8009d0c <__b2d+0x94>
 8009ce4:	4663      	mov	r3, ip
 8009ce6:	2020      	movs	r0, #32
 8009ce8:	409c      	lsls	r4, r3
 8009cea:	1ac0      	subs	r0, r0, r3
 8009cec:	003b      	movs	r3, r7
 8009cee:	40c3      	lsrs	r3, r0
 8009cf0:	431c      	orrs	r4, r3
 8009cf2:	4321      	orrs	r1, r4
 8009cf4:	000b      	movs	r3, r1
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	42b5      	cmp	r5, r6
 8009cfa:	d901      	bls.n	8009d00 <__b2d+0x88>
 8009cfc:	3d04      	subs	r5, #4
 8009cfe:	6829      	ldr	r1, [r5, #0]
 8009d00:	4664      	mov	r4, ip
 8009d02:	40c1      	lsrs	r1, r0
 8009d04:	40a7      	lsls	r7, r4
 8009d06:	430f      	orrs	r7, r1
 8009d08:	003a      	movs	r2, r7
 8009d0a:	e7db      	b.n	8009cc4 <__b2d+0x4c>
 8009d0c:	4321      	orrs	r1, r4
 8009d0e:	000b      	movs	r3, r1
 8009d10:	e7fa      	b.n	8009d08 <__b2d+0x90>
 8009d12:	46c0      	nop			; (mov r8, r8)
 8009d14:	3ff00000 	.word	0x3ff00000

08009d18 <__d2b>:
 8009d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d1a:	2101      	movs	r1, #1
 8009d1c:	0014      	movs	r4, r2
 8009d1e:	001e      	movs	r6, r3
 8009d20:	9f08      	ldr	r7, [sp, #32]
 8009d22:	f7ff fc01 	bl	8009528 <_Balloc>
 8009d26:	1e05      	subs	r5, r0, #0
 8009d28:	d105      	bne.n	8009d36 <__d2b+0x1e>
 8009d2a:	0002      	movs	r2, r0
 8009d2c:	4b26      	ldr	r3, [pc, #152]	; (8009dc8 <__d2b+0xb0>)
 8009d2e:	4927      	ldr	r1, [pc, #156]	; (8009dcc <__d2b+0xb4>)
 8009d30:	4827      	ldr	r0, [pc, #156]	; (8009dd0 <__d2b+0xb8>)
 8009d32:	f000 fb6b 	bl	800a40c <__assert_func>
 8009d36:	0333      	lsls	r3, r6, #12
 8009d38:	0076      	lsls	r6, r6, #1
 8009d3a:	0b1b      	lsrs	r3, r3, #12
 8009d3c:	0d76      	lsrs	r6, r6, #21
 8009d3e:	d124      	bne.n	8009d8a <__d2b+0x72>
 8009d40:	9301      	str	r3, [sp, #4]
 8009d42:	2c00      	cmp	r4, #0
 8009d44:	d027      	beq.n	8009d96 <__d2b+0x7e>
 8009d46:	4668      	mov	r0, sp
 8009d48:	9400      	str	r4, [sp, #0]
 8009d4a:	f7ff fcff 	bl	800974c <__lo0bits>
 8009d4e:	9c00      	ldr	r4, [sp, #0]
 8009d50:	2800      	cmp	r0, #0
 8009d52:	d01e      	beq.n	8009d92 <__d2b+0x7a>
 8009d54:	9b01      	ldr	r3, [sp, #4]
 8009d56:	2120      	movs	r1, #32
 8009d58:	001a      	movs	r2, r3
 8009d5a:	1a09      	subs	r1, r1, r0
 8009d5c:	408a      	lsls	r2, r1
 8009d5e:	40c3      	lsrs	r3, r0
 8009d60:	4322      	orrs	r2, r4
 8009d62:	616a      	str	r2, [r5, #20]
 8009d64:	9301      	str	r3, [sp, #4]
 8009d66:	9c01      	ldr	r4, [sp, #4]
 8009d68:	61ac      	str	r4, [r5, #24]
 8009d6a:	1e63      	subs	r3, r4, #1
 8009d6c:	419c      	sbcs	r4, r3
 8009d6e:	3401      	adds	r4, #1
 8009d70:	612c      	str	r4, [r5, #16]
 8009d72:	2e00      	cmp	r6, #0
 8009d74:	d018      	beq.n	8009da8 <__d2b+0x90>
 8009d76:	4b17      	ldr	r3, [pc, #92]	; (8009dd4 <__d2b+0xbc>)
 8009d78:	18f6      	adds	r6, r6, r3
 8009d7a:	2335      	movs	r3, #53	; 0x35
 8009d7c:	1836      	adds	r6, r6, r0
 8009d7e:	1a18      	subs	r0, r3, r0
 8009d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d82:	603e      	str	r6, [r7, #0]
 8009d84:	6018      	str	r0, [r3, #0]
 8009d86:	0028      	movs	r0, r5
 8009d88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d8a:	2280      	movs	r2, #128	; 0x80
 8009d8c:	0352      	lsls	r2, r2, #13
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	e7d6      	b.n	8009d40 <__d2b+0x28>
 8009d92:	616c      	str	r4, [r5, #20]
 8009d94:	e7e7      	b.n	8009d66 <__d2b+0x4e>
 8009d96:	a801      	add	r0, sp, #4
 8009d98:	f7ff fcd8 	bl	800974c <__lo0bits>
 8009d9c:	2401      	movs	r4, #1
 8009d9e:	9b01      	ldr	r3, [sp, #4]
 8009da0:	612c      	str	r4, [r5, #16]
 8009da2:	616b      	str	r3, [r5, #20]
 8009da4:	3020      	adds	r0, #32
 8009da6:	e7e4      	b.n	8009d72 <__d2b+0x5a>
 8009da8:	4b0b      	ldr	r3, [pc, #44]	; (8009dd8 <__d2b+0xc0>)
 8009daa:	18c0      	adds	r0, r0, r3
 8009dac:	4b0b      	ldr	r3, [pc, #44]	; (8009ddc <__d2b+0xc4>)
 8009dae:	6038      	str	r0, [r7, #0]
 8009db0:	18e3      	adds	r3, r4, r3
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	18eb      	adds	r3, r5, r3
 8009db6:	6958      	ldr	r0, [r3, #20]
 8009db8:	f7ff fcae 	bl	8009718 <__hi0bits>
 8009dbc:	0164      	lsls	r4, r4, #5
 8009dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dc0:	1a24      	subs	r4, r4, r0
 8009dc2:	601c      	str	r4, [r3, #0]
 8009dc4:	e7df      	b.n	8009d86 <__d2b+0x6e>
 8009dc6:	46c0      	nop			; (mov r8, r8)
 8009dc8:	0800b370 	.word	0x0800b370
 8009dcc:	0000030a 	.word	0x0000030a
 8009dd0:	0800b3fc 	.word	0x0800b3fc
 8009dd4:	fffffbcd 	.word	0xfffffbcd
 8009dd8:	fffffbce 	.word	0xfffffbce
 8009ddc:	3fffffff 	.word	0x3fffffff

08009de0 <__ratio>:
 8009de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009de2:	b087      	sub	sp, #28
 8009de4:	000f      	movs	r7, r1
 8009de6:	a904      	add	r1, sp, #16
 8009de8:	0006      	movs	r6, r0
 8009dea:	f7ff ff45 	bl	8009c78 <__b2d>
 8009dee:	9000      	str	r0, [sp, #0]
 8009df0:	9101      	str	r1, [sp, #4]
 8009df2:	9c00      	ldr	r4, [sp, #0]
 8009df4:	9d01      	ldr	r5, [sp, #4]
 8009df6:	0038      	movs	r0, r7
 8009df8:	a905      	add	r1, sp, #20
 8009dfa:	f7ff ff3d 	bl	8009c78 <__b2d>
 8009dfe:	9002      	str	r0, [sp, #8]
 8009e00:	9103      	str	r1, [sp, #12]
 8009e02:	9a02      	ldr	r2, [sp, #8]
 8009e04:	9b03      	ldr	r3, [sp, #12]
 8009e06:	6931      	ldr	r1, [r6, #16]
 8009e08:	6938      	ldr	r0, [r7, #16]
 8009e0a:	9e05      	ldr	r6, [sp, #20]
 8009e0c:	1a08      	subs	r0, r1, r0
 8009e0e:	9904      	ldr	r1, [sp, #16]
 8009e10:	0140      	lsls	r0, r0, #5
 8009e12:	1b89      	subs	r1, r1, r6
 8009e14:	1841      	adds	r1, r0, r1
 8009e16:	0508      	lsls	r0, r1, #20
 8009e18:	2900      	cmp	r1, #0
 8009e1a:	dd07      	ble.n	8009e2c <__ratio+0x4c>
 8009e1c:	9901      	ldr	r1, [sp, #4]
 8009e1e:	1845      	adds	r5, r0, r1
 8009e20:	0020      	movs	r0, r4
 8009e22:	0029      	movs	r1, r5
 8009e24:	f7f7 f93c 	bl	80010a0 <__aeabi_ddiv>
 8009e28:	b007      	add	sp, #28
 8009e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e2c:	9903      	ldr	r1, [sp, #12]
 8009e2e:	1a0b      	subs	r3, r1, r0
 8009e30:	e7f6      	b.n	8009e20 <__ratio+0x40>

08009e32 <__copybits>:
 8009e32:	b570      	push	{r4, r5, r6, lr}
 8009e34:	0014      	movs	r4, r2
 8009e36:	0005      	movs	r5, r0
 8009e38:	3901      	subs	r1, #1
 8009e3a:	6913      	ldr	r3, [r2, #16]
 8009e3c:	1149      	asrs	r1, r1, #5
 8009e3e:	3101      	adds	r1, #1
 8009e40:	0089      	lsls	r1, r1, #2
 8009e42:	3414      	adds	r4, #20
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	1841      	adds	r1, r0, r1
 8009e48:	18e3      	adds	r3, r4, r3
 8009e4a:	42a3      	cmp	r3, r4
 8009e4c:	d80d      	bhi.n	8009e6a <__copybits+0x38>
 8009e4e:	0014      	movs	r4, r2
 8009e50:	3411      	adds	r4, #17
 8009e52:	2500      	movs	r5, #0
 8009e54:	429c      	cmp	r4, r3
 8009e56:	d803      	bhi.n	8009e60 <__copybits+0x2e>
 8009e58:	1a9b      	subs	r3, r3, r2
 8009e5a:	3b11      	subs	r3, #17
 8009e5c:	089b      	lsrs	r3, r3, #2
 8009e5e:	009d      	lsls	r5, r3, #2
 8009e60:	2300      	movs	r3, #0
 8009e62:	1940      	adds	r0, r0, r5
 8009e64:	4281      	cmp	r1, r0
 8009e66:	d803      	bhi.n	8009e70 <__copybits+0x3e>
 8009e68:	bd70      	pop	{r4, r5, r6, pc}
 8009e6a:	cc40      	ldmia	r4!, {r6}
 8009e6c:	c540      	stmia	r5!, {r6}
 8009e6e:	e7ec      	b.n	8009e4a <__copybits+0x18>
 8009e70:	c008      	stmia	r0!, {r3}
 8009e72:	e7f7      	b.n	8009e64 <__copybits+0x32>

08009e74 <__any_on>:
 8009e74:	0002      	movs	r2, r0
 8009e76:	6900      	ldr	r0, [r0, #16]
 8009e78:	b510      	push	{r4, lr}
 8009e7a:	3214      	adds	r2, #20
 8009e7c:	114b      	asrs	r3, r1, #5
 8009e7e:	4298      	cmp	r0, r3
 8009e80:	db13      	blt.n	8009eaa <__any_on+0x36>
 8009e82:	dd0c      	ble.n	8009e9e <__any_on+0x2a>
 8009e84:	241f      	movs	r4, #31
 8009e86:	0008      	movs	r0, r1
 8009e88:	4020      	ands	r0, r4
 8009e8a:	4221      	tst	r1, r4
 8009e8c:	d007      	beq.n	8009e9e <__any_on+0x2a>
 8009e8e:	0099      	lsls	r1, r3, #2
 8009e90:	588c      	ldr	r4, [r1, r2]
 8009e92:	0021      	movs	r1, r4
 8009e94:	40c1      	lsrs	r1, r0
 8009e96:	4081      	lsls	r1, r0
 8009e98:	2001      	movs	r0, #1
 8009e9a:	428c      	cmp	r4, r1
 8009e9c:	d104      	bne.n	8009ea8 <__any_on+0x34>
 8009e9e:	009b      	lsls	r3, r3, #2
 8009ea0:	18d3      	adds	r3, r2, r3
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d803      	bhi.n	8009eae <__any_on+0x3a>
 8009ea6:	2000      	movs	r0, #0
 8009ea8:	bd10      	pop	{r4, pc}
 8009eaa:	0003      	movs	r3, r0
 8009eac:	e7f7      	b.n	8009e9e <__any_on+0x2a>
 8009eae:	3b04      	subs	r3, #4
 8009eb0:	6819      	ldr	r1, [r3, #0]
 8009eb2:	2900      	cmp	r1, #0
 8009eb4:	d0f5      	beq.n	8009ea2 <__any_on+0x2e>
 8009eb6:	2001      	movs	r0, #1
 8009eb8:	e7f6      	b.n	8009ea8 <__any_on+0x34>

08009eba <_calloc_r>:
 8009eba:	b570      	push	{r4, r5, r6, lr}
 8009ebc:	0c13      	lsrs	r3, r2, #16
 8009ebe:	0c0d      	lsrs	r5, r1, #16
 8009ec0:	d11e      	bne.n	8009f00 <_calloc_r+0x46>
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d10c      	bne.n	8009ee0 <_calloc_r+0x26>
 8009ec6:	b289      	uxth	r1, r1
 8009ec8:	b294      	uxth	r4, r2
 8009eca:	434c      	muls	r4, r1
 8009ecc:	0021      	movs	r1, r4
 8009ece:	f000 f88d 	bl	8009fec <_malloc_r>
 8009ed2:	1e05      	subs	r5, r0, #0
 8009ed4:	d01b      	beq.n	8009f0e <_calloc_r+0x54>
 8009ed6:	0022      	movs	r2, r4
 8009ed8:	2100      	movs	r1, #0
 8009eda:	f7fc fb6f 	bl	80065bc <memset>
 8009ede:	e016      	b.n	8009f0e <_calloc_r+0x54>
 8009ee0:	1c1d      	adds	r5, r3, #0
 8009ee2:	1c0b      	adds	r3, r1, #0
 8009ee4:	b292      	uxth	r2, r2
 8009ee6:	b289      	uxth	r1, r1
 8009ee8:	b29c      	uxth	r4, r3
 8009eea:	4351      	muls	r1, r2
 8009eec:	b2ab      	uxth	r3, r5
 8009eee:	4363      	muls	r3, r4
 8009ef0:	0c0c      	lsrs	r4, r1, #16
 8009ef2:	191c      	adds	r4, r3, r4
 8009ef4:	0c22      	lsrs	r2, r4, #16
 8009ef6:	d107      	bne.n	8009f08 <_calloc_r+0x4e>
 8009ef8:	0424      	lsls	r4, r4, #16
 8009efa:	b289      	uxth	r1, r1
 8009efc:	430c      	orrs	r4, r1
 8009efe:	e7e5      	b.n	8009ecc <_calloc_r+0x12>
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <_calloc_r+0x4e>
 8009f04:	1c13      	adds	r3, r2, #0
 8009f06:	e7ed      	b.n	8009ee4 <_calloc_r+0x2a>
 8009f08:	230c      	movs	r3, #12
 8009f0a:	2500      	movs	r5, #0
 8009f0c:	6003      	str	r3, [r0, #0]
 8009f0e:	0028      	movs	r0, r5
 8009f10:	bd70      	pop	{r4, r5, r6, pc}
	...

08009f14 <_free_r>:
 8009f14:	b570      	push	{r4, r5, r6, lr}
 8009f16:	0005      	movs	r5, r0
 8009f18:	2900      	cmp	r1, #0
 8009f1a:	d010      	beq.n	8009f3e <_free_r+0x2a>
 8009f1c:	1f0c      	subs	r4, r1, #4
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	da00      	bge.n	8009f26 <_free_r+0x12>
 8009f24:	18e4      	adds	r4, r4, r3
 8009f26:	0028      	movs	r0, r5
 8009f28:	f000 fab2 	bl	800a490 <__malloc_lock>
 8009f2c:	4a1d      	ldr	r2, [pc, #116]	; (8009fa4 <_free_r+0x90>)
 8009f2e:	6813      	ldr	r3, [r2, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d105      	bne.n	8009f40 <_free_r+0x2c>
 8009f34:	6063      	str	r3, [r4, #4]
 8009f36:	6014      	str	r4, [r2, #0]
 8009f38:	0028      	movs	r0, r5
 8009f3a:	f000 fab1 	bl	800a4a0 <__malloc_unlock>
 8009f3e:	bd70      	pop	{r4, r5, r6, pc}
 8009f40:	42a3      	cmp	r3, r4
 8009f42:	d908      	bls.n	8009f56 <_free_r+0x42>
 8009f44:	6821      	ldr	r1, [r4, #0]
 8009f46:	1860      	adds	r0, r4, r1
 8009f48:	4283      	cmp	r3, r0
 8009f4a:	d1f3      	bne.n	8009f34 <_free_r+0x20>
 8009f4c:	6818      	ldr	r0, [r3, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	1841      	adds	r1, r0, r1
 8009f52:	6021      	str	r1, [r4, #0]
 8009f54:	e7ee      	b.n	8009f34 <_free_r+0x20>
 8009f56:	001a      	movs	r2, r3
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d001      	beq.n	8009f62 <_free_r+0x4e>
 8009f5e:	42a3      	cmp	r3, r4
 8009f60:	d9f9      	bls.n	8009f56 <_free_r+0x42>
 8009f62:	6811      	ldr	r1, [r2, #0]
 8009f64:	1850      	adds	r0, r2, r1
 8009f66:	42a0      	cmp	r0, r4
 8009f68:	d10b      	bne.n	8009f82 <_free_r+0x6e>
 8009f6a:	6820      	ldr	r0, [r4, #0]
 8009f6c:	1809      	adds	r1, r1, r0
 8009f6e:	1850      	adds	r0, r2, r1
 8009f70:	6011      	str	r1, [r2, #0]
 8009f72:	4283      	cmp	r3, r0
 8009f74:	d1e0      	bne.n	8009f38 <_free_r+0x24>
 8009f76:	6818      	ldr	r0, [r3, #0]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	1841      	adds	r1, r0, r1
 8009f7c:	6011      	str	r1, [r2, #0]
 8009f7e:	6053      	str	r3, [r2, #4]
 8009f80:	e7da      	b.n	8009f38 <_free_r+0x24>
 8009f82:	42a0      	cmp	r0, r4
 8009f84:	d902      	bls.n	8009f8c <_free_r+0x78>
 8009f86:	230c      	movs	r3, #12
 8009f88:	602b      	str	r3, [r5, #0]
 8009f8a:	e7d5      	b.n	8009f38 <_free_r+0x24>
 8009f8c:	6821      	ldr	r1, [r4, #0]
 8009f8e:	1860      	adds	r0, r4, r1
 8009f90:	4283      	cmp	r3, r0
 8009f92:	d103      	bne.n	8009f9c <_free_r+0x88>
 8009f94:	6818      	ldr	r0, [r3, #0]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	1841      	adds	r1, r0, r1
 8009f9a:	6021      	str	r1, [r4, #0]
 8009f9c:	6063      	str	r3, [r4, #4]
 8009f9e:	6054      	str	r4, [r2, #4]
 8009fa0:	e7ca      	b.n	8009f38 <_free_r+0x24>
 8009fa2:	46c0      	nop			; (mov r8, r8)
 8009fa4:	20000468 	.word	0x20000468

08009fa8 <sbrk_aligned>:
 8009fa8:	b570      	push	{r4, r5, r6, lr}
 8009faa:	4e0f      	ldr	r6, [pc, #60]	; (8009fe8 <sbrk_aligned+0x40>)
 8009fac:	000d      	movs	r5, r1
 8009fae:	6831      	ldr	r1, [r6, #0]
 8009fb0:	0004      	movs	r4, r0
 8009fb2:	2900      	cmp	r1, #0
 8009fb4:	d102      	bne.n	8009fbc <sbrk_aligned+0x14>
 8009fb6:	f000 f9f7 	bl	800a3a8 <_sbrk_r>
 8009fba:	6030      	str	r0, [r6, #0]
 8009fbc:	0029      	movs	r1, r5
 8009fbe:	0020      	movs	r0, r4
 8009fc0:	f000 f9f2 	bl	800a3a8 <_sbrk_r>
 8009fc4:	1c43      	adds	r3, r0, #1
 8009fc6:	d00a      	beq.n	8009fde <sbrk_aligned+0x36>
 8009fc8:	2303      	movs	r3, #3
 8009fca:	1cc5      	adds	r5, r0, #3
 8009fcc:	439d      	bics	r5, r3
 8009fce:	42a8      	cmp	r0, r5
 8009fd0:	d007      	beq.n	8009fe2 <sbrk_aligned+0x3a>
 8009fd2:	1a29      	subs	r1, r5, r0
 8009fd4:	0020      	movs	r0, r4
 8009fd6:	f000 f9e7 	bl	800a3a8 <_sbrk_r>
 8009fda:	1c43      	adds	r3, r0, #1
 8009fdc:	d101      	bne.n	8009fe2 <sbrk_aligned+0x3a>
 8009fde:	2501      	movs	r5, #1
 8009fe0:	426d      	negs	r5, r5
 8009fe2:	0028      	movs	r0, r5
 8009fe4:	bd70      	pop	{r4, r5, r6, pc}
 8009fe6:	46c0      	nop			; (mov r8, r8)
 8009fe8:	2000046c 	.word	0x2000046c

08009fec <_malloc_r>:
 8009fec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fee:	2203      	movs	r2, #3
 8009ff0:	1ccb      	adds	r3, r1, #3
 8009ff2:	4393      	bics	r3, r2
 8009ff4:	3308      	adds	r3, #8
 8009ff6:	0006      	movs	r6, r0
 8009ff8:	001f      	movs	r7, r3
 8009ffa:	2b0c      	cmp	r3, #12
 8009ffc:	d232      	bcs.n	800a064 <_malloc_r+0x78>
 8009ffe:	270c      	movs	r7, #12
 800a000:	42b9      	cmp	r1, r7
 800a002:	d831      	bhi.n	800a068 <_malloc_r+0x7c>
 800a004:	0030      	movs	r0, r6
 800a006:	f000 fa43 	bl	800a490 <__malloc_lock>
 800a00a:	4d32      	ldr	r5, [pc, #200]	; (800a0d4 <_malloc_r+0xe8>)
 800a00c:	682b      	ldr	r3, [r5, #0]
 800a00e:	001c      	movs	r4, r3
 800a010:	2c00      	cmp	r4, #0
 800a012:	d12e      	bne.n	800a072 <_malloc_r+0x86>
 800a014:	0039      	movs	r1, r7
 800a016:	0030      	movs	r0, r6
 800a018:	f7ff ffc6 	bl	8009fa8 <sbrk_aligned>
 800a01c:	0004      	movs	r4, r0
 800a01e:	1c43      	adds	r3, r0, #1
 800a020:	d11e      	bne.n	800a060 <_malloc_r+0x74>
 800a022:	682c      	ldr	r4, [r5, #0]
 800a024:	0025      	movs	r5, r4
 800a026:	2d00      	cmp	r5, #0
 800a028:	d14a      	bne.n	800a0c0 <_malloc_r+0xd4>
 800a02a:	6823      	ldr	r3, [r4, #0]
 800a02c:	0029      	movs	r1, r5
 800a02e:	18e3      	adds	r3, r4, r3
 800a030:	0030      	movs	r0, r6
 800a032:	9301      	str	r3, [sp, #4]
 800a034:	f000 f9b8 	bl	800a3a8 <_sbrk_r>
 800a038:	9b01      	ldr	r3, [sp, #4]
 800a03a:	4283      	cmp	r3, r0
 800a03c:	d143      	bne.n	800a0c6 <_malloc_r+0xda>
 800a03e:	6823      	ldr	r3, [r4, #0]
 800a040:	3703      	adds	r7, #3
 800a042:	1aff      	subs	r7, r7, r3
 800a044:	2303      	movs	r3, #3
 800a046:	439f      	bics	r7, r3
 800a048:	3708      	adds	r7, #8
 800a04a:	2f0c      	cmp	r7, #12
 800a04c:	d200      	bcs.n	800a050 <_malloc_r+0x64>
 800a04e:	270c      	movs	r7, #12
 800a050:	0039      	movs	r1, r7
 800a052:	0030      	movs	r0, r6
 800a054:	f7ff ffa8 	bl	8009fa8 <sbrk_aligned>
 800a058:	1c43      	adds	r3, r0, #1
 800a05a:	d034      	beq.n	800a0c6 <_malloc_r+0xda>
 800a05c:	6823      	ldr	r3, [r4, #0]
 800a05e:	19df      	adds	r7, r3, r7
 800a060:	6027      	str	r7, [r4, #0]
 800a062:	e013      	b.n	800a08c <_malloc_r+0xa0>
 800a064:	2b00      	cmp	r3, #0
 800a066:	dacb      	bge.n	800a000 <_malloc_r+0x14>
 800a068:	230c      	movs	r3, #12
 800a06a:	2500      	movs	r5, #0
 800a06c:	6033      	str	r3, [r6, #0]
 800a06e:	0028      	movs	r0, r5
 800a070:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a072:	6822      	ldr	r2, [r4, #0]
 800a074:	1bd1      	subs	r1, r2, r7
 800a076:	d420      	bmi.n	800a0ba <_malloc_r+0xce>
 800a078:	290b      	cmp	r1, #11
 800a07a:	d917      	bls.n	800a0ac <_malloc_r+0xc0>
 800a07c:	19e2      	adds	r2, r4, r7
 800a07e:	6027      	str	r7, [r4, #0]
 800a080:	42a3      	cmp	r3, r4
 800a082:	d111      	bne.n	800a0a8 <_malloc_r+0xbc>
 800a084:	602a      	str	r2, [r5, #0]
 800a086:	6863      	ldr	r3, [r4, #4]
 800a088:	6011      	str	r1, [r2, #0]
 800a08a:	6053      	str	r3, [r2, #4]
 800a08c:	0030      	movs	r0, r6
 800a08e:	0025      	movs	r5, r4
 800a090:	f000 fa06 	bl	800a4a0 <__malloc_unlock>
 800a094:	2207      	movs	r2, #7
 800a096:	350b      	adds	r5, #11
 800a098:	1d23      	adds	r3, r4, #4
 800a09a:	4395      	bics	r5, r2
 800a09c:	1aea      	subs	r2, r5, r3
 800a09e:	429d      	cmp	r5, r3
 800a0a0:	d0e5      	beq.n	800a06e <_malloc_r+0x82>
 800a0a2:	1b5b      	subs	r3, r3, r5
 800a0a4:	50a3      	str	r3, [r4, r2]
 800a0a6:	e7e2      	b.n	800a06e <_malloc_r+0x82>
 800a0a8:	605a      	str	r2, [r3, #4]
 800a0aa:	e7ec      	b.n	800a086 <_malloc_r+0x9a>
 800a0ac:	6862      	ldr	r2, [r4, #4]
 800a0ae:	42a3      	cmp	r3, r4
 800a0b0:	d101      	bne.n	800a0b6 <_malloc_r+0xca>
 800a0b2:	602a      	str	r2, [r5, #0]
 800a0b4:	e7ea      	b.n	800a08c <_malloc_r+0xa0>
 800a0b6:	605a      	str	r2, [r3, #4]
 800a0b8:	e7e8      	b.n	800a08c <_malloc_r+0xa0>
 800a0ba:	0023      	movs	r3, r4
 800a0bc:	6864      	ldr	r4, [r4, #4]
 800a0be:	e7a7      	b.n	800a010 <_malloc_r+0x24>
 800a0c0:	002c      	movs	r4, r5
 800a0c2:	686d      	ldr	r5, [r5, #4]
 800a0c4:	e7af      	b.n	800a026 <_malloc_r+0x3a>
 800a0c6:	230c      	movs	r3, #12
 800a0c8:	0030      	movs	r0, r6
 800a0ca:	6033      	str	r3, [r6, #0]
 800a0cc:	f000 f9e8 	bl	800a4a0 <__malloc_unlock>
 800a0d0:	e7cd      	b.n	800a06e <_malloc_r+0x82>
 800a0d2:	46c0      	nop			; (mov r8, r8)
 800a0d4:	20000468 	.word	0x20000468

0800a0d8 <__ssputs_r>:
 800a0d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0da:	688e      	ldr	r6, [r1, #8]
 800a0dc:	b085      	sub	sp, #20
 800a0de:	0007      	movs	r7, r0
 800a0e0:	000c      	movs	r4, r1
 800a0e2:	9203      	str	r2, [sp, #12]
 800a0e4:	9301      	str	r3, [sp, #4]
 800a0e6:	429e      	cmp	r6, r3
 800a0e8:	d83c      	bhi.n	800a164 <__ssputs_r+0x8c>
 800a0ea:	2390      	movs	r3, #144	; 0x90
 800a0ec:	898a      	ldrh	r2, [r1, #12]
 800a0ee:	00db      	lsls	r3, r3, #3
 800a0f0:	421a      	tst	r2, r3
 800a0f2:	d034      	beq.n	800a15e <__ssputs_r+0x86>
 800a0f4:	6909      	ldr	r1, [r1, #16]
 800a0f6:	6823      	ldr	r3, [r4, #0]
 800a0f8:	6960      	ldr	r0, [r4, #20]
 800a0fa:	1a5b      	subs	r3, r3, r1
 800a0fc:	9302      	str	r3, [sp, #8]
 800a0fe:	2303      	movs	r3, #3
 800a100:	4343      	muls	r3, r0
 800a102:	0fdd      	lsrs	r5, r3, #31
 800a104:	18ed      	adds	r5, r5, r3
 800a106:	9b01      	ldr	r3, [sp, #4]
 800a108:	9802      	ldr	r0, [sp, #8]
 800a10a:	3301      	adds	r3, #1
 800a10c:	181b      	adds	r3, r3, r0
 800a10e:	106d      	asrs	r5, r5, #1
 800a110:	42ab      	cmp	r3, r5
 800a112:	d900      	bls.n	800a116 <__ssputs_r+0x3e>
 800a114:	001d      	movs	r5, r3
 800a116:	0553      	lsls	r3, r2, #21
 800a118:	d532      	bpl.n	800a180 <__ssputs_r+0xa8>
 800a11a:	0029      	movs	r1, r5
 800a11c:	0038      	movs	r0, r7
 800a11e:	f7ff ff65 	bl	8009fec <_malloc_r>
 800a122:	1e06      	subs	r6, r0, #0
 800a124:	d109      	bne.n	800a13a <__ssputs_r+0x62>
 800a126:	230c      	movs	r3, #12
 800a128:	603b      	str	r3, [r7, #0]
 800a12a:	2340      	movs	r3, #64	; 0x40
 800a12c:	2001      	movs	r0, #1
 800a12e:	89a2      	ldrh	r2, [r4, #12]
 800a130:	4240      	negs	r0, r0
 800a132:	4313      	orrs	r3, r2
 800a134:	81a3      	strh	r3, [r4, #12]
 800a136:	b005      	add	sp, #20
 800a138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a13a:	9a02      	ldr	r2, [sp, #8]
 800a13c:	6921      	ldr	r1, [r4, #16]
 800a13e:	f7ff f9ea 	bl	8009516 <memcpy>
 800a142:	89a3      	ldrh	r3, [r4, #12]
 800a144:	4a14      	ldr	r2, [pc, #80]	; (800a198 <__ssputs_r+0xc0>)
 800a146:	401a      	ands	r2, r3
 800a148:	2380      	movs	r3, #128	; 0x80
 800a14a:	4313      	orrs	r3, r2
 800a14c:	81a3      	strh	r3, [r4, #12]
 800a14e:	9b02      	ldr	r3, [sp, #8]
 800a150:	6126      	str	r6, [r4, #16]
 800a152:	18f6      	adds	r6, r6, r3
 800a154:	6026      	str	r6, [r4, #0]
 800a156:	6165      	str	r5, [r4, #20]
 800a158:	9e01      	ldr	r6, [sp, #4]
 800a15a:	1aed      	subs	r5, r5, r3
 800a15c:	60a5      	str	r5, [r4, #8]
 800a15e:	9b01      	ldr	r3, [sp, #4]
 800a160:	429e      	cmp	r6, r3
 800a162:	d900      	bls.n	800a166 <__ssputs_r+0x8e>
 800a164:	9e01      	ldr	r6, [sp, #4]
 800a166:	0032      	movs	r2, r6
 800a168:	9903      	ldr	r1, [sp, #12]
 800a16a:	6820      	ldr	r0, [r4, #0]
 800a16c:	f000 f97c 	bl	800a468 <memmove>
 800a170:	68a3      	ldr	r3, [r4, #8]
 800a172:	2000      	movs	r0, #0
 800a174:	1b9b      	subs	r3, r3, r6
 800a176:	60a3      	str	r3, [r4, #8]
 800a178:	6823      	ldr	r3, [r4, #0]
 800a17a:	199e      	adds	r6, r3, r6
 800a17c:	6026      	str	r6, [r4, #0]
 800a17e:	e7da      	b.n	800a136 <__ssputs_r+0x5e>
 800a180:	002a      	movs	r2, r5
 800a182:	0038      	movs	r0, r7
 800a184:	f000 f994 	bl	800a4b0 <_realloc_r>
 800a188:	1e06      	subs	r6, r0, #0
 800a18a:	d1e0      	bne.n	800a14e <__ssputs_r+0x76>
 800a18c:	0038      	movs	r0, r7
 800a18e:	6921      	ldr	r1, [r4, #16]
 800a190:	f7ff fec0 	bl	8009f14 <_free_r>
 800a194:	e7c7      	b.n	800a126 <__ssputs_r+0x4e>
 800a196:	46c0      	nop			; (mov r8, r8)
 800a198:	fffffb7f 	.word	0xfffffb7f

0800a19c <_svfiprintf_r>:
 800a19c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a19e:	b0a1      	sub	sp, #132	; 0x84
 800a1a0:	9003      	str	r0, [sp, #12]
 800a1a2:	001d      	movs	r5, r3
 800a1a4:	898b      	ldrh	r3, [r1, #12]
 800a1a6:	000f      	movs	r7, r1
 800a1a8:	0016      	movs	r6, r2
 800a1aa:	061b      	lsls	r3, r3, #24
 800a1ac:	d511      	bpl.n	800a1d2 <_svfiprintf_r+0x36>
 800a1ae:	690b      	ldr	r3, [r1, #16]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d10e      	bne.n	800a1d2 <_svfiprintf_r+0x36>
 800a1b4:	2140      	movs	r1, #64	; 0x40
 800a1b6:	f7ff ff19 	bl	8009fec <_malloc_r>
 800a1ba:	6038      	str	r0, [r7, #0]
 800a1bc:	6138      	str	r0, [r7, #16]
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	d105      	bne.n	800a1ce <_svfiprintf_r+0x32>
 800a1c2:	230c      	movs	r3, #12
 800a1c4:	9a03      	ldr	r2, [sp, #12]
 800a1c6:	3801      	subs	r0, #1
 800a1c8:	6013      	str	r3, [r2, #0]
 800a1ca:	b021      	add	sp, #132	; 0x84
 800a1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1ce:	2340      	movs	r3, #64	; 0x40
 800a1d0:	617b      	str	r3, [r7, #20]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	ac08      	add	r4, sp, #32
 800a1d6:	6163      	str	r3, [r4, #20]
 800a1d8:	3320      	adds	r3, #32
 800a1da:	7663      	strb	r3, [r4, #25]
 800a1dc:	3310      	adds	r3, #16
 800a1de:	76a3      	strb	r3, [r4, #26]
 800a1e0:	9507      	str	r5, [sp, #28]
 800a1e2:	0035      	movs	r5, r6
 800a1e4:	782b      	ldrb	r3, [r5, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d001      	beq.n	800a1ee <_svfiprintf_r+0x52>
 800a1ea:	2b25      	cmp	r3, #37	; 0x25
 800a1ec:	d147      	bne.n	800a27e <_svfiprintf_r+0xe2>
 800a1ee:	1bab      	subs	r3, r5, r6
 800a1f0:	9305      	str	r3, [sp, #20]
 800a1f2:	42b5      	cmp	r5, r6
 800a1f4:	d00c      	beq.n	800a210 <_svfiprintf_r+0x74>
 800a1f6:	0032      	movs	r2, r6
 800a1f8:	0039      	movs	r1, r7
 800a1fa:	9803      	ldr	r0, [sp, #12]
 800a1fc:	f7ff ff6c 	bl	800a0d8 <__ssputs_r>
 800a200:	1c43      	adds	r3, r0, #1
 800a202:	d100      	bne.n	800a206 <_svfiprintf_r+0x6a>
 800a204:	e0ae      	b.n	800a364 <_svfiprintf_r+0x1c8>
 800a206:	6962      	ldr	r2, [r4, #20]
 800a208:	9b05      	ldr	r3, [sp, #20]
 800a20a:	4694      	mov	ip, r2
 800a20c:	4463      	add	r3, ip
 800a20e:	6163      	str	r3, [r4, #20]
 800a210:	782b      	ldrb	r3, [r5, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d100      	bne.n	800a218 <_svfiprintf_r+0x7c>
 800a216:	e0a5      	b.n	800a364 <_svfiprintf_r+0x1c8>
 800a218:	2201      	movs	r2, #1
 800a21a:	2300      	movs	r3, #0
 800a21c:	4252      	negs	r2, r2
 800a21e:	6062      	str	r2, [r4, #4]
 800a220:	a904      	add	r1, sp, #16
 800a222:	3254      	adds	r2, #84	; 0x54
 800a224:	1852      	adds	r2, r2, r1
 800a226:	1c6e      	adds	r6, r5, #1
 800a228:	6023      	str	r3, [r4, #0]
 800a22a:	60e3      	str	r3, [r4, #12]
 800a22c:	60a3      	str	r3, [r4, #8]
 800a22e:	7013      	strb	r3, [r2, #0]
 800a230:	65a3      	str	r3, [r4, #88]	; 0x58
 800a232:	2205      	movs	r2, #5
 800a234:	7831      	ldrb	r1, [r6, #0]
 800a236:	4854      	ldr	r0, [pc, #336]	; (800a388 <_svfiprintf_r+0x1ec>)
 800a238:	f7ff f962 	bl	8009500 <memchr>
 800a23c:	1c75      	adds	r5, r6, #1
 800a23e:	2800      	cmp	r0, #0
 800a240:	d11f      	bne.n	800a282 <_svfiprintf_r+0xe6>
 800a242:	6822      	ldr	r2, [r4, #0]
 800a244:	06d3      	lsls	r3, r2, #27
 800a246:	d504      	bpl.n	800a252 <_svfiprintf_r+0xb6>
 800a248:	2353      	movs	r3, #83	; 0x53
 800a24a:	a904      	add	r1, sp, #16
 800a24c:	185b      	adds	r3, r3, r1
 800a24e:	2120      	movs	r1, #32
 800a250:	7019      	strb	r1, [r3, #0]
 800a252:	0713      	lsls	r3, r2, #28
 800a254:	d504      	bpl.n	800a260 <_svfiprintf_r+0xc4>
 800a256:	2353      	movs	r3, #83	; 0x53
 800a258:	a904      	add	r1, sp, #16
 800a25a:	185b      	adds	r3, r3, r1
 800a25c:	212b      	movs	r1, #43	; 0x2b
 800a25e:	7019      	strb	r1, [r3, #0]
 800a260:	7833      	ldrb	r3, [r6, #0]
 800a262:	2b2a      	cmp	r3, #42	; 0x2a
 800a264:	d016      	beq.n	800a294 <_svfiprintf_r+0xf8>
 800a266:	0035      	movs	r5, r6
 800a268:	2100      	movs	r1, #0
 800a26a:	200a      	movs	r0, #10
 800a26c:	68e3      	ldr	r3, [r4, #12]
 800a26e:	782a      	ldrb	r2, [r5, #0]
 800a270:	1c6e      	adds	r6, r5, #1
 800a272:	3a30      	subs	r2, #48	; 0x30
 800a274:	2a09      	cmp	r2, #9
 800a276:	d94e      	bls.n	800a316 <_svfiprintf_r+0x17a>
 800a278:	2900      	cmp	r1, #0
 800a27a:	d111      	bne.n	800a2a0 <_svfiprintf_r+0x104>
 800a27c:	e017      	b.n	800a2ae <_svfiprintf_r+0x112>
 800a27e:	3501      	adds	r5, #1
 800a280:	e7b0      	b.n	800a1e4 <_svfiprintf_r+0x48>
 800a282:	4b41      	ldr	r3, [pc, #260]	; (800a388 <_svfiprintf_r+0x1ec>)
 800a284:	6822      	ldr	r2, [r4, #0]
 800a286:	1ac0      	subs	r0, r0, r3
 800a288:	2301      	movs	r3, #1
 800a28a:	4083      	lsls	r3, r0
 800a28c:	4313      	orrs	r3, r2
 800a28e:	002e      	movs	r6, r5
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	e7ce      	b.n	800a232 <_svfiprintf_r+0x96>
 800a294:	9b07      	ldr	r3, [sp, #28]
 800a296:	1d19      	adds	r1, r3, #4
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	9107      	str	r1, [sp, #28]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	db01      	blt.n	800a2a4 <_svfiprintf_r+0x108>
 800a2a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2a2:	e004      	b.n	800a2ae <_svfiprintf_r+0x112>
 800a2a4:	425b      	negs	r3, r3
 800a2a6:	60e3      	str	r3, [r4, #12]
 800a2a8:	2302      	movs	r3, #2
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	6023      	str	r3, [r4, #0]
 800a2ae:	782b      	ldrb	r3, [r5, #0]
 800a2b0:	2b2e      	cmp	r3, #46	; 0x2e
 800a2b2:	d10a      	bne.n	800a2ca <_svfiprintf_r+0x12e>
 800a2b4:	786b      	ldrb	r3, [r5, #1]
 800a2b6:	2b2a      	cmp	r3, #42	; 0x2a
 800a2b8:	d135      	bne.n	800a326 <_svfiprintf_r+0x18a>
 800a2ba:	9b07      	ldr	r3, [sp, #28]
 800a2bc:	3502      	adds	r5, #2
 800a2be:	1d1a      	adds	r2, r3, #4
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	9207      	str	r2, [sp, #28]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	db2b      	blt.n	800a320 <_svfiprintf_r+0x184>
 800a2c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ca:	4e30      	ldr	r6, [pc, #192]	; (800a38c <_svfiprintf_r+0x1f0>)
 800a2cc:	2203      	movs	r2, #3
 800a2ce:	0030      	movs	r0, r6
 800a2d0:	7829      	ldrb	r1, [r5, #0]
 800a2d2:	f7ff f915 	bl	8009500 <memchr>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	d006      	beq.n	800a2e8 <_svfiprintf_r+0x14c>
 800a2da:	2340      	movs	r3, #64	; 0x40
 800a2dc:	1b80      	subs	r0, r0, r6
 800a2de:	4083      	lsls	r3, r0
 800a2e0:	6822      	ldr	r2, [r4, #0]
 800a2e2:	3501      	adds	r5, #1
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	6023      	str	r3, [r4, #0]
 800a2e8:	7829      	ldrb	r1, [r5, #0]
 800a2ea:	2206      	movs	r2, #6
 800a2ec:	4828      	ldr	r0, [pc, #160]	; (800a390 <_svfiprintf_r+0x1f4>)
 800a2ee:	1c6e      	adds	r6, r5, #1
 800a2f0:	7621      	strb	r1, [r4, #24]
 800a2f2:	f7ff f905 	bl	8009500 <memchr>
 800a2f6:	2800      	cmp	r0, #0
 800a2f8:	d03c      	beq.n	800a374 <_svfiprintf_r+0x1d8>
 800a2fa:	4b26      	ldr	r3, [pc, #152]	; (800a394 <_svfiprintf_r+0x1f8>)
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d125      	bne.n	800a34c <_svfiprintf_r+0x1b0>
 800a300:	2207      	movs	r2, #7
 800a302:	9b07      	ldr	r3, [sp, #28]
 800a304:	3307      	adds	r3, #7
 800a306:	4393      	bics	r3, r2
 800a308:	3308      	adds	r3, #8
 800a30a:	9307      	str	r3, [sp, #28]
 800a30c:	6963      	ldr	r3, [r4, #20]
 800a30e:	9a04      	ldr	r2, [sp, #16]
 800a310:	189b      	adds	r3, r3, r2
 800a312:	6163      	str	r3, [r4, #20]
 800a314:	e765      	b.n	800a1e2 <_svfiprintf_r+0x46>
 800a316:	4343      	muls	r3, r0
 800a318:	0035      	movs	r5, r6
 800a31a:	2101      	movs	r1, #1
 800a31c:	189b      	adds	r3, r3, r2
 800a31e:	e7a6      	b.n	800a26e <_svfiprintf_r+0xd2>
 800a320:	2301      	movs	r3, #1
 800a322:	425b      	negs	r3, r3
 800a324:	e7d0      	b.n	800a2c8 <_svfiprintf_r+0x12c>
 800a326:	2300      	movs	r3, #0
 800a328:	200a      	movs	r0, #10
 800a32a:	001a      	movs	r2, r3
 800a32c:	3501      	adds	r5, #1
 800a32e:	6063      	str	r3, [r4, #4]
 800a330:	7829      	ldrb	r1, [r5, #0]
 800a332:	1c6e      	adds	r6, r5, #1
 800a334:	3930      	subs	r1, #48	; 0x30
 800a336:	2909      	cmp	r1, #9
 800a338:	d903      	bls.n	800a342 <_svfiprintf_r+0x1a6>
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d0c5      	beq.n	800a2ca <_svfiprintf_r+0x12e>
 800a33e:	9209      	str	r2, [sp, #36]	; 0x24
 800a340:	e7c3      	b.n	800a2ca <_svfiprintf_r+0x12e>
 800a342:	4342      	muls	r2, r0
 800a344:	0035      	movs	r5, r6
 800a346:	2301      	movs	r3, #1
 800a348:	1852      	adds	r2, r2, r1
 800a34a:	e7f1      	b.n	800a330 <_svfiprintf_r+0x194>
 800a34c:	ab07      	add	r3, sp, #28
 800a34e:	9300      	str	r3, [sp, #0]
 800a350:	003a      	movs	r2, r7
 800a352:	0021      	movs	r1, r4
 800a354:	4b10      	ldr	r3, [pc, #64]	; (800a398 <_svfiprintf_r+0x1fc>)
 800a356:	9803      	ldr	r0, [sp, #12]
 800a358:	f7fc f9e2 	bl	8006720 <_printf_float>
 800a35c:	9004      	str	r0, [sp, #16]
 800a35e:	9b04      	ldr	r3, [sp, #16]
 800a360:	3301      	adds	r3, #1
 800a362:	d1d3      	bne.n	800a30c <_svfiprintf_r+0x170>
 800a364:	89bb      	ldrh	r3, [r7, #12]
 800a366:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a368:	065b      	lsls	r3, r3, #25
 800a36a:	d400      	bmi.n	800a36e <_svfiprintf_r+0x1d2>
 800a36c:	e72d      	b.n	800a1ca <_svfiprintf_r+0x2e>
 800a36e:	2001      	movs	r0, #1
 800a370:	4240      	negs	r0, r0
 800a372:	e72a      	b.n	800a1ca <_svfiprintf_r+0x2e>
 800a374:	ab07      	add	r3, sp, #28
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	003a      	movs	r2, r7
 800a37a:	0021      	movs	r1, r4
 800a37c:	4b06      	ldr	r3, [pc, #24]	; (800a398 <_svfiprintf_r+0x1fc>)
 800a37e:	9803      	ldr	r0, [sp, #12]
 800a380:	f7fc fc80 	bl	8006c84 <_printf_i>
 800a384:	e7ea      	b.n	800a35c <_svfiprintf_r+0x1c0>
 800a386:	46c0      	nop			; (mov r8, r8)
 800a388:	0800b554 	.word	0x0800b554
 800a38c:	0800b55a 	.word	0x0800b55a
 800a390:	0800b55e 	.word	0x0800b55e
 800a394:	08006721 	.word	0x08006721
 800a398:	0800a0d9 	.word	0x0800a0d9

0800a39c <nan>:
 800a39c:	2000      	movs	r0, #0
 800a39e:	4901      	ldr	r1, [pc, #4]	; (800a3a4 <nan+0x8>)
 800a3a0:	4770      	bx	lr
 800a3a2:	46c0      	nop			; (mov r8, r8)
 800a3a4:	7ff80000 	.word	0x7ff80000

0800a3a8 <_sbrk_r>:
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	b570      	push	{r4, r5, r6, lr}
 800a3ac:	4d06      	ldr	r5, [pc, #24]	; (800a3c8 <_sbrk_r+0x20>)
 800a3ae:	0004      	movs	r4, r0
 800a3b0:	0008      	movs	r0, r1
 800a3b2:	602b      	str	r3, [r5, #0]
 800a3b4:	f7f9 fc82 	bl	8003cbc <_sbrk>
 800a3b8:	1c43      	adds	r3, r0, #1
 800a3ba:	d103      	bne.n	800a3c4 <_sbrk_r+0x1c>
 800a3bc:	682b      	ldr	r3, [r5, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d000      	beq.n	800a3c4 <_sbrk_r+0x1c>
 800a3c2:	6023      	str	r3, [r4, #0]
 800a3c4:	bd70      	pop	{r4, r5, r6, pc}
 800a3c6:	46c0      	nop			; (mov r8, r8)
 800a3c8:	20000470 	.word	0x20000470

0800a3cc <strncmp>:
 800a3cc:	b530      	push	{r4, r5, lr}
 800a3ce:	0005      	movs	r5, r0
 800a3d0:	1e10      	subs	r0, r2, #0
 800a3d2:	d008      	beq.n	800a3e6 <strncmp+0x1a>
 800a3d4:	2400      	movs	r4, #0
 800a3d6:	3a01      	subs	r2, #1
 800a3d8:	5d2b      	ldrb	r3, [r5, r4]
 800a3da:	5d08      	ldrb	r0, [r1, r4]
 800a3dc:	4283      	cmp	r3, r0
 800a3de:	d101      	bne.n	800a3e4 <strncmp+0x18>
 800a3e0:	4294      	cmp	r4, r2
 800a3e2:	d101      	bne.n	800a3e8 <strncmp+0x1c>
 800a3e4:	1a18      	subs	r0, r3, r0
 800a3e6:	bd30      	pop	{r4, r5, pc}
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d1f4      	bne.n	800a3d8 <strncmp+0xc>
 800a3ee:	e7f9      	b.n	800a3e4 <strncmp+0x18>

0800a3f0 <__ascii_wctomb>:
 800a3f0:	0003      	movs	r3, r0
 800a3f2:	1e08      	subs	r0, r1, #0
 800a3f4:	d005      	beq.n	800a402 <__ascii_wctomb+0x12>
 800a3f6:	2aff      	cmp	r2, #255	; 0xff
 800a3f8:	d904      	bls.n	800a404 <__ascii_wctomb+0x14>
 800a3fa:	228a      	movs	r2, #138	; 0x8a
 800a3fc:	2001      	movs	r0, #1
 800a3fe:	601a      	str	r2, [r3, #0]
 800a400:	4240      	negs	r0, r0
 800a402:	4770      	bx	lr
 800a404:	2001      	movs	r0, #1
 800a406:	700a      	strb	r2, [r1, #0]
 800a408:	e7fb      	b.n	800a402 <__ascii_wctomb+0x12>
	...

0800a40c <__assert_func>:
 800a40c:	b530      	push	{r4, r5, lr}
 800a40e:	0014      	movs	r4, r2
 800a410:	001a      	movs	r2, r3
 800a412:	4b09      	ldr	r3, [pc, #36]	; (800a438 <__assert_func+0x2c>)
 800a414:	0005      	movs	r5, r0
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	b085      	sub	sp, #20
 800a41a:	68d8      	ldr	r0, [r3, #12]
 800a41c:	4b07      	ldr	r3, [pc, #28]	; (800a43c <__assert_func+0x30>)
 800a41e:	2c00      	cmp	r4, #0
 800a420:	d101      	bne.n	800a426 <__assert_func+0x1a>
 800a422:	4b07      	ldr	r3, [pc, #28]	; (800a440 <__assert_func+0x34>)
 800a424:	001c      	movs	r4, r3
 800a426:	9301      	str	r3, [sp, #4]
 800a428:	9100      	str	r1, [sp, #0]
 800a42a:	002b      	movs	r3, r5
 800a42c:	4905      	ldr	r1, [pc, #20]	; (800a444 <__assert_func+0x38>)
 800a42e:	9402      	str	r4, [sp, #8]
 800a430:	f000 f80a 	bl	800a448 <fiprintf>
 800a434:	f000 fa9a 	bl	800a96c <abort>
 800a438:	20000004 	.word	0x20000004
 800a43c:	0800b565 	.word	0x0800b565
 800a440:	0800b5a0 	.word	0x0800b5a0
 800a444:	0800b572 	.word	0x0800b572

0800a448 <fiprintf>:
 800a448:	b40e      	push	{r1, r2, r3}
 800a44a:	b503      	push	{r0, r1, lr}
 800a44c:	0001      	movs	r1, r0
 800a44e:	ab03      	add	r3, sp, #12
 800a450:	4804      	ldr	r0, [pc, #16]	; (800a464 <fiprintf+0x1c>)
 800a452:	cb04      	ldmia	r3!, {r2}
 800a454:	6800      	ldr	r0, [r0, #0]
 800a456:	9301      	str	r3, [sp, #4]
 800a458:	f000 f880 	bl	800a55c <_vfiprintf_r>
 800a45c:	b002      	add	sp, #8
 800a45e:	bc08      	pop	{r3}
 800a460:	b003      	add	sp, #12
 800a462:	4718      	bx	r3
 800a464:	20000004 	.word	0x20000004

0800a468 <memmove>:
 800a468:	b510      	push	{r4, lr}
 800a46a:	4288      	cmp	r0, r1
 800a46c:	d902      	bls.n	800a474 <memmove+0xc>
 800a46e:	188b      	adds	r3, r1, r2
 800a470:	4298      	cmp	r0, r3
 800a472:	d303      	bcc.n	800a47c <memmove+0x14>
 800a474:	2300      	movs	r3, #0
 800a476:	e007      	b.n	800a488 <memmove+0x20>
 800a478:	5c8b      	ldrb	r3, [r1, r2]
 800a47a:	5483      	strb	r3, [r0, r2]
 800a47c:	3a01      	subs	r2, #1
 800a47e:	d2fb      	bcs.n	800a478 <memmove+0x10>
 800a480:	bd10      	pop	{r4, pc}
 800a482:	5ccc      	ldrb	r4, [r1, r3]
 800a484:	54c4      	strb	r4, [r0, r3]
 800a486:	3301      	adds	r3, #1
 800a488:	429a      	cmp	r2, r3
 800a48a:	d1fa      	bne.n	800a482 <memmove+0x1a>
 800a48c:	e7f8      	b.n	800a480 <memmove+0x18>
	...

0800a490 <__malloc_lock>:
 800a490:	b510      	push	{r4, lr}
 800a492:	4802      	ldr	r0, [pc, #8]	; (800a49c <__malloc_lock+0xc>)
 800a494:	f000 fc41 	bl	800ad1a <__retarget_lock_acquire_recursive>
 800a498:	bd10      	pop	{r4, pc}
 800a49a:	46c0      	nop			; (mov r8, r8)
 800a49c:	20000474 	.word	0x20000474

0800a4a0 <__malloc_unlock>:
 800a4a0:	b510      	push	{r4, lr}
 800a4a2:	4802      	ldr	r0, [pc, #8]	; (800a4ac <__malloc_unlock+0xc>)
 800a4a4:	f000 fc3a 	bl	800ad1c <__retarget_lock_release_recursive>
 800a4a8:	bd10      	pop	{r4, pc}
 800a4aa:	46c0      	nop			; (mov r8, r8)
 800a4ac:	20000474 	.word	0x20000474

0800a4b0 <_realloc_r>:
 800a4b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4b2:	0007      	movs	r7, r0
 800a4b4:	000e      	movs	r6, r1
 800a4b6:	0014      	movs	r4, r2
 800a4b8:	2900      	cmp	r1, #0
 800a4ba:	d105      	bne.n	800a4c8 <_realloc_r+0x18>
 800a4bc:	0011      	movs	r1, r2
 800a4be:	f7ff fd95 	bl	8009fec <_malloc_r>
 800a4c2:	0005      	movs	r5, r0
 800a4c4:	0028      	movs	r0, r5
 800a4c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a4c8:	2a00      	cmp	r2, #0
 800a4ca:	d103      	bne.n	800a4d4 <_realloc_r+0x24>
 800a4cc:	f7ff fd22 	bl	8009f14 <_free_r>
 800a4d0:	0025      	movs	r5, r4
 800a4d2:	e7f7      	b.n	800a4c4 <_realloc_r+0x14>
 800a4d4:	f000 fc90 	bl	800adf8 <_malloc_usable_size_r>
 800a4d8:	9001      	str	r0, [sp, #4]
 800a4da:	4284      	cmp	r4, r0
 800a4dc:	d803      	bhi.n	800a4e6 <_realloc_r+0x36>
 800a4de:	0035      	movs	r5, r6
 800a4e0:	0843      	lsrs	r3, r0, #1
 800a4e2:	42a3      	cmp	r3, r4
 800a4e4:	d3ee      	bcc.n	800a4c4 <_realloc_r+0x14>
 800a4e6:	0021      	movs	r1, r4
 800a4e8:	0038      	movs	r0, r7
 800a4ea:	f7ff fd7f 	bl	8009fec <_malloc_r>
 800a4ee:	1e05      	subs	r5, r0, #0
 800a4f0:	d0e8      	beq.n	800a4c4 <_realloc_r+0x14>
 800a4f2:	9b01      	ldr	r3, [sp, #4]
 800a4f4:	0022      	movs	r2, r4
 800a4f6:	429c      	cmp	r4, r3
 800a4f8:	d900      	bls.n	800a4fc <_realloc_r+0x4c>
 800a4fa:	001a      	movs	r2, r3
 800a4fc:	0031      	movs	r1, r6
 800a4fe:	0028      	movs	r0, r5
 800a500:	f7ff f809 	bl	8009516 <memcpy>
 800a504:	0031      	movs	r1, r6
 800a506:	0038      	movs	r0, r7
 800a508:	f7ff fd04 	bl	8009f14 <_free_r>
 800a50c:	e7da      	b.n	800a4c4 <_realloc_r+0x14>

0800a50e <__sfputc_r>:
 800a50e:	6893      	ldr	r3, [r2, #8]
 800a510:	b510      	push	{r4, lr}
 800a512:	3b01      	subs	r3, #1
 800a514:	6093      	str	r3, [r2, #8]
 800a516:	2b00      	cmp	r3, #0
 800a518:	da04      	bge.n	800a524 <__sfputc_r+0x16>
 800a51a:	6994      	ldr	r4, [r2, #24]
 800a51c:	42a3      	cmp	r3, r4
 800a51e:	db07      	blt.n	800a530 <__sfputc_r+0x22>
 800a520:	290a      	cmp	r1, #10
 800a522:	d005      	beq.n	800a530 <__sfputc_r+0x22>
 800a524:	6813      	ldr	r3, [r2, #0]
 800a526:	1c58      	adds	r0, r3, #1
 800a528:	6010      	str	r0, [r2, #0]
 800a52a:	7019      	strb	r1, [r3, #0]
 800a52c:	0008      	movs	r0, r1
 800a52e:	bd10      	pop	{r4, pc}
 800a530:	f000 f94e 	bl	800a7d0 <__swbuf_r>
 800a534:	0001      	movs	r1, r0
 800a536:	e7f9      	b.n	800a52c <__sfputc_r+0x1e>

0800a538 <__sfputs_r>:
 800a538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a53a:	0006      	movs	r6, r0
 800a53c:	000f      	movs	r7, r1
 800a53e:	0014      	movs	r4, r2
 800a540:	18d5      	adds	r5, r2, r3
 800a542:	42ac      	cmp	r4, r5
 800a544:	d101      	bne.n	800a54a <__sfputs_r+0x12>
 800a546:	2000      	movs	r0, #0
 800a548:	e007      	b.n	800a55a <__sfputs_r+0x22>
 800a54a:	7821      	ldrb	r1, [r4, #0]
 800a54c:	003a      	movs	r2, r7
 800a54e:	0030      	movs	r0, r6
 800a550:	f7ff ffdd 	bl	800a50e <__sfputc_r>
 800a554:	3401      	adds	r4, #1
 800a556:	1c43      	adds	r3, r0, #1
 800a558:	d1f3      	bne.n	800a542 <__sfputs_r+0xa>
 800a55a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a55c <_vfiprintf_r>:
 800a55c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a55e:	b0a1      	sub	sp, #132	; 0x84
 800a560:	0006      	movs	r6, r0
 800a562:	000c      	movs	r4, r1
 800a564:	001f      	movs	r7, r3
 800a566:	9203      	str	r2, [sp, #12]
 800a568:	2800      	cmp	r0, #0
 800a56a:	d004      	beq.n	800a576 <_vfiprintf_r+0x1a>
 800a56c:	6983      	ldr	r3, [r0, #24]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d101      	bne.n	800a576 <_vfiprintf_r+0x1a>
 800a572:	f000 fb31 	bl	800abd8 <__sinit>
 800a576:	4b8e      	ldr	r3, [pc, #568]	; (800a7b0 <_vfiprintf_r+0x254>)
 800a578:	429c      	cmp	r4, r3
 800a57a:	d11c      	bne.n	800a5b6 <_vfiprintf_r+0x5a>
 800a57c:	6874      	ldr	r4, [r6, #4]
 800a57e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a580:	07db      	lsls	r3, r3, #31
 800a582:	d405      	bmi.n	800a590 <_vfiprintf_r+0x34>
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	059b      	lsls	r3, r3, #22
 800a588:	d402      	bmi.n	800a590 <_vfiprintf_r+0x34>
 800a58a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a58c:	f000 fbc5 	bl	800ad1a <__retarget_lock_acquire_recursive>
 800a590:	89a3      	ldrh	r3, [r4, #12]
 800a592:	071b      	lsls	r3, r3, #28
 800a594:	d502      	bpl.n	800a59c <_vfiprintf_r+0x40>
 800a596:	6923      	ldr	r3, [r4, #16]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d11d      	bne.n	800a5d8 <_vfiprintf_r+0x7c>
 800a59c:	0021      	movs	r1, r4
 800a59e:	0030      	movs	r0, r6
 800a5a0:	f000 f96c 	bl	800a87c <__swsetup_r>
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	d017      	beq.n	800a5d8 <_vfiprintf_r+0x7c>
 800a5a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5aa:	07db      	lsls	r3, r3, #31
 800a5ac:	d50d      	bpl.n	800a5ca <_vfiprintf_r+0x6e>
 800a5ae:	2001      	movs	r0, #1
 800a5b0:	4240      	negs	r0, r0
 800a5b2:	b021      	add	sp, #132	; 0x84
 800a5b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5b6:	4b7f      	ldr	r3, [pc, #508]	; (800a7b4 <_vfiprintf_r+0x258>)
 800a5b8:	429c      	cmp	r4, r3
 800a5ba:	d101      	bne.n	800a5c0 <_vfiprintf_r+0x64>
 800a5bc:	68b4      	ldr	r4, [r6, #8]
 800a5be:	e7de      	b.n	800a57e <_vfiprintf_r+0x22>
 800a5c0:	4b7d      	ldr	r3, [pc, #500]	; (800a7b8 <_vfiprintf_r+0x25c>)
 800a5c2:	429c      	cmp	r4, r3
 800a5c4:	d1db      	bne.n	800a57e <_vfiprintf_r+0x22>
 800a5c6:	68f4      	ldr	r4, [r6, #12]
 800a5c8:	e7d9      	b.n	800a57e <_vfiprintf_r+0x22>
 800a5ca:	89a3      	ldrh	r3, [r4, #12]
 800a5cc:	059b      	lsls	r3, r3, #22
 800a5ce:	d4ee      	bmi.n	800a5ae <_vfiprintf_r+0x52>
 800a5d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5d2:	f000 fba3 	bl	800ad1c <__retarget_lock_release_recursive>
 800a5d6:	e7ea      	b.n	800a5ae <_vfiprintf_r+0x52>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	ad08      	add	r5, sp, #32
 800a5dc:	616b      	str	r3, [r5, #20]
 800a5de:	3320      	adds	r3, #32
 800a5e0:	766b      	strb	r3, [r5, #25]
 800a5e2:	3310      	adds	r3, #16
 800a5e4:	76ab      	strb	r3, [r5, #26]
 800a5e6:	9707      	str	r7, [sp, #28]
 800a5e8:	9f03      	ldr	r7, [sp, #12]
 800a5ea:	783b      	ldrb	r3, [r7, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d001      	beq.n	800a5f4 <_vfiprintf_r+0x98>
 800a5f0:	2b25      	cmp	r3, #37	; 0x25
 800a5f2:	d14e      	bne.n	800a692 <_vfiprintf_r+0x136>
 800a5f4:	9b03      	ldr	r3, [sp, #12]
 800a5f6:	1afb      	subs	r3, r7, r3
 800a5f8:	9305      	str	r3, [sp, #20]
 800a5fa:	9b03      	ldr	r3, [sp, #12]
 800a5fc:	429f      	cmp	r7, r3
 800a5fe:	d00d      	beq.n	800a61c <_vfiprintf_r+0xc0>
 800a600:	9b05      	ldr	r3, [sp, #20]
 800a602:	0021      	movs	r1, r4
 800a604:	0030      	movs	r0, r6
 800a606:	9a03      	ldr	r2, [sp, #12]
 800a608:	f7ff ff96 	bl	800a538 <__sfputs_r>
 800a60c:	1c43      	adds	r3, r0, #1
 800a60e:	d100      	bne.n	800a612 <_vfiprintf_r+0xb6>
 800a610:	e0b5      	b.n	800a77e <_vfiprintf_r+0x222>
 800a612:	696a      	ldr	r2, [r5, #20]
 800a614:	9b05      	ldr	r3, [sp, #20]
 800a616:	4694      	mov	ip, r2
 800a618:	4463      	add	r3, ip
 800a61a:	616b      	str	r3, [r5, #20]
 800a61c:	783b      	ldrb	r3, [r7, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d100      	bne.n	800a624 <_vfiprintf_r+0xc8>
 800a622:	e0ac      	b.n	800a77e <_vfiprintf_r+0x222>
 800a624:	2201      	movs	r2, #1
 800a626:	1c7b      	adds	r3, r7, #1
 800a628:	9303      	str	r3, [sp, #12]
 800a62a:	2300      	movs	r3, #0
 800a62c:	4252      	negs	r2, r2
 800a62e:	606a      	str	r2, [r5, #4]
 800a630:	a904      	add	r1, sp, #16
 800a632:	3254      	adds	r2, #84	; 0x54
 800a634:	1852      	adds	r2, r2, r1
 800a636:	602b      	str	r3, [r5, #0]
 800a638:	60eb      	str	r3, [r5, #12]
 800a63a:	60ab      	str	r3, [r5, #8]
 800a63c:	7013      	strb	r3, [r2, #0]
 800a63e:	65ab      	str	r3, [r5, #88]	; 0x58
 800a640:	9b03      	ldr	r3, [sp, #12]
 800a642:	2205      	movs	r2, #5
 800a644:	7819      	ldrb	r1, [r3, #0]
 800a646:	485d      	ldr	r0, [pc, #372]	; (800a7bc <_vfiprintf_r+0x260>)
 800a648:	f7fe ff5a 	bl	8009500 <memchr>
 800a64c:	9b03      	ldr	r3, [sp, #12]
 800a64e:	1c5f      	adds	r7, r3, #1
 800a650:	2800      	cmp	r0, #0
 800a652:	d120      	bne.n	800a696 <_vfiprintf_r+0x13a>
 800a654:	682a      	ldr	r2, [r5, #0]
 800a656:	06d3      	lsls	r3, r2, #27
 800a658:	d504      	bpl.n	800a664 <_vfiprintf_r+0x108>
 800a65a:	2353      	movs	r3, #83	; 0x53
 800a65c:	a904      	add	r1, sp, #16
 800a65e:	185b      	adds	r3, r3, r1
 800a660:	2120      	movs	r1, #32
 800a662:	7019      	strb	r1, [r3, #0]
 800a664:	0713      	lsls	r3, r2, #28
 800a666:	d504      	bpl.n	800a672 <_vfiprintf_r+0x116>
 800a668:	2353      	movs	r3, #83	; 0x53
 800a66a:	a904      	add	r1, sp, #16
 800a66c:	185b      	adds	r3, r3, r1
 800a66e:	212b      	movs	r1, #43	; 0x2b
 800a670:	7019      	strb	r1, [r3, #0]
 800a672:	9b03      	ldr	r3, [sp, #12]
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	2b2a      	cmp	r3, #42	; 0x2a
 800a678:	d016      	beq.n	800a6a8 <_vfiprintf_r+0x14c>
 800a67a:	2100      	movs	r1, #0
 800a67c:	68eb      	ldr	r3, [r5, #12]
 800a67e:	9f03      	ldr	r7, [sp, #12]
 800a680:	783a      	ldrb	r2, [r7, #0]
 800a682:	1c78      	adds	r0, r7, #1
 800a684:	3a30      	subs	r2, #48	; 0x30
 800a686:	4684      	mov	ip, r0
 800a688:	2a09      	cmp	r2, #9
 800a68a:	d94f      	bls.n	800a72c <_vfiprintf_r+0x1d0>
 800a68c:	2900      	cmp	r1, #0
 800a68e:	d111      	bne.n	800a6b4 <_vfiprintf_r+0x158>
 800a690:	e017      	b.n	800a6c2 <_vfiprintf_r+0x166>
 800a692:	3701      	adds	r7, #1
 800a694:	e7a9      	b.n	800a5ea <_vfiprintf_r+0x8e>
 800a696:	4b49      	ldr	r3, [pc, #292]	; (800a7bc <_vfiprintf_r+0x260>)
 800a698:	682a      	ldr	r2, [r5, #0]
 800a69a:	1ac0      	subs	r0, r0, r3
 800a69c:	2301      	movs	r3, #1
 800a69e:	4083      	lsls	r3, r0
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	602b      	str	r3, [r5, #0]
 800a6a4:	9703      	str	r7, [sp, #12]
 800a6a6:	e7cb      	b.n	800a640 <_vfiprintf_r+0xe4>
 800a6a8:	9b07      	ldr	r3, [sp, #28]
 800a6aa:	1d19      	adds	r1, r3, #4
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	9107      	str	r1, [sp, #28]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	db01      	blt.n	800a6b8 <_vfiprintf_r+0x15c>
 800a6b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6b6:	e004      	b.n	800a6c2 <_vfiprintf_r+0x166>
 800a6b8:	425b      	negs	r3, r3
 800a6ba:	60eb      	str	r3, [r5, #12]
 800a6bc:	2302      	movs	r3, #2
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	602b      	str	r3, [r5, #0]
 800a6c2:	783b      	ldrb	r3, [r7, #0]
 800a6c4:	2b2e      	cmp	r3, #46	; 0x2e
 800a6c6:	d10a      	bne.n	800a6de <_vfiprintf_r+0x182>
 800a6c8:	787b      	ldrb	r3, [r7, #1]
 800a6ca:	2b2a      	cmp	r3, #42	; 0x2a
 800a6cc:	d137      	bne.n	800a73e <_vfiprintf_r+0x1e2>
 800a6ce:	9b07      	ldr	r3, [sp, #28]
 800a6d0:	3702      	adds	r7, #2
 800a6d2:	1d1a      	adds	r2, r3, #4
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	9207      	str	r2, [sp, #28]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	db2d      	blt.n	800a738 <_vfiprintf_r+0x1dc>
 800a6dc:	9309      	str	r3, [sp, #36]	; 0x24
 800a6de:	2203      	movs	r2, #3
 800a6e0:	7839      	ldrb	r1, [r7, #0]
 800a6e2:	4837      	ldr	r0, [pc, #220]	; (800a7c0 <_vfiprintf_r+0x264>)
 800a6e4:	f7fe ff0c 	bl	8009500 <memchr>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	d007      	beq.n	800a6fc <_vfiprintf_r+0x1a0>
 800a6ec:	4b34      	ldr	r3, [pc, #208]	; (800a7c0 <_vfiprintf_r+0x264>)
 800a6ee:	682a      	ldr	r2, [r5, #0]
 800a6f0:	1ac0      	subs	r0, r0, r3
 800a6f2:	2340      	movs	r3, #64	; 0x40
 800a6f4:	4083      	lsls	r3, r0
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	3701      	adds	r7, #1
 800a6fa:	602b      	str	r3, [r5, #0]
 800a6fc:	7839      	ldrb	r1, [r7, #0]
 800a6fe:	1c7b      	adds	r3, r7, #1
 800a700:	2206      	movs	r2, #6
 800a702:	4830      	ldr	r0, [pc, #192]	; (800a7c4 <_vfiprintf_r+0x268>)
 800a704:	9303      	str	r3, [sp, #12]
 800a706:	7629      	strb	r1, [r5, #24]
 800a708:	f7fe fefa 	bl	8009500 <memchr>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	d045      	beq.n	800a79c <_vfiprintf_r+0x240>
 800a710:	4b2d      	ldr	r3, [pc, #180]	; (800a7c8 <_vfiprintf_r+0x26c>)
 800a712:	2b00      	cmp	r3, #0
 800a714:	d127      	bne.n	800a766 <_vfiprintf_r+0x20a>
 800a716:	2207      	movs	r2, #7
 800a718:	9b07      	ldr	r3, [sp, #28]
 800a71a:	3307      	adds	r3, #7
 800a71c:	4393      	bics	r3, r2
 800a71e:	3308      	adds	r3, #8
 800a720:	9307      	str	r3, [sp, #28]
 800a722:	696b      	ldr	r3, [r5, #20]
 800a724:	9a04      	ldr	r2, [sp, #16]
 800a726:	189b      	adds	r3, r3, r2
 800a728:	616b      	str	r3, [r5, #20]
 800a72a:	e75d      	b.n	800a5e8 <_vfiprintf_r+0x8c>
 800a72c:	210a      	movs	r1, #10
 800a72e:	434b      	muls	r3, r1
 800a730:	4667      	mov	r7, ip
 800a732:	189b      	adds	r3, r3, r2
 800a734:	3909      	subs	r1, #9
 800a736:	e7a3      	b.n	800a680 <_vfiprintf_r+0x124>
 800a738:	2301      	movs	r3, #1
 800a73a:	425b      	negs	r3, r3
 800a73c:	e7ce      	b.n	800a6dc <_vfiprintf_r+0x180>
 800a73e:	2300      	movs	r3, #0
 800a740:	001a      	movs	r2, r3
 800a742:	3701      	adds	r7, #1
 800a744:	606b      	str	r3, [r5, #4]
 800a746:	7839      	ldrb	r1, [r7, #0]
 800a748:	1c78      	adds	r0, r7, #1
 800a74a:	3930      	subs	r1, #48	; 0x30
 800a74c:	4684      	mov	ip, r0
 800a74e:	2909      	cmp	r1, #9
 800a750:	d903      	bls.n	800a75a <_vfiprintf_r+0x1fe>
 800a752:	2b00      	cmp	r3, #0
 800a754:	d0c3      	beq.n	800a6de <_vfiprintf_r+0x182>
 800a756:	9209      	str	r2, [sp, #36]	; 0x24
 800a758:	e7c1      	b.n	800a6de <_vfiprintf_r+0x182>
 800a75a:	230a      	movs	r3, #10
 800a75c:	435a      	muls	r2, r3
 800a75e:	4667      	mov	r7, ip
 800a760:	1852      	adds	r2, r2, r1
 800a762:	3b09      	subs	r3, #9
 800a764:	e7ef      	b.n	800a746 <_vfiprintf_r+0x1ea>
 800a766:	ab07      	add	r3, sp, #28
 800a768:	9300      	str	r3, [sp, #0]
 800a76a:	0022      	movs	r2, r4
 800a76c:	0029      	movs	r1, r5
 800a76e:	0030      	movs	r0, r6
 800a770:	4b16      	ldr	r3, [pc, #88]	; (800a7cc <_vfiprintf_r+0x270>)
 800a772:	f7fb ffd5 	bl	8006720 <_printf_float>
 800a776:	9004      	str	r0, [sp, #16]
 800a778:	9b04      	ldr	r3, [sp, #16]
 800a77a:	3301      	adds	r3, #1
 800a77c:	d1d1      	bne.n	800a722 <_vfiprintf_r+0x1c6>
 800a77e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a780:	07db      	lsls	r3, r3, #31
 800a782:	d405      	bmi.n	800a790 <_vfiprintf_r+0x234>
 800a784:	89a3      	ldrh	r3, [r4, #12]
 800a786:	059b      	lsls	r3, r3, #22
 800a788:	d402      	bmi.n	800a790 <_vfiprintf_r+0x234>
 800a78a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a78c:	f000 fac6 	bl	800ad1c <__retarget_lock_release_recursive>
 800a790:	89a3      	ldrh	r3, [r4, #12]
 800a792:	065b      	lsls	r3, r3, #25
 800a794:	d500      	bpl.n	800a798 <_vfiprintf_r+0x23c>
 800a796:	e70a      	b.n	800a5ae <_vfiprintf_r+0x52>
 800a798:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a79a:	e70a      	b.n	800a5b2 <_vfiprintf_r+0x56>
 800a79c:	ab07      	add	r3, sp, #28
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	0022      	movs	r2, r4
 800a7a2:	0029      	movs	r1, r5
 800a7a4:	0030      	movs	r0, r6
 800a7a6:	4b09      	ldr	r3, [pc, #36]	; (800a7cc <_vfiprintf_r+0x270>)
 800a7a8:	f7fc fa6c 	bl	8006c84 <_printf_i>
 800a7ac:	e7e3      	b.n	800a776 <_vfiprintf_r+0x21a>
 800a7ae:	46c0      	nop			; (mov r8, r8)
 800a7b0:	0800b5c4 	.word	0x0800b5c4
 800a7b4:	0800b5e4 	.word	0x0800b5e4
 800a7b8:	0800b5a4 	.word	0x0800b5a4
 800a7bc:	0800b554 	.word	0x0800b554
 800a7c0:	0800b55a 	.word	0x0800b55a
 800a7c4:	0800b55e 	.word	0x0800b55e
 800a7c8:	08006721 	.word	0x08006721
 800a7cc:	0800a539 	.word	0x0800a539

0800a7d0 <__swbuf_r>:
 800a7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d2:	0005      	movs	r5, r0
 800a7d4:	000e      	movs	r6, r1
 800a7d6:	0014      	movs	r4, r2
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d004      	beq.n	800a7e6 <__swbuf_r+0x16>
 800a7dc:	6983      	ldr	r3, [r0, #24]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d101      	bne.n	800a7e6 <__swbuf_r+0x16>
 800a7e2:	f000 f9f9 	bl	800abd8 <__sinit>
 800a7e6:	4b22      	ldr	r3, [pc, #136]	; (800a870 <__swbuf_r+0xa0>)
 800a7e8:	429c      	cmp	r4, r3
 800a7ea:	d12e      	bne.n	800a84a <__swbuf_r+0x7a>
 800a7ec:	686c      	ldr	r4, [r5, #4]
 800a7ee:	69a3      	ldr	r3, [r4, #24]
 800a7f0:	60a3      	str	r3, [r4, #8]
 800a7f2:	89a3      	ldrh	r3, [r4, #12]
 800a7f4:	071b      	lsls	r3, r3, #28
 800a7f6:	d532      	bpl.n	800a85e <__swbuf_r+0x8e>
 800a7f8:	6923      	ldr	r3, [r4, #16]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d02f      	beq.n	800a85e <__swbuf_r+0x8e>
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	6922      	ldr	r2, [r4, #16]
 800a802:	b2f7      	uxtb	r7, r6
 800a804:	1a98      	subs	r0, r3, r2
 800a806:	6963      	ldr	r3, [r4, #20]
 800a808:	b2f6      	uxtb	r6, r6
 800a80a:	4283      	cmp	r3, r0
 800a80c:	dc05      	bgt.n	800a81a <__swbuf_r+0x4a>
 800a80e:	0021      	movs	r1, r4
 800a810:	0028      	movs	r0, r5
 800a812:	f000 f93f 	bl	800aa94 <_fflush_r>
 800a816:	2800      	cmp	r0, #0
 800a818:	d127      	bne.n	800a86a <__swbuf_r+0x9a>
 800a81a:	68a3      	ldr	r3, [r4, #8]
 800a81c:	3001      	adds	r0, #1
 800a81e:	3b01      	subs	r3, #1
 800a820:	60a3      	str	r3, [r4, #8]
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	1c5a      	adds	r2, r3, #1
 800a826:	6022      	str	r2, [r4, #0]
 800a828:	701f      	strb	r7, [r3, #0]
 800a82a:	6963      	ldr	r3, [r4, #20]
 800a82c:	4283      	cmp	r3, r0
 800a82e:	d004      	beq.n	800a83a <__swbuf_r+0x6a>
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	07db      	lsls	r3, r3, #31
 800a834:	d507      	bpl.n	800a846 <__swbuf_r+0x76>
 800a836:	2e0a      	cmp	r6, #10
 800a838:	d105      	bne.n	800a846 <__swbuf_r+0x76>
 800a83a:	0021      	movs	r1, r4
 800a83c:	0028      	movs	r0, r5
 800a83e:	f000 f929 	bl	800aa94 <_fflush_r>
 800a842:	2800      	cmp	r0, #0
 800a844:	d111      	bne.n	800a86a <__swbuf_r+0x9a>
 800a846:	0030      	movs	r0, r6
 800a848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a84a:	4b0a      	ldr	r3, [pc, #40]	; (800a874 <__swbuf_r+0xa4>)
 800a84c:	429c      	cmp	r4, r3
 800a84e:	d101      	bne.n	800a854 <__swbuf_r+0x84>
 800a850:	68ac      	ldr	r4, [r5, #8]
 800a852:	e7cc      	b.n	800a7ee <__swbuf_r+0x1e>
 800a854:	4b08      	ldr	r3, [pc, #32]	; (800a878 <__swbuf_r+0xa8>)
 800a856:	429c      	cmp	r4, r3
 800a858:	d1c9      	bne.n	800a7ee <__swbuf_r+0x1e>
 800a85a:	68ec      	ldr	r4, [r5, #12]
 800a85c:	e7c7      	b.n	800a7ee <__swbuf_r+0x1e>
 800a85e:	0021      	movs	r1, r4
 800a860:	0028      	movs	r0, r5
 800a862:	f000 f80b 	bl	800a87c <__swsetup_r>
 800a866:	2800      	cmp	r0, #0
 800a868:	d0c9      	beq.n	800a7fe <__swbuf_r+0x2e>
 800a86a:	2601      	movs	r6, #1
 800a86c:	4276      	negs	r6, r6
 800a86e:	e7ea      	b.n	800a846 <__swbuf_r+0x76>
 800a870:	0800b5c4 	.word	0x0800b5c4
 800a874:	0800b5e4 	.word	0x0800b5e4
 800a878:	0800b5a4 	.word	0x0800b5a4

0800a87c <__swsetup_r>:
 800a87c:	4b37      	ldr	r3, [pc, #220]	; (800a95c <__swsetup_r+0xe0>)
 800a87e:	b570      	push	{r4, r5, r6, lr}
 800a880:	681d      	ldr	r5, [r3, #0]
 800a882:	0006      	movs	r6, r0
 800a884:	000c      	movs	r4, r1
 800a886:	2d00      	cmp	r5, #0
 800a888:	d005      	beq.n	800a896 <__swsetup_r+0x1a>
 800a88a:	69ab      	ldr	r3, [r5, #24]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d102      	bne.n	800a896 <__swsetup_r+0x1a>
 800a890:	0028      	movs	r0, r5
 800a892:	f000 f9a1 	bl	800abd8 <__sinit>
 800a896:	4b32      	ldr	r3, [pc, #200]	; (800a960 <__swsetup_r+0xe4>)
 800a898:	429c      	cmp	r4, r3
 800a89a:	d10f      	bne.n	800a8bc <__swsetup_r+0x40>
 800a89c:	686c      	ldr	r4, [r5, #4]
 800a89e:	230c      	movs	r3, #12
 800a8a0:	5ee2      	ldrsh	r2, [r4, r3]
 800a8a2:	b293      	uxth	r3, r2
 800a8a4:	0711      	lsls	r1, r2, #28
 800a8a6:	d42d      	bmi.n	800a904 <__swsetup_r+0x88>
 800a8a8:	06d9      	lsls	r1, r3, #27
 800a8aa:	d411      	bmi.n	800a8d0 <__swsetup_r+0x54>
 800a8ac:	2309      	movs	r3, #9
 800a8ae:	2001      	movs	r0, #1
 800a8b0:	6033      	str	r3, [r6, #0]
 800a8b2:	3337      	adds	r3, #55	; 0x37
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	81a3      	strh	r3, [r4, #12]
 800a8b8:	4240      	negs	r0, r0
 800a8ba:	bd70      	pop	{r4, r5, r6, pc}
 800a8bc:	4b29      	ldr	r3, [pc, #164]	; (800a964 <__swsetup_r+0xe8>)
 800a8be:	429c      	cmp	r4, r3
 800a8c0:	d101      	bne.n	800a8c6 <__swsetup_r+0x4a>
 800a8c2:	68ac      	ldr	r4, [r5, #8]
 800a8c4:	e7eb      	b.n	800a89e <__swsetup_r+0x22>
 800a8c6:	4b28      	ldr	r3, [pc, #160]	; (800a968 <__swsetup_r+0xec>)
 800a8c8:	429c      	cmp	r4, r3
 800a8ca:	d1e8      	bne.n	800a89e <__swsetup_r+0x22>
 800a8cc:	68ec      	ldr	r4, [r5, #12]
 800a8ce:	e7e6      	b.n	800a89e <__swsetup_r+0x22>
 800a8d0:	075b      	lsls	r3, r3, #29
 800a8d2:	d513      	bpl.n	800a8fc <__swsetup_r+0x80>
 800a8d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8d6:	2900      	cmp	r1, #0
 800a8d8:	d008      	beq.n	800a8ec <__swsetup_r+0x70>
 800a8da:	0023      	movs	r3, r4
 800a8dc:	3344      	adds	r3, #68	; 0x44
 800a8de:	4299      	cmp	r1, r3
 800a8e0:	d002      	beq.n	800a8e8 <__swsetup_r+0x6c>
 800a8e2:	0030      	movs	r0, r6
 800a8e4:	f7ff fb16 	bl	8009f14 <_free_r>
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	6363      	str	r3, [r4, #52]	; 0x34
 800a8ec:	2224      	movs	r2, #36	; 0x24
 800a8ee:	89a3      	ldrh	r3, [r4, #12]
 800a8f0:	4393      	bics	r3, r2
 800a8f2:	81a3      	strh	r3, [r4, #12]
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	6063      	str	r3, [r4, #4]
 800a8f8:	6923      	ldr	r3, [r4, #16]
 800a8fa:	6023      	str	r3, [r4, #0]
 800a8fc:	2308      	movs	r3, #8
 800a8fe:	89a2      	ldrh	r2, [r4, #12]
 800a900:	4313      	orrs	r3, r2
 800a902:	81a3      	strh	r3, [r4, #12]
 800a904:	6923      	ldr	r3, [r4, #16]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10b      	bne.n	800a922 <__swsetup_r+0xa6>
 800a90a:	21a0      	movs	r1, #160	; 0xa0
 800a90c:	2280      	movs	r2, #128	; 0x80
 800a90e:	89a3      	ldrh	r3, [r4, #12]
 800a910:	0089      	lsls	r1, r1, #2
 800a912:	0092      	lsls	r2, r2, #2
 800a914:	400b      	ands	r3, r1
 800a916:	4293      	cmp	r3, r2
 800a918:	d003      	beq.n	800a922 <__swsetup_r+0xa6>
 800a91a:	0021      	movs	r1, r4
 800a91c:	0030      	movs	r0, r6
 800a91e:	f000 fa27 	bl	800ad70 <__smakebuf_r>
 800a922:	220c      	movs	r2, #12
 800a924:	5ea3      	ldrsh	r3, [r4, r2]
 800a926:	2001      	movs	r0, #1
 800a928:	001a      	movs	r2, r3
 800a92a:	b299      	uxth	r1, r3
 800a92c:	4002      	ands	r2, r0
 800a92e:	4203      	tst	r3, r0
 800a930:	d00f      	beq.n	800a952 <__swsetup_r+0xd6>
 800a932:	2200      	movs	r2, #0
 800a934:	60a2      	str	r2, [r4, #8]
 800a936:	6962      	ldr	r2, [r4, #20]
 800a938:	4252      	negs	r2, r2
 800a93a:	61a2      	str	r2, [r4, #24]
 800a93c:	2000      	movs	r0, #0
 800a93e:	6922      	ldr	r2, [r4, #16]
 800a940:	4282      	cmp	r2, r0
 800a942:	d1ba      	bne.n	800a8ba <__swsetup_r+0x3e>
 800a944:	060a      	lsls	r2, r1, #24
 800a946:	d5b8      	bpl.n	800a8ba <__swsetup_r+0x3e>
 800a948:	2240      	movs	r2, #64	; 0x40
 800a94a:	4313      	orrs	r3, r2
 800a94c:	81a3      	strh	r3, [r4, #12]
 800a94e:	3801      	subs	r0, #1
 800a950:	e7b3      	b.n	800a8ba <__swsetup_r+0x3e>
 800a952:	0788      	lsls	r0, r1, #30
 800a954:	d400      	bmi.n	800a958 <__swsetup_r+0xdc>
 800a956:	6962      	ldr	r2, [r4, #20]
 800a958:	60a2      	str	r2, [r4, #8]
 800a95a:	e7ef      	b.n	800a93c <__swsetup_r+0xc0>
 800a95c:	20000004 	.word	0x20000004
 800a960:	0800b5c4 	.word	0x0800b5c4
 800a964:	0800b5e4 	.word	0x0800b5e4
 800a968:	0800b5a4 	.word	0x0800b5a4

0800a96c <abort>:
 800a96c:	2006      	movs	r0, #6
 800a96e:	b510      	push	{r4, lr}
 800a970:	f000 fa74 	bl	800ae5c <raise>
 800a974:	2001      	movs	r0, #1
 800a976:	f7f9 f92f 	bl	8003bd8 <_exit>
	...

0800a97c <__sflush_r>:
 800a97c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a97e:	898b      	ldrh	r3, [r1, #12]
 800a980:	0005      	movs	r5, r0
 800a982:	000c      	movs	r4, r1
 800a984:	071a      	lsls	r2, r3, #28
 800a986:	d45f      	bmi.n	800aa48 <__sflush_r+0xcc>
 800a988:	684a      	ldr	r2, [r1, #4]
 800a98a:	2a00      	cmp	r2, #0
 800a98c:	dc04      	bgt.n	800a998 <__sflush_r+0x1c>
 800a98e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800a990:	2a00      	cmp	r2, #0
 800a992:	dc01      	bgt.n	800a998 <__sflush_r+0x1c>
 800a994:	2000      	movs	r0, #0
 800a996:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a998:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a99a:	2f00      	cmp	r7, #0
 800a99c:	d0fa      	beq.n	800a994 <__sflush_r+0x18>
 800a99e:	2200      	movs	r2, #0
 800a9a0:	2180      	movs	r1, #128	; 0x80
 800a9a2:	682e      	ldr	r6, [r5, #0]
 800a9a4:	602a      	str	r2, [r5, #0]
 800a9a6:	001a      	movs	r2, r3
 800a9a8:	0149      	lsls	r1, r1, #5
 800a9aa:	400a      	ands	r2, r1
 800a9ac:	420b      	tst	r3, r1
 800a9ae:	d034      	beq.n	800aa1a <__sflush_r+0x9e>
 800a9b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a9b2:	89a3      	ldrh	r3, [r4, #12]
 800a9b4:	075b      	lsls	r3, r3, #29
 800a9b6:	d506      	bpl.n	800a9c6 <__sflush_r+0x4a>
 800a9b8:	6863      	ldr	r3, [r4, #4]
 800a9ba:	1ac0      	subs	r0, r0, r3
 800a9bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d001      	beq.n	800a9c6 <__sflush_r+0x4a>
 800a9c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a9c4:	1ac0      	subs	r0, r0, r3
 800a9c6:	0002      	movs	r2, r0
 800a9c8:	6a21      	ldr	r1, [r4, #32]
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	0028      	movs	r0, r5
 800a9ce:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a9d0:	47b8      	blx	r7
 800a9d2:	89a1      	ldrh	r1, [r4, #12]
 800a9d4:	1c43      	adds	r3, r0, #1
 800a9d6:	d106      	bne.n	800a9e6 <__sflush_r+0x6a>
 800a9d8:	682b      	ldr	r3, [r5, #0]
 800a9da:	2b1d      	cmp	r3, #29
 800a9dc:	d831      	bhi.n	800aa42 <__sflush_r+0xc6>
 800a9de:	4a2c      	ldr	r2, [pc, #176]	; (800aa90 <__sflush_r+0x114>)
 800a9e0:	40da      	lsrs	r2, r3
 800a9e2:	07d3      	lsls	r3, r2, #31
 800a9e4:	d52d      	bpl.n	800aa42 <__sflush_r+0xc6>
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	6063      	str	r3, [r4, #4]
 800a9ea:	6923      	ldr	r3, [r4, #16]
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	04cb      	lsls	r3, r1, #19
 800a9f0:	d505      	bpl.n	800a9fe <__sflush_r+0x82>
 800a9f2:	1c43      	adds	r3, r0, #1
 800a9f4:	d102      	bne.n	800a9fc <__sflush_r+0x80>
 800a9f6:	682b      	ldr	r3, [r5, #0]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d100      	bne.n	800a9fe <__sflush_r+0x82>
 800a9fc:	6560      	str	r0, [r4, #84]	; 0x54
 800a9fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa00:	602e      	str	r6, [r5, #0]
 800aa02:	2900      	cmp	r1, #0
 800aa04:	d0c6      	beq.n	800a994 <__sflush_r+0x18>
 800aa06:	0023      	movs	r3, r4
 800aa08:	3344      	adds	r3, #68	; 0x44
 800aa0a:	4299      	cmp	r1, r3
 800aa0c:	d002      	beq.n	800aa14 <__sflush_r+0x98>
 800aa0e:	0028      	movs	r0, r5
 800aa10:	f7ff fa80 	bl	8009f14 <_free_r>
 800aa14:	2000      	movs	r0, #0
 800aa16:	6360      	str	r0, [r4, #52]	; 0x34
 800aa18:	e7bd      	b.n	800a996 <__sflush_r+0x1a>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	0028      	movs	r0, r5
 800aa1e:	6a21      	ldr	r1, [r4, #32]
 800aa20:	47b8      	blx	r7
 800aa22:	1c43      	adds	r3, r0, #1
 800aa24:	d1c5      	bne.n	800a9b2 <__sflush_r+0x36>
 800aa26:	682b      	ldr	r3, [r5, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d0c2      	beq.n	800a9b2 <__sflush_r+0x36>
 800aa2c:	2b1d      	cmp	r3, #29
 800aa2e:	d001      	beq.n	800aa34 <__sflush_r+0xb8>
 800aa30:	2b16      	cmp	r3, #22
 800aa32:	d101      	bne.n	800aa38 <__sflush_r+0xbc>
 800aa34:	602e      	str	r6, [r5, #0]
 800aa36:	e7ad      	b.n	800a994 <__sflush_r+0x18>
 800aa38:	2340      	movs	r3, #64	; 0x40
 800aa3a:	89a2      	ldrh	r2, [r4, #12]
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	81a3      	strh	r3, [r4, #12]
 800aa40:	e7a9      	b.n	800a996 <__sflush_r+0x1a>
 800aa42:	2340      	movs	r3, #64	; 0x40
 800aa44:	430b      	orrs	r3, r1
 800aa46:	e7fa      	b.n	800aa3e <__sflush_r+0xc2>
 800aa48:	690f      	ldr	r7, [r1, #16]
 800aa4a:	2f00      	cmp	r7, #0
 800aa4c:	d0a2      	beq.n	800a994 <__sflush_r+0x18>
 800aa4e:	680a      	ldr	r2, [r1, #0]
 800aa50:	600f      	str	r7, [r1, #0]
 800aa52:	1bd2      	subs	r2, r2, r7
 800aa54:	9201      	str	r2, [sp, #4]
 800aa56:	2200      	movs	r2, #0
 800aa58:	079b      	lsls	r3, r3, #30
 800aa5a:	d100      	bne.n	800aa5e <__sflush_r+0xe2>
 800aa5c:	694a      	ldr	r2, [r1, #20]
 800aa5e:	60a2      	str	r2, [r4, #8]
 800aa60:	9b01      	ldr	r3, [sp, #4]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	dc00      	bgt.n	800aa68 <__sflush_r+0xec>
 800aa66:	e795      	b.n	800a994 <__sflush_r+0x18>
 800aa68:	003a      	movs	r2, r7
 800aa6a:	0028      	movs	r0, r5
 800aa6c:	9b01      	ldr	r3, [sp, #4]
 800aa6e:	6a21      	ldr	r1, [r4, #32]
 800aa70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa72:	47b0      	blx	r6
 800aa74:	2800      	cmp	r0, #0
 800aa76:	dc06      	bgt.n	800aa86 <__sflush_r+0x10a>
 800aa78:	2340      	movs	r3, #64	; 0x40
 800aa7a:	2001      	movs	r0, #1
 800aa7c:	89a2      	ldrh	r2, [r4, #12]
 800aa7e:	4240      	negs	r0, r0
 800aa80:	4313      	orrs	r3, r2
 800aa82:	81a3      	strh	r3, [r4, #12]
 800aa84:	e787      	b.n	800a996 <__sflush_r+0x1a>
 800aa86:	9b01      	ldr	r3, [sp, #4]
 800aa88:	183f      	adds	r7, r7, r0
 800aa8a:	1a1b      	subs	r3, r3, r0
 800aa8c:	9301      	str	r3, [sp, #4]
 800aa8e:	e7e7      	b.n	800aa60 <__sflush_r+0xe4>
 800aa90:	20400001 	.word	0x20400001

0800aa94 <_fflush_r>:
 800aa94:	690b      	ldr	r3, [r1, #16]
 800aa96:	b570      	push	{r4, r5, r6, lr}
 800aa98:	0005      	movs	r5, r0
 800aa9a:	000c      	movs	r4, r1
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d102      	bne.n	800aaa6 <_fflush_r+0x12>
 800aaa0:	2500      	movs	r5, #0
 800aaa2:	0028      	movs	r0, r5
 800aaa4:	bd70      	pop	{r4, r5, r6, pc}
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	d004      	beq.n	800aab4 <_fflush_r+0x20>
 800aaaa:	6983      	ldr	r3, [r0, #24]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d101      	bne.n	800aab4 <_fflush_r+0x20>
 800aab0:	f000 f892 	bl	800abd8 <__sinit>
 800aab4:	4b14      	ldr	r3, [pc, #80]	; (800ab08 <_fflush_r+0x74>)
 800aab6:	429c      	cmp	r4, r3
 800aab8:	d11b      	bne.n	800aaf2 <_fflush_r+0x5e>
 800aaba:	686c      	ldr	r4, [r5, #4]
 800aabc:	220c      	movs	r2, #12
 800aabe:	5ea3      	ldrsh	r3, [r4, r2]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d0ed      	beq.n	800aaa0 <_fflush_r+0xc>
 800aac4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aac6:	07d2      	lsls	r2, r2, #31
 800aac8:	d404      	bmi.n	800aad4 <_fflush_r+0x40>
 800aaca:	059b      	lsls	r3, r3, #22
 800aacc:	d402      	bmi.n	800aad4 <_fflush_r+0x40>
 800aace:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aad0:	f000 f923 	bl	800ad1a <__retarget_lock_acquire_recursive>
 800aad4:	0028      	movs	r0, r5
 800aad6:	0021      	movs	r1, r4
 800aad8:	f7ff ff50 	bl	800a97c <__sflush_r>
 800aadc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aade:	0005      	movs	r5, r0
 800aae0:	07db      	lsls	r3, r3, #31
 800aae2:	d4de      	bmi.n	800aaa2 <_fflush_r+0xe>
 800aae4:	89a3      	ldrh	r3, [r4, #12]
 800aae6:	059b      	lsls	r3, r3, #22
 800aae8:	d4db      	bmi.n	800aaa2 <_fflush_r+0xe>
 800aaea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aaec:	f000 f916 	bl	800ad1c <__retarget_lock_release_recursive>
 800aaf0:	e7d7      	b.n	800aaa2 <_fflush_r+0xe>
 800aaf2:	4b06      	ldr	r3, [pc, #24]	; (800ab0c <_fflush_r+0x78>)
 800aaf4:	429c      	cmp	r4, r3
 800aaf6:	d101      	bne.n	800aafc <_fflush_r+0x68>
 800aaf8:	68ac      	ldr	r4, [r5, #8]
 800aafa:	e7df      	b.n	800aabc <_fflush_r+0x28>
 800aafc:	4b04      	ldr	r3, [pc, #16]	; (800ab10 <_fflush_r+0x7c>)
 800aafe:	429c      	cmp	r4, r3
 800ab00:	d1dc      	bne.n	800aabc <_fflush_r+0x28>
 800ab02:	68ec      	ldr	r4, [r5, #12]
 800ab04:	e7da      	b.n	800aabc <_fflush_r+0x28>
 800ab06:	46c0      	nop			; (mov r8, r8)
 800ab08:	0800b5c4 	.word	0x0800b5c4
 800ab0c:	0800b5e4 	.word	0x0800b5e4
 800ab10:	0800b5a4 	.word	0x0800b5a4

0800ab14 <std>:
 800ab14:	2300      	movs	r3, #0
 800ab16:	b510      	push	{r4, lr}
 800ab18:	0004      	movs	r4, r0
 800ab1a:	6003      	str	r3, [r0, #0]
 800ab1c:	6043      	str	r3, [r0, #4]
 800ab1e:	6083      	str	r3, [r0, #8]
 800ab20:	8181      	strh	r1, [r0, #12]
 800ab22:	6643      	str	r3, [r0, #100]	; 0x64
 800ab24:	0019      	movs	r1, r3
 800ab26:	81c2      	strh	r2, [r0, #14]
 800ab28:	6103      	str	r3, [r0, #16]
 800ab2a:	6143      	str	r3, [r0, #20]
 800ab2c:	6183      	str	r3, [r0, #24]
 800ab2e:	2208      	movs	r2, #8
 800ab30:	305c      	adds	r0, #92	; 0x5c
 800ab32:	f7fb fd43 	bl	80065bc <memset>
 800ab36:	4b05      	ldr	r3, [pc, #20]	; (800ab4c <std+0x38>)
 800ab38:	6224      	str	r4, [r4, #32]
 800ab3a:	6263      	str	r3, [r4, #36]	; 0x24
 800ab3c:	4b04      	ldr	r3, [pc, #16]	; (800ab50 <std+0x3c>)
 800ab3e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ab40:	4b04      	ldr	r3, [pc, #16]	; (800ab54 <std+0x40>)
 800ab42:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ab44:	4b04      	ldr	r3, [pc, #16]	; (800ab58 <std+0x44>)
 800ab46:	6323      	str	r3, [r4, #48]	; 0x30
 800ab48:	bd10      	pop	{r4, pc}
 800ab4a:	46c0      	nop			; (mov r8, r8)
 800ab4c:	0800ae9d 	.word	0x0800ae9d
 800ab50:	0800aec5 	.word	0x0800aec5
 800ab54:	0800aefd 	.word	0x0800aefd
 800ab58:	0800af29 	.word	0x0800af29

0800ab5c <_cleanup_r>:
 800ab5c:	b510      	push	{r4, lr}
 800ab5e:	4902      	ldr	r1, [pc, #8]	; (800ab68 <_cleanup_r+0xc>)
 800ab60:	f000 f8ba 	bl	800acd8 <_fwalk_reent>
 800ab64:	bd10      	pop	{r4, pc}
 800ab66:	46c0      	nop			; (mov r8, r8)
 800ab68:	0800aa95 	.word	0x0800aa95

0800ab6c <__sfmoreglue>:
 800ab6c:	b570      	push	{r4, r5, r6, lr}
 800ab6e:	2568      	movs	r5, #104	; 0x68
 800ab70:	1e4a      	subs	r2, r1, #1
 800ab72:	4355      	muls	r5, r2
 800ab74:	000e      	movs	r6, r1
 800ab76:	0029      	movs	r1, r5
 800ab78:	3174      	adds	r1, #116	; 0x74
 800ab7a:	f7ff fa37 	bl	8009fec <_malloc_r>
 800ab7e:	1e04      	subs	r4, r0, #0
 800ab80:	d008      	beq.n	800ab94 <__sfmoreglue+0x28>
 800ab82:	2100      	movs	r1, #0
 800ab84:	002a      	movs	r2, r5
 800ab86:	6001      	str	r1, [r0, #0]
 800ab88:	6046      	str	r6, [r0, #4]
 800ab8a:	300c      	adds	r0, #12
 800ab8c:	60a0      	str	r0, [r4, #8]
 800ab8e:	3268      	adds	r2, #104	; 0x68
 800ab90:	f7fb fd14 	bl	80065bc <memset>
 800ab94:	0020      	movs	r0, r4
 800ab96:	bd70      	pop	{r4, r5, r6, pc}

0800ab98 <__sfp_lock_acquire>:
 800ab98:	b510      	push	{r4, lr}
 800ab9a:	4802      	ldr	r0, [pc, #8]	; (800aba4 <__sfp_lock_acquire+0xc>)
 800ab9c:	f000 f8bd 	bl	800ad1a <__retarget_lock_acquire_recursive>
 800aba0:	bd10      	pop	{r4, pc}
 800aba2:	46c0      	nop			; (mov r8, r8)
 800aba4:	20000475 	.word	0x20000475

0800aba8 <__sfp_lock_release>:
 800aba8:	b510      	push	{r4, lr}
 800abaa:	4802      	ldr	r0, [pc, #8]	; (800abb4 <__sfp_lock_release+0xc>)
 800abac:	f000 f8b6 	bl	800ad1c <__retarget_lock_release_recursive>
 800abb0:	bd10      	pop	{r4, pc}
 800abb2:	46c0      	nop			; (mov r8, r8)
 800abb4:	20000475 	.word	0x20000475

0800abb8 <__sinit_lock_acquire>:
 800abb8:	b510      	push	{r4, lr}
 800abba:	4802      	ldr	r0, [pc, #8]	; (800abc4 <__sinit_lock_acquire+0xc>)
 800abbc:	f000 f8ad 	bl	800ad1a <__retarget_lock_acquire_recursive>
 800abc0:	bd10      	pop	{r4, pc}
 800abc2:	46c0      	nop			; (mov r8, r8)
 800abc4:	20000476 	.word	0x20000476

0800abc8 <__sinit_lock_release>:
 800abc8:	b510      	push	{r4, lr}
 800abca:	4802      	ldr	r0, [pc, #8]	; (800abd4 <__sinit_lock_release+0xc>)
 800abcc:	f000 f8a6 	bl	800ad1c <__retarget_lock_release_recursive>
 800abd0:	bd10      	pop	{r4, pc}
 800abd2:	46c0      	nop			; (mov r8, r8)
 800abd4:	20000476 	.word	0x20000476

0800abd8 <__sinit>:
 800abd8:	b513      	push	{r0, r1, r4, lr}
 800abda:	0004      	movs	r4, r0
 800abdc:	f7ff ffec 	bl	800abb8 <__sinit_lock_acquire>
 800abe0:	69a3      	ldr	r3, [r4, #24]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d002      	beq.n	800abec <__sinit+0x14>
 800abe6:	f7ff ffef 	bl	800abc8 <__sinit_lock_release>
 800abea:	bd13      	pop	{r0, r1, r4, pc}
 800abec:	64a3      	str	r3, [r4, #72]	; 0x48
 800abee:	64e3      	str	r3, [r4, #76]	; 0x4c
 800abf0:	6523      	str	r3, [r4, #80]	; 0x50
 800abf2:	4b13      	ldr	r3, [pc, #76]	; (800ac40 <__sinit+0x68>)
 800abf4:	4a13      	ldr	r2, [pc, #76]	; (800ac44 <__sinit+0x6c>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	62a2      	str	r2, [r4, #40]	; 0x28
 800abfa:	9301      	str	r3, [sp, #4]
 800abfc:	42a3      	cmp	r3, r4
 800abfe:	d101      	bne.n	800ac04 <__sinit+0x2c>
 800ac00:	2301      	movs	r3, #1
 800ac02:	61a3      	str	r3, [r4, #24]
 800ac04:	0020      	movs	r0, r4
 800ac06:	f000 f81f 	bl	800ac48 <__sfp>
 800ac0a:	6060      	str	r0, [r4, #4]
 800ac0c:	0020      	movs	r0, r4
 800ac0e:	f000 f81b 	bl	800ac48 <__sfp>
 800ac12:	60a0      	str	r0, [r4, #8]
 800ac14:	0020      	movs	r0, r4
 800ac16:	f000 f817 	bl	800ac48 <__sfp>
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	2104      	movs	r1, #4
 800ac1e:	60e0      	str	r0, [r4, #12]
 800ac20:	6860      	ldr	r0, [r4, #4]
 800ac22:	f7ff ff77 	bl	800ab14 <std>
 800ac26:	2201      	movs	r2, #1
 800ac28:	2109      	movs	r1, #9
 800ac2a:	68a0      	ldr	r0, [r4, #8]
 800ac2c:	f7ff ff72 	bl	800ab14 <std>
 800ac30:	2202      	movs	r2, #2
 800ac32:	2112      	movs	r1, #18
 800ac34:	68e0      	ldr	r0, [r4, #12]
 800ac36:	f7ff ff6d 	bl	800ab14 <std>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	61a3      	str	r3, [r4, #24]
 800ac3e:	e7d2      	b.n	800abe6 <__sinit+0xe>
 800ac40:	0800b160 	.word	0x0800b160
 800ac44:	0800ab5d 	.word	0x0800ab5d

0800ac48 <__sfp>:
 800ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4a:	0007      	movs	r7, r0
 800ac4c:	f7ff ffa4 	bl	800ab98 <__sfp_lock_acquire>
 800ac50:	4b1f      	ldr	r3, [pc, #124]	; (800acd0 <__sfp+0x88>)
 800ac52:	681e      	ldr	r6, [r3, #0]
 800ac54:	69b3      	ldr	r3, [r6, #24]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d102      	bne.n	800ac60 <__sfp+0x18>
 800ac5a:	0030      	movs	r0, r6
 800ac5c:	f7ff ffbc 	bl	800abd8 <__sinit>
 800ac60:	3648      	adds	r6, #72	; 0x48
 800ac62:	68b4      	ldr	r4, [r6, #8]
 800ac64:	6873      	ldr	r3, [r6, #4]
 800ac66:	3b01      	subs	r3, #1
 800ac68:	d504      	bpl.n	800ac74 <__sfp+0x2c>
 800ac6a:	6833      	ldr	r3, [r6, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d022      	beq.n	800acb6 <__sfp+0x6e>
 800ac70:	6836      	ldr	r6, [r6, #0]
 800ac72:	e7f6      	b.n	800ac62 <__sfp+0x1a>
 800ac74:	220c      	movs	r2, #12
 800ac76:	5ea5      	ldrsh	r5, [r4, r2]
 800ac78:	2d00      	cmp	r5, #0
 800ac7a:	d11a      	bne.n	800acb2 <__sfp+0x6a>
 800ac7c:	0020      	movs	r0, r4
 800ac7e:	4b15      	ldr	r3, [pc, #84]	; (800acd4 <__sfp+0x8c>)
 800ac80:	3058      	adds	r0, #88	; 0x58
 800ac82:	60e3      	str	r3, [r4, #12]
 800ac84:	6665      	str	r5, [r4, #100]	; 0x64
 800ac86:	f000 f847 	bl	800ad18 <__retarget_lock_init_recursive>
 800ac8a:	f7ff ff8d 	bl	800aba8 <__sfp_lock_release>
 800ac8e:	0020      	movs	r0, r4
 800ac90:	2208      	movs	r2, #8
 800ac92:	0029      	movs	r1, r5
 800ac94:	6025      	str	r5, [r4, #0]
 800ac96:	60a5      	str	r5, [r4, #8]
 800ac98:	6065      	str	r5, [r4, #4]
 800ac9a:	6125      	str	r5, [r4, #16]
 800ac9c:	6165      	str	r5, [r4, #20]
 800ac9e:	61a5      	str	r5, [r4, #24]
 800aca0:	305c      	adds	r0, #92	; 0x5c
 800aca2:	f7fb fc8b 	bl	80065bc <memset>
 800aca6:	6365      	str	r5, [r4, #52]	; 0x34
 800aca8:	63a5      	str	r5, [r4, #56]	; 0x38
 800acaa:	64a5      	str	r5, [r4, #72]	; 0x48
 800acac:	64e5      	str	r5, [r4, #76]	; 0x4c
 800acae:	0020      	movs	r0, r4
 800acb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acb2:	3468      	adds	r4, #104	; 0x68
 800acb4:	e7d7      	b.n	800ac66 <__sfp+0x1e>
 800acb6:	2104      	movs	r1, #4
 800acb8:	0038      	movs	r0, r7
 800acba:	f7ff ff57 	bl	800ab6c <__sfmoreglue>
 800acbe:	1e04      	subs	r4, r0, #0
 800acc0:	6030      	str	r0, [r6, #0]
 800acc2:	d1d5      	bne.n	800ac70 <__sfp+0x28>
 800acc4:	f7ff ff70 	bl	800aba8 <__sfp_lock_release>
 800acc8:	230c      	movs	r3, #12
 800acca:	603b      	str	r3, [r7, #0]
 800accc:	e7ef      	b.n	800acae <__sfp+0x66>
 800acce:	46c0      	nop			; (mov r8, r8)
 800acd0:	0800b160 	.word	0x0800b160
 800acd4:	ffff0001 	.word	0xffff0001

0800acd8 <_fwalk_reent>:
 800acd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acda:	0004      	movs	r4, r0
 800acdc:	0006      	movs	r6, r0
 800acde:	2700      	movs	r7, #0
 800ace0:	9101      	str	r1, [sp, #4]
 800ace2:	3448      	adds	r4, #72	; 0x48
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	68a5      	ldr	r5, [r4, #8]
 800ace8:	9300      	str	r3, [sp, #0]
 800acea:	9b00      	ldr	r3, [sp, #0]
 800acec:	3b01      	subs	r3, #1
 800acee:	9300      	str	r3, [sp, #0]
 800acf0:	d504      	bpl.n	800acfc <_fwalk_reent+0x24>
 800acf2:	6824      	ldr	r4, [r4, #0]
 800acf4:	2c00      	cmp	r4, #0
 800acf6:	d1f5      	bne.n	800ace4 <_fwalk_reent+0xc>
 800acf8:	0038      	movs	r0, r7
 800acfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800acfc:	89ab      	ldrh	r3, [r5, #12]
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d908      	bls.n	800ad14 <_fwalk_reent+0x3c>
 800ad02:	220e      	movs	r2, #14
 800ad04:	5eab      	ldrsh	r3, [r5, r2]
 800ad06:	3301      	adds	r3, #1
 800ad08:	d004      	beq.n	800ad14 <_fwalk_reent+0x3c>
 800ad0a:	0029      	movs	r1, r5
 800ad0c:	0030      	movs	r0, r6
 800ad0e:	9b01      	ldr	r3, [sp, #4]
 800ad10:	4798      	blx	r3
 800ad12:	4307      	orrs	r7, r0
 800ad14:	3568      	adds	r5, #104	; 0x68
 800ad16:	e7e8      	b.n	800acea <_fwalk_reent+0x12>

0800ad18 <__retarget_lock_init_recursive>:
 800ad18:	4770      	bx	lr

0800ad1a <__retarget_lock_acquire_recursive>:
 800ad1a:	4770      	bx	lr

0800ad1c <__retarget_lock_release_recursive>:
 800ad1c:	4770      	bx	lr
	...

0800ad20 <__swhatbuf_r>:
 800ad20:	b570      	push	{r4, r5, r6, lr}
 800ad22:	000e      	movs	r6, r1
 800ad24:	001d      	movs	r5, r3
 800ad26:	230e      	movs	r3, #14
 800ad28:	5ec9      	ldrsh	r1, [r1, r3]
 800ad2a:	0014      	movs	r4, r2
 800ad2c:	b096      	sub	sp, #88	; 0x58
 800ad2e:	2900      	cmp	r1, #0
 800ad30:	da08      	bge.n	800ad44 <__swhatbuf_r+0x24>
 800ad32:	220c      	movs	r2, #12
 800ad34:	5eb3      	ldrsh	r3, [r6, r2]
 800ad36:	2200      	movs	r2, #0
 800ad38:	602a      	str	r2, [r5, #0]
 800ad3a:	061b      	lsls	r3, r3, #24
 800ad3c:	d411      	bmi.n	800ad62 <__swhatbuf_r+0x42>
 800ad3e:	2380      	movs	r3, #128	; 0x80
 800ad40:	00db      	lsls	r3, r3, #3
 800ad42:	e00f      	b.n	800ad64 <__swhatbuf_r+0x44>
 800ad44:	466a      	mov	r2, sp
 800ad46:	f000 f91b 	bl	800af80 <_fstat_r>
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	dbf1      	blt.n	800ad32 <__swhatbuf_r+0x12>
 800ad4e:	23f0      	movs	r3, #240	; 0xf0
 800ad50:	9901      	ldr	r1, [sp, #4]
 800ad52:	021b      	lsls	r3, r3, #8
 800ad54:	4019      	ands	r1, r3
 800ad56:	4b05      	ldr	r3, [pc, #20]	; (800ad6c <__swhatbuf_r+0x4c>)
 800ad58:	18c9      	adds	r1, r1, r3
 800ad5a:	424b      	negs	r3, r1
 800ad5c:	4159      	adcs	r1, r3
 800ad5e:	6029      	str	r1, [r5, #0]
 800ad60:	e7ed      	b.n	800ad3e <__swhatbuf_r+0x1e>
 800ad62:	2340      	movs	r3, #64	; 0x40
 800ad64:	2000      	movs	r0, #0
 800ad66:	6023      	str	r3, [r4, #0]
 800ad68:	b016      	add	sp, #88	; 0x58
 800ad6a:	bd70      	pop	{r4, r5, r6, pc}
 800ad6c:	ffffe000 	.word	0xffffe000

0800ad70 <__smakebuf_r>:
 800ad70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad72:	2602      	movs	r6, #2
 800ad74:	898b      	ldrh	r3, [r1, #12]
 800ad76:	0005      	movs	r5, r0
 800ad78:	000c      	movs	r4, r1
 800ad7a:	4233      	tst	r3, r6
 800ad7c:	d006      	beq.n	800ad8c <__smakebuf_r+0x1c>
 800ad7e:	0023      	movs	r3, r4
 800ad80:	3347      	adds	r3, #71	; 0x47
 800ad82:	6023      	str	r3, [r4, #0]
 800ad84:	6123      	str	r3, [r4, #16]
 800ad86:	2301      	movs	r3, #1
 800ad88:	6163      	str	r3, [r4, #20]
 800ad8a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ad8c:	466a      	mov	r2, sp
 800ad8e:	ab01      	add	r3, sp, #4
 800ad90:	f7ff ffc6 	bl	800ad20 <__swhatbuf_r>
 800ad94:	9900      	ldr	r1, [sp, #0]
 800ad96:	0007      	movs	r7, r0
 800ad98:	0028      	movs	r0, r5
 800ad9a:	f7ff f927 	bl	8009fec <_malloc_r>
 800ad9e:	2800      	cmp	r0, #0
 800ada0:	d108      	bne.n	800adb4 <__smakebuf_r+0x44>
 800ada2:	220c      	movs	r2, #12
 800ada4:	5ea3      	ldrsh	r3, [r4, r2]
 800ada6:	059a      	lsls	r2, r3, #22
 800ada8:	d4ef      	bmi.n	800ad8a <__smakebuf_r+0x1a>
 800adaa:	2203      	movs	r2, #3
 800adac:	4393      	bics	r3, r2
 800adae:	431e      	orrs	r6, r3
 800adb0:	81a6      	strh	r6, [r4, #12]
 800adb2:	e7e4      	b.n	800ad7e <__smakebuf_r+0xe>
 800adb4:	4b0f      	ldr	r3, [pc, #60]	; (800adf4 <__smakebuf_r+0x84>)
 800adb6:	62ab      	str	r3, [r5, #40]	; 0x28
 800adb8:	2380      	movs	r3, #128	; 0x80
 800adba:	89a2      	ldrh	r2, [r4, #12]
 800adbc:	6020      	str	r0, [r4, #0]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	81a3      	strh	r3, [r4, #12]
 800adc2:	9b00      	ldr	r3, [sp, #0]
 800adc4:	6120      	str	r0, [r4, #16]
 800adc6:	6163      	str	r3, [r4, #20]
 800adc8:	9b01      	ldr	r3, [sp, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d00d      	beq.n	800adea <__smakebuf_r+0x7a>
 800adce:	0028      	movs	r0, r5
 800add0:	230e      	movs	r3, #14
 800add2:	5ee1      	ldrsh	r1, [r4, r3]
 800add4:	f000 f8e6 	bl	800afa4 <_isatty_r>
 800add8:	2800      	cmp	r0, #0
 800adda:	d006      	beq.n	800adea <__smakebuf_r+0x7a>
 800addc:	2203      	movs	r2, #3
 800adde:	89a3      	ldrh	r3, [r4, #12]
 800ade0:	4393      	bics	r3, r2
 800ade2:	001a      	movs	r2, r3
 800ade4:	2301      	movs	r3, #1
 800ade6:	4313      	orrs	r3, r2
 800ade8:	81a3      	strh	r3, [r4, #12]
 800adea:	89a0      	ldrh	r0, [r4, #12]
 800adec:	4307      	orrs	r7, r0
 800adee:	81a7      	strh	r7, [r4, #12]
 800adf0:	e7cb      	b.n	800ad8a <__smakebuf_r+0x1a>
 800adf2:	46c0      	nop			; (mov r8, r8)
 800adf4:	0800ab5d 	.word	0x0800ab5d

0800adf8 <_malloc_usable_size_r>:
 800adf8:	1f0b      	subs	r3, r1, #4
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	1f18      	subs	r0, r3, #4
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	da01      	bge.n	800ae06 <_malloc_usable_size_r+0xe>
 800ae02:	580b      	ldr	r3, [r1, r0]
 800ae04:	18c0      	adds	r0, r0, r3
 800ae06:	4770      	bx	lr

0800ae08 <_raise_r>:
 800ae08:	b570      	push	{r4, r5, r6, lr}
 800ae0a:	0004      	movs	r4, r0
 800ae0c:	000d      	movs	r5, r1
 800ae0e:	291f      	cmp	r1, #31
 800ae10:	d904      	bls.n	800ae1c <_raise_r+0x14>
 800ae12:	2316      	movs	r3, #22
 800ae14:	6003      	str	r3, [r0, #0]
 800ae16:	2001      	movs	r0, #1
 800ae18:	4240      	negs	r0, r0
 800ae1a:	bd70      	pop	{r4, r5, r6, pc}
 800ae1c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d004      	beq.n	800ae2c <_raise_r+0x24>
 800ae22:	008a      	lsls	r2, r1, #2
 800ae24:	189b      	adds	r3, r3, r2
 800ae26:	681a      	ldr	r2, [r3, #0]
 800ae28:	2a00      	cmp	r2, #0
 800ae2a:	d108      	bne.n	800ae3e <_raise_r+0x36>
 800ae2c:	0020      	movs	r0, r4
 800ae2e:	f000 f831 	bl	800ae94 <_getpid_r>
 800ae32:	002a      	movs	r2, r5
 800ae34:	0001      	movs	r1, r0
 800ae36:	0020      	movs	r0, r4
 800ae38:	f000 f81a 	bl	800ae70 <_kill_r>
 800ae3c:	e7ed      	b.n	800ae1a <_raise_r+0x12>
 800ae3e:	2000      	movs	r0, #0
 800ae40:	2a01      	cmp	r2, #1
 800ae42:	d0ea      	beq.n	800ae1a <_raise_r+0x12>
 800ae44:	1c51      	adds	r1, r2, #1
 800ae46:	d103      	bne.n	800ae50 <_raise_r+0x48>
 800ae48:	2316      	movs	r3, #22
 800ae4a:	3001      	adds	r0, #1
 800ae4c:	6023      	str	r3, [r4, #0]
 800ae4e:	e7e4      	b.n	800ae1a <_raise_r+0x12>
 800ae50:	2400      	movs	r4, #0
 800ae52:	0028      	movs	r0, r5
 800ae54:	601c      	str	r4, [r3, #0]
 800ae56:	4790      	blx	r2
 800ae58:	0020      	movs	r0, r4
 800ae5a:	e7de      	b.n	800ae1a <_raise_r+0x12>

0800ae5c <raise>:
 800ae5c:	b510      	push	{r4, lr}
 800ae5e:	4b03      	ldr	r3, [pc, #12]	; (800ae6c <raise+0x10>)
 800ae60:	0001      	movs	r1, r0
 800ae62:	6818      	ldr	r0, [r3, #0]
 800ae64:	f7ff ffd0 	bl	800ae08 <_raise_r>
 800ae68:	bd10      	pop	{r4, pc}
 800ae6a:	46c0      	nop			; (mov r8, r8)
 800ae6c:	20000004 	.word	0x20000004

0800ae70 <_kill_r>:
 800ae70:	2300      	movs	r3, #0
 800ae72:	b570      	push	{r4, r5, r6, lr}
 800ae74:	4d06      	ldr	r5, [pc, #24]	; (800ae90 <_kill_r+0x20>)
 800ae76:	0004      	movs	r4, r0
 800ae78:	0008      	movs	r0, r1
 800ae7a:	0011      	movs	r1, r2
 800ae7c:	602b      	str	r3, [r5, #0]
 800ae7e:	f7f8 fe9b 	bl	8003bb8 <_kill>
 800ae82:	1c43      	adds	r3, r0, #1
 800ae84:	d103      	bne.n	800ae8e <_kill_r+0x1e>
 800ae86:	682b      	ldr	r3, [r5, #0]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d000      	beq.n	800ae8e <_kill_r+0x1e>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd70      	pop	{r4, r5, r6, pc}
 800ae90:	20000470 	.word	0x20000470

0800ae94 <_getpid_r>:
 800ae94:	b510      	push	{r4, lr}
 800ae96:	f7f8 fe89 	bl	8003bac <_getpid>
 800ae9a:	bd10      	pop	{r4, pc}

0800ae9c <__sread>:
 800ae9c:	b570      	push	{r4, r5, r6, lr}
 800ae9e:	000c      	movs	r4, r1
 800aea0:	250e      	movs	r5, #14
 800aea2:	5f49      	ldrsh	r1, [r1, r5]
 800aea4:	f000 f8a4 	bl	800aff0 <_read_r>
 800aea8:	2800      	cmp	r0, #0
 800aeaa:	db03      	blt.n	800aeb4 <__sread+0x18>
 800aeac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800aeae:	181b      	adds	r3, r3, r0
 800aeb0:	6563      	str	r3, [r4, #84]	; 0x54
 800aeb2:	bd70      	pop	{r4, r5, r6, pc}
 800aeb4:	89a3      	ldrh	r3, [r4, #12]
 800aeb6:	4a02      	ldr	r2, [pc, #8]	; (800aec0 <__sread+0x24>)
 800aeb8:	4013      	ands	r3, r2
 800aeba:	81a3      	strh	r3, [r4, #12]
 800aebc:	e7f9      	b.n	800aeb2 <__sread+0x16>
 800aebe:	46c0      	nop			; (mov r8, r8)
 800aec0:	ffffefff 	.word	0xffffefff

0800aec4 <__swrite>:
 800aec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec6:	001f      	movs	r7, r3
 800aec8:	898b      	ldrh	r3, [r1, #12]
 800aeca:	0005      	movs	r5, r0
 800aecc:	000c      	movs	r4, r1
 800aece:	0016      	movs	r6, r2
 800aed0:	05db      	lsls	r3, r3, #23
 800aed2:	d505      	bpl.n	800aee0 <__swrite+0x1c>
 800aed4:	230e      	movs	r3, #14
 800aed6:	5ec9      	ldrsh	r1, [r1, r3]
 800aed8:	2200      	movs	r2, #0
 800aeda:	2302      	movs	r3, #2
 800aedc:	f000 f874 	bl	800afc8 <_lseek_r>
 800aee0:	89a3      	ldrh	r3, [r4, #12]
 800aee2:	4a05      	ldr	r2, [pc, #20]	; (800aef8 <__swrite+0x34>)
 800aee4:	0028      	movs	r0, r5
 800aee6:	4013      	ands	r3, r2
 800aee8:	81a3      	strh	r3, [r4, #12]
 800aeea:	0032      	movs	r2, r6
 800aeec:	230e      	movs	r3, #14
 800aeee:	5ee1      	ldrsh	r1, [r4, r3]
 800aef0:	003b      	movs	r3, r7
 800aef2:	f000 f81f 	bl	800af34 <_write_r>
 800aef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aef8:	ffffefff 	.word	0xffffefff

0800aefc <__sseek>:
 800aefc:	b570      	push	{r4, r5, r6, lr}
 800aefe:	000c      	movs	r4, r1
 800af00:	250e      	movs	r5, #14
 800af02:	5f49      	ldrsh	r1, [r1, r5]
 800af04:	f000 f860 	bl	800afc8 <_lseek_r>
 800af08:	89a3      	ldrh	r3, [r4, #12]
 800af0a:	1c42      	adds	r2, r0, #1
 800af0c:	d103      	bne.n	800af16 <__sseek+0x1a>
 800af0e:	4a05      	ldr	r2, [pc, #20]	; (800af24 <__sseek+0x28>)
 800af10:	4013      	ands	r3, r2
 800af12:	81a3      	strh	r3, [r4, #12]
 800af14:	bd70      	pop	{r4, r5, r6, pc}
 800af16:	2280      	movs	r2, #128	; 0x80
 800af18:	0152      	lsls	r2, r2, #5
 800af1a:	4313      	orrs	r3, r2
 800af1c:	81a3      	strh	r3, [r4, #12]
 800af1e:	6560      	str	r0, [r4, #84]	; 0x54
 800af20:	e7f8      	b.n	800af14 <__sseek+0x18>
 800af22:	46c0      	nop			; (mov r8, r8)
 800af24:	ffffefff 	.word	0xffffefff

0800af28 <__sclose>:
 800af28:	b510      	push	{r4, lr}
 800af2a:	230e      	movs	r3, #14
 800af2c:	5ec9      	ldrsh	r1, [r1, r3]
 800af2e:	f000 f815 	bl	800af5c <_close_r>
 800af32:	bd10      	pop	{r4, pc}

0800af34 <_write_r>:
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	0004      	movs	r4, r0
 800af38:	0008      	movs	r0, r1
 800af3a:	0011      	movs	r1, r2
 800af3c:	001a      	movs	r2, r3
 800af3e:	2300      	movs	r3, #0
 800af40:	4d05      	ldr	r5, [pc, #20]	; (800af58 <_write_r+0x24>)
 800af42:	602b      	str	r3, [r5, #0]
 800af44:	f7f8 fe71 	bl	8003c2a <_write>
 800af48:	1c43      	adds	r3, r0, #1
 800af4a:	d103      	bne.n	800af54 <_write_r+0x20>
 800af4c:	682b      	ldr	r3, [r5, #0]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d000      	beq.n	800af54 <_write_r+0x20>
 800af52:	6023      	str	r3, [r4, #0]
 800af54:	bd70      	pop	{r4, r5, r6, pc}
 800af56:	46c0      	nop			; (mov r8, r8)
 800af58:	20000470 	.word	0x20000470

0800af5c <_close_r>:
 800af5c:	2300      	movs	r3, #0
 800af5e:	b570      	push	{r4, r5, r6, lr}
 800af60:	4d06      	ldr	r5, [pc, #24]	; (800af7c <_close_r+0x20>)
 800af62:	0004      	movs	r4, r0
 800af64:	0008      	movs	r0, r1
 800af66:	602b      	str	r3, [r5, #0]
 800af68:	f7f8 fe7b 	bl	8003c62 <_close>
 800af6c:	1c43      	adds	r3, r0, #1
 800af6e:	d103      	bne.n	800af78 <_close_r+0x1c>
 800af70:	682b      	ldr	r3, [r5, #0]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d000      	beq.n	800af78 <_close_r+0x1c>
 800af76:	6023      	str	r3, [r4, #0]
 800af78:	bd70      	pop	{r4, r5, r6, pc}
 800af7a:	46c0      	nop			; (mov r8, r8)
 800af7c:	20000470 	.word	0x20000470

0800af80 <_fstat_r>:
 800af80:	2300      	movs	r3, #0
 800af82:	b570      	push	{r4, r5, r6, lr}
 800af84:	4d06      	ldr	r5, [pc, #24]	; (800afa0 <_fstat_r+0x20>)
 800af86:	0004      	movs	r4, r0
 800af88:	0008      	movs	r0, r1
 800af8a:	0011      	movs	r1, r2
 800af8c:	602b      	str	r3, [r5, #0]
 800af8e:	f7f8 fe72 	bl	8003c76 <_fstat>
 800af92:	1c43      	adds	r3, r0, #1
 800af94:	d103      	bne.n	800af9e <_fstat_r+0x1e>
 800af96:	682b      	ldr	r3, [r5, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d000      	beq.n	800af9e <_fstat_r+0x1e>
 800af9c:	6023      	str	r3, [r4, #0]
 800af9e:	bd70      	pop	{r4, r5, r6, pc}
 800afa0:	20000470 	.word	0x20000470

0800afa4 <_isatty_r>:
 800afa4:	2300      	movs	r3, #0
 800afa6:	b570      	push	{r4, r5, r6, lr}
 800afa8:	4d06      	ldr	r5, [pc, #24]	; (800afc4 <_isatty_r+0x20>)
 800afaa:	0004      	movs	r4, r0
 800afac:	0008      	movs	r0, r1
 800afae:	602b      	str	r3, [r5, #0]
 800afb0:	f7f8 fe6f 	bl	8003c92 <_isatty>
 800afb4:	1c43      	adds	r3, r0, #1
 800afb6:	d103      	bne.n	800afc0 <_isatty_r+0x1c>
 800afb8:	682b      	ldr	r3, [r5, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d000      	beq.n	800afc0 <_isatty_r+0x1c>
 800afbe:	6023      	str	r3, [r4, #0]
 800afc0:	bd70      	pop	{r4, r5, r6, pc}
 800afc2:	46c0      	nop			; (mov r8, r8)
 800afc4:	20000470 	.word	0x20000470

0800afc8 <_lseek_r>:
 800afc8:	b570      	push	{r4, r5, r6, lr}
 800afca:	0004      	movs	r4, r0
 800afcc:	0008      	movs	r0, r1
 800afce:	0011      	movs	r1, r2
 800afd0:	001a      	movs	r2, r3
 800afd2:	2300      	movs	r3, #0
 800afd4:	4d05      	ldr	r5, [pc, #20]	; (800afec <_lseek_r+0x24>)
 800afd6:	602b      	str	r3, [r5, #0]
 800afd8:	f7f8 fe64 	bl	8003ca4 <_lseek>
 800afdc:	1c43      	adds	r3, r0, #1
 800afde:	d103      	bne.n	800afe8 <_lseek_r+0x20>
 800afe0:	682b      	ldr	r3, [r5, #0]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d000      	beq.n	800afe8 <_lseek_r+0x20>
 800afe6:	6023      	str	r3, [r4, #0]
 800afe8:	bd70      	pop	{r4, r5, r6, pc}
 800afea:	46c0      	nop			; (mov r8, r8)
 800afec:	20000470 	.word	0x20000470

0800aff0 <_read_r>:
 800aff0:	b570      	push	{r4, r5, r6, lr}
 800aff2:	0004      	movs	r4, r0
 800aff4:	0008      	movs	r0, r1
 800aff6:	0011      	movs	r1, r2
 800aff8:	001a      	movs	r2, r3
 800affa:	2300      	movs	r3, #0
 800affc:	4d05      	ldr	r5, [pc, #20]	; (800b014 <_read_r+0x24>)
 800affe:	602b      	str	r3, [r5, #0]
 800b000:	f7f8 fdf6 	bl	8003bf0 <_read>
 800b004:	1c43      	adds	r3, r0, #1
 800b006:	d103      	bne.n	800b010 <_read_r+0x20>
 800b008:	682b      	ldr	r3, [r5, #0]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d000      	beq.n	800b010 <_read_r+0x20>
 800b00e:	6023      	str	r3, [r4, #0]
 800b010:	bd70      	pop	{r4, r5, r6, pc}
 800b012:	46c0      	nop			; (mov r8, r8)
 800b014:	20000470 	.word	0x20000470

0800b018 <_init>:
 800b018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b01a:	46c0      	nop			; (mov r8, r8)
 800b01c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b01e:	bc08      	pop	{r3}
 800b020:	469e      	mov	lr, r3
 800b022:	4770      	bx	lr

0800b024 <_fini>:
 800b024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b026:	46c0      	nop			; (mov r8, r8)
 800b028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b02a:	bc08      	pop	{r3}
 800b02c:	469e      	mov	lr, r3
 800b02e:	4770      	bx	lr
