INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sim_1/imports/new/TB_register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_register_bank
