<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Overview: Intrinsics for Intel&reg; Post 32nm Processor Instruction Extensions">
<meta name="DC.subject" content="intrinsics, Intel&reg; Post-32nm Processor Instruction Extensions, overview">
<meta name="keywords" content="intrinsics, Intel&reg; Post-32nm Processor Instruction Extensions, overview">
<meta name="DC.Relation" scheme="URI" content="GUID-BFB40E93-A69F-402A-858F-1B17A92EBAE8.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-C60A2257-65F8-44A0-8042-AE24660F6627">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Overview: Intrinsics for Intel&reg; Post 32nm Processor Instruction Extensions</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_post32_overview"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-C60A2257-65F8-44A0-8042-AE24660F6627">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1"> Overview: Intrinsics for Intel&reg; Post 32nm Processor Instruction Extensions</h1>
 
   
  <div> 
    <p> The Intel&reg; Post 32nm Processor Instruction Extension intrinsics are assembly-coded functions that call on Intel&reg; Post 32nm Processor Instructions that include new vector SIMD and scalar instructions targeted for Intel&reg; 64 architecture processors in process technology smaller than 32 nm. 
    </p>
 
    <p> The prototypes for the Intel&reg; Post 32nm Processor Instructions Intrinsics are available in the 
      <span class="filepath">immintrin.h</span> file. 
    </p>
 
    <p> These intrinsics map directly to the instructions defined in the "CHAPTER 8. POST-32NM PROCESSOR INSTRUCTIONS" section of 
      <em>"Intel&reg; Advanced Vector Extensions Programming Reference"</em> (http://software.intel.com/en-us/avx/). 
    </p>
 
    <div class="section" id="GUID-C8842F0A-A8C3-4463-9E69-2A93972DBAFE"><h2 class="sectiontitle">Functional Overview</h2> 
       
      <p>The Intel&reg; Post 32nm Processor Instruction Extensions include: 
      </p>
 
      <p> 
      <ul type="disc" id="GUID-963ABA7D-926D-430C-9CDB-5B679DF336D7"> 
        <li> Four intrinsics that map to two hardware instructions 
      <span class="option">VCVTPS2PH</span> and 
      <span class="option">VCVTPH2PS</span> performing 16-bit floating-point data type conversion to and from single-precision floating-point data type. The intrinsics for conversion to packed 16-bit floating-point values from packed single-precision floating-point values also provide rounding control using an immediate byte. 
      </li>
 
      <li> Three intrinsics that map to the hardware instruction 
      <span class="option">RDRAND</span>. The intrinsics generate random numbers of 16/32/64 bit wide random integers. 
      </li>
 
      <li> Eight intrinsics that map to the hardware instructions 
      <span class="option">RDFSBASE</span>, 
      <span class="option">RDGSBASE</span>, 
      <span class="option">WRFSBASE</span>, and 
      <span class="option">WRGSBASE</span>. The intrinsics allow software that works in the 64-bit environment to read and write the FS base and GS base registers at all privileged levels. 
      </li>
 
      </ul>
 
      </p>
 
    </div>
 
  </div>
 
  
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-BFB40E93-A69F-402A-858F-1B17A92EBAE8.htm">Intrinsics for Intel&reg; Post-32nm Processor Instruction Extensions</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div> 

</body>
</html>
