module ROM_controller(
	input clk,
	input rst,
	
	output clk0,
	output[12:0] tim
);

wire clk_0;
counter cou(.ena(ena),.clk(clk),.rst(rst),.clk_0(clk_0));

reg[12:0] f_tim =0;
reg[12:0] n_tim =0;


always@(posedge clk_0,posedge rst)begin
	if(rst)begin
		f_tim <=0;
	end else
	begin
		f_tim <= n_tim;
	end
end

always@(*)begin
	n_tim = f_tim + 1;
	
end

assign tim = n_tim;
assign clk0 = clk_0;
endmodule
