/home/ad17/293/fpga-alu-uart/third_party/alexforencich_uart/rtl/uart_tx.v
/home/ad17/293/fpga-alu-uart/third_party/alexforencich_uart/rtl/uart_rx.v
/home/ad17/293/fpga-alu-uart/rtl/uart_echo.sv
home/ad17/293/fpga-alu-uart/rtl/top.sv
/home/ad17/293/oss-cad-suite/share/yosys/ice40/cells_sim.v
