

================================================================
== Vivado HLS Report for 'Sobel'
================================================================
* Date:           Wed Jul 29 15:03:23 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.242|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  137|  2086943|  137|  2086943|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+---------+-----+---------+---------+
        |                    |          |    Latency    |    Interval   | Pipeline|
        |      Instance      |  Module  | min |   max   | min |   max   |   Type  |
        +--------------------+----------+-----+---------+-----+---------+---------+
        |grp_Filter2D_fu_80  |Filter2D  |  136|  2086942|  136|  2086942|   none  |
        +--------------------+----------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      -|     650|   1710|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|      68|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     718|   1729|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+------+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------+----------+---------+-------+-----+------+
    |grp_Filter2D_fu_80  |Filter2D  |        3|      0|  650|  1710|
    +--------------------+----------+---------+-------+-----+------+
    |Total               |          |        3|      0|  650|  1710|
    +--------------------+----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   3|          3|    1|          3|
    |ap_done                    |   3|          2|    1|          2|
    |p_dst_data_stream_V_write  |   3|          2|    1|          2|
    |p_src_cols_V_blk_n         |   3|          2|    1|          2|
    |p_src_data_stream_V_read   |   3|          2|    1|          2|
    |p_src_rows_V_blk_n         |   3|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  18|         13|    6|         13|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |grp_Filter2D_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |p_src_cols_V_read_reg_97         |  32|   0|   32|          0|
    |p_src_rows_V_read_reg_92         |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  68|   0|   68|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Sobel        | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

