\section{Introduction}
The goal of this project was to design a module for a CAM that is synthesizable on an FPGA using modern HDL tools. 
We also integrated a finite sta