# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 6.5.0-35-generic
# version   : 2023.09p002 64 bits
# build date: 2023.11.21 13:10:30 UTC
# ----------------------------------------
# started   : 2024-05-22 16:57:53 -03
# hostname  : victorhug-340XAA-350XAA-550XAA.(none)
# pid       : 11316
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45241' '-style' 'windows' '-data' 'AAAA2nicVYyxCsJAEETfKfYWfoKVkCNqBIsUNumUEAVbEUwRCIloRLDRT/VPLsOFgM6wM7D7WAPEb+ccXsOXYsyWHXsSZcpRDVNWLFgTslGHsmXOUmOVVrtIhJf5dk1s+JXJPn8Nox7skYFmRsCZUq55cuJBxV15lWtuNORctE85iJ6I7q65biWF6Ma/bgHfKBow' '-proj' '/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_dao".
INFO: reading configuration file "/home/victorhug/.config/cadence/jasper.conf".
% check_superlint -init
% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[ERROR (VERI-1100)] ../rtl/cart.sv(2351): procedural assignment to a non-register 'me' is not permitted
[ERROR (VERI-1100)] ../rtl/cart.sv(2352): procedural assignment to a non-register 'me' is not permitted
[ERROR (VERI-1072)] ../rtl/cart.sv(2401): module 'cart_top' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1100)] ../rtl/cart.sv(2351): procedural assignment to a non-register 'me' is not permitted
	[ERROR (VERI-1100)] ../rtl/cart.sv(2352): procedural assignment to a non-register 'me' is not permitted
	[ERROR (VERI-1072)] ../rtl/cart.sv(2401): module 'cart_top' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[ERROR (VERI-1128)] ../rtl/ppu.sv(7): 'regs_savestates' is not declared
[ERROR (VERI-1128)] ../rtl/ppu.sv(33): 'SSREG_INDEX_LOOPY' is not declared
[ERROR (VERI-1128)] ../rtl/ppu.sv(33): 'SSREG_DEFAULT_LOOPY' is not declared
[ERROR (VERI-1072)] ../rtl/ppu.sv(167): module 'LoopyGen' is ignored due to previous errors
[ERROR (VERI-1100)] ../rtl/ppu.sv(209): procedural assignment to a non-register 'vblank_start_sl' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(210): procedural assignment to a non-register 'vblank_end_sl' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(211): procedural assignment to a non-register 'skip_en' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(215): procedural assignment to a non-register 'vblank_start_sl' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(216): procedural assignment to a non-register 'vblank_end_sl' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(217): procedural assignment to a non-register 'skip_en' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(221): procedural assignment to a non-register 'vblank_start_sl' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(222): procedural assignment to a non-register 'vblank_end_sl' is not permitted
[ERROR (VERI-1100)] ../rtl/ppu.sv(223): procedural assignment to a non-register 'skip_en' is not permitted
[ERROR (VERI-1128)] ../rtl/ppu.sv(253): 'SSREG_INDEX_CLOCKGEN' is not declared
[ERROR (VERI-1128)] ../rtl/ppu.sv(253): 'SSREG_DEFAULT_CLOCKGEN' is not declared
[ERROR (VERI-1072)] ../rtl/ppu.sv(306): module 'ClockGen' is ignored due to previous errors
[ERROR (VERI-1072)] ../rtl/ppu.sv(343): module 'Sprite' is ignored due to previous errors
[ERROR (VERI-1072)] ../rtl/ppu.sv(411): module 'SpriteSet' is ignored due to previous errors
[ERROR (VERI-1128)] ../rtl/ppu.sv(447): 'SSREG_INDEX_OAMEVAL' is not declared
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1128)] ../rtl/ppu.sv(7): 'regs_savestates' is not declared
	[ERROR (VERI-1128)] ../rtl/ppu.sv(33): 'SSREG_INDEX_LOOPY' is not declared
	[ERROR (VERI-1128)] ../rtl/ppu.sv(33): 'SSREG_DEFAULT_LOOPY' is not declared
	[ERROR (VERI-1072)] ../rtl/ppu.sv(167): module 'LoopyGen' is ignored due to previous errors
	[ERROR (VERI-1100)] ../rtl/ppu.sv(209): procedural assignment to a non-register 'vblank_start_sl' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(210): procedural assignment to a non-register 'vblank_end_sl' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(211): procedural assignment to a non-register 'skip_en' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(215): procedural assignment to a non-register 'vblank_start_sl' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(216): procedural assignment to a non-register 'vblank_end_sl' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(217): procedural assignment to a non-register 'skip_en' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(221): procedural assignment to a non-register 'vblank_start_sl' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(222): procedural assignment to a non-register 'vblank_end_sl' is not permitted
	[ERROR (VERI-1100)] ../rtl/ppu.sv(223): procedural assignment to a non-register 'skip_en' is not permitted
	[ERROR (VERI-1128)] ../rtl/ppu.sv(253): 'SSREG_INDEX_CLOCKGEN' is not declared
	[ERROR (VERI-1128)] ../rtl/ppu.sv(253): 'SSREG_DEFAULT_CLOCKGEN' is not declared
	[ERROR (VERI-1072)] ../rtl/ppu.sv(306): module 'ClockGen' is ignored due to previous errors
	[ERROR (VERI-1072)] ../rtl/ppu.sv(343): module 'Sprite' is ignored due to previous errors
	[ERROR (VERI-1072)] ../rtl/ppu.sv(411): module 'SpriteSet' is ignored due to previous errors
	[ERROR (VERI-1128)] ../rtl/ppu.sv(447): 'SSREG_INDEX_OAMEVAL' is not declared
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 19 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[WARN (VERI-1875)] ../rtl/ppu.sv(233): identifier 'skip_pixel' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(393): identifier 'bits_orig' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(403): identifier 'bits_ex' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(461): identifier 'oam_data' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[INFO (VERI-2561)] ../rtl/ppu.sv(1265): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1270): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1271): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[ERROR (VERI-1817)] ../rtl/apu.sv(485): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] ../rtl/apu.sv(485): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1128)] ../rtl/apu.sv(521): 'SSREG_DEFAULT_APU_DMC1' is not declared
[ERROR (VERI-1128)] ../rtl/apu.sv(522): 'SSREG_DEFAULT_APU_DMC2' is not declared
[ERROR (VERI-1072)] ../rtl/apu.sv(719): module 'DmcChan' is ignored due to previous errors
[ERROR (VERI-1817)] ../rtl/apu.sv(721): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1128)] ../rtl/apu.sv(750): 'SSREG_DEFAULT_APU_FCT' is not declared
[ERROR (VERI-1072)] ../rtl/apu.sv(866): module 'FrameCtr' is ignored due to previous errors
[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1128)] ../rtl/apu.sv(908): 'SSREG_DEFAULT_APU_TOP' is not declared
[ERROR (VERI-1072)] ../rtl/apu.sv(1151): module 'APU' is ignored due to previous errors
[ERROR (VERI-1072)] ../rtl/apu.sv(1283): module 'APUMixer' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1817)] ../rtl/apu.sv(485): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] ../rtl/apu.sv(485): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1128)] ../rtl/apu.sv(521): 'SSREG_DEFAULT_APU_DMC1' is not declared
	[ERROR (VERI-1128)] ../rtl/apu.sv(522): 'SSREG_DEFAULT_APU_DMC2' is not declared
	[ERROR (VERI-1072)] ../rtl/apu.sv(719): module 'DmcChan' is ignored due to previous errors
	[ERROR (VERI-1817)] ../rtl/apu.sv(721): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1128)] ../rtl/apu.sv(750): 'SSREG_DEFAULT_APU_FCT' is not declared
	[ERROR (VERI-1072)] ../rtl/apu.sv(866): module 'FrameCtr' is ignored due to previous errors
	[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] ../rtl/apu.sv(868): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1128)] ../rtl/apu.sv(908): 'SSREG_DEFAULT_APU_TOP' is not declared
	[ERROR (VERI-1072)] ../rtl/apu.sv(1151): module 'APU' is ignored due to previous errors
	[ERROR (VERI-1072)] ../rtl/apu.sv(1283): module 'APUMixer' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 15 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[WARN (VERI-1875)] ../rtl/ppu.sv(233): identifier 'skip_pixel' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(393): identifier 'bits_orig' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(403): identifier 'bits_ex' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(461): identifier 'oam_data' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[INFO (VERI-2561)] ../rtl/ppu.sv(1265): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1270): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1271): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_INDEX_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_DEFAULT_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_INDEX_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_DEFAULT_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_INDEX_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_DEFAULT_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_INDEX_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_DEFAULT_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_INDEX_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_DEFAULT_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_INDEX_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_DEFAULT_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_INDEX_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_DEFAULT_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_INDEX_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_DEFAULT_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_INDEX_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_DEFAULT_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_INDEX_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_DEFAULT_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_INDEX_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_DEFAULT_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_INDEX_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_DEFAULT_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_INDEX_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_DEFAULT_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_INDEX_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_DEFAULT_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_INDEX_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_DEFAULT_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_INDEX_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_DEFAULT_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_INDEX_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_DEFAULT_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_INDEX_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_DEFAULT_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(27): parameter 'SSREG_INDEX_MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(28): parameter 'SSREG_INDEX_MAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(29): parameter 'SSREG_INDEX_MAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(30): parameter 'SSREG_INDEX_MAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(31): parameter 'SSREG_INDEX_MAP5' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(32): parameter 'SSREG_INDEX_MAP6' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(35): parameter 'SSREG_INDEX_L2MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(38): parameter 'SSREG_INDEX_SNDMAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(39): parameter 'SSREG_INDEX_SNDMAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(40): parameter 'SSREG_INDEX_SNDMAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(41): parameter 'SSREG_INDEX_SNDMAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(42): parameter 'SSREG_INDEX_SNDMAP5' declared inside package 'regs_savestates' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[ERROR (VERI-1817)] ../rtl/savestate_ui.sv(1): parameter initial value cannot be omitted in this mode of Verilog
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[ERROR (VERI-1072)] ../rtl/savestate_ui.sv(132): module 'savestate_ui' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1817)] ../rtl/savestate_ui.sv(1): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1072)] ../rtl/savestate_ui.sv(132): module 'savestate_ui' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[WARN (VERI-1875)] ../rtl/ppu.sv(233): identifier 'skip_pixel' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(393): identifier 'bits_orig' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(403): identifier 'bits_ex' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(461): identifier 'oam_data' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[INFO (VERI-2561)] ../rtl/ppu.sv(1265): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1270): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1271): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_INDEX_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_DEFAULT_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_INDEX_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_DEFAULT_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_INDEX_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_DEFAULT_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_INDEX_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_DEFAULT_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_INDEX_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_DEFAULT_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_INDEX_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_DEFAULT_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_INDEX_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_DEFAULT_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_INDEX_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_DEFAULT_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_INDEX_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_DEFAULT_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_INDEX_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_DEFAULT_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_INDEX_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_DEFAULT_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_INDEX_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_DEFAULT_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_INDEX_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_DEFAULT_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_INDEX_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_DEFAULT_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_INDEX_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_DEFAULT_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_INDEX_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_DEFAULT_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_INDEX_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_DEFAULT_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_INDEX_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_DEFAULT_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(27): parameter 'SSREG_INDEX_MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(28): parameter 'SSREG_INDEX_MAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(29): parameter 'SSREG_INDEX_MAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(30): parameter 'SSREG_INDEX_MAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(31): parameter 'SSREG_INDEX_MAP5' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(32): parameter 'SSREG_INDEX_MAP6' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(35): parameter 'SSREG_INDEX_L2MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(38): parameter 'SSREG_INDEX_SNDMAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(39): parameter 'SSREG_INDEX_SNDMAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(40): parameter 'SSREG_INDEX_SNDMAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(41): parameter 'SSREG_INDEX_SNDMAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(42): parameter 'SSREG_INDEX_SNDMAP5' declared inside package 'regs_savestates' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[ERROR (VERI-1817)] ../rtl/savestate_ui.sv(1): parameter initial value cannot be omitted in this mode of Verilog
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[ERROR (VERI-1072)] ../rtl/savestate_ui.sv(132): module 'savestate_ui' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1817)] ../rtl/savestate_ui.sv(1): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1072)] ../rtl/savestate_ui.sv(132): module 'savestate_ui' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[WARN (VERI-1875)] ../rtl/ppu.sv(233): identifier 'skip_pixel' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(393): identifier 'bits_orig' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(403): identifier 'bits_ex' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(461): identifier 'oam_data' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[INFO (VERI-2561)] ../rtl/ppu.sv(1265): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1270): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1271): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_INDEX_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_DEFAULT_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_INDEX_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_DEFAULT_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_INDEX_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_DEFAULT_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_INDEX_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_DEFAULT_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_INDEX_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_DEFAULT_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_INDEX_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_DEFAULT_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_INDEX_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_DEFAULT_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_INDEX_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_DEFAULT_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_INDEX_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_DEFAULT_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_INDEX_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_DEFAULT_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_INDEX_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_DEFAULT_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_INDEX_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_DEFAULT_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_INDEX_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_DEFAULT_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_INDEX_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_DEFAULT_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_INDEX_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_DEFAULT_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_INDEX_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_DEFAULT_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_INDEX_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_DEFAULT_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_INDEX_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_DEFAULT_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(27): parameter 'SSREG_INDEX_MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(28): parameter 'SSREG_INDEX_MAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(29): parameter 'SSREG_INDEX_MAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(30): parameter 'SSREG_INDEX_MAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(31): parameter 'SSREG_INDEX_MAP5' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(32): parameter 'SSREG_INDEX_MAP6' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(35): parameter 'SSREG_INDEX_L2MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(38): parameter 'SSREG_INDEX_SNDMAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(39): parameter 'SSREG_INDEX_SNDMAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(40): parameter 'SSREG_INDEX_SNDMAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(41): parameter 'SSREG_INDEX_SNDMAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(42): parameter 'SSREG_INDEX_SNDMAP5' declared inside package 'regs_savestates' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/nes.v'
[INFO (VERI-2561)] ../rtl/nes.v(418): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(419): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(420): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(421): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(422): undeclared symbol 'loading_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(587): undeclared symbol 'Savestate_OAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(588): undeclared symbol 'Savestate_OAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(589): undeclared symbol 'Savestate_OAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(590): undeclared symbol 'Savestate_OAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(591): undeclared symbol 'Savestate_OAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(675): undeclared symbol 'Savestate_MAPRAMactive', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(676): undeclared symbol 'Savestate_MAPRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(677): undeclared symbol 'Savestate_MAPRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(678): undeclared symbol 'Savestate_MAPRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(679): undeclared symbol 'Savestate_MAPRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(680): undeclared symbol 'Savestate_MAPRAMReadData', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/nes.v(195): identifier 'div_sys' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(196): identifier 'cpu_ce' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(217): identifier 'cart_pre' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(220): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(220): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(221): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(221): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(222): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(222): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(245): identifier 'reset_ss' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(306): identifier 'loading_savestate' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(307): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(329): identifier 'pause_cpu' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(329): identifier 'cpu_Instrnew' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(348): identifier 'ppu_cycle' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(348): identifier 'scanline_ppu' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(361): identifier 'SS_TOP_BACK' is used before its declaration
[ERROR (VERI-1128)] ../rtl/nes.v(496): 'SSREG_INDEX_APU_TOP' is not declared
[ERROR (VERI-1128)] ../rtl/nes.v(497): 'SSREG_INDEX_APU_DMC1' is not declared
[ERROR (VERI-1128)] ../rtl/nes.v(498): 'SSREG_INDEX_APU_DMC2' is not declared
[ERROR (VERI-1128)] ../rtl/nes.v(499): 'SSREG_INDEX_APU_FCT' is not declared
[ERROR (VERI-1128)] ../rtl/nes.v(781): 'SSREG_INDEX_TOP' is not declared
[ERROR (VERI-1128)] ../rtl/nes.v(781): 'SSREG_DEFAULT_TOP' is not declared
[ERROR (VERI-1072)] ../rtl/nes.v(883): module 'NES' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../rtl/nes.v(496): 'SSREG_INDEX_APU_TOP' is not declared
	[ERROR (VERI-1128)] ../rtl/nes.v(497): 'SSREG_INDEX_APU_DMC1' is not declared
	[ERROR (VERI-1128)] ../rtl/nes.v(498): 'SSREG_INDEX_APU_DMC2' is not declared
	[ERROR (VERI-1128)] ../rtl/nes.v(499): 'SSREG_INDEX_APU_FCT' is not declared
	[ERROR (VERI-1128)] ../rtl/nes.v(781): 'SSREG_INDEX_TOP' is not declared
	[ERROR (VERI-1128)] ../rtl/nes.v(781): 'SSREG_DEFAULT_TOP' is not declared
	[ERROR (VERI-1072)] ../rtl/nes.v(883): module 'NES' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[WARN (VERI-1875)] ../rtl/ppu.sv(233): identifier 'skip_pixel' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(393): identifier 'bits_orig' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(403): identifier 'bits_ex' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(461): identifier 'oam_data' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[INFO (VERI-2561)] ../rtl/ppu.sv(1265): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1270): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1271): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_INDEX_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_DEFAULT_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_INDEX_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_DEFAULT_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_INDEX_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_DEFAULT_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_INDEX_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_DEFAULT_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_INDEX_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_DEFAULT_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_INDEX_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_DEFAULT_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_INDEX_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_DEFAULT_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_INDEX_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_DEFAULT_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_INDEX_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_DEFAULT_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_INDEX_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_DEFAULT_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_INDEX_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_DEFAULT_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_INDEX_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_DEFAULT_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_INDEX_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_DEFAULT_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_INDEX_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_DEFAULT_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_INDEX_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_DEFAULT_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_INDEX_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_DEFAULT_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_INDEX_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_DEFAULT_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_INDEX_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_DEFAULT_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(27): parameter 'SSREG_INDEX_MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(28): parameter 'SSREG_INDEX_MAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(29): parameter 'SSREG_INDEX_MAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(30): parameter 'SSREG_INDEX_MAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(31): parameter 'SSREG_INDEX_MAP5' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(32): parameter 'SSREG_INDEX_MAP6' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(35): parameter 'SSREG_INDEX_L2MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(38): parameter 'SSREG_INDEX_SNDMAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(39): parameter 'SSREG_INDEX_SNDMAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(40): parameter 'SSREG_INDEX_SNDMAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(41): parameter 'SSREG_INDEX_SNDMAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(42): parameter 'SSREG_INDEX_SNDMAP5' declared inside package 'regs_savestates' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/nes.v'
[INFO (VERI-2561)] ../rtl/nes.v(418): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(419): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(420): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(421): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(422): undeclared symbol 'loading_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(591): undeclared symbol 'Savestate_OAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(592): undeclared symbol 'Savestate_OAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(593): undeclared symbol 'Savestate_OAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(594): undeclared symbol 'Savestate_OAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(595): undeclared symbol 'Savestate_OAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(679): undeclared symbol 'Savestate_MAPRAMactive', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(680): undeclared symbol 'Savestate_MAPRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(681): undeclared symbol 'Savestate_MAPRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(682): undeclared symbol 'Savestate_MAPRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(683): undeclared symbol 'Savestate_MAPRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(684): undeclared symbol 'Savestate_MAPRAMReadData', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/nes.v(195): identifier 'div_sys' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(196): identifier 'cpu_ce' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(217): identifier 'cart_pre' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(220): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(220): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(221): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(221): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(222): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(222): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(245): identifier 'reset_ss' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(306): identifier 'loading_savestate' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(307): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(329): identifier 'pause_cpu' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(329): identifier 'cpu_Instrnew' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(348): identifier 'ppu_cycle' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(348): identifier 'scanline_ppu' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(361): identifier 'SS_TOP_BACK' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(505): identifier 'sample_a' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(509): identifier 'audio_en' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(511): identifier 'sample_ext' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(512): identifier 'sample_inverted' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(513): identifier 'sample_ext' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(604): identifier 'prg_conflict' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(722): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(728): identifier 'raw_data_bus' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(734): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(753): identifier 'SS_TOP_BACK' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(754): identifier 'SS_TOP_BACK' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(755): identifier 'SS_TOP_BACK' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/dsp.v'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/compat.v'
[-- (VERI-1482)] Analyzing Verilog file '../NES.sv'
[INFO (VERI-2561)] ../NES.sv(194): undeclared symbol 'hide_overscan', assumed default net type 'wire'
[ERROR (VERI-1245)] ../NES.sv(217): cannot open include file 'build_id.v'
[ERROR (VERI-1158)] ../NES.sv(290): use of undefined macro 'BUILD_DATE'
[ERROR (VERI-1137)] ../NES.sv(291): syntax error near '}'
[INFO (VERI-2561)] ../NES.sv(393): undeclared symbol 'clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'mapper_has_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'raw_serial', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'gg_avail', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'bios_loaded', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'bk_ena', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(413): undeclared symbol 'ss_slot', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(414): undeclared symbol 'statusUpdate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(415): undeclared symbol 'info_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(416): undeclared symbol 'info', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(422): undeclared symbol 'loader_clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(423): undeclared symbol 'file_input', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(424): undeclared symbol 'save_wait', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(465): undeclared symbol 'reconfig_to_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(466): undeclared symbol 'reconfig_from_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(647): undeclared symbol 'reset_nes', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(658): undeclared symbol 'piano', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(680): undeclared symbol 'reticle', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(681): undeclared symbol 'light', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(682): undeclared symbol 'trigger', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(845): undeclared symbol 'gg_code', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(857): undeclared symbol 'emphasis', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(868): undeclared symbol 'fds_busy', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(871): undeclared symbol 'max_diskside', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(874): undeclared symbol 'cpu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(875): undeclared symbol 'cpu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(876): undeclared symbol 'cpu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(877): undeclared symbol 'cpu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(878): undeclared symbol 'cpu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(879): undeclared symbol 'ppu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(880): undeclared symbol 'ppu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(881): undeclared symbol 'ppu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(882): undeclared symbol 'ppu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(883): undeclared symbol 'ppu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(894): undeclared symbol 'save_written', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(899): undeclared symbol 'ss_save', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(900): undeclared symbol 'ss_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(904): undeclared symbol 'Savestate_SDRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(905): undeclared symbol 'Savestate_SDRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(906): undeclared symbol 'Savestate_SDRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(907): undeclared symbol 'Savestate_SDRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(908): undeclared symbol 'Savestate_SDRAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(910): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(911): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(912): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(913): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(914): undeclared symbol 'SaveStateBus_Dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(915): undeclared symbol 'savestate_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(917): undeclared symbol 'ss_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(918): undeclared symbol 'ss_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(919): undeclared symbol 'ss_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(920): undeclared symbol 'ss_rnw', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(921): undeclared symbol 'ss_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(922): undeclared symbol 'ss_be', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(923): undeclared symbol 'ss_ack', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1024): undeclared symbol 'save_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1025): undeclared symbol 'save_busy', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1028): undeclared symbol 'sdram_ss_in', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1030): undeclared symbol 'sdram_ss_out', assumed default net type 'wire'
[WARN (VERI-2013)] ../NES.sv(352): variable 'timeout' must explicitly be declared as automatic or static
[ERROR (VERI-1128)] ../NES.sv(391): 'CONF_STR' is not declared
[WARN (VERI-2013)] ../NES.sv(492): variable 'pald' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(492): variable 'pald2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(493): variable 'state' must explicitly be declared as automatic or static
[ERROR (VERI-1100)] ../NES.sv(615): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(616): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(617): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(618): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(622): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(623): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(624): procedural assignment to a non-register 'USER_OUT' is not permitted
[ERROR (VERI-1100)] ../NES.sv(625): procedural assignment to a non-register 'USER_OUT' is not permitted
[WARN (VERI-2013)] ../NES.sv(688): variable 'num' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(775): variable 'cnt' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1233): variable 'old_load' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1233): variable 'old_save' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1234): variable 'old_downloading' must explicitly be declared as automatic or static
[ERROR (VERI-1128)] ../NES.sv(1303): 'SSREG_INDEX_EXT' is not declared
[ERROR (VERI-1128)] ../NES.sv(1303): 'SSREG_DEFAULT_EXT' is not declared
[ERROR (VERI-1072)] ../NES.sv(1355): module 'emu' is ignored due to previous errors
[ERROR (VERI-1072)] ../NES.sv(1691): module 'GameLoader' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1245)] ../NES.sv(217): cannot open include file 'build_id.v'
	[ERROR (VERI-1158)] ../NES.sv(290): use of undefined macro 'BUILD_DATE'
	[ERROR (VERI-1137)] ../NES.sv(291): syntax error near '}'
	[ERROR (VERI-1128)] ../NES.sv(391): 'CONF_STR' is not declared
	[ERROR (VERI-1100)] ../NES.sv(615): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(616): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(617): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(618): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(622): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(623): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(624): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1100)] ../NES.sv(625): procedural assignment to a non-register 'USER_OUT' is not permitted
	[ERROR (VERI-1128)] ../NES.sv(1303): 'SSREG_INDEX_EXT' is not declared
	[ERROR (VERI-1128)] ../NES.sv(1303): 'SSREG_DEFAULT_EXT' is not declared
	[ERROR (VERI-1072)] ../NES.sv(1355): module 'emu' is ignored due to previous errors
	[ERROR (VERI-1072)] ../NES.sv(1691): module 'GameLoader' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 16 errors detected in the design file(s).


% include /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Load checks that will be verified
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
%% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
%% config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
WARNING (WSL056): Change in Message, Arguments for tag: RST_MX_SYAS have changed.
    For message help, type "help -message WSL056".
WARNING (WRTL036): SEQ_NR_BLKA is deprecated. This will become obsolete from next release FLP_NR_BLAS, LAT_NR_BLAS will be issued instead.
%% 
%% 
%% # analyze -register -vhdl -f files_vhd.f
%% # analyze -sort -vhdl -f files_vhd.f
%% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
%% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
%% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
%% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
%% 
%% 
%% 
%% analyze -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '/home/victorhug/cadence/installs/Update_JASPER23.09.002_lnx86_1of1/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(108): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(113): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'mode' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'MODE_NORMAL' is used before its declaration
[WARN (VERI-1875)] ../rtl/sdram.sv(165): identifier 'reset' is used before its declaration
[WARN (VERI-2013)] ../rtl/sdram.sv(180): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(15): identifier 'ADDR_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(16): identifier 'DATA_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../rtl/cheatcodes.sv(19): identifier 'DATA_WIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[WARN (VERI-1875)] ../rtl/zapper.sv(20): identifier 'light_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(21): identifier 'trigger_state' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(31): identifier 'light_cnt' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(33): identifier 'pos_x' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(34): identifier 'pos_y' is used before its declaration
[WARN (VERI-1875)] ../rtl/zapper.sv(38): identifier 'trigger_cnt' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(162): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(320): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(321): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(322): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[WARN (VERI-1875)] ../rtl/cart.sv(745): identifier 'me' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[WARN (VERI-1875)] ../rtl/video.sv(35): identifier 'is_padding' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(132): identifier 'hblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(133): identifier 'vblank' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(184): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(185): identifier 'VBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_START' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(187): identifier 'HBL_END' is used before its declaration
[WARN (VERI-1875)] ../rtl/video.sv(188): identifier 'VBL_START' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[WARN (VERI-1875)] ../rtl/ppu.sv(233): identifier 'skip_pixel' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(393): identifier 'bits_orig' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(403): identifier 'bits_ex' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(461): identifier 'oam_data' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[WARN (VERI-1875)] ../rtl/ppu.sv(878): identifier 'load_temp' is used before its declaration
[INFO (VERI-2561)] ../rtl/ppu.sv(1265): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1270): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1271): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_INDEX_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(3): parameter 'SSREG_DEFAULT_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_INDEX_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(4): parameter 'SSREG_DEFAULT_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_INDEX_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(5): parameter 'SSREG_DEFAULT_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_INDEX_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(7): parameter 'SSREG_DEFAULT_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_INDEX_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(8): parameter 'SSREG_DEFAULT_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_INDEX_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(9): parameter 'SSREG_DEFAULT_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_INDEX_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(10): parameter 'SSREG_DEFAULT_PAL0' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_INDEX_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(11): parameter 'SSREG_DEFAULT_PAL1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_INDEX_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(12): parameter 'SSREG_DEFAULT_PAL2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_INDEX_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(13): parameter 'SSREG_DEFAULT_PAL3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_INDEX_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(14): parameter 'SSREG_DEFAULT_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_INDEX_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(15): parameter 'SSREG_DEFAULT_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_INDEX_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(17): parameter 'SSREG_DEFAULT_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_INDEX_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(18): parameter 'SSREG_DEFAULT_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_INDEX_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(19): parameter 'SSREG_DEFAULT_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_INDEX_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(20): parameter 'SSREG_DEFAULT_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_INDEX_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(22): parameter 'SSREG_DEFAULT_TOP' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_INDEX_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(24): parameter 'SSREG_DEFAULT_EXT' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(27): parameter 'SSREG_INDEX_MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(28): parameter 'SSREG_INDEX_MAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(29): parameter 'SSREG_INDEX_MAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(30): parameter 'SSREG_INDEX_MAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(31): parameter 'SSREG_INDEX_MAP5' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(32): parameter 'SSREG_INDEX_MAP6' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(35): parameter 'SSREG_INDEX_L2MAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(38): parameter 'SSREG_INDEX_SNDMAP1' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(39): parameter 'SSREG_INDEX_SNDMAP2' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(40): parameter 'SSREG_INDEX_SNDMAP3' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(41): parameter 'SSREG_INDEX_SNDMAP4' declared inside package 'regs_savestates' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/regs_savestates.sv(42): parameter 'SSREG_INDEX_SNDMAP5' declared inside package 'regs_savestates' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/nes.v'
[INFO (VERI-2561)] ../rtl/nes.v(418): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(419): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(420): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(421): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(422): undeclared symbol 'loading_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(591): undeclared symbol 'Savestate_OAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(592): undeclared symbol 'Savestate_OAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(593): undeclared symbol 'Savestate_OAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(594): undeclared symbol 'Savestate_OAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(595): undeclared symbol 'Savestate_OAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(679): undeclared symbol 'Savestate_MAPRAMactive', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(680): undeclared symbol 'Savestate_MAPRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(681): undeclared symbol 'Savestate_MAPRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(682): undeclared symbol 'Savestate_MAPRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(683): undeclared symbol 'Savestate_MAPRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(684): undeclared symbol 'Savestate_MAPRAMReadData', assumed default net type 'wire'
[WARN (VERI-1875)] ../rtl/nes.v(195): identifier 'div_sys' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(196): identifier 'cpu_ce' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(217): identifier 'cart_pre' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(220): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(220): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(221): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(221): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(222): identifier 'ppu_tick' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(222): identifier 'cpu_tick_count' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(245): identifier 'reset_ss' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(306): identifier 'loading_savestate' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(307): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(329): identifier 'pause_cpu' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(329): identifier 'cpu_Instrnew' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(348): identifier 'ppu_cycle' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(348): identifier 'scanline_ppu' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(361): identifier 'SS_TOP_BACK' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(505): identifier 'sample_a' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(509): identifier 'audio_en' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(511): identifier 'sample_ext' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(512): identifier 'sample_inverted' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(513): identifier 'sample_ext' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(604): identifier 'prg_conflict' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(722): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(728): identifier 'raw_data_bus' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(734): identifier 'SS_TOP' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(753): identifier 'SS_TOP_BACK' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(754): identifier 'SS_TOP_BACK' is used before its declaration
[WARN (VERI-1875)] ../rtl/nes.v(755): identifier 'SS_TOP_BACK' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../rtl/dsp.v'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/compat.v'
[-- (VERI-1482)] Analyzing Verilog file '../NES.sv'
[INFO (VERI-2561)] ../NES.sv(194): undeclared symbol 'hide_overscan', assumed default net type 'wire'
[ERROR (VERI-1245)] ../NES.sv(217): cannot open include file 'build_id.v'
[ERROR (VERI-1158)] ../NES.sv(290): use of undefined macro 'BUILD_DATE'
[ERROR (VERI-1137)] ../NES.sv(291): syntax error near '}'
[INFO (VERI-2561)] ../NES.sv(393): undeclared symbol 'clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'mapper_has_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'raw_serial', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'gg_avail', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'bios_loaded', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(412): undeclared symbol 'bk_ena', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(413): undeclared symbol 'ss_slot', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(414): undeclared symbol 'statusUpdate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(415): undeclared symbol 'info_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(416): undeclared symbol 'info', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(422): undeclared symbol 'loader_clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(423): undeclared symbol 'file_input', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(424): undeclared symbol 'save_wait', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(465): undeclared symbol 'reconfig_to_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(466): undeclared symbol 'reconfig_from_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(659): undeclared symbol 'reset_nes', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(670): undeclared symbol 'piano', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(692): undeclared symbol 'reticle', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(693): undeclared symbol 'light', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(694): undeclared symbol 'trigger', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(857): undeclared symbol 'gg_code', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(869): undeclared symbol 'emphasis', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(880): undeclared symbol 'fds_busy', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(883): undeclared symbol 'max_diskside', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(886): undeclared symbol 'cpu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(887): undeclared symbol 'cpu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(888): undeclared symbol 'cpu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(889): undeclared symbol 'cpu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(890): undeclared symbol 'cpu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(891): undeclared symbol 'ppu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(892): undeclared symbol 'ppu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(893): undeclared symbol 'ppu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(894): undeclared symbol 'ppu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(895): undeclared symbol 'ppu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(906): undeclared symbol 'save_written', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(911): undeclared symbol 'ss_save', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(912): undeclared symbol 'ss_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(916): undeclared symbol 'Savestate_SDRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(917): undeclared symbol 'Savestate_SDRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(918): undeclared symbol 'Savestate_SDRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(919): undeclared symbol 'Savestate_SDRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(920): undeclared symbol 'Savestate_SDRAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(922): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(923): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(924): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(925): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(926): undeclared symbol 'SaveStateBus_Dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(927): undeclared symbol 'savestate_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(929): undeclared symbol 'ss_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(930): undeclared symbol 'ss_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(931): undeclared symbol 'ss_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(932): undeclared symbol 'ss_rnw', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(933): undeclared symbol 'ss_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(934): undeclared symbol 'ss_be', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(935): undeclared symbol 'ss_ack', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1036): undeclared symbol 'save_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1037): undeclared symbol 'save_busy', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1040): undeclared symbol 'sdram_ss_in', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1042): undeclared symbol 'sdram_ss_out', assumed default net type 'wire'
[WARN (VERI-2013)] ../NES.sv(352): variable 'timeout' must explicitly be declared as automatic or static
[ERROR (VERI-1128)] ../NES.sv(391): 'CONF_STR' is not declared
[WARN (VERI-2013)] ../NES.sv(492): variable 'pald' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(492): variable 'pald2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(493): variable 'state' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(700): variable 'num' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(787): variable 'cnt' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1245): variable 'old_load' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1245): variable 'old_save' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1246): variable 'old_downloading' must explicitly be declared as automatic or static
[ERROR (VERI-1072)] ../NES.sv(1368): module 'emu' is ignored due to previous errors
[ERROR (VERI-1072)] ../NES.sv(1704): module 'GameLoader' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1245)] ../NES.sv(217): cannot open include file 'build_id.v'
	[ERROR (VERI-1158)] ../NES.sv(290): use of undefined macro 'BUILD_DATE'
	[ERROR (VERI-1137)] ../NES.sv(291): syntax error near '}'
	[ERROR (VERI-1128)] ../NES.sv(391): 'CONF_STR' is not declared
	[ERROR (VERI-1072)] ../NES.sv(1368): module 'emu' is ignored due to previous errors
	[ERROR (VERI-1072)] ../NES.sv(1704): module 'GameLoader' is ignored due to previous errors
ERROR at line 22 in file /home/victorhug/Documents/TCC/C贸digo/NES_MiSTerCadence/formal/NES.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).


INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.395 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
