{
  "sv_module": {
    "prefix": "sv_module",
    "body": [
      "module ${1:<module_name>} #(",
      "\t\t${2:<parameter_list>}",
      "\t)(",
      "\t\t${3:<port_list>}",
      "\t);\n",
      "\t$0",
      "endmodule: $1"
    ],
    "description": "Basic SystemVerilog module construct."
  },
  "sv_interface": {
    "prefix": "sv_interface",
    "body": [
      "interface ${1:<if_name>} (",
      "\t\t$2",
      "\t);\n",
      "\t$0",
      "endinterface: $1"
    ],
    "description": "Basic SystemVerilog interface construct."
  },
  "sv_package": {
    "prefix": "sv_package",
    "body": [
      "package ${1:<package_name>};",
      "\t$0",
      "endpackage: $1"
    ],
    "description": "Basic SystemVerilog package construct."
  },
  "sv_class": {
    "prefix": "sv_class",
    "body": [
      "class ${1:<class_name>};",
      "\t/*  VARIABLES  */\n",
      "\tfunction new(string name=\"$1\");",
      "\tendfunction: new\n\n",
      "\t$0",
      "endclass: $1"
    ],
    "description": "SV class template"
  },
  "sv_guard_ifndef": {
    "prefix": "sv_guard_ifndef",
    "body": [
      "`ifndef __${1:<guard_name>}",
      "`define __$1",
      "\n$0",
      "`endif"
    ],
    "description": "Basic SystemVerilog guard ifndef-define-endif construct."
  },
  "sv_separator_large": {
    "prefix": "sv_separator_large",
    "body": [
      "/*----------------------------------------------------------------------------*/",
      "/*  $1                                                                        */",
      "/*----------------------------------------------------------------------------*/",
      "$0"
    ],
    "description": "Large 80 ch wide separator."
  },
  "sv_separator_small_label": {
    "prefix": "sv_separator_large",
    "body": [
      "/*---  $1                          ---*/",
      "/*------------------------------------*/",
      "$0"
    ],
    "description": "Small 40 ch wide separator."
  }
}
