[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2010-02-26 10:17:40","objective":"1. Introduction (Moore’s rule, Cost)\n2. Mask, Processing, Cross-section\n3. Transistors, Layout, RC Extraction, DRC\n3. Logic Gates, Combination Logic Networks\n4. Cross Talk, Power\n5. Testing, Packaging\n","schedule":"01. 02/25/10 Chapter 1 Introduction (Moore’s rule)\n02. 03/04/10 Chapter 1 Introduction (Cost, TW)\n03. 03/11/10 Chapter 2 (Mask, Processing)\n04. 03/18/10 Chapter 2 (Cross-section)\n05. 03/25/10 Chapter 2 (Transistors)\n06. 04/01/10 Quiz 1, Chapter 2 (Layout)\n07. 04/08/10 Chapter 2 (RC Extraction)\n08. 04/15/10 Midterm Examination\n09. 04/22/10 Review; Chapter 2 (Design Rule)\n10. 04/29/10 Chapter 3 (Logic Gates)\n11. 05/06/10 Chapter 3 (Noise Margin)\n12. 05/13/10 Chapter 3 (Combination Logic Networks)\n13. 05/20/10 Chapter 4 (Cross Talk, Power)\n14. 05/27/10 Chapter 4 (Testing)\n15. 06/03/10 Quiz 2, Packaging\n16. 06/10/10 Chapter 5 (Memories)\n17. 06/17/10 Final Examination\n18. 06/24/10 Exam review and “Color”\n","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%\n","materials":"Textbook:\nModern VLSI Design\nSystem-on-Chip Design,\nThird edition, Prentice Hall,\nby: Wayne Wolf\nReferences:\n1. ULSI 製程技術\nby: 劉博文\n2. Digital Integrated Circuits\nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolić\n","foreignLanguageTextbooks":false}]
