// Seed: 1696022001
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  assign id_1 = -1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    output wand id_3
);
  assign id_3 = -1'b0 - 1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6 = id_6;
  logic id_7;
  logic [1 : -1 'b0] id_8;
  logic id_9;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd30,
    parameter id_2 = 32'd33
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout tri0 id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  inout wire _id_1;
  logic [id_1 : id_2] id_17;
  ;
  module_2 modCall_1 (
      id_10,
      id_13,
      id_4,
      id_4,
      id_17
  );
  assign id_10 = 1;
endmodule
