and r0, r1, r0, ror #3 
orr r2, r2, r0 
bic r0, r2, r0 
mvn r2, r0 
