T. W. Chen, Y. W. Huang, T. C. Chen, Y. H. Chen, C. Y. Tsai, and L. G. Chen. 2005. Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 3, 2931--2934.
Ching-Hwa Cheng and Chin-Hsien Wang. 2009. CKVdd: A clock-controlled self-stabilized voltage technique for reducing dynamic power in CMOS digital circuits. IEICE Trans. Electron. E92-C, 4.
Chih-Da Chien , Keng-Po Lu , Yu-Min Chen , Jiun-In Guo , Yuan-Sun Chu , Ching-Lung Su, An Area-Efficient Variable Length Decoder IP Core Design for MPEG-Video Coding Applications, IEEE Transactions on Circuits and Systems for Video Technology, v.16 n.9, p.1172-1178, September 2006[doi>10.1109/TCSVT.2006.881873]
C. D. Chien, C. C. Lin, Y. H. Shih, H. C. Chen, C. J. Huang, C. Y. Yu, C. L. Chen, C. H. Cheng, and J. I. Guo. 2007. A 252kgate/71mW multi-standard multi-channel video decoder for high-definition video. In Proceedings of the IEEE International Solid-State Circuits Conference.
T. Burd, T. Pering, A. Stratakos, and R. Brodersen. 2000. A dynamic voltage scaled microprocessor system. In Proceedings of the IEEE International Solid-State Circuits Conference. 294--295.
T. Gabara and W. Fischer. 1995. An integrated system consisting of an 8× 8 adiabatic-PPS multiplier powered by a tank circuit. In Proceedings of the IEEE International Solid-State Circuits Conference. 19.3.
Suhwan Kim , Conrad H. Ziesler , Marios C. Papaefthymiou, A true single-phase 8-bit adiabatic multiplier, Proceedings of the 38th annual Design Automation Conference, p.758-763, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379061]
H. Mahmoodi-Meimand, A. Afzali-Kusha, and M. Nourani. 2000. Efficiency of adiabatic logic for low-power, low-noise VLSI circuits and systems. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems. 324--327.
Dragan Maksimović , Vojin G. Oklobdžija , Borivoje Nikolić , K. Wayne Current, Clocked CMOS adiabatic logic with integrated single-phase power-clock supply, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.460-463, Aug. 2000[doi>10.1109/92.863629]
J. Stallman and E. Habekotte. 1984. Several driving configurations with low-voltage input control for a planar power switch. IEEE J. Solid-State Circuits 19, 147--154.
