git clone --depth 1 --no-tags https://github.com/hego2022/aes-scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410567119
git clone --depth 1 --no-tags https://github.com/ZeviYS/EEE3095S-WorkPackage6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422661749
git clone --depth 1 --no-tags https://github.com/MSD-Group-19/Checkpoint1-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422957527
git clone --depth 1 --no-tags https://github.com/dannyg919/Pokemodules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425638822
git clone --depth 1 --no-tags https://github.com/calvar122/Cesar_Alvarado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425715437
git clone --depth 1 --no-tags https://github.com/Arima9/Verificacion_T1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425673121
git clone --depth 1 --no-tags https://github.com/JRivera131313/RiveraJ_MatrixAdd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426346198
git clone --depth 1 --no-tags https://github.com/isabellabunnell/FGPAprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432003117
git clone --depth 1 --no-tags https://github.com/Aadil-Eyasim/Prac6_ASMABU002_EYSMUH002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424376893
git clone --depth 1 --no-tags https://github.com/awojty/6.111_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425033564
git clone --depth 1 --no-tags https://github.com/lalfredoaa/MIPS_Pipeline_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401932893
git clone --depth 1 --no-tags https://github.com/guyarad7/Arbiter-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405378239
git clone --depth 1 --no-tags https://github.com/ClaytonJPayne/IntDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405542292
git clone --depth 1 --no-tags https://github.com/mustafaberktaskin/RISCV_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404366053
git clone --depth 1 --no-tags https://github.com/Ramsesuct/EEE3096F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396374678
git clone --depth 1 --no-tags https://github.com/AvaniLaghate/AMBA-AHB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396433505
git clone --depth 1 --no-tags https://github.com/jlschole/System-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397665687
git clone --depth 1 --no-tags https://github.com/ardaOnal/CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399818334
git clone --depth 1 --no-tags https://github.com/TheKalty/Minilab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404855350
git clone --depth 1 --no-tags https://github.com/randyma01/CE3201-Proyecto-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429906524
git clone --depth 1 --no-tags https://github.com/myreliavilla/N-bit-gray-code-to-binary-value-conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430464291
git clone --depth 1 --no-tags https://github.com/antonyctyung/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431371722
git clone --depth 1 --no-tags https://github.com/manikant-cisma/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441079794
git clone --depth 1 --no-tags https://github.com/pabloreyesrobles/ipd432-tarea2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437184223
git clone --depth 1 --no-tags https://github.com/sama18-meet/sifratiot01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436973447
git clone --depth 1 --no-tags https://github.com/shrutiverma13/Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435468663
git clone --depth 1 --no-tags https://github.com/MasterPlayer/sys-mng-drp-ctrlr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434258879
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/advanceUVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434266538
git clone --depth 1 --no-tags https://github.com/jseguisa/SAP1Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433476688
git clone --depth 1 --no-tags https://github.com/aangelakis/Super-Mario-FPGA-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409256744
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP3-Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408955656
git clone --depth 1 --no-tags https://github.com/pabloreyesrobles/ipd432-tarea1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419965693
git clone --depth 1 --no-tags https://github.com/wiresboy/ctf-writeups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415774122
git clone --depth 1 --no-tags https://github.com/robertstar/BFSK_DEMOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418940721
git clone --depth 1 --no-tags https://github.com/anatoli-hancharou/simd-alu-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420750888
git clone --depth 1 --no-tags https://github.com/apareakash/Arithmatic-and-logical-unit-with-application-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399456241
git clone --depth 1 --no-tags https://github.com/emiliomarquez/Sixteen-Instructions-Per-Second-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403741114
git clone --depth 1 --no-tags https://github.com/OscarAraya18/EL3307.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407703727
git clone --depth 1 --no-tags https://github.com/uscope-platform/uscope_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407786324
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP1-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404867696
git clone --depth 1 --no-tags https://github.com/rejoymathews32/Async_FIFO_Verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421490615
git clone --depth 1 --no-tags https://github.com/ClssEdmilson/16_Bits_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423206359
git clone --depth 1 --no-tags https://github.com/chriswebbb/Microprocessor_Design_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421801150
git clone --depth 1 --no-tags https://github.com/platinum95/NesMulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410713005
git clone --depth 1 --no-tags https://github.com/bharatgohil/motion_ctrl_card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417208480
git clone --depth 1 --no-tags https://github.com/SamMahara/Workpackage-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416918505
git clone --depth 1 --no-tags https://github.com/David-Solorzano/Quiz-Clase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416514691
git clone --depth 1 --no-tags https://github.com/chiaaaaaaa/eth-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416305220
git clone --depth 1 --no-tags https://github.com/PascalZh/MIHPR_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417514326
git clone --depth 1 --no-tags https://github.com/TraitorablePL/VDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417117646
git clone --depth 1 --no-tags https://github.com/99Angelrm/SAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403453565
git clone --depth 1 --no-tags https://github.com/TapiwaFaith/EEE3096S_PRAC6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424332207
git clone --depth 1 --no-tags https://github.com/cdlavila/unicycle-processor-risc-v-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397642766
git clone --depth 1 --no-tags https://github.com/abisai-iteso/sv_verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428830744
git clone --depth 1 --no-tags https://github.com/Amaanmmn/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425155125
git clone --depth 1 --no-tags https://github.com/fuanruisu/digSystemsVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425401999
git clone --depth 1 --no-tags https://github.com/v-p-chavan/my_linux_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427959844
git clone --depth 1 --no-tags https://github.com/MSD-Group-19/Checkpoint-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428355123
git clone --depth 1 --no-tags https://github.com/Sasank39/EE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426398180
git clone --depth 1 --no-tags https://github.com/chrisskiberg/TFE4152-Project-SPICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426396306
git clone --depth 1 --no-tags https://github.com/dschaefer/fpga-bounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427717420
git clone --depth 1 --no-tags https://github.com/Dragon201701/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427993215
git clone --depth 1 --no-tags https://github.com/myreliavilla/Synthesize-2to1-Multiplexer-MUX-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430458014
git clone --depth 1 --no-tags https://github.com/ManuelG28/uvm-hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425866035
git clone --depth 1 --no-tags https://github.com/jmat97/RPD22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435512404
git clone --depth 1 --no-tags https://github.com/alon-hartman/044252.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437237111
git clone --depth 1 --no-tags https://github.com/Izziabby/Amp-lified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437402659
git clone --depth 1 --no-tags https://github.com/lilanka/kythera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437353967
git clone --depth 1 --no-tags https://github.com/gmanojkumarr/avsdtcaml.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437971445
git clone --depth 1 --no-tags https://github.com/mirayayerdem/Simple-Processor-CS223-Lab-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432788437
git clone --depth 1 --no-tags https://github.com/muresant18/LAB4_DE_STM21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433220107
git clone --depth 1 --no-tags https://github.com/ivana17/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440948043
git clone --depth 1 --no-tags https://github.com/Enock21/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440835923
git clone --depth 1 --no-tags https://github.com/r-vazquez/roberto_vazquez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424436222
git clone --depth 1 --no-tags https://github.com/marcospazianibrunella/project-zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409123801
git clone --depth 1 --no-tags https://github.com/andmiele/SystemVerilogUtils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413652546
git clone --depth 1 --no-tags https://github.com/seekaddo/ape_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438029305
git clone --depth 1 --no-tags https://github.com/4DV4NC3M3N7/complex-number-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434209845
git clone --depth 1 --no-tags https://github.com/saw235/lowrisc_prim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405433223
git clone --depth 1 --no-tags https://github.com/Flickman1/UnderSea-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411484150
git clone --depth 1 --no-tags https://github.com/samschiedermayer/ECE551-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428372561
git clone --depth 1 --no-tags https://github.com/zeeshandildar-rs/zeeshandildar-rs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411651235
git clone --depth 1 --no-tags https://github.com/KapilKumar05/CS203-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421310658
git clone --depth 1 --no-tags https://github.com/nwkrix/FullAdder_UVM_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422481057
git clone --depth 1 --no-tags https://github.com/rinr2602/tictactoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423552115
git clone --depth 1 --no-tags https://github.com/vjabarca/Advanced-Peripheral-Bus-APB-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426910808
git clone --depth 1 --no-tags https://github.com/anithasamanthula/spi_avip_testcases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426480753
git clone --depth 1 --no-tags https://github.com/MacPCH/Proyecto_3_VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431298887
git clone --depth 1 --no-tags https://github.com/gilbertmike/sorting-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430251724
git clone --depth 1 --no-tags https://github.com/calvar122/Reg_File_Alvarado_1_Cesar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430950110
git clone --depth 1 --no-tags https://github.com/ShangchengXu/wavlet_in_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436122900
git clone --depth 1 --no-tags https://github.com/sams-santos/digital-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437303282
git clone --depth 1 --no-tags https://github.com/hayekr/MIPS_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436003777
git clone --depth 1 --no-tags https://github.com/JPShen-UWM/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405288712
git clone --depth 1 --no-tags https://github.com/abirhossen786/comp_arch_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412189664
git clone --depth 1 --no-tags https://github.com/alonso9v9/TFG_UVM_BUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413212685
git clone --depth 1 --no-tags https://github.com/shaikaikov/Verification_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406343336
git clone --depth 1 --no-tags https://github.com/ryoaqswde/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396174093
git clone --depth 1 --no-tags https://github.com/rillomas/nine_segment_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399000246
git clone --depth 1 --no-tags https://github.com/iremnurcolak/AXI4-lite-Interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399781259
