#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5eee2a7fb7f0 .scope module, "random_vector" "random_vector" 2 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_READY";
    .port_info 3 /OUTPUT 1 "o_VALID";
    .port_info 4 /OUTPUT 9 "o_Y";
P_0x5eee2a7fb980 .param/l "WIDTH" 0 2 58, +C4<00000000000000000000000000001001>;
L_0x5eee2a816cc0/d .functor BUFZ 9, v0x5eee2a835a20_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5eee2a816cc0 .delay 9 (1,1,1) L_0x5eee2a816cc0/d;
L_0x5eee2a817630/d .functor BUFZ 1, v0x5eee2a7dd660_0, C4<0>, C4<0>, C4<0>;
L_0x5eee2a817630 .delay 1 (1,1,1) L_0x5eee2a817630/d;
v0x5eee2a816e20_0 .var/i "SEED", 31 0;
o0x79ca313a0048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5eee2a8177d0_0 .net "i_CLK", 0 0, o0x79ca313a0048;  0 drivers
o0x79ca313a0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5eee2a817cd0_0 .net "i_READY", 0 0, o0x79ca313a0078;  0 drivers
o0x79ca313a00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5eee2a818200_0 .net "i_RSTn", 0 0, o0x79ca313a00a8;  0 drivers
v0x5eee2a815d40_0 .net "o_VALID", 0 0, L_0x5eee2a817630;  1 drivers
v0x5eee2a8160b0_0 .net "o_Y", 8 0, L_0x5eee2a816cc0;  1 drivers
v0x5eee2a7dd660_0 .var "s_VALID", 0 0;
v0x5eee2a835a20_0 .var "s_Y", 8 0;
v0x5eee2a835b00_0 .var "s_was_valid", 0 0;
S_0x5eee2a7ebcb0 .scope begin, "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" 2 87, 2 87 0, S_0x5eee2a7fb7f0;
 .timescale 0 0;
E_0x5eee2a7f6d30 .event posedge, v0x5eee2a818200_0;
E_0x5eee2a7f71c0 .event posedge, v0x5eee2a8177d0_0;
S_0x5eee2a7ebe90 .scope begin, "ZAPAMIETANIE_POPRZEDNIEGO_VALID" "ZAPAMIETANIE_POPRZEDNIEGO_VALID" 2 99, 2 99 0, S_0x5eee2a7fb7f0;
 .timescale 0 0;
E_0x5eee2a7f3680 .event negedge, v0x5eee2a8177d0_0;
S_0x5eee2a7fba20 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
P_0x5eee2a7e5110 .param/l "DATA_WIDTH" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x5eee2a7e5150 .param/l "FLAG_ERR" 1 3 15, +C4<00000000000000000000000000000000>;
P_0x5eee2a7e5190 .param/l "FLAG_NEG" 1 3 16, +C4<00000000000000000000000000000001>;
P_0x5eee2a7e51d0 .param/l "FLAG_OVERFLOW" 1 3 18, +C4<00000000000000000000000000000011>;
P_0x5eee2a7e5210 .param/l "FLAG_POS" 1 3 17, +C4<00000000000000000000000000000010>;
v0x5eee2a83a500_0 .var/i "i", 31 0;
v0x5eee2a83a5e0_0 .var "s_A", 3 0;
v0x5eee2a83a6a0_0 .var "s_B", 3 0;
v0x5eee2a83a770_0 .net "s_CLK", 0 0, L_0x5eee2a817b70;  1 drivers
v0x5eee2a83a810_0 .net "s_RSTn", 0 0, L_0x5eee2a8180a0;  1 drivers
v0x5eee2a83a950_0 .net "s_Y", 3 0, v0x5eee2a839410_0;  1 drivers
v0x5eee2a83aa10_0 .net "s_flag", 3 0, v0x5eee2a839370_0;  1 drivers
v0x5eee2a83aab0_0 .var "s_sel", 1 0;
E_0x5eee2a7ce210 .event posedge, v0x5eee2a838e60_0;
E_0x5eee2a7ce290 .event posedge, v0x5eee2a838fe0_0;
S_0x5eee2a835cc0 .scope module, "UTOP" "TOP" 3 22, 4 1 0, S_0x5eee2a7fba20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_arg0";
    .port_info 1 /INPUT 4 "i_arg1";
    .port_info 2 /INPUT 2 "i_oper";
    .port_info 3 /INPUT 1 "i_clk";
    .port_info 4 /INPUT 1 "i_rstn";
    .port_info 5 /OUTPUT 4 "o_flag";
    .port_info 6 /OUTPUT 4 "o_result";
P_0x5eee2a819180 .param/l "LEN" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5eee2a8191c0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x5eee2a838a00_0 .net "decoder_err", 0 0, v0x5eee2a836920_0;  1 drivers
v0x5eee2a838ac0_0 .net "decoder_overflow", 0 0, v0x5eee2a836a30_0;  1 drivers
v0x5eee2a838b90_0 .net "decoder_result", 3 0, v0x5eee2a836af0_0;  1 drivers
v0x5eee2a838c90_0 .net "i_arg0", 3 0, v0x5eee2a83a5e0_0;  1 drivers
v0x5eee2a838d30_0 .net "i_arg1", 3 0, v0x5eee2a83a6a0_0;  1 drivers
v0x5eee2a838e60_0 .net "i_clk", 0 0, L_0x5eee2a817b70;  alias, 1 drivers
v0x5eee2a838f00_0 .net "i_oper", 1 0, v0x5eee2a83aab0_0;  1 drivers
v0x5eee2a838fe0_0 .net "i_rstn", 0 0, L_0x5eee2a8180a0;  alias, 1 drivers
v0x5eee2a8390a0_0 .net "nand_err", 0 0, v0x5eee2a837360_0;  1 drivers
v0x5eee2a8391d0_0 .net "nand_overflow", 0 0, v0x5eee2a837430_0;  1 drivers
v0x5eee2a8392a0_0 .net "nand_result", 3 0, v0x5eee2a8374d0_0;  1 drivers
v0x5eee2a839370_0 .var "o_flag", 3 0;
v0x5eee2a839410_0 .var "o_result", 3 0;
v0x5eee2a8394f0_0 .net "oh_err", 0 0, v0x5eee2a837f30_0;  1 drivers
v0x5eee2a8395c0_0 .net "oh_overflow", 0 0, v0x5eee2a837ff0_0;  1 drivers
v0x5eee2a839690_0 .net "oh_result", 3 0, v0x5eee2a8380b0_0;  1 drivers
v0x5eee2a839760_0 .net "sub_err", 0 0, v0x5eee2a8386d0_0;  1 drivers
v0x5eee2a839830_0 .net "sub_overflow", 0 0, v0x5eee2a838770_0;  1 drivers
v0x5eee2a839900_0 .net "sub_result", 3 0, v0x5eee2a838830_0;  1 drivers
v0x5eee2a8399d0_0 .var "temp_err", 0 0;
v0x5eee2a839a70_0 .var "temp_neg", 0 0;
v0x5eee2a839b10_0 .var "temp_overflow", 0 0;
v0x5eee2a839bb0_0 .var "temp_pos", 0 0;
E_0x5eee2a836050/0 .event anyedge, v0x5eee2a838f00_0, v0x5eee2a838830_0, v0x5eee2a838770_0, v0x5eee2a8386d0_0;
E_0x5eee2a836050/1 .event anyedge, v0x5eee2a8374d0_0, v0x5eee2a837430_0, v0x5eee2a837360_0, v0x5eee2a8380b0_0;
E_0x5eee2a836050/2 .event anyedge, v0x5eee2a837ff0_0, v0x5eee2a837f30_0, v0x5eee2a836af0_0, v0x5eee2a836a30_0;
E_0x5eee2a836050/3 .event anyedge, v0x5eee2a836920_0, v0x5eee2a839410_0, v0x5eee2a8399d0_0, v0x5eee2a839a70_0;
E_0x5eee2a836050/4 .event anyedge, v0x5eee2a839bb0_0, v0x5eee2a839b10_0;
E_0x5eee2a836050 .event/or E_0x5eee2a836050/0, E_0x5eee2a836050/1, E_0x5eee2a836050/2, E_0x5eee2a836050/3, E_0x5eee2a836050/4;
S_0x5eee2a836150 .scope module, "u_decoder" "onehot2u2_decoder" 4 50, 5 70 0, S_0x5eee2a835cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a_oh";
    .port_info 1 /INPUT 4 "i_b_oh";
    .port_info 2 /OUTPUT 4 "o_y_u2";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x5eee2a835ec0 .param/l "LEN" 0 5 71, +C4<00000000000000000000000000000100>;
P_0x5eee2a835f00 .param/l "WIDTH" 0 5 73, +C4<00000000000000000000000000000100>;
v0x5eee2a836570_0 .var/i "i", 31 0;
v0x5eee2a836670_0 .net "i_a_oh", 3 0, v0x5eee2a83a5e0_0;  alias, 1 drivers
v0x5eee2a836750_0 .net "i_b_oh", 3 0, v0x5eee2a83a6a0_0;  alias, 1 drivers
v0x5eee2a836840_0 .var "i_onehot", 7 0;
v0x5eee2a836920_0 .var "o_err", 0 0;
v0x5eee2a836a30_0 .var "o_overflow", 0 0;
v0x5eee2a836af0_0 .var "o_y_u2", 3 0;
v0x5eee2a836bd0_0 .var/i "posit", 31 0;
v0x5eee2a836cb0_0 .var "s_was1", 0 0;
E_0x5eee2a8364e0/0 .event anyedge, v0x5eee2a836750_0, v0x5eee2a836670_0, v0x5eee2a836840_0, v0x5eee2a836cb0_0;
E_0x5eee2a8364e0/1 .event anyedge, v0x5eee2a836bd0_0;
E_0x5eee2a8364e0 .event/or E_0x5eee2a8364e0/0, E_0x5eee2a8364e0/1;
S_0x5eee2a836e10 .scope module, "u_nand_gate" "nand_gate" 4 32, 5 21 0, S_0x5eee2a835cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x5eee2a836fc0 .param/l "WIDTH" 0 5 22, +C4<00000000000000000000000000000100>;
v0x5eee2a837180_0 .net/s "i_a", 3 0, v0x5eee2a83a5e0_0;  alias, 1 drivers
v0x5eee2a837290_0 .net/s "i_b", 3 0, v0x5eee2a83a6a0_0;  alias, 1 drivers
v0x5eee2a837360_0 .var "o_err", 0 0;
v0x5eee2a837430_0 .var "o_overflow", 0 0;
v0x5eee2a8374d0_0 .var/s "o_y", 3 0;
E_0x5eee2a837120 .event anyedge, v0x5eee2a836670_0, v0x5eee2a836750_0;
S_0x5eee2a8376a0 .scope module, "u_starting_ones" "starting_ones" 4 41, 5 39 0, S_0x5eee2a835cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x5eee2a837880 .param/l "WIDTH" 0 5 40, +C4<00000000000000000000000000000100>;
v0x5eee2a8379f0_0 .var "c", 7 0;
v0x5eee2a837af0_0 .var/i "count", 31 0;
v0x5eee2a837bd0_0 .var/i "i", 31 0;
v0x5eee2a837cc0_0 .net/s "i_a", 3 0, v0x5eee2a83a5e0_0;  alias, 1 drivers
v0x5eee2a837dd0_0 .net/s "i_b", 3 0, v0x5eee2a83a6a0_0;  alias, 1 drivers
v0x5eee2a837f30_0 .var "o_err", 0 0;
v0x5eee2a837ff0_0 .var "o_overflow", 0 0;
v0x5eee2a8380b0_0 .var "o_y", 3 0;
E_0x5eee2a837980 .event anyedge, v0x5eee2a836750_0, v0x5eee2a836670_0, v0x5eee2a8379f0_0, v0x5eee2a837af0_0;
S_0x5eee2a838230 .scope module, "u_subtractor" "subtractor" 4 23, 5 2 0, S_0x5eee2a835cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x5eee2a838410 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
v0x5eee2a838530_0 .net/s "i_a", 3 0, v0x5eee2a83a5e0_0;  alias, 1 drivers
v0x5eee2a838610_0 .net/s "i_b", 3 0, v0x5eee2a83a6a0_0;  alias, 1 drivers
v0x5eee2a8386d0_0 .var "o_err", 0 0;
v0x5eee2a838770_0 .var "o_overflow", 0 0;
v0x5eee2a838830_0 .var/s "o_y", 3 0;
E_0x5eee2a8384b0 .event anyedge, v0x5eee2a836670_0, v0x5eee2a836750_0, v0x5eee2a838830_0;
S_0x5eee2a839d70 .scope module, "U_RST_CLK" "global_signals" 3 78, 2 6 0, S_0x5eee2a7fba20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_CLK";
    .port_info 1 /OUTPUT 1 "o_RSTn";
P_0x5eee2a7dd3b0 .param/l "CLK_PERIOD" 1 2 23, +C4<00000000000000000000000000001010>;
P_0x5eee2a7dd3f0 .param/l "CLOCK_PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
P_0x5eee2a7dd430 .param/str "SIGNAL_VCD_FILE" 0 2 10, "SIGNALS.vcd";
P_0x5eee2a7dd470 .param/l "SIM_CLOCK_CYCLES" 0 2 8, +C4<00000000000000000000000001100100>;
L_0x5eee2a817b70 .functor BUFZ 1, v0x5eee2a83a190_0, C4<0>, C4<0>, C4<0>;
L_0x5eee2a8180a0 .functor BUFZ 1, v0x5eee2a83a460_0, C4<0>, C4<0>, C4<0>;
v0x5eee2a83a190_0 .var "clk", 0 0;
v0x5eee2a83a270_0 .net "o_CLK", 0 0, L_0x5eee2a817b70;  alias, 1 drivers
v0x5eee2a83a360_0 .net "o_RSTn", 0 0, L_0x5eee2a8180a0;  alias, 1 drivers
v0x5eee2a83a460_0 .var "rst_n", 0 0;
E_0x5eee2a83a110 .event posedge, v0x5eee2a83a190_0;
S_0x5eee2a7e53f0 .scope module, "vector_data_accept" "vector_data_accept" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_VALID";
    .port_info 3 /INPUT 8 "i_D";
    .port_info 4 /OUTPUT 1 "o_READY";
P_0x5eee2a7dd190 .param/l "WIDTH" 0 2 114, +C4<00000000000000000000000000001000>;
L_0x5eee2a815ba0/d .functor BUFZ 1, v0x5eee2a83b230_0, C4<0>, C4<0>, C4<0>;
L_0x5eee2a815ba0 .delay 1 (1,1,1) L_0x5eee2a815ba0/d;
v0x5eee2a83ac10_0 .var/i "SEED", 31 0;
o0x79ca313a0e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5eee2a83ad10_0 .net "i_CLK", 0 0, o0x79ca313a0e88;  0 drivers
o0x79ca313a0eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5eee2a83add0_0 .net "i_D", 7 0, o0x79ca313a0eb8;  0 drivers
o0x79ca313a0ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5eee2a83aec0_0 .net "i_RSTn", 0 0, o0x79ca313a0ee8;  0 drivers
o0x79ca313a0f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5eee2a83af80_0 .net "i_VALID", 0 0, o0x79ca313a0f18;  0 drivers
v0x5eee2a83b090_0 .net "o_READY", 0 0, L_0x5eee2a815ba0;  1 drivers
v0x5eee2a83b150_0 .var "s_DATA", 7 0;
v0x5eee2a83b230_0 .var "s_READY", 0 0;
E_0x5eee2a83ab50 .event posedge, v0x5eee2a83aec0_0;
E_0x5eee2a83abb0 .event posedge, v0x5eee2a83ad10_0;
    .scope S_0x5eee2a7fb7f0;
T_0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5eee2a816e20_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5eee2a7fb7f0;
T_1 ;
    %delay 1, 0;
    %wait E_0x5eee2a7f6d30;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5eee2a835a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eee2a7dd660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eee2a835b00_0, 0;
T_1.0 ;
    %fork t_1, S_0x5eee2a7fb7f0;
    %fork t_2, S_0x5eee2a7fb7f0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork t_4, S_0x5eee2a7ebcb0;
    %jmp t_3;
    .scope S_0x5eee2a7ebcb0;
t_4 ;
    %wait E_0x5eee2a7f71c0;
    %vpi_func 2 90 "$random" 32, v0x5eee2a816e20_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x5eee2a7dd660_0, 0;
    %load/vec4 v0x5eee2a817cd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0x5eee2a835b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.1, 8;
    %load/vec4 v0x5eee2a835a20_0;
    %vpi_func 2 92 "$random" 32, v0x5eee2a816e20_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x5eee2a835a20_0, 0;
T_1.1 ;
    %load/vec4 v0x5eee2a818200_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %wait E_0x5eee2a7f6d30;
T_1.4 ;
    %end;
    .scope S_0x5eee2a7fb7f0;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_0x5eee2a7ebe90;
    %jmp t_5;
    .scope S_0x5eee2a7ebe90;
t_6 ;
    %wait E_0x5eee2a7f3680;
    %load/vec4 v0x5eee2a7dd660_0;
    %assign/vec4 v0x5eee2a835b00_0, 0;
    %end;
    .scope S_0x5eee2a7fb7f0;
t_5 %join;
    %end;
    .scope S_0x5eee2a7fb7f0;
t_0 ;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5eee2a838230;
T_2 ;
    %wait E_0x5eee2a8384b0;
    %load/vec4 v0x5eee2a838530_0;
    %load/vec4 v0x5eee2a838610_0;
    %sub;
    %store/vec4 v0x5eee2a838830_0, 0, 4;
    %load/vec4 v0x5eee2a838530_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5eee2a838610_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x5eee2a838530_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5eee2a838830_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v0x5eee2a838770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a8386d0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5eee2a836e10;
T_3 ;
    %wait E_0x5eee2a837120;
    %load/vec4 v0x5eee2a837180_0;
    %load/vec4 v0x5eee2a837290_0;
    %and;
    %inv;
    %store/vec4 v0x5eee2a8374d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a837430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a837360_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5eee2a8376a0;
T_4 ;
    %wait E_0x5eee2a837980;
    %load/vec4 v0x5eee2a837dd0_0;
    %load/vec4 v0x5eee2a837cc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5eee2a8379f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5eee2a837af0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5eee2a837bd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5eee2a837bd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x5eee2a8379f0_0;
    %load/vec4 v0x5eee2a837bd0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5eee2a837af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5eee2a837af0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5eee2a837bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5eee2a837bd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x5eee2a837af0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x5eee2a837ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a837f30_0, 0, 1;
    %load/vec4 v0x5eee2a837af0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5eee2a8380b0_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5eee2a836150;
T_5 ;
    %wait E_0x5eee2a8364e0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eee2a836af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a836a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a836920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a836cb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5eee2a836bd0_0, 0, 32;
    %load/vec4 v0x5eee2a836750_0;
    %load/vec4 v0x5eee2a836670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5eee2a836840_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5eee2a836570_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5eee2a836570_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x5eee2a836840_0;
    %load/vec4 v0x5eee2a836570_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5eee2a836cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eee2a836920_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eee2a836cb0_0, 0, 1;
    %load/vec4 v0x5eee2a836570_0;
    %store/vec4 v0x5eee2a836bd0_0, 0, 32;
T_5.5 ;
T_5.2 ;
    %load/vec4 v0x5eee2a836570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5eee2a836570_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0x5eee2a836bd0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0x5eee2a836a30_0, 0, 1;
    %load/vec4 v0x5eee2a836bd0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5eee2a836af0_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5eee2a835cc0;
T_6 ;
    %wait E_0x5eee2a836050;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eee2a839410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a839b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a8399d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a839a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eee2a839bb0_0, 0, 1;
    %load/vec4 v0x5eee2a838f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5eee2a839900_0;
    %store/vec4 v0x5eee2a839410_0, 0, 4;
    %load/vec4 v0x5eee2a839830_0;
    %store/vec4 v0x5eee2a839b10_0, 0, 1;
    %load/vec4 v0x5eee2a839760_0;
    %store/vec4 v0x5eee2a8399d0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5eee2a8392a0_0;
    %store/vec4 v0x5eee2a839410_0, 0, 4;
    %load/vec4 v0x5eee2a8391d0_0;
    %store/vec4 v0x5eee2a839b10_0, 0, 1;
    %load/vec4 v0x5eee2a8390a0_0;
    %store/vec4 v0x5eee2a8399d0_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5eee2a839690_0;
    %store/vec4 v0x5eee2a839410_0, 0, 4;
    %load/vec4 v0x5eee2a8395c0_0;
    %store/vec4 v0x5eee2a839b10_0, 0, 1;
    %load/vec4 v0x5eee2a8394f0_0;
    %store/vec4 v0x5eee2a8399d0_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5eee2a838b90_0;
    %store/vec4 v0x5eee2a839410_0, 0, 4;
    %load/vec4 v0x5eee2a838ac0_0;
    %store/vec4 v0x5eee2a839b10_0, 0, 1;
    %load/vec4 v0x5eee2a838a00_0;
    %store/vec4 v0x5eee2a8399d0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5eee2a839410_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5eee2a839410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5eee2a839bb0_0, 0, 1;
    %load/vec4 v0x5eee2a839410_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5eee2a839410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5eee2a839a70_0, 0, 1;
    %load/vec4 v0x5eee2a8399d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5eee2a839370_0, 4, 1;
    %load/vec4 v0x5eee2a839a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5eee2a839370_0, 4, 1;
    %load/vec4 v0x5eee2a839bb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5eee2a839370_0, 4, 1;
    %load/vec4 v0x5eee2a839b10_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5eee2a839370_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5eee2a839d70;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x5eee2a83a190_0;
    %inv;
    %store/vec4 v0x5eee2a83a190_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5eee2a839d70;
T_8 ;
    %vpi_call 2 28 "$dumpfile", P_0x5eee2a7dd430 {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5eee2a7fba20 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5eee2a839d70;
T_9 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5eee2a83a460_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5eee2a83a190_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5eee2a83a460_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eee2a83a460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eee2a83a190_0, 0;
    %pushi/vec4 5, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5eee2a83a110;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5eee2a83a460_0, 0;
    %wait E_0x5eee2a83a110;
    %pushi/vec4 100, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5eee2a83a110;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5eee2a7fba20;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eee2a83a5e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eee2a83a6a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5eee2a83aab0_0, 0, 2;
    %wait E_0x5eee2a7ce290;
    %wait E_0x5eee2a7ce210;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5eee2a83a500_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5eee2a83a500_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_10.1, 5;
    %wait E_0x5eee2a7ce210;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x5eee2a83a5e0_0, 0, 4;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x5eee2a83a6a0_0, 0, 4;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x5eee2a83aab0_0, 0, 2;
    %load/vec4 v0x5eee2a83a500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5eee2a83a500_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %wait E_0x5eee2a7ce210;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5eee2a83a5e0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5eee2a83a6a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5eee2a83aab0_0, 0, 2;
    %wait E_0x5eee2a7ce210;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5eee2a83a5e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eee2a83a6a0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5eee2a83aab0_0, 0, 2;
    %wait E_0x5eee2a7ce210;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5eee2a83a5e0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5eee2a83a6a0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5eee2a83aab0_0, 0, 2;
    %wait E_0x5eee2a7ce210;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5eee2a83a5e0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5eee2a83a6a0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5eee2a83aab0_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x5eee2a7e53f0;
T_11 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5eee2a83ac10_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x5eee2a7e53f0;
T_12 ;
    %delay 1, 0;
    %wait E_0x5eee2a83ab50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eee2a83b230_0, 0;
T_12.0 ;
    %wait E_0x5eee2a83abb0;
    %load/vec4 v0x5eee2a83b230_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x5eee2a83af80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.1, 8;
    %load/vec4 v0x5eee2a83add0_0;
    %assign/vec4 v0x5eee2a83b150_0, 0;
T_12.1 ;
    %vpi_func 2 143 "$random" 32, v0x5eee2a83ac10_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x5eee2a83b230_0, 0;
    %load/vec4 v0x5eee2a83aec0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eee2a83b230_0, 0;
    %wait E_0x5eee2a83ab50;
T_12.4 ;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "TESTBENCH/simulation_modules.v";
    "TESTBENCH/testbench.v";
    "MODEL/top.v";
    "MODEL/library_modules.v";
