// Seed: 1332288591
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5
);
  wire id_7;
  supply1 id_8;
  assign id_8 = 1;
  parameter id_9 = -1'b0;
  assign id_3 = -1'b0;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd67
) (
    output tri id_0,
    output wire id_1,
    input wor _id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    output tri id_15
);
  wire [id_2 : -1] id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
