<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCMIPeephole.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCMIPeephole.cpp.html'>PPCMIPeephole.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-------------- PPCMIPeephole.cpp - MI Peephole Cleanups -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass performs peephole optimizations to clean up ugly code</i></td></tr>
<tr><th id="10">10</th><td><i>// sequences at the MachineInstruction layer.  It runs at the end of</i></td></tr>
<tr><th id="11">11</th><td><i>// the SSA phases, following VSX swap removal.  A pass of dead code</i></td></tr>
<tr><th id="12">12</th><td><i>// elimination follows this one for quick clean-up of any dead</i></td></tr>
<tr><th id="13">13</th><td><i>// instructions introduced here.  Although we could do this as callbacks</i></td></tr>
<tr><th id="14">14</th><td><i>// from the generic peephole pass, this would have a couple of bad</i></td></tr>
<tr><th id="15">15</th><td><i>// effects:  it might remove optimization opportunities for VSX swap</i></td></tr>
<tr><th id="16">16</th><td><i>// removal, and it would miss cleanups made possible following VSX</i></td></tr>
<tr><th id="17">17</th><td><i>// swap removal.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="MCTargetDesc/PPCPredicates.h.html">"MCTargetDesc/PPCPredicates.h"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ppc-mi-peepholes"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic RemoveTOCSave = {&quot;ppc-mi-peepholes&quot;, &quot;RemoveTOCSave&quot;, &quot;Number of TOC saves removed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="RemoveTOCSave" title='RemoveTOCSave' data-ref="RemoveTOCSave">RemoveTOCSave</dfn>, <q>"Number of TOC saves removed"</q>);</td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MultiTOCSaves = {&quot;ppc-mi-peepholes&quot;, &quot;MultiTOCSaves&quot;, &quot;Number of functions with multiple TOC saves that must be kept&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MultiTOCSaves" title='MultiTOCSaves' data-ref="MultiTOCSaves">MultiTOCSaves</dfn>,</td></tr>
<tr><th id="39">39</th><td>          <q>"Number of functions with multiple TOC saves that must be kept"</q>);</td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumEliminatedSExt = {&quot;ppc-mi-peepholes&quot;, &quot;NumEliminatedSExt&quot;, &quot;Number of eliminated sign-extensions&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumEliminatedSExt" title='NumEliminatedSExt' data-ref="NumEliminatedSExt">NumEliminatedSExt</dfn>, <q>"Number of eliminated sign-extensions"</q>);</td></tr>
<tr><th id="41">41</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumEliminatedZExt = {&quot;ppc-mi-peepholes&quot;, &quot;NumEliminatedZExt&quot;, &quot;Number of eliminated zero-extensions&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumEliminatedZExt" title='NumEliminatedZExt' data-ref="NumEliminatedZExt">NumEliminatedZExt</dfn>, <q>"Number of eliminated zero-extensions"</q>);</td></tr>
<tr><th id="42">42</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumOptADDLIs = {&quot;ppc-mi-peepholes&quot;, &quot;NumOptADDLIs&quot;, &quot;Number of optimized ADD instruction fed by LI&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumOptADDLIs" title='NumOptADDLIs' data-ref="NumOptADDLIs">NumOptADDLIs</dfn>, <q>"Number of optimized ADD instruction fed by LI"</q>);</td></tr>
<tr><th id="43">43</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumConvertedToImmediateForm = {&quot;ppc-mi-peepholes&quot;, &quot;NumConvertedToImmediateForm&quot;, &quot;Number of instructions converted to their immediate form&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumConvertedToImmediateForm" title='NumConvertedToImmediateForm' data-ref="NumConvertedToImmediateForm">NumConvertedToImmediateForm</dfn>,</td></tr>
<tr><th id="44">44</th><td>          <q>"Number of instructions converted to their immediate form"</q>);</td></tr>
<tr><th id="45">45</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFunctionsEnteredInMIPeephole = {&quot;ppc-mi-peepholes&quot;, &quot;NumFunctionsEnteredInMIPeephole&quot;, &quot;Number of functions entered in PPC MI Peepholes&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFunctionsEnteredInMIPeephole" title='NumFunctionsEnteredInMIPeephole' data-ref="NumFunctionsEnteredInMIPeephole">NumFunctionsEnteredInMIPeephole</dfn>,</td></tr>
<tr><th id="46">46</th><td>          <q>"Number of functions entered in PPC MI Peepholes"</q>);</td></tr>
<tr><th id="47">47</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFixedPointIterations = {&quot;ppc-mi-peepholes&quot;, &quot;NumFixedPointIterations&quot;, &quot;Number of fixed-point iterations converting reg-reg instructions &quot; &quot;to reg-imm ones&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFixedPointIterations" title='NumFixedPointIterations' data-ref="NumFixedPointIterations">NumFixedPointIterations</dfn>,</td></tr>
<tr><th id="48">48</th><td>          <q>"Number of fixed-point iterations converting reg-reg instructions "</q></td></tr>
<tr><th id="49">49</th><td>          <q>"to reg-imm ones"</q>);</td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumRotatesCollapsed = {&quot;ppc-mi-peepholes&quot;, &quot;NumRotatesCollapsed&quot;, &quot;Number of pairs of rotate left, clear left/right collapsed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRotatesCollapsed" title='NumRotatesCollapsed' data-ref="NumRotatesCollapsed">NumRotatesCollapsed</dfn>,</td></tr>
<tr><th id="51">51</th><td>          <q>"Number of pairs of rotate left, clear left/right collapsed"</q>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="54">54</th><td><dfn class="tu decl def" id="FixedPointRegToImm" title='FixedPointRegToImm' data-type='cl::opt&lt;bool&gt;' data-ref="FixedPointRegToImm">FixedPointRegToImm</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-reg-to-imm-fixed-point"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="55">55</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Iterate to a fixed point when attempting to "</q></td></tr>
<tr><th id="56">56</th><td>                            <q>"convert reg-reg instructions to reg-imm"</q>));</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="59">59</th><td><dfn class="tu decl def" id="ConvertRegReg" title='ConvertRegReg' data-type='cl::opt&lt;bool&gt;' data-ref="ConvertRegReg">ConvertRegReg</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-convert-rr-to-ri"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="60">60</th><td>              <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Convert eligible reg+reg instructions to reg+imm"</q>));</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="63">63</th><td>    <dfn class="tu decl def" id="EnableSExtElimination" title='EnableSExtElimination' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSExtElimination">EnableSExtElimination</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-eliminate-signext"</q>,</td></tr>
<tr><th id="64">64</th><td>                          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"enable elimination of sign-extensions"</q>),</td></tr>
<tr><th id="65">65</th><td>                          <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="68">68</th><td>    <dfn class="tu decl def" id="EnableZExtElimination" title='EnableZExtElimination' data-type='cl::opt&lt;bool&gt;' data-ref="EnableZExtElimination">EnableZExtElimination</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-eliminate-zeroext"</q>,</td></tr>
<tr><th id="69">69</th><td>                          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"enable elimination of zero-extensions"</q>),</td></tr>
<tr><th id="70">70</th><td>                          <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>namespace</b> {</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCMIPeephole::ID" title='(anonymous namespace)::PPCMIPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::PPCMIPeephole::ID">ID</dfn>;</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-type='const llvm::PPCInstrInfo *' data-ref="(anonymousnamespace)::PPCMIPeephole::TII">TII</dfn>;</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</dfn>;</td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev" title='(anonymous namespace)::PPCMIPeephole::PPCMIPeephole' data-type='void (anonymous namespace)::PPCMIPeephole::PPCMIPeephole()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev">PPCMIPeephole</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::ID" title='(anonymous namespace)::PPCMIPeephole::ID' data-use='a' data-ref="(anonymousnamespace)::PPCMIPeephole::ID">ID</a>) {</td></tr>
<tr><th id="82">82</th><td>    <a class="ref" href="#1333" title='llvm::initializePPCMIPeepholePass' data-ref="_ZN4llvm27initializePPCMIPeepholePassERNS_12PassRegistryE">initializePPCMIPeepholePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>private</b>:</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT">MDT</dfn>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">// Initialize class variables.</i></td></tr>
<tr><th id="89">89</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::initialize' data-type='void (anonymous namespace)::PPCMIPeephole::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="1MFParm">MFParm</dfn>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">// Perform peepholes.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode' data-type='bool (anonymous namespace)::PPCMIPeephole::simplifyCode()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">simplifyCode</a>(<em>void</em>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// Perform peepholes.</i></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">eliminateRedundantCompare</a>(<em>void</em>);</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">eliminateRedundantTOCSaves</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col2 decl" id="2TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="2TOCSaves">TOCSaves</dfn>);</td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" title='(anonymous namespace)::PPCMIPeephole::UpdateTOCSaves' data-type='void (anonymous namespace)::PPCMIPeephole::UpdateTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">UpdateTOCSaves</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col3 decl" id="3TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="3TOCSaves">TOCSaves</dfn>,</td></tr>
<tr><th id="98">98</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr *' data-ref="4MI">MI</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>public</b>:</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113PPCMIPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PPCMIPeephole::getAnalysisUsage' data-type='void (anonymous namespace)::PPCMIPeephole::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113PPCMIPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="5AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="5AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="103">103</th><td>    <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="104">104</th><td>    <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="105">105</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a></span>);</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">// Main entry point for this pass.</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCMIPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>) override {</td></tr>
<tr><th id="110">110</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="111">111</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="112">112</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">initialize</a>(<span class='refarg'><a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a></span>);</td></tr>
<tr><th id="113">113</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">simplifyCode</a>();</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td>};</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">// Initialize class variables.</i></td></tr>
<tr><th id="118">118</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCMIPeephole::initialize' data-type='void (anonymous namespace)::PPCMIPeephole::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole10initializeERN4llvm15MachineFunctionE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="7MFParm">MFParm</dfn>) {</td></tr>
<tr><th id="119">119</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a> = &amp;<a class="local col7 ref" href="#7MFParm" title='MFParm' data-ref="7MFParm">MFParm</a>;</td></tr>
<tr><th id="120">120</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="121">121</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="122">122</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='w' data-ref="(anonymousnamespace)::PPCMIPeephole::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="123">123</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;*** PowerPC MI peephole pass ***\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** PowerPC MI peephole pass ***\n\n"</q>);</td></tr>
<tr><th id="124">124</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MF-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction4dumpEv" title='llvm::MachineFunction::dump' data-ref="_ZNK4llvm15MachineFunction4dumpEv">dump</a>());</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L16getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getVRegDefOrNull' data-type='llvm::MachineInstr * (anonymous namespace)::getVRegDefOrNull(llvm::MachineOperand * Op, llvm::MachineRegisterInfo * MRI)' data-ref="_ZN12_GLOBAL__N_1L16getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE">getVRegDefOrNull</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="8Op" title='Op' data-type='llvm::MachineOperand *' data-ref="8Op">Op</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="9MRI">MRI</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Invalid Operand!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Invalid Operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 129, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#8Op" title='Op' data-ref="8Op">Op</a> &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="130">130</th><td>  <b>if</b> (!<a class="local col8 ref" href="#8Op" title='Op' data-ref="8Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg">Reg</dfn> = <a class="local col8 ref" href="#8Op" title='Op' data-ref="8Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="134">134</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>))</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <b>return</b> <a class="local col9 ref" href="#9MRI" title='MRI' data-ref="9MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>);</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i  data-doc="_ZN12_GLOBAL__N_1L24getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">// This function returns number of known zero bits in output of MI</i></td></tr>
<tr><th id="141">141</th><td><i  data-doc="_ZN12_GLOBAL__N_1L24getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">// starting from the most significant bit.</i></td></tr>
<tr><th id="142">142</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="143">143</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L24getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE" title='(anonymous namespace)::getKnownLeadingZeroCount' data-type='unsigned int (anonymous namespace)::getKnownLeadingZeroCount(llvm::MachineInstr * MI, const llvm::PPCInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_1L24getKnownLeadingZeroCountEPN4llvm12MachineInstrEPKNS0_12PPCInstrInfoE">getKnownLeadingZeroCount</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr *' data-ref="11MI">MI</dfn>, <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col2 decl" id="12TII" title='TII' data-type='const llvm::PPCInstrInfo *' data-ref="12TII">TII</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13Opcode" title='Opcode' data-type='unsigned int' data-ref="13Opcode">Opcode</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLDICLo&apos; in namespace &apos;llvm::PPC&apos;">RLDICLo</span> ||</td></tr>
<tr><th id="146">146</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;RLDCL&apos; in namespace &apos;llvm::PPC&apos;">RLDCL</span>  || Opcode == PPC::<span class='error' title="no member named &apos;RLDCLo&apos; in namespace &apos;llvm::PPC&apos;">RLDCLo</span>)</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>if</b> ((Opcode == PPC::<span class='error' title="no member named &apos;RLDIC&apos; in namespace &apos;llvm::PPC&apos;">RLDIC</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLDICo&apos; in namespace &apos;llvm::PPC&apos;">RLDICo</span>) &amp;&amp;</td></tr>
<tr><th id="150">150</th><td>       MI-&gt;getOperand(<var>3</var>).getImm() &lt;= <var>63</var> - MI-&gt;getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>if</b> ((Opcode == PPC::<span class='error' title="no member named &apos;RLWINM&apos; in namespace &apos;llvm::PPC&apos;">RLWINM</span>  || Opcode == PPC::<span class='error' title="no member named &apos;RLWINMo&apos; in namespace &apos;llvm::PPC&apos;">RLWINMo</span> ||</td></tr>
<tr><th id="154">154</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLWNM&apos; in namespace &apos;llvm::PPC&apos;">RLWNM</span>   || Opcode == PPC::<span class='error' title="no member named &apos;RLWNMo&apos; in namespace &apos;llvm::PPC&apos;">RLWNMo</span>  ||</td></tr>
<tr><th id="155">155</th><td>       Opcode == PPC::<span class='error' title="no member named &apos;RLWINM8&apos; in namespace &apos;llvm::PPC&apos;">RLWINM8</span> || Opcode == PPC::<span class='error' title="no member named &apos;RLWNM8&apos; in namespace &apos;llvm::PPC&apos;">RLWNM8</span>) &amp;&amp;</td></tr>
<tr><th id="156">156</th><td>       MI-&gt;getOperand(<var>3</var>).getImm() &lt;= MI-&gt;getOperand(<var>4</var>).getImm())</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <var>32</var> + <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;ANDIo&apos; in namespace &apos;llvm::PPC&apos;">ANDIo</span>) {</td></tr>
<tr><th id="160">160</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="14Imm" title='Imm' data-type='uint16_t' data-ref="14Imm">Imm</dfn> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <var>48</var> + <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col4 ref" href="#14Imm" title='Imm' data-ref="14Imm">Imm</a>);</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;CNTLZW&apos; in namespace &apos;llvm::PPC&apos;">CNTLZW</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTLZWo&apos; in namespace &apos;llvm::PPC&apos;">CNTLZWo</span> ||</td></tr>
<tr><th id="165">165</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTTZW&apos; in namespace &apos;llvm::PPC&apos;">CNTTZW</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTTZWo&apos; in namespace &apos;llvm::PPC&apos;">CNTTZWo</span> ||</td></tr>
<tr><th id="166">166</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTLZW8&apos; in namespace &apos;llvm::PPC&apos;">CNTLZW8</span> || Opcode == PPC::<span class='error' title="no member named &apos;CNTTZW8&apos; in namespace &apos;llvm::PPC&apos;">CNTTZW8</span>)</td></tr>
<tr><th id="167">167</th><td>    <i>// The result ranges from 0 to 32.</i></td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <var>58</var>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;CNTLZD&apos; in namespace &apos;llvm::PPC&apos;">CNTLZD</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTLZDo&apos; in namespace &apos;llvm::PPC&apos;">CNTLZDo</span> ||</td></tr>
<tr><th id="171">171</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;CNTTZD&apos; in namespace &apos;llvm::PPC&apos;">CNTTZD</span>  || Opcode == PPC::<span class='error' title="no member named &apos;CNTTZDo&apos; in namespace &apos;llvm::PPC&apos;">CNTTZDo</span>)</td></tr>
<tr><th id="172">172</th><td>    <i>// The result ranges from 0 to 64.</i></td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <var>57</var>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>  ||</td></tr>
<tr><th id="176">176</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZ8&apos; in namespace &apos;llvm::PPC&apos;">LHZ8</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LHZX8&apos; in namespace &apos;llvm::PPC&apos;">LHZX8</span> ||</td></tr>
<tr><th id="177">177</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZU&apos; in namespace &apos;llvm::PPC&apos;">LHZU</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LHZUX&apos; in namespace &apos;llvm::PPC&apos;">LHZUX</span> ||</td></tr>
<tr><th id="178">178</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LHZU8&apos; in namespace &apos;llvm::PPC&apos;">LHZU8</span> || Opcode == PPC::<span class='error' title="no member named &apos;LHZUX8&apos; in namespace &apos;llvm::PPC&apos;">LHZUX8</span>)</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <var>48</var>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>if</b> (Opcode == PPC::<span class='error' title="no member named &apos;LBZ&apos; in namespace &apos;llvm::PPC&apos;">LBZ</span>   || Opcode == PPC::<span class='error' title="no member named &apos;LBZX&apos; in namespace &apos;llvm::PPC&apos;">LBZX</span>  ||</td></tr>
<tr><th id="182">182</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZ8&apos; in namespace &apos;llvm::PPC&apos;">LBZ8</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LBZX8&apos; in namespace &apos;llvm::PPC&apos;">LBZX8</span> ||</td></tr>
<tr><th id="183">183</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZU&apos; in namespace &apos;llvm::PPC&apos;">LBZU</span>  || Opcode == PPC::<span class='error' title="no member named &apos;LBZUX&apos; in namespace &apos;llvm::PPC&apos;">LBZUX</span> ||</td></tr>
<tr><th id="184">184</th><td>      Opcode == PPC::<span class='error' title="no member named &apos;LBZU8&apos; in namespace &apos;llvm::PPC&apos;">LBZU8</span> || Opcode == PPC::<span class='error' title="no member named &apos;LBZUX8&apos; in namespace &apos;llvm::PPC&apos;">LBZUX8</span>)</td></tr>
<tr><th id="185">185</th><td>    <b>return</b> <var>56</var>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <b>if</b> (<a class="local col2 ref" href="#12TII" title='TII' data-ref="12TII">TII</a>-&gt;<a class="ref" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj">isZeroExtended</a>(*<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>))</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// This function maintains a map for the pairs &lt;TOC Save Instr, Keep&gt;</i></td></tr>
<tr><th id="194">194</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// Each time a new TOC save is encountered, it checks if any of the existing</i></td></tr>
<tr><th id="195">195</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// ones are dominated by the new one. If so, it marks the existing one as</i></td></tr>
<tr><th id="196">196</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// redundant by setting it's entry in the map as false. It then adds the new</i></td></tr>
<tr><th id="197">197</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// instruction to the map with either true or false depending on if any</i></td></tr>
<tr><th id="198">198</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">// existing instructions dominated the new one.</i></td></tr>
<tr><th id="199">199</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_" title='(anonymous namespace)::PPCMIPeephole::UpdateTOCSaves' data-type='void (anonymous namespace)::PPCMIPeephole::UpdateTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole14UpdateTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEES4_">UpdateTOCSaves</dfn>(</td></tr>
<tr><th id="200">200</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col5 decl" id="15TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="15TOCSaves">TOCSaves</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr *' data-ref="16MI">MI</dfn>) {</td></tr>
<tr><th id="201">201</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;isTOCSaveMI(*MI) &amp;&amp; &quot;Expecting a TOC save instruction here&quot;) ? void (0) : __assert_fail (&quot;TII-&gt;isTOCSaveMI(*MI) &amp;&amp; \&quot;Expecting a TOC save instruction here\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 201, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII">TII</a>-&gt;<a class="ref" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isTOCSaveMI' data-ref="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE">isTOCSaveMI</a>(*<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>) &amp;&amp; <q>"Expecting a TOC save instruction here"</q>);</td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <dfn class="local col7 decl" id="17Keep" title='Keep' data-type='bool' data-ref="17Keep">Keep</dfn> = <b>true</b>;</td></tr>
<tr><th id="203">203</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="18It" title='It' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineInstr *const, bool&gt; &gt;' data-ref="18It">It</dfn> = <a class="local col5 ref" href="#15TOCSaves" title='TOCSaves' data-ref="15TOCSaves">TOCSaves</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(); <a class="local col8 ref" href="#18It" title='It' data-ref="18It">It</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col5 ref" href="#15TOCSaves" title='TOCSaves' data-ref="15TOCSaves">TOCSaves</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col8 ref" href="#18It" title='It' data-ref="18It">It</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEi" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEi">++</a> ) {</td></tr>
<tr><th id="204">204</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19CurrInst" title='CurrInst' data-type='llvm::MachineInstr *' data-ref="19CurrInst">CurrInst</dfn> = <a class="local col8 ref" href="#18It" title='It' data-ref="18It">It</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="205">205</th><td>    <i>// If new instruction dominates an existing one, mark existing one as</i></td></tr>
<tr><th id="206">206</th><td><i>    // redundant.</i></td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="local col8 ref" href="#18It" title='It' data-ref="18It">It</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>, <a class="local col9 ref" href="#19CurrInst" title='CurrInst' data-ref="19CurrInst">CurrInst</a>))</td></tr>
<tr><th id="208">208</th><td>      <a class="local col8 ref" href="#18It" title='It' data-ref="18It">It</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second">second</a> = <b>false</b>;</td></tr>
<tr><th id="209">209</th><td>    <i>// Check if the new instruction is redundant.</i></td></tr>
<tr><th id="210">210</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MDT" title='(anonymous namespace)::PPCMIPeephole::MDT' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col9 ref" href="#19CurrInst" title='CurrInst' data-ref="19CurrInst">CurrInst</a>, <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>)) {</td></tr>
<tr><th id="211">211</th><td>      <a class="local col7 ref" href="#17Keep" title='Keep' data-ref="17Keep">Keep</a> = <b>false</b>;</td></tr>
<tr><th id="212">212</th><td>      <b>break</b>;</td></tr>
<tr><th id="213">213</th><td>    }</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td>  <i>// Add new instruction to map.</i></td></tr>
<tr><th id="216">216</th><td>  <a class="local col5 ref" href="#15TOCSaves" title='TOCSaves' data-ref="15TOCSaves">TOCSaves</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>]</a> = <a class="local col7 ref" href="#17Keep" title='Keep' data-ref="17Keep">Keep</a>;</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">// Perform peephole optimizations.</i></td></tr>
<tr><th id="220">220</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv" title='(anonymous namespace)::PPCMIPeephole::simplifyCode' data-type='bool (anonymous namespace)::PPCMIPeephole::simplifyCode()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv">simplifyCode</dfn>(<em>void</em>) {</td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="local col0 decl" id="20Simplified" title='Simplified' data-type='bool' data-ref="20Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col1 decl" id="21ToErase" title='ToErase' data-type='llvm::MachineInstr *' data-ref="21ToErase">ToErase</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="223">223</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col2 decl" id="22TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt;' data-ref="22TOCSaves">TOCSaves</dfn>;</td></tr>
<tr><th id="224">224</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col3 decl" id="23TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="23TRI">TRI</dfn></span> = &amp;TII-&gt;getRegisterInfo();</td></tr>
<tr><th id="225">225</th><td>  <a class="ref" href="#45" title='NumFunctionsEnteredInMIPeephole' data-ref="NumFunctionsEnteredInMIPeephole">NumFunctionsEnteredInMIPeephole</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ConvertRegReg" title='ConvertRegReg' data-use='m' data-ref="ConvertRegReg">ConvertRegReg</a>) {</td></tr>
<tr><th id="227">227</th><td>    <i>// Fixed-point conversion of reg/reg instructions fed by load-immediate</i></td></tr>
<tr><th id="228">228</th><td><i>    // into reg/imm instructions. FIXME: This is expensive, control it with</i></td></tr>
<tr><th id="229">229</th><td><i>    // an option.</i></td></tr>
<tr><th id="230">230</th><td>    <em>bool</em> <dfn class="local col4 decl" id="24SomethingChanged" title='SomethingChanged' data-type='bool' data-ref="24SomethingChanged">SomethingChanged</dfn> = <b>false</b>;</td></tr>
<tr><th id="231">231</th><td>    <b>do</b> {</td></tr>
<tr><th id="232">232</th><td>      <a class="ref" href="#47" title='NumFixedPointIterations' data-ref="NumFixedPointIterations">NumFixedPointIterations</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="233">233</th><td>      <a class="local col4 ref" href="#24SomethingChanged" title='SomethingChanged' data-ref="24SomethingChanged">SomethingChanged</a> = <b>false</b>;</td></tr>
<tr><th id="234">234</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a>) {</td></tr>
<tr><th id="235">235</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn> : <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>) {</td></tr>
<tr><th id="236">236</th><td>          <b>if</b> (<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="237">237</th><td>            <b>continue</b>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::TII" title='(anonymous namespace)::PPCMIPeephole::TII' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::TII">TII</a>-&gt;<a class="ref" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</a>(<span class='refarg'><a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a></span>)) {</td></tr>
<tr><th id="240">240</th><td>            <i>// We don't erase anything in case the def has other uses. Let DCE</i></td></tr>
<tr><th id="241">241</th><td><i>            // remove it if it can be removed.</i></td></tr>
<tr><th id="242">242</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Converted instruction to imm form: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converted instruction to imm form: "</q>);</td></tr>
<tr><th id="243">243</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="244">244</th><td>            <a class="ref" href="#43" title='NumConvertedToImmediateForm' data-ref="NumConvertedToImmediateForm">NumConvertedToImmediateForm</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="245">245</th><td>            <a class="local col4 ref" href="#24SomethingChanged" title='SomethingChanged' data-ref="24SomethingChanged">SomethingChanged</a> = <b>true</b>;</td></tr>
<tr><th id="246">246</th><td>            <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="247">247</th><td>            <b>continue</b>;</td></tr>
<tr><th id="248">248</th><td>          }</td></tr>
<tr><th id="249">249</th><td>        }</td></tr>
<tr><th id="250">250</th><td>      }</td></tr>
<tr><th id="251">251</th><td>    } <b>while</b> (<a class="local col4 ref" href="#24SomethingChanged" title='SomethingChanged' data-ref="24SomethingChanged">SomethingChanged</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FixedPointRegToImm" title='FixedPointRegToImm' data-use='m' data-ref="FixedPointRegToImm">FixedPointRegToImm</a>);</td></tr>
<tr><th id="252">252</th><td>  }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a>) {</td></tr>
<tr><th id="255">255</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="28MI">MI</dfn> : <a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB">MBB</a>) {</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>      <i>// If the previous instruction was marked for elimination,</i></td></tr>
<tr><th id="258">258</th><td><i>      // remove it now.</i></td></tr>
<tr><th id="259">259</th><td>      <b>if</b> (<a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a>) {</td></tr>
<tr><th id="260">260</th><td>        <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="261">261</th><td>        <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a> = <b>nullptr</b>;</td></tr>
<tr><th id="262">262</th><td>      }</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>      <i>// Ignore debug instructions.</i></td></tr>
<tr><th id="265">265</th><td>      <b>if</b> (<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="266">266</th><td>        <b>continue</b>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>      <i>// Per-opcode peepholes.</i></td></tr>
<tr><th id="269">269</th><td>      <b>switch</b> (<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>      <b>default</b>:</td></tr>
<tr><th id="272">272</th><td>        <b>break</b>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::PPC&apos;">STD</span>: {</td></tr>
<tr><th id="275">275</th><td>        MachineFrameInfo &amp;MFI = MF-&gt;getFrameInfo();</td></tr>
<tr><th id="276">276</th><td>        <b>if</b> (MFI.hasVarSizedObjects() ||</td></tr>
<tr><th id="277">277</th><td>            !MF-&gt;getSubtarget&lt;PPCSubtarget&gt;().isELFv2ABI())</td></tr>
<tr><th id="278">278</th><td>          <b>break</b>;</td></tr>
<tr><th id="279">279</th><td>        <i>// When encountering a TOC save instruction, call UpdateTOCSaves</i></td></tr>
<tr><th id="280">280</th><td><i>        // to add it to the TOCSaves map and mark any existing TOC saves</i></td></tr>
<tr><th id="281">281</th><td><i>        // it dominates as redundant.</i></td></tr>
<tr><th id="282">282</th><td>        <b>if</b> (TII-&gt;isTOCSaveMI(MI))</td></tr>
<tr><th id="283">283</th><td>          UpdateTOCSaves(TOCSaves, &amp;MI);</td></tr>
<tr><th id="284">284</th><td>        <b>break</b>;</td></tr>
<tr><th id="285">285</th><td>      }</td></tr>
<tr><th id="286">286</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;XXPERMDI&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::PPCISD::XXPERMDI&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::XXPERMDI" title='llvm::PPCISD::NodeType::XXPERMDI' data-ref="llvm::PPCISD::NodeType::XXPERMDI">XXPERMDI</a></span>: {</td></tr>
<tr><th id="287">287</th><td>        <i>// Perform simplifications of 2x64 vector swaps and splats.</i></td></tr>
<tr><th id="288">288</th><td><i>        // A swap is identified by an immediate value of 2, and a splat</i></td></tr>
<tr><th id="289">289</th><td><i>        // is identified by an immediate value of 0 or 3.</i></td></tr>
<tr><th id="290">290</th><td>        <em>int</em> <dfn class="local col9 decl" id="29Immed" title='Immed' data-type='int' data-ref="29Immed">Immed</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>        <b>if</b> (<a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a> != <var>1</var>) {</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>          <i>// For each of these simplifications, we need the two source</i></td></tr>
<tr><th id="295">295</th><td><i>          // regs to match.  Unfortunately, MachineCSE ignores COPY and</i></td></tr>
<tr><th id="296">296</th><td><i>          // SUBREG_TO_REG, so for example we can see</i></td></tr>
<tr><th id="297">297</th><td><i>          //   XXPERMDI t, SUBREG_TO_REG(s), SUBREG_TO_REG(s), immed.</i></td></tr>
<tr><th id="298">298</th><td><i>          // We have to look through chains of COPY and SUBREG_TO_REG</i></td></tr>
<tr><th id="299">299</th><td><i>          // to find the real source values for comparison.</i></td></tr>
<tr><th id="300">300</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="30TrueReg1" title='TrueReg1' data-type='unsigned int' data-ref="30TrueReg1">TrueReg1</dfn> =</td></tr>
<tr><th id="301">301</th><td>            TRI-&gt;lookThruCopyLike(MI.getOperand(<var>1</var>).getReg(), MRI);</td></tr>
<tr><th id="302">302</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="31TrueReg2" title='TrueReg2' data-type='unsigned int' data-ref="31TrueReg2">TrueReg2</dfn> =</td></tr>
<tr><th id="303">303</th><td>            TRI-&gt;lookThruCopyLike(MI.getOperand(<var>2</var>).getReg(), MRI);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>          <b>if</b> (<a class="local col0 ref" href="#30TrueReg1" title='TrueReg1' data-ref="30TrueReg1">TrueReg1</a> == <a class="local col1 ref" href="#31TrueReg2" title='TrueReg2' data-ref="31TrueReg2">TrueReg2</a></td></tr>
<tr><th id="306">306</th><td>              &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#30TrueReg1" title='TrueReg1' data-ref="30TrueReg1">TrueReg1</a>)) {</td></tr>
<tr><th id="307">307</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="32DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#30TrueReg1" title='TrueReg1' data-ref="30TrueReg1">TrueReg1</a>);</td></tr>
<tr><th id="308">308</th><td>            <em>unsigned</em> <dfn class="local col3 decl" id="33DefOpc" title='DefOpc' data-type='unsigned int' data-ref="33DefOpc">DefOpc</dfn> = <a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a> ? <a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() : <var>0</var>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>            <i>// If this is a splat fed by a splatting load, the splat is</i></td></tr>
<tr><th id="311">311</th><td><i>            // redundant. Replace with a copy. This doesn't happen directly due</i></td></tr>
<tr><th id="312">312</th><td><i>            // to code in PPCDAGToDAGISel.cpp, but it can happen when converting</i></td></tr>
<tr><th id="313">313</th><td><i>            // a load of a double to a vector of 64-bit integers.</i></td></tr>
<tr><th id="314">314</th><td>            <em>auto</em> <dfn class="local col4 decl" id="34isConversionOfLoadAndSplat" title='isConversionOfLoadAndSplat' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:314:47)' data-ref="34isConversionOfLoadAndSplat">isConversionOfLoadAndSplat</dfn> = [=]() -&gt; <em>bool</em> {</td></tr>
<tr><th id="315">315</th><td>              <b>if</b> (DefOpc != PPC::<span class='error' title="no member named &apos;XVCVDPSXDS&apos; in namespace &apos;llvm::PPC&apos;">XVCVDPSXDS</span> &amp;&amp; DefOpc != PPC::<span class='error' title="no member named &apos;XVCVDPUXDS&apos; in namespace &apos;llvm::PPC&apos;">XVCVDPUXDS</span>)</td></tr>
<tr><th id="316">316</th><td>                <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>              <em>unsigned</em> <dfn class="local col5 decl" id="35DefReg" title='DefReg' data-type='unsigned int' data-ref="35DefReg">DefReg</dfn> =</td></tr>
<tr><th id="318">318</th><td>                TRI-&gt;lookThruCopyLike(DefMI-&gt;getOperand(<var>1</var>).getReg(), MRI);</td></tr>
<tr><th id="319">319</th><td>              <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#35DefReg" title='DefReg' data-ref="35DefReg">DefReg</a>)) {</td></tr>
<tr><th id="320">320</th><td>                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36LoadMI" title='LoadMI' data-type='llvm::MachineInstr *' data-ref="36LoadMI">LoadMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#35DefReg" title='DefReg' data-ref="35DefReg">DefReg</a>);</td></tr>
<tr><th id="321">321</th><td>                <b>if</b> (LoadMI &amp;&amp; LoadMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LXVDSX&apos; in namespace &apos;llvm::PPC&apos;">LXVDSX</span>)</td></tr>
<tr><th id="322">322</th><td>                  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="323">323</th><td>              }</td></tr>
<tr><th id="324">324</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td>            };</td></tr>
<tr><th id="326">326</th><td>            <b>if</b> (<a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a> &amp;&amp; (<a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a> == <var>0</var> || <a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a> == <var>3</var>)) {</td></tr>
<tr><th id="327">327</th><td>              <b>if</b> (DefOpc == PPC::<span class='error' title="no member named &apos;LXVDSX&apos; in namespace &apos;llvm::PPC&apos;">LXVDSX</span> || isConversionOfLoadAndSplat()) {</td></tr>
<tr><th id="328">328</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimizing load-and-splat/splat &quot; &quot;to load-and-splat/copy: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Optimizing load-and-splat/splat "</q></td></tr>
<tr><th id="329">329</th><td>                                     <q>"to load-and-splat/copy: "</q>);</td></tr>
<tr><th id="330">330</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="331">331</th><td>                BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">PPC</span>::COPY),</td></tr>
<tr><th id="332">332</th><td>                        MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="333">333</th><td>                    .add(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="334">334</th><td>                <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a> = &amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>;</td></tr>
<tr><th id="335">335</th><td>                <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="336">336</th><td>              }</td></tr>
<tr><th id="337">337</th><td>            }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>            <i>// If this is a splat or a swap fed by another splat, we</i></td></tr>
<tr><th id="340">340</th><td><i>            // can replace it with a copy.</i></td></tr>
<tr><th id="341">341</th><td>            <b>if</b> (<a class="local col3 ref" href="#33DefOpc" title='DefOpc' data-ref="33DefOpc">DefOpc</a> == <span class="namespace"><span class='error' title="no member named &apos;XXPERMDI&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;llvm::PPCISD::XXPERMDI&apos;?">PPC</span>::<a class="enum" href="PPCISelLowering.h.html#llvm::PPCISD::NodeType::XXPERMDI" title='llvm::PPCISD::NodeType::XXPERMDI' data-ref="llvm::PPCISD::NodeType::XXPERMDI">XXPERMDI</a></span>) {</td></tr>
<tr><th id="342">342</th><td>              <em>unsigned</em> <dfn class="local col7 decl" id="37FeedImmed" title='FeedImmed' data-type='unsigned int' data-ref="37FeedImmed">FeedImmed</dfn> = <a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="343">343</th><td>              <em>unsigned</em> <dfn class="local col8 decl" id="38FeedReg1" title='FeedReg1' data-type='unsigned int' data-ref="38FeedReg1">FeedReg1</dfn> =</td></tr>
<tr><th id="344">344</th><td>                TRI-&gt;lookThruCopyLike(DefMI-&gt;getOperand(<var>1</var>).getReg(), MRI);</td></tr>
<tr><th id="345">345</th><td>              <em>unsigned</em> <dfn class="local col9 decl" id="39FeedReg2" title='FeedReg2' data-type='unsigned int' data-ref="39FeedReg2">FeedReg2</dfn> =</td></tr>
<tr><th id="346">346</th><td>                TRI-&gt;lookThruCopyLike(DefMI-&gt;getOperand(<var>2</var>).getReg(), MRI);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>              <b>if</b> ((<a class="local col7 ref" href="#37FeedImmed" title='FeedImmed' data-ref="37FeedImmed">FeedImmed</a> == <var>0</var> || <a class="local col7 ref" href="#37FeedImmed" title='FeedImmed' data-ref="37FeedImmed">FeedImmed</a> == <var>3</var>) &amp;&amp; <a class="local col8 ref" href="#38FeedReg1" title='FeedReg1' data-ref="38FeedReg1">FeedReg1</a> == <a class="local col9 ref" href="#39FeedReg2" title='FeedReg2' data-ref="39FeedReg2">FeedReg2</a>) {</td></tr>
<tr><th id="349">349</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimizing splat/swap or splat/splat &quot; &quot;to splat/copy: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Optimizing splat/swap or splat/splat "</q></td></tr>
<tr><th id="350">350</th><td>                                     <q>"to splat/copy: "</q>);</td></tr>
<tr><th id="351">351</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="352">352</th><td>                BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>),</td></tr>
<tr><th id="353">353</th><td>                        MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="354">354</th><td>                    .add(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="355">355</th><td>                <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a> = &amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>;</td></tr>
<tr><th id="356">356</th><td>                <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="357">357</th><td>              }</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>              <i>// If this is a splat fed by a swap, we can simplify modify</i></td></tr>
<tr><th id="360">360</th><td><i>              // the splat to splat the other value from the swap's input</i></td></tr>
<tr><th id="361">361</th><td><i>              // parameter.</i></td></tr>
<tr><th id="362">362</th><td>              <b>else</b> <b>if</b> ((<a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a> == <var>0</var> || <a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a> == <var>3</var>)</td></tr>
<tr><th id="363">363</th><td>                       &amp;&amp; <a class="local col7 ref" href="#37FeedImmed" title='FeedImmed' data-ref="37FeedImmed">FeedImmed</a> == <var>2</var> &amp;&amp; <a class="local col8 ref" href="#38FeedReg1" title='FeedReg1' data-ref="38FeedReg1">FeedReg1</a> == <a class="local col9 ref" href="#39FeedReg2" title='FeedReg2' data-ref="39FeedReg2">FeedReg2</a>) {</td></tr>
<tr><th id="364">364</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimizing swap/splat =&gt; splat: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Optimizing swap/splat =&gt; splat: "</q>);</td></tr>
<tr><th id="365">365</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="366">366</th><td>                <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="367">367</th><td>                <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="368">368</th><td>                <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>3</var> - <a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a>);</td></tr>
<tr><th id="369">369</th><td>                <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="370">370</th><td>              }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>              <i>// If this is a swap fed by a swap, we can replace it</i></td></tr>
<tr><th id="373">373</th><td><i>              // with a copy from the first swap's input.</i></td></tr>
<tr><th id="374">374</th><td>              <b>else</b> <b>if</b> (<a class="local col9 ref" href="#29Immed" title='Immed' data-ref="29Immed">Immed</a> == <var>2</var> &amp;&amp; <a class="local col7 ref" href="#37FeedImmed" title='FeedImmed' data-ref="37FeedImmed">FeedImmed</a> == <var>2</var> &amp;&amp; <a class="local col8 ref" href="#38FeedReg1" title='FeedReg1' data-ref="38FeedReg1">FeedReg1</a> == <a class="local col9 ref" href="#39FeedReg2" title='FeedReg2' data-ref="39FeedReg2">FeedReg2</a>) {</td></tr>
<tr><th id="375">375</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimizing swap/swap =&gt; copy: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Optimizing swap/swap =&gt; copy: "</q>);</td></tr>
<tr><th id="376">376</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="377">377</th><td>                BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>),</td></tr>
<tr><th id="378">378</th><td>                        MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="379">379</th><td>                    .add(DefMI-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="380">380</th><td>                <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a> = &amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>;</td></tr>
<tr><th id="381">381</th><td>                <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="382">382</th><td>              }</td></tr>
<tr><th id="383">383</th><td>            } <b>else</b> <b>if</b> ((Immed == <var>0</var> || Immed == <var>3</var>) &amp;&amp; DefOpc == PPC::<span class='error' title="no member named &apos;XXPERMDIs&apos; in namespace &apos;llvm::PPC&apos;">XXPERMDIs</span> &amp;&amp;</td></tr>
<tr><th id="384">384</th><td>                       (DefMI-&gt;getOperand(<var>2</var>).getImm() == <var>0</var> ||</td></tr>
<tr><th id="385">385</th><td>                        DefMI-&gt;getOperand(<var>2</var>).getImm() == <var>3</var>)) {</td></tr>
<tr><th id="386">386</th><td>              <i>// Splat fed by another splat - switch the output of the first</i></td></tr>
<tr><th id="387">387</th><td><i>              // and remove the second.</i></td></tr>
<tr><th id="388">388</th><td>              <a class="local col2 ref" href="#32DefMI" title='DefMI' data-ref="32DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="389">389</th><td>              <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a> = &amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>;</td></tr>
<tr><th id="390">390</th><td>              <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="391">391</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Removing redundant splat: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Removing redundant splat: "</q>);</td></tr>
<tr><th id="392">392</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="393">393</th><td>            }</td></tr>
<tr><th id="394">394</th><td>          }</td></tr>
<tr><th id="395">395</th><td>        }</td></tr>
<tr><th id="396">396</th><td>        <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>      }</td></tr>
<tr><th id="398">398</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTB&apos; in namespace &apos;llvm::PPC&apos;">VSPLTB</span>:</td></tr>
<tr><th id="399">399</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;VSPLTH&apos; in namespace &apos;llvm::PPC&apos;">VSPLTH</span>:</td></tr>
<tr><th id="400">400</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span>: {</td></tr>
<tr><th id="401">401</th><td>        <em>unsigned</em> MyOpcode = MI.getOpcode();</td></tr>
<tr><th id="402">402</th><td>        <em>unsigned</em> OpNo = MyOpcode == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span> ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="403">403</th><td>        <em>unsigned</em> TrueReg =</td></tr>
<tr><th id="404">404</th><td>          TRI-&gt;lookThruCopyLike(MI.getOperand(OpNo).getReg(), MRI);</td></tr>
<tr><th id="405">405</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(TrueReg))</td></tr>
<tr><th id="406">406</th><td>          <b>break</b>;</td></tr>
<tr><th id="407">407</th><td>        MachineInstr *DefMI = MRI-&gt;getVRegDef(TrueReg);</td></tr>
<tr><th id="408">408</th><td>        <b>if</b> (!DefMI)</td></tr>
<tr><th id="409">409</th><td>          <b>break</b>;</td></tr>
<tr><th id="410">410</th><td>        <em>unsigned</em> DefOpcode = DefMI-&gt;getOpcode();</td></tr>
<tr><th id="411">411</th><td>        <em>auto</em> isConvertOfSplat = [=]() -&gt; <em>bool</em> {</td></tr>
<tr><th id="412">412</th><td>          <b>if</b> (DefOpcode != PPC::<span class='error' title="no member named &apos;XVCVSPSXWS&apos; in namespace &apos;llvm::PPC&apos;">XVCVSPSXWS</span> &amp;&amp; DefOpcode != PPC::<span class='error' title="no member named &apos;XVCVSPUXWS&apos; in namespace &apos;llvm::PPC&apos;">XVCVSPUXWS</span>)</td></tr>
<tr><th id="413">413</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="414">414</th><td>          <em>unsigned</em> ConvReg = DefMI-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="415">415</th><td>          <b>if</b> (!TargetRegisterInfo::isVirtualRegister(ConvReg))</td></tr>
<tr><th id="416">416</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="417">417</th><td>          MachineInstr *Splt = MRI-&gt;getVRegDef(ConvReg);</td></tr>
<tr><th id="418">418</th><td>          <b>return</b> Splt &amp;&amp; (Splt-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LXVWSX&apos; in namespace &apos;llvm::PPC&apos;">LXVWSX</span> ||</td></tr>
<tr><th id="419">419</th><td>            Splt-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span>);</td></tr>
<tr><th id="420">420</th><td>        };</td></tr>
<tr><th id="421">421</th><td>        <em>bool</em> AlreadySplat = (MyOpcode == DefOpcode) ||</td></tr>
<tr><th id="422">422</th><td>          (MyOpcode == PPC::<span class='error' title="no member named &apos;VSPLTB&apos; in namespace &apos;llvm::PPC&apos;">VSPLTB</span> &amp;&amp; DefOpcode == PPC::<span class='error' title="no member named &apos;VSPLTBs&apos; in namespace &apos;llvm::PPC&apos;">VSPLTBs</span>) ||</td></tr>
<tr><th id="423">423</th><td>          (MyOpcode == PPC::<span class='error' title="no member named &apos;VSPLTH&apos; in namespace &apos;llvm::PPC&apos;">VSPLTH</span> &amp;&amp; DefOpcode == PPC::<span class='error' title="no member named &apos;VSPLTHs&apos; in namespace &apos;llvm::PPC&apos;">VSPLTHs</span>) ||</td></tr>
<tr><th id="424">424</th><td>          (MyOpcode == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span> &amp;&amp; DefOpcode == PPC::<span class='error' title="no member named &apos;XXSPLTWs&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTWs</span>) ||</td></tr>
<tr><th id="425">425</th><td>          (MyOpcode == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span> &amp;&amp; DefOpcode == PPC::<span class='error' title="no member named &apos;LXVWSX&apos; in namespace &apos;llvm::PPC&apos;">LXVWSX</span>) ||</td></tr>
<tr><th id="426">426</th><td>          (MyOpcode == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span> &amp;&amp; DefOpcode == PPC::<span class='error' title="no member named &apos;MTVSRWS&apos; in namespace &apos;llvm::PPC&apos;">MTVSRWS</span>)||</td></tr>
<tr><th id="427">427</th><td>          (MyOpcode == PPC::<span class='error' title="no member named &apos;XXSPLTW&apos; in namespace &apos;llvm::PPC&apos;">XXSPLTW</span> &amp;&amp; isConvertOfSplat());</td></tr>
<tr><th id="428">428</th><td>        <i>// If the instruction[s] that feed this splat have already splat</i></td></tr>
<tr><th id="429">429</th><td><i>        // the value, this splat is redundant.</i></td></tr>
<tr><th id="430">430</th><td>        <b>if</b> (AlreadySplat) {</td></tr>
<tr><th id="431">431</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Changing redundant splat to a copy: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Changing redundant splat to a copy: "</q>);</td></tr>
<tr><th id="432">432</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="433">433</th><td>          BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>),</td></tr>
<tr><th id="434">434</th><td>                  MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="435">435</th><td>              .add(MI.getOperand(OpNo));</td></tr>
<tr><th id="436">436</th><td>          ToErase = &amp;MI;</td></tr>
<tr><th id="437">437</th><td>          Simplified = <b>true</b>;</td></tr>
<tr><th id="438">438</th><td>        }</td></tr>
<tr><th id="439">439</th><td>        <i>// Splat fed by a shift. Usually when we align value to splat into</i></td></tr>
<tr><th id="440">440</th><td><i>        // vector element zero.</i></td></tr>
<tr><th id="441">441</th><td>        <b>if</b> (DefOpcode == PPC::<span class='error' title="no member named &apos;XXSLDWI&apos; in namespace &apos;llvm::PPC&apos;">XXSLDWI</span>) {</td></tr>
<tr><th id="442">442</th><td>          <em>unsigned</em> ShiftRes = DefMI-&gt;getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="443">443</th><td>          <em>unsigned</em> ShiftOp1 = DefMI-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="444">444</th><td>          <em>unsigned</em> ShiftOp2 = DefMI-&gt;getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="445">445</th><td>          <em>unsigned</em> ShiftImm = DefMI-&gt;getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="446">446</th><td>          <em>unsigned</em> SplatImm = MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="447">447</th><td>          <b>if</b> (ShiftOp1 == ShiftOp2) {</td></tr>
<tr><th id="448">448</th><td>            <em>unsigned</em> NewElem = (SplatImm + ShiftImm) &amp; <var>0x3</var>;</td></tr>
<tr><th id="449">449</th><td>            <b>if</b> (MRI-&gt;hasOneNonDBGUse(ShiftRes)) {</td></tr>
<tr><th id="450">450</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Removing redundant shift: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant shift: "</q>);</td></tr>
<tr><th id="451">451</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI-&gt;dump());</td></tr>
<tr><th id="452">452</th><td>              ToErase = DefMI;</td></tr>
<tr><th id="453">453</th><td>            }</td></tr>
<tr><th id="454">454</th><td>            Simplified = <b>true</b>;</td></tr>
<tr><th id="455">455</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Changing splat immediate from &quot; &lt;&lt; SplatImm &lt;&lt; &quot; to &quot; &lt;&lt; NewElem &lt;&lt; &quot; in instruction: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Changing splat immediate from "</q> &lt;&lt; SplatImm</td></tr>
<tr><th id="456">456</th><td>                              &lt;&lt; <q>" to "</q> &lt;&lt; NewElem &lt;&lt; <q>" in instruction: "</q>);</td></tr>
<tr><th id="457">457</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="458">458</th><td>            MI.getOperand(<var>1</var>).setReg(ShiftOp1);</td></tr>
<tr><th id="459">459</th><td>            MI.getOperand(<var>2</var>).setImm(NewElem);</td></tr>
<tr><th id="460">460</th><td>          }</td></tr>
<tr><th id="461">461</th><td>        }</td></tr>
<tr><th id="462">462</th><td>        <b>break</b>;</td></tr>
<tr><th id="463">463</th><td>      }</td></tr>
<tr><th id="464">464</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;XVCVDPSP&apos; in namespace &apos;llvm::PPC&apos;">XVCVDPSP</span>: {</td></tr>
<tr><th id="465">465</th><td>        <i>// If this is a DP-&gt;SP conversion fed by an FRSP, the FRSP is redundant.</i></td></tr>
<tr><th id="466">466</th><td>        <em>unsigned</em> TrueReg =</td></tr>
<tr><th id="467">467</th><td>          TRI-&gt;lookThruCopyLike(MI.getOperand(<var>1</var>).getReg(), MRI);</td></tr>
<tr><th id="468">468</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(TrueReg))</td></tr>
<tr><th id="469">469</th><td>          <b>break</b>;</td></tr>
<tr><th id="470">470</th><td>        MachineInstr *DefMI = MRI-&gt;getVRegDef(TrueReg);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>        <i>// This can occur when building a vector of single precision or integer</i></td></tr>
<tr><th id="473">473</th><td><i>        // values.</i></td></tr>
<tr><th id="474">474</th><td>        <b>if</b> (DefMI &amp;&amp; DefMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;XXPERMDI&apos; in namespace &apos;llvm::PPC&apos;">XXPERMDI</span>) {</td></tr>
<tr><th id="475">475</th><td>          <em>unsigned</em> DefsReg1 =</td></tr>
<tr><th id="476">476</th><td>            TRI-&gt;lookThruCopyLike(DefMI-&gt;getOperand(<var>1</var>).getReg(), MRI);</td></tr>
<tr><th id="477">477</th><td>          <em>unsigned</em> DefsReg2 =</td></tr>
<tr><th id="478">478</th><td>            TRI-&gt;lookThruCopyLike(DefMI-&gt;getOperand(<var>2</var>).getReg(), MRI);</td></tr>
<tr><th id="479">479</th><td>          <b>if</b> (!TargetRegisterInfo::isVirtualRegister(DefsReg1) ||</td></tr>
<tr><th id="480">480</th><td>              !TargetRegisterInfo::isVirtualRegister(DefsReg2))</td></tr>
<tr><th id="481">481</th><td>            <b>break</b>;</td></tr>
<tr><th id="482">482</th><td>          MachineInstr *P1 = MRI-&gt;getVRegDef(DefsReg1);</td></tr>
<tr><th id="483">483</th><td>          MachineInstr *P2 = MRI-&gt;getVRegDef(DefsReg2);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>          <b>if</b> (!P1 || !P2)</td></tr>
<tr><th id="486">486</th><td>            <b>break</b>;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>          <i>// Remove the passed FRSP instruction if it only feeds this MI and</i></td></tr>
<tr><th id="489">489</th><td><i>          // set any uses of that FRSP (in this MI) to the source of the FRSP.</i></td></tr>
<tr><th id="490">490</th><td>          <em>auto</em> removeFRSPIfPossible = [&amp;](MachineInstr *RoundInstr) {</td></tr>
<tr><th id="491">491</th><td>            <b>if</b> (RoundInstr-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;FRSP&apos; in namespace &apos;llvm::PPC&apos;">FRSP</span> &amp;&amp;</td></tr>
<tr><th id="492">492</th><td>                MRI-&gt;hasOneNonDBGUse(RoundInstr-&gt;getOperand(<var>0</var>).getReg())) {</td></tr>
<tr><th id="493">493</th><td>              Simplified = <b>true</b>;</td></tr>
<tr><th id="494">494</th><td>              <em>unsigned</em> ConvReg1 = RoundInstr-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="495">495</th><td>              <em>unsigned</em> FRSPDefines = RoundInstr-&gt;getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="496">496</th><td>              MachineInstr &amp;Use = *(MRI-&gt;use_instr_begin(FRSPDefines));</td></tr>
<tr><th id="497">497</th><td>              <b>for</b> (<em>int</em> i = <var>0</var>, e = Use.getNumOperands(); i &lt; e; ++i)</td></tr>
<tr><th id="498">498</th><td>                <b>if</b> (Use.getOperand(i).isReg() &amp;&amp;</td></tr>
<tr><th id="499">499</th><td>                    Use.getOperand(i).getReg() == FRSPDefines)</td></tr>
<tr><th id="500">500</th><td>                  Use.getOperand(i).setReg(ConvReg1);</td></tr>
<tr><th id="501">501</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Removing redundant FRSP:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant FRSP:\n"</q>);</td></tr>
<tr><th id="502">502</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { RoundInstr-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(RoundInstr-&gt;dump());</td></tr>
<tr><th id="503">503</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;As it feeds instruction:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"As it feeds instruction:\n"</q>);</td></tr>
<tr><th id="504">504</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="505">505</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Through instruction:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Through instruction:\n"</q>);</td></tr>
<tr><th id="506">506</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { DefMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI-&gt;dump());</td></tr>
<tr><th id="507">507</th><td>              RoundInstr-&gt;eraseFromParent();</td></tr>
<tr><th id="508">508</th><td>            }</td></tr>
<tr><th id="509">509</th><td>          };</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>          <i>// If the input to XVCVDPSP is a vector that was built (even</i></td></tr>
<tr><th id="512">512</th><td><i>          // partially) out of FRSP's, the FRSP(s) can safely be removed</i></td></tr>
<tr><th id="513">513</th><td><i>          // since this instruction performs the same operation.</i></td></tr>
<tr><th id="514">514</th><td>          <b>if</b> (P1 != P2) {</td></tr>
<tr><th id="515">515</th><td>            removeFRSPIfPossible(P1);</td></tr>
<tr><th id="516">516</th><td>            removeFRSPIfPossible(P2);</td></tr>
<tr><th id="517">517</th><td>            <b>break</b>;</td></tr>
<tr><th id="518">518</th><td>          }</td></tr>
<tr><th id="519">519</th><td>          removeFRSPIfPossible(P1);</td></tr>
<tr><th id="520">520</th><td>        }</td></tr>
<tr><th id="521">521</th><td>        <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>      }</td></tr>
<tr><th id="523">523</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSH&apos; in namespace &apos;llvm::PPC&apos;">EXTSH</span>:</td></tr>
<tr><th id="524">524</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSH8&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8</span>:</td></tr>
<tr><th id="525">525</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSH8_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8_32_64</span>: {</td></tr>
<tr><th id="526">526</th><td>        <b>if</b> (!EnableSExtElimination) <b>break</b>;</td></tr>
<tr><th id="527">527</th><td>        <em>unsigned</em> NarrowReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="528">528</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(NarrowReg))</td></tr>
<tr><th id="529">529</th><td>          <b>break</b>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>        MachineInstr *SrcMI = MRI-&gt;getVRegDef(NarrowReg);</td></tr>
<tr><th id="532">532</th><td>        <i>// If we've used a zero-extending load that we will sign-extend,</i></td></tr>
<tr><th id="533">533</th><td><i>        // just do a sign-extending load.</i></td></tr>
<tr><th id="534">534</th><td>        <b>if</b> (SrcMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LHZ&apos; in namespace &apos;llvm::PPC&apos;">LHZ</span> ||</td></tr>
<tr><th id="535">535</th><td>            SrcMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>) {</td></tr>
<tr><th id="536">536</th><td>          <b>if</b> (!MRI-&gt;hasOneNonDBGUse(SrcMI-&gt;getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="537">537</th><td>            <b>break</b>;</td></tr>
<tr><th id="538">538</th><td>          <em>auto</em> is64Bit = [] (<em>unsigned</em> Opcode) {</td></tr>
<tr><th id="539">539</th><td>            <b>return</b> Opcode == PPC::<span class='error' title="no member named &apos;EXTSH8&apos; in namespace &apos;llvm::PPC&apos;">EXTSH8</span>;</td></tr>
<tr><th id="540">540</th><td>          };</td></tr>
<tr><th id="541">541</th><td>          <em>auto</em> isXForm = [] (<em>unsigned</em> Opcode) {</td></tr>
<tr><th id="542">542</th><td>            <b>return</b> Opcode == PPC::<span class='error' title="no member named &apos;LHZX&apos; in namespace &apos;llvm::PPC&apos;">LHZX</span>;</td></tr>
<tr><th id="543">543</th><td>          };</td></tr>
<tr><th id="544">544</th><td>          <em>auto</em> getSextLoadOp = [] (<em>bool</em> is64Bit, <em>bool</em> isXForm) {</td></tr>
<tr><th id="545">545</th><td>            <b>if</b> (is64Bit)</td></tr>
<tr><th id="546">546</th><td>              <b>if</b> (isXForm) <b>return</b> PPC::<span class='error' title="no member named &apos;LHAX8&apos; in namespace &apos;llvm::PPC&apos;">LHAX8</span>;</td></tr>
<tr><th id="547">547</th><td>              <b>else</b>         <b>return</b> PPC::<span class='error' title="no member named &apos;LHA8&apos; in namespace &apos;llvm::PPC&apos;">LHA8</span>;</td></tr>
<tr><th id="548">548</th><td>            <b>else</b></td></tr>
<tr><th id="549">549</th><td>              <b>if</b> (isXForm) <b>return</b> PPC::<span class='error' title="no member named &apos;LHAX&apos; in namespace &apos;llvm::PPC&apos;">LHAX</span>;</td></tr>
<tr><th id="550">550</th><td>              <b>else</b>         <b>return</b> PPC::<span class='error' title="no member named &apos;LHA&apos; in namespace &apos;llvm::PPC&apos;">LHA</span>;</td></tr>
<tr><th id="551">551</th><td>          };</td></tr>
<tr><th id="552">552</th><td>          <em>unsigned</em> Opc = <span class='error' title="no matching function for call to object of type &apos;(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:544:32)&apos;">getSextLoadOp</span>(is64Bit(MI.getOpcode()),</td></tr>
<tr><th id="553">553</th><td>                                       isXForm(SrcMI-&gt;getOpcode()));</td></tr>
<tr><th id="554">554</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Zero-extending load\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Zero-extending load\n"</q>);</td></tr>
<tr><th id="555">555</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { SrcMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="556">556</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;and sign-extension\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"and sign-extension\n"</q>);</td></tr>
<tr><th id="557">557</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="558">558</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;are merged into sign-extending load\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"are merged into sign-extending load\n"</q>);</td></tr>
<tr><th id="559">559</th><td>          SrcMI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="560">560</th><td>          SrcMI-&gt;getOperand(<var>0</var>).setReg(MI.getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="561">561</th><td>          ToErase = &amp;MI;</td></tr>
<tr><th id="562">562</th><td>          Simplified = <b>true</b>;</td></tr>
<tr><th id="563">563</th><td>          NumEliminatedSExt++;</td></tr>
<tr><th id="564">564</th><td>        }</td></tr>
<tr><th id="565">565</th><td>        <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>      }</td></tr>
<tr><th id="567">567</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW&apos; in namespace &apos;llvm::PPC&apos;">EXTSW</span>:</td></tr>
<tr><th id="568">568</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW_32&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32</span>:</td></tr>
<tr><th id="569">569</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span>: {</td></tr>
<tr><th id="570">570</th><td>        <b>if</b> (!EnableSExtElimination) <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>        <em>unsigned</em> NarrowReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="572">572</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(NarrowReg))</td></tr>
<tr><th id="573">573</th><td>          <b>break</b>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>        MachineInstr *SrcMI = MRI-&gt;getVRegDef(NarrowReg);</td></tr>
<tr><th id="576">576</th><td>        <i>// If we've used a zero-extending load that we will sign-extend,</i></td></tr>
<tr><th id="577">577</th><td><i>        // just do a sign-extending load.</i></td></tr>
<tr><th id="578">578</th><td>        <b>if</b> (SrcMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LWZ&apos; in namespace &apos;llvm::PPC&apos;">LWZ</span> ||</td></tr>
<tr><th id="579">579</th><td>            SrcMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>) {</td></tr>
<tr><th id="580">580</th><td>          <b>if</b> (!MRI-&gt;hasOneNonDBGUse(SrcMI-&gt;getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="581">581</th><td>            <b>break</b>;</td></tr>
<tr><th id="582">582</th><td>          <em>auto</em> is64Bit = [] (<em>unsigned</em> Opcode) {</td></tr>
<tr><th id="583">583</th><td>            <b>return</b> Opcode == PPC::<span class='error' title="no member named &apos;EXTSW&apos; in namespace &apos;llvm::PPC&apos;">EXTSW</span> || Opcode == PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span>;</td></tr>
<tr><th id="584">584</th><td>          };</td></tr>
<tr><th id="585">585</th><td>          <em>auto</em> isXForm = [] (<em>unsigned</em> Opcode) {</td></tr>
<tr><th id="586">586</th><td>            <b>return</b> Opcode == PPC::<span class='error' title="no member named &apos;LWZX&apos; in namespace &apos;llvm::PPC&apos;">LWZX</span>;</td></tr>
<tr><th id="587">587</th><td>          };</td></tr>
<tr><th id="588">588</th><td>          <em>auto</em> getSextLoadOp = [] (<em>bool</em> is64Bit, <em>bool</em> isXForm) {</td></tr>
<tr><th id="589">589</th><td>            <b>if</b> (is64Bit)</td></tr>
<tr><th id="590">590</th><td>              <b>if</b> (isXForm) <b>return</b> PPC::<span class='error' title="no member named &apos;LWAX&apos; in namespace &apos;llvm::PPC&apos;">LWAX</span>;</td></tr>
<tr><th id="591">591</th><td>              <b>else</b>         <b>return</b> PPC::<span class='error' title="no member named &apos;LWA&apos; in namespace &apos;llvm::PPC&apos;">LWA</span>;</td></tr>
<tr><th id="592">592</th><td>            <b>else</b></td></tr>
<tr><th id="593">593</th><td>              <b>if</b> (isXForm) <b>return</b> PPC::<span class='error' title="no member named &apos;LWAX_32&apos; in namespace &apos;llvm::PPC&apos;">LWAX_32</span>;</td></tr>
<tr><th id="594">594</th><td>              <b>else</b>         <b>return</b> PPC::<span class='error' title="no member named &apos;LWA_32&apos; in namespace &apos;llvm::PPC&apos;">LWA_32</span>;</td></tr>
<tr><th id="595">595</th><td>          };</td></tr>
<tr><th id="596">596</th><td>          <em>unsigned</em> Opc = <span class='error' title="no matching function for call to object of type &apos;(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:588:32)&apos;">getSextLoadOp</span>(is64Bit(MI.getOpcode()),</td></tr>
<tr><th id="597">597</th><td>                                       isXForm(SrcMI-&gt;getOpcode()));</td></tr>
<tr><th id="598">598</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Zero-extending load\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Zero-extending load\n"</q>);</td></tr>
<tr><th id="599">599</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { SrcMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="600">600</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;and sign-extension\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"and sign-extension\n"</q>);</td></tr>
<tr><th id="601">601</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="602">602</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;are merged into sign-extending load\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"are merged into sign-extending load\n"</q>);</td></tr>
<tr><th id="603">603</th><td>          SrcMI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="604">604</th><td>          SrcMI-&gt;getOperand(<var>0</var>).setReg(MI.getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="605">605</th><td>          ToErase = &amp;MI;</td></tr>
<tr><th id="606">606</th><td>          Simplified = <b>true</b>;</td></tr>
<tr><th id="607">607</th><td>          NumEliminatedSExt++;</td></tr>
<tr><th id="608">608</th><td>        } <b>else</b> <b>if</b> (MI.getOpcode() == PPC::<span class='error' title="no member named &apos;EXTSW_32_64&apos; in namespace &apos;llvm::PPC&apos;">EXTSW_32_64</span> &amp;&amp;</td></tr>
<tr><th id="609">609</th><td>                   TII-&gt;isSignExtended(*SrcMI)) {</td></tr>
<tr><th id="610">610</th><td>          <i>// We can eliminate EXTSW if the input is known to be already</i></td></tr>
<tr><th id="611">611</th><td><i>          // sign-extended.</i></td></tr>
<tr><th id="612">612</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Removing redundant sign-extension\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant sign-extension\n"</q>);</td></tr>
<tr><th id="613">613</th><td>          <em>unsigned</em> TmpReg =</td></tr>
<tr><th id="614">614</th><td>            MF-&gt;getRegInfo().createVirtualRegister(&amp;PPC::<span class='error' title="no member named &apos;G8RCRegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RCRegClass</span>);</td></tr>
<tr><th id="615">615</th><td>          BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::PPC&apos;">IMPLICIT_DEF</span>),</td></tr>
<tr><th id="616">616</th><td>                  TmpReg);</td></tr>
<tr><th id="617">617</th><td>          BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::PPC&apos;">INSERT_SUBREG</span>),</td></tr>
<tr><th id="618">618</th><td>                  MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="619">619</th><td>              .addReg(TmpReg)</td></tr>
<tr><th id="620">620</th><td>              .addReg(NarrowReg)</td></tr>
<tr><th id="621">621</th><td>              .addImm(PPC::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::PPC&apos;">sub_32</span>);</td></tr>
<tr><th id="622">622</th><td>          ToErase = &amp;MI;</td></tr>
<tr><th id="623">623</th><td>          Simplified = <b>true</b>;</td></tr>
<tr><th id="624">624</th><td>          NumEliminatedSExt++;</td></tr>
<tr><th id="625">625</th><td>        }</td></tr>
<tr><th id="626">626</th><td>        <b>break</b>;</td></tr>
<tr><th id="627">627</th><td>      }</td></tr>
<tr><th id="628">628</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span>: {</td></tr>
<tr><th id="629">629</th><td>        <i>// We can eliminate RLDICL (e.g. for zero-extension)</i></td></tr>
<tr><th id="630">630</th><td><i>        // if all bits to clear are already zero in the input.</i></td></tr>
<tr><th id="631">631</th><td><i>        // This code assume following code sequence for zero-extension.</i></td></tr>
<tr><th id="632">632</th><td><i>        //   %6 = COPY %5:sub_32; (optional)</i></td></tr>
<tr><th id="633">633</th><td><i>        //   %8 = IMPLICIT_DEF;</i></td></tr>
<tr><th id="634">634</th><td><i>        //   %7&lt;def,tied1&gt; = INSERT_SUBREG %8&lt;tied0&gt;, %6, sub_32;</i></td></tr>
<tr><th id="635">635</th><td>        <b>if</b> (!EnableZExtElimination) <b>break</b>;</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>        <b>if</b> (MI.getOperand(<var>2</var>).getImm() != <var>0</var>)</td></tr>
<tr><th id="638">638</th><td>          <b>break</b>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>        <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="641">641</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="642">642</th><td>          <b>break</b>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>        MachineInstr *SrcMI = MRI-&gt;getVRegDef(SrcReg);</td></tr>
<tr><th id="645">645</th><td>        <b>if</b> (!(SrcMI &amp;&amp; SrcMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::PPC&apos;">INSERT_SUBREG</span> &amp;&amp;</td></tr>
<tr><th id="646">646</th><td>              SrcMI-&gt;getOperand(<var>0</var>).isReg() &amp;&amp; SrcMI-&gt;getOperand(<var>1</var>).isReg()))</td></tr>
<tr><th id="647">647</th><td>          <b>break</b>;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>        MachineInstr *ImpDefMI, *SubRegMI;</td></tr>
<tr><th id="650">650</th><td>        ImpDefMI = MRI-&gt;getVRegDef(SrcMI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="651">651</th><td>        SubRegMI = MRI-&gt;getVRegDef(SrcMI-&gt;getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="652">652</th><td>        <b>if</b> (ImpDefMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::PPC&apos;">IMPLICIT_DEF</span>) <b>break</b>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>        SrcMI = SubRegMI;</td></tr>
<tr><th id="655">655</th><td>        <b>if</b> (SubRegMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>) {</td></tr>
<tr><th id="656">656</th><td>          <em>unsigned</em> CopyReg = SubRegMI-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="657">657</th><td>          <b>if</b> (TargetRegisterInfo::isVirtualRegister(CopyReg))</td></tr>
<tr><th id="658">658</th><td>            SrcMI = MRI-&gt;getVRegDef(CopyReg);</td></tr>
<tr><th id="659">659</th><td>        }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>        <em>unsigned</em> KnownZeroCount = getKnownLeadingZeroCount(SrcMI, TII);</td></tr>
<tr><th id="662">662</th><td>        <b>if</b> (MI.getOperand(<var>3</var>).getImm() &lt;= KnownZeroCount) {</td></tr>
<tr><th id="663">663</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Removing redundant zero-extension\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Removing redundant zero-extension\n"</q>);</td></tr>
<tr><th id="664">664</th><td>          BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>),</td></tr>
<tr><th id="665">665</th><td>                  MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="666">666</th><td>              .addReg(SrcReg);</td></tr>
<tr><th id="667">667</th><td>          ToErase = &amp;MI;</td></tr>
<tr><th id="668">668</th><td>          Simplified = <b>true</b>;</td></tr>
<tr><th id="669">669</th><td>          NumEliminatedZExt++;</td></tr>
<tr><th id="670">670</th><td>        }</td></tr>
<tr><th id="671">671</th><td>        <b>break</b>;</td></tr>
<tr><th id="672">672</th><td>      }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>      <i>// TODO: Any instruction that has an immediate form fed only by a PHI</i></td></tr>
<tr><th id="675">675</th><td><i>      // whose operands are all load immediate can be folded away. We currently</i></td></tr>
<tr><th id="676">676</th><td><i>      // do this for ADD instructions, but should expand it to arithmetic and</i></td></tr>
<tr><th id="677">677</th><td><i>      // binary instructions with immediate forms in the future.</i></td></tr>
<tr><th id="678">678</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;ADD4&apos; in namespace &apos;llvm::PPC&apos;">ADD4</span>:</td></tr>
<tr><th id="679">679</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;ADD8&apos; in namespace &apos;llvm::PPC&apos;">ADD8</span>: {</td></tr>
<tr><th id="680">680</th><td>        <em>auto</em> isSingleUsePHI = [&amp;](MachineOperand *PhiOp) {</td></tr>
<tr><th id="681">681</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhiOp &amp;&amp; &quot;Invalid Operand!&quot;) ? void (0) : __assert_fail (&quot;PhiOp &amp;&amp; \&quot;Invalid Operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 681, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(PhiOp &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="682">682</th><td>          MachineInstr *DefPhiMI = getVRegDefOrNull(PhiOp, MRI);</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>          <b>return</b> DefPhiMI &amp;&amp; (DefPhiMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span>) &amp;&amp;</td></tr>
<tr><th id="685">685</th><td>                 MRI-&gt;hasOneNonDBGUse(DefPhiMI-&gt;getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="686">686</th><td>        };</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>        <em>auto</em> dominatesAllSingleUseLIs = [&amp;](MachineOperand *DominatorOp,</td></tr>
<tr><th id="689">689</th><td>                                            MachineOperand *PhiOp) {</td></tr>
<tr><th id="690">690</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhiOp &amp;&amp; &quot;Invalid Operand!&quot;) ? void (0) : __assert_fail (&quot;PhiOp &amp;&amp; \&quot;Invalid Operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 690, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(PhiOp &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="691">691</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DominatorOp &amp;&amp; &quot;Invalid Operand!&quot;) ? void (0) : __assert_fail (&quot;DominatorOp &amp;&amp; \&quot;Invalid Operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 691, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DominatorOp &amp;&amp; <q>"Invalid Operand!"</q>);</td></tr>
<tr><th id="692">692</th><td>          MachineInstr *DefPhiMI = getVRegDefOrNull(PhiOp, MRI);</td></tr>
<tr><th id="693">693</th><td>          MachineInstr *DefDomMI = getVRegDefOrNull(DominatorOp, MRI);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>          <i>// Note: the vregs only show up at odd indices position of PHI Node,</i></td></tr>
<tr><th id="696">696</th><td><i>          // the even indices position save the BB info.</i></td></tr>
<tr><th id="697">697</th><td>          <b>for</b> (<em>unsigned</em> i = <var>1</var>; i &lt; DefPhiMI-&gt;getNumOperands(); i += <var>2</var>) {</td></tr>
<tr><th id="698">698</th><td>            MachineInstr *LiMI =</td></tr>
<tr><th id="699">699</th><td>                getVRegDefOrNull(&amp;DefPhiMI-&gt;getOperand(i), MRI);</td></tr>
<tr><th id="700">700</th><td>            <b>if</b> (!LiMI ||</td></tr>
<tr><th id="701">701</th><td>                (LiMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> &amp;&amp; LiMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>)</td></tr>
<tr><th id="702">702</th><td>                || !MRI-&gt;hasOneNonDBGUse(LiMI-&gt;getOperand(<var>0</var>).getReg()) ||</td></tr>
<tr><th id="703">703</th><td>                !MDT-&gt;dominates(DefDomMI, LiMI))</td></tr>
<tr><th id="704">704</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="705">705</th><td>          }</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="708">708</th><td>        };</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>        MachineOperand Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="711">711</th><td>        MachineOperand Op2 = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="712">712</th><td>        <b>if</b> (<span class='error' title="value of type &apos;void&apos; is not contextually convertible to &apos;bool&apos;">isSingleUsePHI</span>(&amp;Op2) <span class='error' title="invalid operands to binary expression (&apos;void&apos; and &apos;bool&apos;)">&amp;&amp;</span> dominatesAllSingleUseLIs(&amp;Op1, &amp;Op2))</td></tr>
<tr><th id="713">713</th><td>          std::swap(Op1, Op2);</td></tr>
<tr><th id="714">714</th><td>        <b>else</b> <b>if</b> (<span class='error' title="invalid argument type &apos;void&apos; to unary expression">!</span>isSingleUsePHI(&amp;Op1) || !dominatesAllSingleUseLIs(&amp;Op2, &amp;Op1))</td></tr>
<tr><th id="715">715</th><td>          <b>break</b>; <i>// We don't have an ADD fed by LI's that can be transformed</i></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>        <i>// Now we know that Op1 is the PHI node and Op2 is the dominator</i></td></tr>
<tr><th id="718">718</th><td>        <em>unsigned</em> DominatorReg = Op2.getReg();</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>        <em>const</em> TargetRegisterClass *TRC = MI.getOpcode() == PPC::<span class='error' title="no member named &apos;ADD8&apos; in namespace &apos;llvm::PPC&apos;">ADD8</span></td></tr>
<tr><th id="721">721</th><td>                                             ? &amp;PPC::<span class='error' title="no member named &apos;G8RC_and_G8RC_NOX0RegClass&apos; in namespace &apos;llvm::PPC&apos;">G8RC_and_G8RC_NOX0RegClass</span></td></tr>
<tr><th id="722">722</th><td>                                             : &amp;PPC::<span class='error' title="no member named &apos;GPRC_and_GPRC_NOR0RegClass&apos; in namespace &apos;llvm::PPC&apos;">GPRC_and_GPRC_NOR0RegClass</span>;</td></tr>
<tr><th id="723">723</th><td>        MRI-&gt;setRegClass(DominatorReg, TRC);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>        <i>// replace LIs with ADDIs</i></td></tr>
<tr><th id="726">726</th><td>        MachineInstr *DefPhiMI = getVRegDefOrNull(&amp;Op1, MRI);</td></tr>
<tr><th id="727">727</th><td>        <b>for</b> (<em>unsigned</em> i = <var>1</var>; i &lt; DefPhiMI-&gt;getNumOperands(); i += <var>2</var>) {</td></tr>
<tr><th id="728">728</th><td>          MachineInstr *LiMI = getVRegDefOrNull(&amp;DefPhiMI-&gt;getOperand(i), MRI);</td></tr>
<tr><th id="729">729</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimizing LI to ADDI: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing LI to ADDI: "</q>);</td></tr>
<tr><th id="730">730</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { LiMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(LiMI-&gt;dump());</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>          <i>// There could be repeated registers in the PHI, e.g: %1 =</i></td></tr>
<tr><th id="733">733</th><td><i>          // PHI %6, &lt;%bb.2&gt;, %8, &lt;%bb.3&gt;, %8, &lt;%bb.6&gt;; So if we've</i></td></tr>
<tr><th id="734">734</th><td><i>          // already replaced the def instruction, skip.</i></td></tr>
<tr><th id="735">735</th><td>          <b>if</b> (LiMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span> || LiMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>)</td></tr>
<tr><th id="736">736</th><td>            <b>continue</b>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((LiMI-&gt;getOpcode() == PPC::LI || LiMI-&gt;getOpcode() == PPC::LI8) &amp;&amp; &quot;Invalid Opcode!&quot;) ? void (0) : __assert_fail (&quot;(LiMI-&gt;getOpcode() == PPC::LI || LiMI-&gt;getOpcode() == PPC::LI8) &amp;&amp; \&quot;Invalid Opcode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 740, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((LiMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> ||</td></tr>
<tr><th id="739">739</th><td>                  LiMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI8&apos; in namespace &apos;llvm::PPC&apos;">LI8</span>) &amp;&amp;</td></tr>
<tr><th id="740">740</th><td>                 <q>"Invalid Opcode!"</q>);</td></tr>
<tr><th id="741">741</th><td>          <em>auto</em> LiImm = LiMI-&gt;getOperand(<var>1</var>).getImm(); <i>// save the imm of LI</i></td></tr>
<tr><th id="742">742</th><td>          LiMI-&gt;RemoveOperand(<var>1</var>);                    <i>// remove the imm of LI</i></td></tr>
<tr><th id="743">743</th><td>          LiMI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(LiMI-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;LI&apos; in namespace &apos;llvm::PPC&apos;">LI</span> ? PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span></td></tr>
<tr><th id="744">744</th><td>                                                              : PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span>));</td></tr>
<tr><th id="745">745</th><td>          MachineInstrBuilder(*LiMI-&gt;getParent()-&gt;getParent(), *LiMI)</td></tr>
<tr><th id="746">746</th><td>              .addReg(DominatorReg)</td></tr>
<tr><th id="747">747</th><td>              .addImm(LiImm); <i>// restore the imm of LI</i></td></tr>
<tr><th id="748">748</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { LiMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(LiMI-&gt;dump());</td></tr>
<tr><th id="749">749</th><td>        }</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>        <i>// Replace ADD with COPY</i></td></tr>
<tr><th id="752">752</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimizing ADD to COPY: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Optimizing ADD to COPY: "</q>);</td></tr>
<tr><th id="753">753</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="754">754</th><td>        BuildMI(MBB, &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::PPC&apos;">COPY</span>),</td></tr>
<tr><th id="755">755</th><td>                MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="756">756</th><td>            .add(Op1);</td></tr>
<tr><th id="757">757</th><td>        ToErase = &amp;MI;</td></tr>
<tr><th id="758">758</th><td>        Simplified = <b>true</b>;</td></tr>
<tr><th id="759">759</th><td>        NumOptADDLIs++;</td></tr>
<tr><th id="760">760</th><td>        <b>break</b>;</td></tr>
<tr><th id="761">761</th><td>      }</td></tr>
<tr><th id="762">762</th><td>      <b>case</b> PPC::<span class='error' title="no member named &apos;RLDICR&apos; in namespace &apos;llvm::PPC&apos;">RLDICR</span>: {</td></tr>
<tr><th id="763">763</th><td>        <i>// We miss the opportunity to emit an RLDIC when lowering jump tables</i></td></tr>
<tr><th id="764">764</th><td><i>        // since ISEL sees only a single basic block. When selecting, the clear</i></td></tr>
<tr><th id="765">765</th><td><i>        // and shift left will be in different blocks.</i></td></tr>
<tr><th id="766">766</th><td>        <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="767">767</th><td>        <b>if</b> (!TargetRegisterInfo::isVirtualRegister(SrcReg))</td></tr>
<tr><th id="768">768</th><td>          <b>break</b>;</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>        MachineInstr *SrcMI = MRI-&gt;getVRegDef(SrcReg);</td></tr>
<tr><th id="771">771</th><td>        <b>if</b> (SrcMI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;RLDICL&apos; in namespace &apos;llvm::PPC&apos;">RLDICL</span>)</td></tr>
<tr><th id="772">772</th><td>          <b>break</b>;</td></tr>
<tr><th id="773">773</th><td>        MachineOperand MOpSHSrc = SrcMI-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="774">774</th><td>        MachineOperand MOpMBSrc = SrcMI-&gt;getOperand(<var>3</var>);</td></tr>
<tr><th id="775">775</th><td>        MachineOperand MOpSHMI = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="776">776</th><td>        MachineOperand MOpMEMI = MI.getOperand(<var>3</var>);</td></tr>
<tr><th id="777">777</th><td>        <b>if</b> (!(MOpSHSrc.isImm() &amp;&amp; MOpMBSrc.isImm() &amp;&amp;</td></tr>
<tr><th id="778">778</th><td>              MOpSHMI.isImm() &amp;&amp; MOpMEMI.isImm()))</td></tr>
<tr><th id="779">779</th><td>          <b>break</b>;</td></tr>
<tr><th id="780">780</th><td>        uint64_t SHSrc = MOpSHSrc.getImm();</td></tr>
<tr><th id="781">781</th><td>        uint64_t MBSrc = MOpMBSrc.getImm();</td></tr>
<tr><th id="782">782</th><td>        uint64_t SHMI = MOpSHMI.getImm();</td></tr>
<tr><th id="783">783</th><td>        uint64_t MEMI = MOpMEMI.getImm();</td></tr>
<tr><th id="784">784</th><td>        uint64_t NewSH = SHSrc + SHMI;</td></tr>
<tr><th id="785">785</th><td>        uint64_t NewMB = MBSrc - SHMI;</td></tr>
<tr><th id="786">786</th><td>        <b>if</b> (NewMB &gt; <var>63</var> || NewSH &gt; <var>63</var>)</td></tr>
<tr><th id="787">787</th><td>          <b>break</b>;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>        <i>// The bits cleared with RLDICL are [0, MBSrc).</i></td></tr>
<tr><th id="790">790</th><td><i>        // The bits cleared with RLDICR are (MEMI, 63].</i></td></tr>
<tr><th id="791">791</th><td><i>        // After the sequence, the bits cleared are:</i></td></tr>
<tr><th id="792">792</th><td><i>        // [0, MBSrc-SHMI) and (MEMI, 63).</i></td></tr>
<tr><th id="793">793</th><td><i>        //</i></td></tr>
<tr><th id="794">794</th><td><i>        // The bits cleared with RLDIC are [0, NewMB) and (63-NewSH, 63].</i></td></tr>
<tr><th id="795">795</th><td>        <b>if</b> ((<var>63</var> - NewSH) != MEMI)</td></tr>
<tr><th id="796">796</th><td>          <b>break</b>;</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Converting pair: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Converting pair: "</q>);</td></tr>
<tr><th id="799">799</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { SrcMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="800">800</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>        MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;RLDIC&apos; in namespace &apos;llvm::PPC&apos;">RLDIC</span>));</td></tr>
<tr><th id="803">803</th><td>        MI.getOperand(<var>1</var>).setReg(SrcMI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="804">804</th><td>        MI.getOperand(<var>2</var>).setImm(NewSH);</td></tr>
<tr><th id="805">805</th><td>        MI.getOperand(<var>3</var>).setImm(NewMB);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;To: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To: "</q>);</td></tr>
<tr><th id="808">808</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="809">809</th><td>        NumRotatesCollapsed++;</td></tr>
<tr><th id="810">810</th><td>        <b>break</b>;</td></tr>
<tr><th id="811">811</th><td>      }</td></tr>
<tr><th id="812">812</th><td>      }</td></tr>
<tr><th id="813">813</th><td>    }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>    <i>// If the last instruction was marked for elimination,</i></td></tr>
<tr><th id="816">816</th><td><i>    // remove it now.</i></td></tr>
<tr><th id="817">817</th><td>    <b>if</b> (<a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a>) {</td></tr>
<tr><th id="818">818</th><td>      <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="819">819</th><td>      <a class="local col1 ref" href="#21ToErase" title='ToErase' data-ref="21ToErase">ToErase</a> = <b>nullptr</b>;</td></tr>
<tr><th id="820">820</th><td>    }</td></tr>
<tr><th id="821">821</th><td>  }</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <i>// Eliminate all the TOC save instructions which are redundant.</i></td></tr>
<tr><th id="824">824</th><td>  <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">eliminateRedundantTOCSaves</a>(<span class='refarg'><a class="local col2 ref" href="#22TOCSaves" title='TOCSaves' data-ref="22TOCSaves">TOCSaves</a></span>);</td></tr>
<tr><th id="825">825</th><td>  <i>// We try to eliminate redundant compare instruction.</i></td></tr>
<tr><th id="826">826</th><td>  <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">eliminateRedundantCompare</a>();</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <b>return</b> <a class="local col0 ref" href="#20Simplified" title='Simplified' data-ref="20Simplified">Simplified</a>;</td></tr>
<tr><th id="829">829</th><td>}</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><i  data-doc="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE">// helper functions for eliminateRedundantCompare</i></td></tr>
<tr><th id="832">832</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-type='bool (anonymous namespace)::isEqOrNe(llvm::MachineInstr * BI)' data-ref="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40BI" title='BI' data-type='llvm::MachineInstr *' data-ref="40BI">BI</dfn>) {</td></tr>
<tr><th id="833">833</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col1 decl" id="41Pred" title='Pred' data-type='PPC::Predicate' data-ref="41Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col0 ref" href="#40BI" title='BI' data-ref="40BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="834">834</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42PredCond" title='PredCond' data-type='unsigned int' data-ref="42PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col1 ref" href="#41Pred" title='Pred' data-ref="41Pred">Pred</a>);</td></tr>
<tr><th id="835">835</th><td>  <b>return</b> (<a class="local col2 ref" href="#42PredCond" title='PredCond' data-ref="42PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_EQ" title='llvm::PPC::Predicate::PRED_EQ' data-ref="llvm::PPC::Predicate::PRED_EQ">PRED_EQ</a> || <a class="local col2 ref" href="#42PredCond" title='PredCond' data-ref="42PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_NE" title='llvm::PPC::Predicate::PRED_NE' data-ref="llvm::PPC::Predicate::PRED_NE">PRED_NE</a>);</td></tr>
<tr><th id="836">836</th><td>}</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L16isSupportedCmpOpEj" title='(anonymous namespace)::isSupportedCmpOp' data-type='bool (anonymous namespace)::isSupportedCmpOp(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_1L16isSupportedCmpOpEj">isSupportedCmpOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43opCode" title='opCode' data-type='unsigned int' data-ref="43opCode">opCode</dfn>) {</td></tr>
<tr><th id="839">839</th><td>  <b>return</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>  || opCode == PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>  ||</td></tr>
<tr><th id="840">840</th><td>          opCode == PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span>  || opCode == PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span>  ||</td></tr>
<tr><th id="841">841</th><td>          opCode == PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span> || opCode == PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span> ||</td></tr>
<tr><th id="842">842</th><td>          opCode == PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span> || opCode == PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span>);</td></tr>
<tr><th id="843">843</th><td>}</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L12is64bitCmpOpEj" title='(anonymous namespace)::is64bitCmpOp' data-type='bool (anonymous namespace)::is64bitCmpOp(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_1L12is64bitCmpOpEj">is64bitCmpOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44opCode" title='opCode' data-type='unsigned int' data-ref="44opCode">opCode</dfn>) {</td></tr>
<tr><th id="846">846</th><td>  <b>return</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>  || opCode == PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span> ||</td></tr>
<tr><th id="847">847</th><td>          opCode == PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span> || opCode == PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>);</td></tr>
<tr><th id="848">848</th><td>}</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L13isSignedCmpOpEj" title='(anonymous namespace)::isSignedCmpOp' data-type='bool (anonymous namespace)::isSignedCmpOp(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_1L13isSignedCmpOpEj">isSignedCmpOp</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45opCode" title='opCode' data-type='unsigned int' data-ref="45opCode">opCode</dfn>) {</td></tr>
<tr><th id="851">851</th><td>  <b>return</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>  || opCode == PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span> ||</td></tr>
<tr><th id="852">852</th><td>          opCode == PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span> || opCode == PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span>);</td></tr>
<tr><th id="853">853</th><td>}</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L18getSignedCmpOpCodeEj" title='(anonymous namespace)::getSignedCmpOpCode' data-type='unsigned int (anonymous namespace)::getSignedCmpOpCode(unsigned int opCode)' data-ref="_ZN12_GLOBAL__N_1L18getSignedCmpOpCodeEj">getSignedCmpOpCode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46opCode" title='opCode' data-type='unsigned int' data-ref="46opCode">opCode</dfn>) {</td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPLD&apos; in namespace &apos;llvm::PPC&apos;">CMPLD</span>)  <b>return</b> PPC::<span class='error' title="no member named &apos;CMPD&apos; in namespace &apos;llvm::PPC&apos;">CMPD</span>;</td></tr>
<tr><th id="857">857</th><td>  <b>if</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPLW&apos; in namespace &apos;llvm::PPC&apos;">CMPLW</span>)  <b>return</b> PPC::<span class='error' title="no member named &apos;CMPW&apos; in namespace &apos;llvm::PPC&apos;">CMPW</span>;</td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPLDI&apos; in namespace &apos;llvm::PPC&apos;">CMPLDI</span>) <b>return</b> PPC::<span class='error' title="no member named &apos;CMPDI&apos; in namespace &apos;llvm::PPC&apos;">CMPDI</span>;</td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (opCode == PPC::<span class='error' title="no member named &apos;CMPLWI&apos; in namespace &apos;llvm::PPC&apos;">CMPLWI</span>) <b>return</b> PPC::<span class='error' title="no member named &apos;CMPWI&apos; in namespace &apos;llvm::PPC&apos;">CMPWI</span>;</td></tr>
<tr><th id="860">860</th><td>  <b>return</b> <a class="local col6 ref" href="#46opCode" title='opCode' data-ref="46opCode">opCode</a>;</td></tr>
<tr><th id="861">861</th><td>}</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><i  data-doc="_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_">// We can decrement immediate x in (GE x) by changing it to (GT x-1) or</i></td></tr>
<tr><th id="864">864</th><td><i  data-doc="_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_">// (LT x) to (LE x-1)</i></td></tr>
<tr><th id="865">865</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToDecImm' data-type='unsigned int (anonymous namespace)::getPredicateToDecImm(llvm::MachineInstr * BI, llvm::MachineInstr * CMPI)' data-ref="_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_">getPredicateToDecImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="47BI" title='BI' data-type='llvm::MachineInstr *' data-ref="47BI">BI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="48CMPI">CMPI</dfn>) {</td></tr>
<tr><th id="866">866</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="49Imm" title='Imm' data-type='uint64_t' data-ref="49Imm">Imm</dfn> = <a class="local col8 ref" href="#48CMPI" title='CMPI' data-ref="48CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="867">867</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50SignedCmp" title='SignedCmp' data-type='bool' data-ref="50SignedCmp">SignedCmp</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L13isSignedCmpOpEj" title='(anonymous namespace)::isSignedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_1L13isSignedCmpOpEj">isSignedCmpOp</a>(<a class="local col8 ref" href="#48CMPI" title='CMPI' data-ref="48CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="868">868</th><td>  <b>if</b> ((!<a class="local col0 ref" href="#50SignedCmp" title='SignedCmp' data-ref="50SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col9 ref" href="#49Imm" title='Imm' data-ref="49Imm">Imm</a> == <var>0</var>) || (<a class="local col0 ref" href="#50SignedCmp" title='SignedCmp' data-ref="50SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col9 ref" href="#49Imm" title='Imm' data-ref="49Imm">Imm</a> == <var>0x8000</var>))</td></tr>
<tr><th id="869">869</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col1 decl" id="51Pred" title='Pred' data-type='PPC::Predicate' data-ref="51Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col7 ref" href="#47BI" title='BI' data-ref="47BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="872">872</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52PredCond" title='PredCond' data-type='unsigned int' data-ref="52PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col1 ref" href="#51Pred" title='Pred' data-ref="51Pred">Pred</a>);</td></tr>
<tr><th id="873">873</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53PredHint" title='PredHint' data-type='unsigned int' data-ref="53PredHint">PredHint</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" title='llvm::PPC::getPredicateHint' data-ref="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE">getPredicateHint</a>(<a class="local col1 ref" href="#51Pred" title='Pred' data-ref="51Pred">Pred</a>);</td></tr>
<tr><th id="874">874</th><td>  <b>if</b> (<a class="local col2 ref" href="#52PredCond" title='PredCond' data-ref="52PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a>)</td></tr>
<tr><th id="875">875</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>, <a class="local col3 ref" href="#53PredHint" title='PredHint' data-ref="53PredHint">PredHint</a>);</td></tr>
<tr><th id="876">876</th><td>  <b>if</b> (<a class="local col2 ref" href="#52PredCond" title='PredCond' data-ref="52PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>)</td></tr>
<tr><th id="877">877</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a>, <a class="local col3 ref" href="#53PredHint" title='PredHint' data-ref="53PredHint">PredHint</a>);</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="880">880</th><td>}</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><i  data-doc="_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_">// We can increment immediate x in (GT x) by changing it to (GE x+1) or</i></td></tr>
<tr><th id="883">883</th><td><i  data-doc="_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_">// (LE x) to (LT x+1)</i></td></tr>
<tr><th id="884">884</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToIncImm' data-type='unsigned int (anonymous namespace)::getPredicateToIncImm(llvm::MachineInstr * BI, llvm::MachineInstr * CMPI)' data-ref="_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_">getPredicateToIncImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54BI" title='BI' data-type='llvm::MachineInstr *' data-ref="54BI">BI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="55CMPI">CMPI</dfn>) {</td></tr>
<tr><th id="885">885</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="56Imm" title='Imm' data-type='uint64_t' data-ref="56Imm">Imm</dfn> = <a class="local col5 ref" href="#55CMPI" title='CMPI' data-ref="55CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="886">886</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57SignedCmp" title='SignedCmp' data-type='bool' data-ref="57SignedCmp">SignedCmp</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L13isSignedCmpOpEj" title='(anonymous namespace)::isSignedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_1L13isSignedCmpOpEj">isSignedCmpOp</a>(<a class="local col5 ref" href="#55CMPI" title='CMPI' data-ref="55CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> ((!<a class="local col7 ref" href="#57SignedCmp" title='SignedCmp' data-ref="57SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col6 ref" href="#56Imm" title='Imm' data-ref="56Imm">Imm</a> == <var>0xFFFF</var>) || (<a class="local col7 ref" href="#57SignedCmp" title='SignedCmp' data-ref="57SignedCmp">SignedCmp</a> &amp;&amp; <a class="local col6 ref" href="#56Imm" title='Imm' data-ref="56Imm">Imm</a> == <var>0x7FFF</var>))</td></tr>
<tr><th id="888">888</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col8 decl" id="58Pred" title='Pred' data-type='PPC::Predicate' data-ref="58Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col4 ref" href="#54BI" title='BI' data-ref="54BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59PredCond" title='PredCond' data-type='unsigned int' data-ref="59PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col8 ref" href="#58Pred" title='Pred' data-ref="58Pred">Pred</a>);</td></tr>
<tr><th id="892">892</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60PredHint" title='PredHint' data-type='unsigned int' data-ref="60PredHint">PredHint</dfn> = <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" title='llvm::PPC::getPredicateHint' data-ref="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE">getPredicateHint</a>(<a class="local col8 ref" href="#58Pred" title='Pred' data-ref="58Pred">Pred</a>);</td></tr>
<tr><th id="893">893</th><td>  <b>if</b> (<a class="local col9 ref" href="#59PredCond" title='PredCond' data-ref="59PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GT" title='llvm::PPC::Predicate::PRED_GT' data-ref="llvm::PPC::Predicate::PRED_GT">PRED_GT</a>)</td></tr>
<tr><th id="894">894</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_GE" title='llvm::PPC::Predicate::PRED_GE' data-ref="llvm::PPC::Predicate::PRED_GE">PRED_GE</a>, <a class="local col0 ref" href="#60PredHint" title='PredHint' data-ref="60PredHint">PredHint</a>);</td></tr>
<tr><th id="895">895</th><td>  <b>if</b> (<a class="local col9 ref" href="#59PredCond" title='PredCond' data-ref="59PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LE" title='llvm::PPC::Predicate::PRED_LE' data-ref="llvm::PPC::Predicate::PRED_LE">PRED_LE</a>)</td></tr>
<tr><th id="896">896</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate::PRED_LT" title='llvm::PPC::Predicate::PRED_LT' data-ref="llvm::PPC::Predicate::PRED_LT">PRED_LT</a>, <a class="local col0 ref" href="#60PredHint" title='PredHint' data-ref="60PredHint">PredHint</a>);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="899">899</th><td>}</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><i  data-doc="_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">// This takes a Phi node and returns a register value for the specified BB.</i></td></tr>
<tr><th id="902">902</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" title='(anonymous namespace)::getIncomingRegForBlock' data-type='unsigned int (anonymous namespace)::getIncomingRegForBlock(llvm::MachineInstr * Phi, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">getIncomingRegForBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="61Phi">Phi</dfn>,</td></tr>
<tr><th id="903">903</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="62MBB">MBB</dfn>) {</td></tr>
<tr><th id="904">904</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="63I" title='I' data-type='unsigned int' data-ref="63I">I</dfn> = <var>2</var>, <dfn class="local col4 decl" id="64E" title='E' data-type='unsigned int' data-ref="64E">E</dfn> = <a class="local col1 ref" href="#61Phi" title='Phi' data-ref="61Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>1</var>; <a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a> != <a class="local col4 ref" href="#64E" title='E' data-ref="64E">E</a>; <a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="905">905</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="65MO">MO</dfn> = <a class="local col1 ref" href="#61Phi" title='Phi' data-ref="61Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>);</td></tr>
<tr><th id="906">906</th><td>    <b>if</b> (<a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>)</td></tr>
<tr><th id="907">907</th><td>      <b>return</b> <a class="local col1 ref" href="#61Phi" title='Phi' data-ref="61Phi">Phi</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="908">908</th><td>  }</td></tr>
<tr><th id="909">909</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid src basic block for this Phi node\n&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 909)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid src basic block for this Phi node\n"</q>);</td></tr>
<tr><th id="910">910</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="911">911</th><td>}</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><i  data-doc="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">// This function tracks the source of the register through register copy.</i></td></tr>
<tr><th id="914">914</th><td><i  data-doc="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">// If BB1 and BB2 are non-NULL, we also track PHI instruction in BB2</i></td></tr>
<tr><th id="915">915</th><td><i  data-doc="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">// assuming that the control comes from BB1 into BB2.</i></td></tr>
<tr><th id="916">916</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-type='unsigned int (anonymous namespace)::getSrcVReg(unsigned int Reg, llvm::MachineBasicBlock * BB1, llvm::MachineBasicBlock * BB2, llvm::MachineRegisterInfo * MRI)' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="66Reg" title='Reg' data-type='unsigned int' data-ref="66Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="67BB1" title='BB1' data-type='llvm::MachineBasicBlock *' data-ref="67BB1">BB1</dfn>,</td></tr>
<tr><th id="917">917</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="68BB2" title='BB2' data-type='llvm::MachineBasicBlock *' data-ref="68BB2">BB2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="69MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="69MRI">MRI</dfn>) {</td></tr>
<tr><th id="918">918</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70SrcReg" title='SrcReg' data-type='unsigned int' data-ref="70SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#66Reg" title='Reg' data-ref="66Reg">Reg</a>;</td></tr>
<tr><th id="919">919</th><td>  <b>while</b> (<var>1</var>) {</td></tr>
<tr><th id="920">920</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="71NextReg" title='NextReg' data-type='unsigned int' data-ref="71NextReg">NextReg</dfn> = <a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>;</td></tr>
<tr><th id="921">921</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="72Inst">Inst</dfn> = <a class="local col9 ref" href="#69MRI" title='MRI' data-ref="69MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>);</td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (BB1 &amp;&amp; Inst-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span> &amp;&amp; Inst-&gt;getParent() == BB2) {</td></tr>
<tr><th id="923">923</th><td>      <a class="local col1 ref" href="#71NextReg" title='NextReg' data-ref="71NextReg">NextReg</a> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" title='(anonymous namespace)::getIncomingRegForBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">getIncomingRegForBlock</a>(<a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>, <a class="local col7 ref" href="#67BB1" title='BB1' data-ref="67BB1">BB1</a>);</td></tr>
<tr><th id="924">924</th><td>      <i>// We track through PHI only once to avoid infinite loop.</i></td></tr>
<tr><th id="925">925</th><td>      <a class="local col7 ref" href="#67BB1" title='BB1' data-ref="67BB1">BB1</a> = <b>nullptr</b>;</td></tr>
<tr><th id="926">926</th><td>    }</td></tr>
<tr><th id="927">927</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="928">928</th><td>      <a class="local col1 ref" href="#71NextReg" title='NextReg' data-ref="71NextReg">NextReg</a> = <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="929">929</th><td>    <b>if</b> (<a class="local col1 ref" href="#71NextReg" title='NextReg' data-ref="71NextReg">NextReg</a> == <a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a> || !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#71NextReg" title='NextReg' data-ref="71NextReg">NextReg</a>))</td></tr>
<tr><th id="930">930</th><td>      <b>break</b>;</td></tr>
<tr><th id="931">931</th><td>    <a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a> = <a class="local col1 ref" href="#71NextReg" title='NextReg' data-ref="71NextReg">NextReg</a>;</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td>  <b>return</b> <a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>;</td></tr>
<tr><th id="934">934</th><td>}</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L29eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::eligibleForCompareElimination' data-type='bool (anonymous namespace)::eligibleForCompareElimination(llvm::MachineBasicBlock &amp; MBB, llvm::MachineBasicBlock *&amp; PredMBB, llvm::MachineBasicBlock *&amp; MBBtoMoveCmp, llvm::MachineRegisterInfo * MRI)' data-ref="_ZN12_GLOBAL__N_1L29eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE">eligibleForCompareElimination</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="73MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="73MBB">MBB</dfn>,</td></tr>
<tr><th id="937">937</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="74PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="74PredMBB">PredMBB</dfn>,</td></tr>
<tr><th id="938">938</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="75MBBtoMoveCmp" title='MBBtoMoveCmp' data-type='llvm::MachineBasicBlock *&amp;' data-ref="75MBBtoMoveCmp">MBBtoMoveCmp</dfn>,</td></tr>
<tr><th id="939">939</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="76MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="76MRI">MRI</dfn>) {</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <em>auto</em> <dfn class="local col7 decl" id="77isEligibleBB" title='isEligibleBB' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:941:23)' data-ref="77isEligibleBB">isEligibleBB</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="78BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="78BB">BB</dfn>) {</td></tr>
<tr><th id="942">942</th><td>    <em>auto</em> <dfn class="local col9 decl" id="79BII" title='BII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="79BII">BII</dfn> = <a class="local col8 ref" href="#78BB" title='BB' data-ref="78BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="943">943</th><td>    <i>// We optimize BBs ending with a conditional branch.</i></td></tr>
<tr><th id="944">944</th><td><i>    // We check only for BCC here, not BCCLR, because BCCLR</i></td></tr>
<tr><th id="945">945</th><td><i>    // will be formed only later in the pipeline.</i></td></tr>
<tr><th id="946">946</th><td>    <b>if</b> (BB.succ_size() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="947">947</th><td>        BII != BB.instr_end() &amp;&amp;</td></tr>
<tr><th id="948">948</th><td>        (*BII).getOpcode() == PPC::<span class='error' title="no member named &apos;BCC&apos; in namespace &apos;llvm::PPC&apos;">BCC</span> &amp;&amp;</td></tr>
<tr><th id="949">949</th><td>        (*BII).getOperand(<var>1</var>).isReg()) {</td></tr>
<tr><th id="950">950</th><td>      <i>// We optimize only if the condition code is used only by one BCC.</i></td></tr>
<tr><th id="951">951</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="80CndReg" title='CndReg' data-type='unsigned int' data-ref="80CndReg">CndReg</dfn> = (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#79BII" title='BII' data-ref="79BII">BII</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="952">952</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#80CndReg" title='CndReg' data-ref="80CndReg">CndReg</a>) ||</td></tr>
<tr><th id="953">953</th><td>          !<a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col0 ref" href="#80CndReg" title='CndReg' data-ref="80CndReg">CndReg</a>))</td></tr>
<tr><th id="954">954</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="81CMPI">CMPI</dfn> = <a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#80CndReg" title='CndReg' data-ref="80CndReg">CndReg</a>);</td></tr>
<tr><th id="957">957</th><td>      <i>// We assume compare and branch are in the same BB for ease of analysis.</i></td></tr>
<tr><th id="958">958</th><td>      <b>if</b> (<a class="local col1 ref" href="#81CMPI" title='CMPI' data-ref="81CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="local col8 ref" href="#78BB" title='BB' data-ref="78BB">BB</a>)</td></tr>
<tr><th id="959">959</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>      <i>// We skip this BB if a physical register is used in comparison.</i></td></tr>
<tr><th id="962">962</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="82MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="82MO">MO</dfn> : <a class="local col1 ref" href="#81CMPI" title='CMPI' data-ref="81CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="963">963</th><td>        <b>if</b> (<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="964">964</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="967">967</th><td>    }</td></tr>
<tr><th id="968">968</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="969">969</th><td>  };</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>  <i>// If this BB has more than one successor, we can create a new BB and</i></td></tr>
<tr><th id="972">972</th><td><i>  // move the compare instruction in the new BB.</i></td></tr>
<tr><th id="973">973</th><td><i>  // So far, we do not move compare instruction to a BB having multiple</i></td></tr>
<tr><th id="974">974</th><td><i>  // successors to avoid potentially increasing code size.</i></td></tr>
<tr><th id="975">975</th><td>  <em>auto</em> <dfn class="local col3 decl" id="83isEligibleForMoveCmp" title='isEligibleForMoveCmp' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:975:31)' data-ref="83isEligibleForMoveCmp">isEligibleForMoveCmp</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="84BB">BB</dfn>) {</td></tr>
<tr><th id="976">976</th><td>    <b>return</b> <a class="local col4 ref" href="#84BB" title='BB' data-ref="84BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>;</td></tr>
<tr><th id="977">977</th><td>  };</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>  <b>if</b> (!<a class="local col7 ref" href="#77isEligibleBB" title='isEligibleBB' data-ref="77isEligibleBB">isEligibleBB</a>(<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>))</td></tr>
<tr><th id="980">980</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85NumPredBBs" title='NumPredBBs' data-type='unsigned int' data-ref="85NumPredBBs">NumPredBBs</dfn> = <a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>();</td></tr>
<tr><th id="983">983</th><td>  <b>if</b> (<a class="local col5 ref" href="#85NumPredBBs" title='NumPredBBs' data-ref="85NumPredBBs">NumPredBBs</a> == <var>1</var>) {</td></tr>
<tr><th id="984">984</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="86TmpMBB" title='TmpMBB' data-type='llvm::MachineBasicBlock *' data-ref="86TmpMBB">TmpMBB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="985">985</th><td>    <b>if</b> (<a class="local col7 ref" href="#77isEligibleBB" title='isEligibleBB' data-ref="77isEligibleBB">isEligibleBB</a>(*<a class="local col6 ref" href="#86TmpMBB" title='TmpMBB' data-ref="86TmpMBB">TmpMBB</a>)) {</td></tr>
<tr><th id="986">986</th><td>      <a class="local col4 ref" href="#74PredMBB" title='PredMBB' data-ref="74PredMBB">PredMBB</a> = <a class="local col6 ref" href="#86TmpMBB" title='TmpMBB' data-ref="86TmpMBB">TmpMBB</a>;</td></tr>
<tr><th id="987">987</th><td>      <a class="local col5 ref" href="#75MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="75MBBtoMoveCmp">MBBtoMoveCmp</a> = <b>nullptr</b>;</td></tr>
<tr><th id="988">988</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="989">989</th><td>    }</td></tr>
<tr><th id="990">990</th><td>  }</td></tr>
<tr><th id="991">991</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#85NumPredBBs" title='NumPredBBs' data-ref="85NumPredBBs">NumPredBBs</a> == <var>2</var>) {</td></tr>
<tr><th id="992">992</th><td>    <i>// We check for partially redundant case.</i></td></tr>
<tr><th id="993">993</th><td><i>    // So far, we support cases with only two predecessors</i></td></tr>
<tr><th id="994">994</th><td><i>    // to avoid increasing the number of instructions.</i></td></tr>
<tr><th id="995">995</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator">pred_iterator</a> <dfn class="local col7 decl" id="87PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="87PI">PI</dfn> = <a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="996">996</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="88Pred1MBB" title='Pred1MBB' data-type='llvm::MachineBasicBlock *' data-ref="88Pred1MBB">Pred1MBB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#87PI" title='PI' data-ref="87PI">PI</a>;</td></tr>
<tr><th id="997">997</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="89Pred2MBB" title='Pred2MBB' data-type='llvm::MachineBasicBlock *' data-ref="89Pred2MBB">Pred2MBB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a>(<a class="local col7 ref" href="#87PI" title='PI' data-ref="87PI">PI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><var>1</var>);</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>    <b>if</b> (<a class="local col7 ref" href="#77isEligibleBB" title='isEligibleBB' data-ref="77isEligibleBB">isEligibleBB</a>(*<a class="local col8 ref" href="#88Pred1MBB" title='Pred1MBB' data-ref="88Pred1MBB">Pred1MBB</a>) &amp;&amp; <a class="local col3 ref" href="#83isEligibleForMoveCmp" title='isEligibleForMoveCmp' data-ref="83isEligibleForMoveCmp">isEligibleForMoveCmp</a>(*<a class="local col9 ref" href="#89Pred2MBB" title='Pred2MBB' data-ref="89Pred2MBB">Pred2MBB</a>)) {</td></tr>
<tr><th id="1000">1000</th><td>      <i>// We assume Pred1MBB is the BB containing the compare to be merged and</i></td></tr>
<tr><th id="1001">1001</th><td><i>      // Pred2MBB is the BB to which we will append a compare instruction.</i></td></tr>
<tr><th id="1002">1002</th><td><i>      // Hence we can proceed as is.</i></td></tr>
<tr><th id="1003">1003</th><td>    }</td></tr>
<tr><th id="1004">1004</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#77isEligibleBB" title='isEligibleBB' data-ref="77isEligibleBB">isEligibleBB</a>(*<a class="local col9 ref" href="#89Pred2MBB" title='Pred2MBB' data-ref="89Pred2MBB">Pred2MBB</a>) &amp;&amp; <a class="local col3 ref" href="#83isEligibleForMoveCmp" title='isEligibleForMoveCmp' data-ref="83isEligibleForMoveCmp">isEligibleForMoveCmp</a>(*<a class="local col8 ref" href="#88Pred1MBB" title='Pred1MBB' data-ref="88Pred1MBB">Pred1MBB</a>)) {</td></tr>
<tr><th id="1005">1005</th><td>      <i>// We need to swap Pred1MBB and Pred2MBB to canonicalize.</i></td></tr>
<tr><th id="1006">1006</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#88Pred1MBB" title='Pred1MBB' data-ref="88Pred1MBB">Pred1MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#89Pred2MBB" title='Pred2MBB' data-ref="89Pred2MBB">Pred2MBB</a></span>);</td></tr>
<tr><th id="1007">1007</th><td>    }</td></tr>
<tr><th id="1008">1008</th><td>    <b>else</b> <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>    <i>// Here, Pred2MBB is the BB to which we need to append a compare inst.</i></td></tr>
<tr><th id="1011">1011</th><td><i>    // We cannot move the compare instruction if operands are not available</i></td></tr>
<tr><th id="1012">1012</th><td><i>    // in Pred2MBB (i.e. defined in MBB by an instruction other than PHI).</i></td></tr>
<tr><th id="1013">1013</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="90BI" title='BI' data-type='llvm::MachineInstr *' data-ref="90BI">BI</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1014">1014</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="91CMPI" title='CMPI' data-type='llvm::MachineInstr *' data-ref="91CMPI">CMPI</dfn> = <a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#90BI" title='BI' data-ref="90BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1015">1015</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="92I" title='I' data-type='int' data-ref="92I">I</dfn> = <var>1</var>; <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a> &lt;= <var>2</var>; <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>++)</td></tr>
<tr><th id="1016">1016</th><td>      <b>if</b> (<a class="local col1 ref" href="#91CMPI" title='CMPI' data-ref="91CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1017">1017</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="93Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="93Inst">Inst</dfn> = <a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#91CMPI" title='CMPI' data-ref="91CMPI">CMPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1018">1018</th><td>        <b>if</b> (Inst-&gt;getParent() == &amp;MBB &amp;&amp; Inst-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span>)</td></tr>
<tr><th id="1019">1019</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1020">1020</th><td>      }</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>    <a class="local col4 ref" href="#74PredMBB" title='PredMBB' data-ref="74PredMBB">PredMBB</a> = <a class="local col8 ref" href="#88Pred1MBB" title='Pred1MBB' data-ref="88Pred1MBB">Pred1MBB</a>;</td></tr>
<tr><th id="1023">1023</th><td>    <a class="local col5 ref" href="#75MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="75MBBtoMoveCmp">MBBtoMoveCmp</a> = <a class="local col9 ref" href="#89Pred2MBB" title='Pred2MBB' data-ref="89Pred2MBB">Pred2MBB</a>;</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1025">1025</th><td>  }</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1028">1028</th><td>}</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// This function will iterate over the input map containing a pair of TOC save</i></td></tr>
<tr><th id="1031">1031</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// instruction and a flag. The flag will be set to false if the TOC save is</i></td></tr>
<tr><th id="1032">1032</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// proven redundant. This function will erase from the basic block all the TOC</i></td></tr>
<tr><th id="1033">1033</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">// saves marked as redundant.</i></td></tr>
<tr><th id="1034">1034</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp; TOCSaves)' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole26eliminateRedundantTOCSavesERSt3mapIPN4llvm12MachineInstrEbSt4lessIS4_ESaISt4pairIKS4_bEEE">eliminateRedundantTOCSaves</dfn>(</td></tr>
<tr><th id="1035">1035</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>bool</em>&gt; &amp;<dfn class="local col4 decl" id="94TOCSaves" title='TOCSaves' data-type='std::map&lt;MachineInstr *, bool&gt; &amp;' data-ref="94TOCSaves">TOCSaves</dfn>) {</td></tr>
<tr><th id="1036">1036</th><td>  <em>bool</em> <dfn class="local col5 decl" id="95Simplified" title='Simplified' data-type='bool' data-ref="95Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1037">1037</th><td>  <em>int</em> <dfn class="local col6 decl" id="96NumKept" title='NumKept' data-type='int' data-ref="96NumKept">NumKept</dfn> = <var>0</var>;</td></tr>
<tr><th id="1038">1038</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="97TOCSave" title='TOCSave' data-type='std::pair&lt;llvm::MachineInstr *const, bool&gt;' data-ref="97TOCSave">TOCSave</dfn> : <a class="local col4 ref" href="#94TOCSaves" title='TOCSaves' data-ref="94TOCSaves">TOCSaves</a>) {</td></tr>
<tr><th id="1039">1039</th><td>    <b>if</b> (!<a class="local col7 ref" href="#97TOCSave" title='TOCSave' data-ref="97TOCSave">TOCSave</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="1040">1040</th><td>      <a class="local col7 ref" href="#97TOCSave" title='TOCSave' data-ref="97TOCSave">TOCSave</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *const, bool&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1041">1041</th><td>      <a class="ref" href="#37" title='RemoveTOCSave' data-ref="RemoveTOCSave">RemoveTOCSave</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="1042">1042</th><td>      <a class="local col5 ref" href="#95Simplified" title='Simplified' data-ref="95Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="1043">1043</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1044">1044</th><td>      <a class="local col6 ref" href="#96NumKept" title='NumKept' data-ref="96NumKept">NumKept</a>++;</td></tr>
<tr><th id="1045">1045</th><td>    }</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <b>if</b> (<a class="local col6 ref" href="#96NumKept" title='NumKept' data-ref="96NumKept">NumKept</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1049">1049</th><td>    <a class="ref" href="#38" title='MultiTOCSaves' data-ref="MultiTOCSaves">MultiTOCSaves</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <b>return</b> <a class="local col5 ref" href="#95Simplified" title='Simplified' data-ref="95Simplified">Simplified</a>;</td></tr>
<tr><th id="1052">1052</th><td>}</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// If multiple conditional branches are executed based on the (essentially)</i></td></tr>
<tr><th id="1055">1055</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// same comparison, we merge compare instructions into one and make multiple</i></td></tr>
<tr><th id="1056">1056</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// conditional branches on this comparison.</i></td></tr>
<tr><th id="1057">1057</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// For example,</i></td></tr>
<tr><th id="1058">1058</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   if (a == 0) { ... }</i></td></tr>
<tr><th id="1059">1059</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   else if (a &lt; 0) { ... }</i></td></tr>
<tr><th id="1060">1060</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// can be executed by one compare and two conditional branches instead of</i></td></tr>
<tr><th id="1061">1061</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// two pairs of a compare and a conditional branch.</i></td></tr>
<tr><th id="1062">1062</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//</i></td></tr>
<tr><th id="1063">1063</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// This method merges two compare instructions in two MBBs and modifies the</i></td></tr>
<tr><th id="1064">1064</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// compare and conditional branch instructions if needed.</i></td></tr>
<tr><th id="1065">1065</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// For the above example, the input for this pass looks like:</i></td></tr>
<tr><th id="1066">1066</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmplwi r3, 0</i></td></tr>
<tr><th id="1067">1067</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   beq    0, .LBB0_3</i></td></tr>
<tr><th id="1068">1068</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmpwi  r3, -1</i></td></tr>
<tr><th id="1069">1069</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   bgt    0, .LBB0_4</i></td></tr>
<tr><th id="1070">1070</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">// So, before merging two compares, we need to modify these instructions as</i></td></tr>
<tr><th id="1071">1071</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmpwi  r3, 0       ; cmplwi and cmpwi yield same result for beq</i></td></tr>
<tr><th id="1072">1072</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   beq    0, .LBB0_3</i></td></tr>
<tr><th id="1073">1073</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   cmpwi  r3, 0       ; greather than -1 means greater or equal to 0</i></td></tr>
<tr><th id="1074">1074</th><td><i  data-doc="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">//   bge    0, .LBB0_4</i></td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv" title='(anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare' data-type='bool (anonymous namespace)::PPCMIPeephole::eliminateRedundantCompare()' data-ref="_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv">eliminateRedundantCompare</dfn>(<em>void</em>) {</td></tr>
<tr><th id="1077">1077</th><td>  <em>bool</em> <dfn class="local col8 decl" id="98Simplified" title='Simplified' data-type='bool' data-ref="98Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="99MBB2" title='MBB2' data-type='llvm::MachineBasicBlock &amp;' data-ref="99MBB2">MBB2</dfn> : *<a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MF" title='(anonymous namespace)::PPCMIPeephole::MF' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MF">MF</a>) {</td></tr>
<tr><th id="1080">1080</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="100MBB1" title='MBB1' data-type='llvm::MachineBasicBlock *' data-ref="100MBB1">MBB1</dfn> = <b>nullptr</b>, *<dfn class="local col1 decl" id="101MBBtoMoveCmp" title='MBBtoMoveCmp' data-type='llvm::MachineBasicBlock *' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>    <i>// For fully redundant case, we select two basic blocks MBB1 and MBB2</i></td></tr>
<tr><th id="1083">1083</th><td><i>    // as an optimization target if</i></td></tr>
<tr><th id="1084">1084</th><td><i>    // - both MBBs end with a conditional branch,</i></td></tr>
<tr><th id="1085">1085</th><td><i>    // - MBB1 is the only predecessor of MBB2, and</i></td></tr>
<tr><th id="1086">1086</th><td><i>    // - compare does not take a physical register as a operand in both MBBs.</i></td></tr>
<tr><th id="1087">1087</th><td><i>    // In this case, eligibleForCompareElimination sets MBBtoMoveCmp nullptr.</i></td></tr>
<tr><th id="1088">1088</th><td><i>    //</i></td></tr>
<tr><th id="1089">1089</th><td><i>    // As partially redundant case, we additionally handle if MBB2 has one</i></td></tr>
<tr><th id="1090">1090</th><td><i>    // additional predecessor, which has only one successor (MBB2).</i></td></tr>
<tr><th id="1091">1091</th><td><i>    // In this case, we move the compare instruction originally in MBB2 into</i></td></tr>
<tr><th id="1092">1092</th><td><i>    // MBBtoMoveCmp. This partially redundant case is typically appear by</i></td></tr>
<tr><th id="1093">1093</th><td><i>    // compiling a while loop; here, MBBtoMoveCmp is the loop preheader.</i></td></tr>
<tr><th id="1094">1094</th><td><i>    //</i></td></tr>
<tr><th id="1095">1095</th><td><i>    // Overview of CFG of related basic blocks</i></td></tr>
<tr><th id="1096">1096</th><td><i>    // Fully redundant case        Partially redundant case</i></td></tr>
<tr><th id="1097">1097</th><td><i>    //   --------                   ----------------  --------</i></td></tr>
<tr><th id="1098">1098</th><td><i>    //   | MBB1 | (w/ 2 succ)       | MBBtoMoveCmp |  | MBB1 | (w/ 2 succ)</i></td></tr>
<tr><th id="1099">1099</th><td><i>    //   --------                   ----------------  --------</i></td></tr>
<tr><th id="1100">1100</th><td><i>    //      |    \                     (w/ 1 succ) \     |    \</i></td></tr>
<tr><th id="1101">1101</th><td><i>    //      |     \                                 \    |     \</i></td></tr>
<tr><th id="1102">1102</th><td><i>    //      |                                        \   |</i></td></tr>
<tr><th id="1103">1103</th><td><i>    //   --------                                     --------</i></td></tr>
<tr><th id="1104">1104</th><td><i>    //   | MBB2 | (w/ 1 pred                          | MBB2 | (w/ 2 pred</i></td></tr>
<tr><th id="1105">1105</th><td><i>    //   -------- and 2 succ)                         -------- and 2 succ)</i></td></tr>
<tr><th id="1106">1106</th><td><i>    //      |    \                                       |    \</i></td></tr>
<tr><th id="1107">1107</th><td><i>    //      |     \                                      |     \</i></td></tr>
<tr><th id="1108">1108</th><td><i>    //</i></td></tr>
<tr><th id="1109">1109</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZN12_GLOBAL__N_1L29eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::eligibleForCompareElimination' data-use='c' data-ref="_ZN12_GLOBAL__N_1L29eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE">eligibleForCompareElimination</a>(<span class='refarg'><a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a></span>, <span class='refarg'><a class="local col0 ref" href="#100MBB1" title='MBB1' data-ref="100MBB1">MBB1</a></span>, <span class='refarg'><a class="local col1 ref" href="#101MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</a></span>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>))</td></tr>
<tr><th id="1110">1110</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="102BI1" title='BI1' data-type='llvm::MachineInstr *' data-ref="102BI1">BI1</dfn>   = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#100MBB1" title='MBB1' data-ref="100MBB1">MBB1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1113">1113</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="103CMPI1" title='CMPI1' data-type='llvm::MachineInstr *' data-ref="103CMPI1">CMPI1</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104BI2" title='BI2' data-type='llvm::MachineInstr *' data-ref="104BI2">BI2</dfn>   = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="1116">1116</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105CMPI2" title='CMPI2' data-type='llvm::MachineInstr *' data-ref="105CMPI2">CMPI2</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1117">1117</th><td>    <em>bool</em> <dfn class="local col6 decl" id="106IsPartiallyRedundant" title='IsPartiallyRedundant' data-type='bool' data-ref="106IsPartiallyRedundant">IsPartiallyRedundant</dfn> = (<a class="local col1 ref" href="#101MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</a> != <b>nullptr</b>);</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>    <i>// We cannot optimize an unsupported compare opcode or</i></td></tr>
<tr><th id="1120">1120</th><td><i>    // a mix of 32-bit and 64-bit comaprisons</i></td></tr>
<tr><th id="1121">1121</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZN12_GLOBAL__N_1L16isSupportedCmpOpEj" title='(anonymous namespace)::isSupportedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_1L16isSupportedCmpOpEj">isSupportedCmpOp</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="1122">1122</th><td>        !<a class="tu ref" href="#_ZN12_GLOBAL__N_1L16isSupportedCmpOpEj" title='(anonymous namespace)::isSupportedCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_1L16isSupportedCmpOpEj">isSupportedCmpOp</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="1123">1123</th><td>        <a class="tu ref" href="#_ZN12_GLOBAL__N_1L12is64bitCmpOpEj" title='(anonymous namespace)::is64bitCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_1L12is64bitCmpOpEj">is64bitCmpOp</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != <a class="tu ref" href="#_ZN12_GLOBAL__N_1L12is64bitCmpOpEj" title='(anonymous namespace)::is64bitCmpOp' data-use='c' data-ref="_ZN12_GLOBAL__N_1L12is64bitCmpOpEj">is64bitCmpOp</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="1124">1124</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107NewOpCode" title='NewOpCode' data-type='unsigned int' data-ref="107NewOpCode">NewOpCode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1127">1127</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="108NewPredicate1" title='NewPredicate1' data-type='unsigned int' data-ref="108NewPredicate1">NewPredicate1</dfn> = <var>0</var>, <dfn class="local col9 decl" id="109NewPredicate2" title='NewPredicate2' data-type='unsigned int' data-ref="109NewPredicate2">NewPredicate2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1128">1128</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col0 decl" id="110Imm1" title='Imm1' data-type='int16_t' data-ref="110Imm1">Imm1</dfn> = <var>0</var>, <dfn class="local col1 decl" id="111NewImm1" title='NewImm1' data-type='int16_t' data-ref="111NewImm1">NewImm1</dfn> = <var>0</var>, <dfn class="local col2 decl" id="112Imm2" title='Imm2' data-type='int16_t' data-ref="112Imm2">Imm2</dfn> = <var>0</var>, <dfn class="local col3 decl" id="113NewImm2" title='NewImm2' data-type='int16_t' data-ref="113NewImm2">NewImm2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1129">1129</th><td>    <em>bool</em> <dfn class="local col4 decl" id="114SwapOperands" title='SwapOperands' data-type='bool' data-ref="114SwapOperands">SwapOperands</dfn> = <b>false</b>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>    <b>if</b> (<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1132">1132</th><td>      <i>// Typically, unsigned comparison is used for equality check, but</i></td></tr>
<tr><th id="1133">1133</th><td><i>      // we replace it with a signed comparison if the comparison</i></td></tr>
<tr><th id="1134">1134</th><td><i>      // to be merged is a signed comparison.</i></td></tr>
<tr><th id="1135">1135</th><td><i>      // In other cases of opcode mismatch, we cannot optimize this.</i></td></tr>
<tr><th id="1136">1136</th><td><i></i></td></tr>
<tr><th id="1137">1137</th><td><i>      // We cannot change opcode when comparing against an immediate</i></td></tr>
<tr><th id="1138">1138</th><td><i>      // if the most significant bit of the immediate is one</i></td></tr>
<tr><th id="1139">1139</th><td><i>      // due to the difference in sign extension.</i></td></tr>
<tr><th id="1140">1140</th><td>      <em>auto</em> <dfn class="local col5 decl" id="115CmpAgainstImmWithSignBit" title='CmpAgainstImmWithSignBit' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp:1140:39)' data-ref="115CmpAgainstImmWithSignBit">CmpAgainstImmWithSignBit</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="116I" title='I' data-type='llvm::MachineInstr *' data-ref="116I">I</dfn>) {</td></tr>
<tr><th id="1141">1141</th><td>        <b>if</b> (!<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1142">1142</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1143">1143</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col7 decl" id="117Imm" title='Imm' data-type='int16_t' data-ref="117Imm">Imm</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>)<a class="local col6 ref" href="#116I" title='I' data-ref="116I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1144">1144</th><td>        <b>return</b> <a class="local col7 ref" href="#117Imm" title='Imm' data-ref="117Imm">Imm</a> &lt; <var>0</var>;</td></tr>
<tr><th id="1145">1145</th><td>      };</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>      <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>) &amp;&amp; !<a class="local col5 ref" href="#115CmpAgainstImmWithSignBit" title='CmpAgainstImmWithSignBit' data-ref="115CmpAgainstImmWithSignBit">CmpAgainstImmWithSignBit</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>) &amp;&amp;</td></tr>
<tr><th id="1148">1148</th><td>          <a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="tu ref" href="#_ZN12_GLOBAL__N_1L18getSignedCmpOpCodeEj" title='(anonymous namespace)::getSignedCmpOpCode' data-use='c' data-ref="_ZN12_GLOBAL__N_1L18getSignedCmpOpCodeEj">getSignedCmpOpCode</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="1149">1149</th><td>        <a class="local col7 ref" href="#107NewOpCode" title='NewOpCode' data-ref="107NewOpCode">NewOpCode</a> = <a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1150">1150</th><td>      <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>) &amp;&amp; !<a class="local col5 ref" href="#115CmpAgainstImmWithSignBit" title='CmpAgainstImmWithSignBit' data-ref="115CmpAgainstImmWithSignBit">CmpAgainstImmWithSignBit</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>) &amp;&amp;</td></tr>
<tr><th id="1151">1151</th><td>               <a class="tu ref" href="#_ZN12_GLOBAL__N_1L18getSignedCmpOpCodeEj" title='(anonymous namespace)::getSignedCmpOpCode' data-use='c' data-ref="_ZN12_GLOBAL__N_1L18getSignedCmpOpCodeEj">getSignedCmpOpCode</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) == <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1152">1152</th><td>        <a class="local col7 ref" href="#107NewOpCode" title='NewOpCode' data-ref="107NewOpCode">NewOpCode</a> = <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1153">1153</th><td>      <b>else</b> <b>continue</b>;</td></tr>
<tr><th id="1154">1154</th><td>    }</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <b>if</b> (<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1157">1157</th><td>      <i>// In case of comparisons between two registers, these two registers</i></td></tr>
<tr><th id="1158">1158</th><td><i>      // must be same to merge two comparisons.</i></td></tr>
<tr><th id="1159">1159</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="118Cmp1Operand1" title='Cmp1Operand1' data-type='unsigned int' data-ref="118Cmp1Operand1">Cmp1Operand1</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1160">1160</th><td>                                         <b>nullptr</b>, <b>nullptr</b>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>);</td></tr>
<tr><th id="1161">1161</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="119Cmp1Operand2" title='Cmp1Operand2' data-type='unsigned int' data-ref="119Cmp1Operand2">Cmp1Operand2</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1162">1162</th><td>                                         <b>nullptr</b>, <b>nullptr</b>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>);</td></tr>
<tr><th id="1163">1163</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="120Cmp2Operand1" title='Cmp2Operand1' data-type='unsigned int' data-ref="120Cmp2Operand1">Cmp2Operand1</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1164">1164</th><td>                                         <a class="local col0 ref" href="#100MBB1" title='MBB1' data-ref="100MBB1">MBB1</a>, &amp;<a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>);</td></tr>
<tr><th id="1165">1165</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="121Cmp2Operand2" title='Cmp2Operand2' data-type='unsigned int' data-ref="121Cmp2Operand2">Cmp2Operand2</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1166">1166</th><td>                                         <a class="local col0 ref" href="#100MBB1" title='MBB1' data-ref="100MBB1">MBB1</a>, &amp;<a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>);</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>      <b>if</b> (<a class="local col8 ref" href="#118Cmp1Operand1" title='Cmp1Operand1' data-ref="118Cmp1Operand1">Cmp1Operand1</a> == <a class="local col0 ref" href="#120Cmp2Operand1" title='Cmp2Operand1' data-ref="120Cmp2Operand1">Cmp2Operand1</a> &amp;&amp; <a class="local col9 ref" href="#119Cmp1Operand2" title='Cmp1Operand2' data-ref="119Cmp1Operand2">Cmp1Operand2</a> == <a class="local col1 ref" href="#121Cmp2Operand2" title='Cmp2Operand2' data-ref="121Cmp2Operand2">Cmp2Operand2</a>) {</td></tr>
<tr><th id="1169">1169</th><td>        <i>// Same pair of registers in the same order; ready to merge as is.</i></td></tr>
<tr><th id="1170">1170</th><td>      }</td></tr>
<tr><th id="1171">1171</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#118Cmp1Operand1" title='Cmp1Operand1' data-ref="118Cmp1Operand1">Cmp1Operand1</a> == <a class="local col1 ref" href="#121Cmp2Operand2" title='Cmp2Operand2' data-ref="121Cmp2Operand2">Cmp2Operand2</a> &amp;&amp; <a class="local col9 ref" href="#119Cmp1Operand2" title='Cmp1Operand2' data-ref="119Cmp1Operand2">Cmp1Operand2</a> == <a class="local col0 ref" href="#120Cmp2Operand1" title='Cmp2Operand1' data-ref="120Cmp2Operand1">Cmp2Operand1</a>) {</td></tr>
<tr><th id="1172">1172</th><td>        <i>// Same pair of registers in different order.</i></td></tr>
<tr><th id="1173">1173</th><td><i>        // We reverse the predicate to merge compare instructions.</i></td></tr>
<tr><th id="1174">1174</th><td>        <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a> <dfn class="local col2 decl" id="122Pred" title='Pred' data-type='PPC::Predicate' data-ref="122Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate">Predicate</a>)<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1175">1175</th><td>        <a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a> = (<em>unsigned</em>)<span class="namespace">PPC::</span><a class="ref" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE" title='llvm::PPC::getSwappedPredicate' data-ref="_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE">getSwappedPredicate</a>(<a class="local col2 ref" href="#122Pred" title='Pred' data-ref="122Pred">Pred</a>);</td></tr>
<tr><th id="1176">1176</th><td>        <i>// In case of partial redundancy, we need to swap operands</i></td></tr>
<tr><th id="1177">1177</th><td><i>        // in another compare instruction.</i></td></tr>
<tr><th id="1178">1178</th><td>        <a class="local col4 ref" href="#114SwapOperands" title='SwapOperands' data-ref="114SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="1179">1179</th><td>      }</td></tr>
<tr><th id="1180">1180</th><td>      <b>else</b> <b>continue</b>;</td></tr>
<tr><th id="1181">1181</th><td>    }</td></tr>
<tr><th id="1182">1182</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1183">1183</th><td>      <i>// In case of comparisons between a register and an immediate,</i></td></tr>
<tr><th id="1184">1184</th><td><i>      // the operand register must be same for two compare instructions.</i></td></tr>
<tr><th id="1185">1185</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="123Cmp1Operand1" title='Cmp1Operand1' data-type='unsigned int' data-ref="123Cmp1Operand1">Cmp1Operand1</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1186">1186</th><td>                                         <b>nullptr</b>, <b>nullptr</b>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>);</td></tr>
<tr><th id="1187">1187</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="124Cmp2Operand1" title='Cmp2Operand1' data-type='unsigned int' data-ref="124Cmp2Operand1">Cmp2Operand1</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE" title='(anonymous namespace)::getSrcVReg' data-use='c' data-ref="_ZN12_GLOBAL__N_1L10getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE">getSrcVReg</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1188">1188</th><td>                                         <a class="local col0 ref" href="#100MBB1" title='MBB1' data-ref="100MBB1">MBB1</a>, &amp;<a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a>, <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>);</td></tr>
<tr><th id="1189">1189</th><td>      <b>if</b> (<a class="local col3 ref" href="#123Cmp1Operand1" title='Cmp1Operand1' data-ref="123Cmp1Operand1">Cmp1Operand1</a> != <a class="local col4 ref" href="#124Cmp2Operand1" title='Cmp2Operand1' data-ref="124Cmp2Operand1">Cmp2Operand1</a>)</td></tr>
<tr><th id="1190">1190</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>      <a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a> = <a class="local col0 ref" href="#110Imm1" title='Imm1' data-ref="110Imm1">Imm1</a> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>)<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1193">1193</th><td>      <a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a> = <a class="local col2 ref" href="#112Imm2" title='Imm2' data-ref="112Imm2">Imm2</a> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>)<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>      <i>// If immediate are not same, we try to adjust by changing predicate;</i></td></tr>
<tr><th id="1196">1196</th><td><i>      // e.g. GT imm means GE (imm+1).</i></td></tr>
<tr><th id="1197">1197</th><td>      <b>if</b> (<a class="local col0 ref" href="#110Imm1" title='Imm1' data-ref="110Imm1">Imm1</a> != <a class="local col2 ref" href="#112Imm2" title='Imm2' data-ref="112Imm2">Imm2</a> &amp;&amp; (!<a class="tu ref" href="#_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>) || !<a class="tu ref" href="#_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE" title='(anonymous namespace)::isEqOrNe' data-use='c' data-ref="_ZN12_GLOBAL__N_1L8isEqOrNeEPN4llvm12MachineInstrE">isEqOrNe</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>))) {</td></tr>
<tr><th id="1198">1198</th><td>        <em>int</em> <dfn class="local col5 decl" id="125Diff" title='Diff' data-type='int' data-ref="125Diff">Diff</dfn> = <a class="local col0 ref" href="#110Imm1" title='Imm1' data-ref="110Imm1">Imm1</a> - <a class="local col2 ref" href="#112Imm2" title='Imm2' data-ref="112Imm2">Imm2</a>;</td></tr>
<tr><th id="1199">1199</th><td>        <b>if</b> (<a class="local col5 ref" href="#125Diff" title='Diff' data-ref="125Diff">Diff</a> &lt; -<var>2</var> || <a class="local col5 ref" href="#125Diff" title='Diff' data-ref="125Diff">Diff</a> &gt; <var>2</var>)</td></tr>
<tr><th id="1200">1200</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="126PredToInc1" title='PredToInc1' data-type='unsigned int' data-ref="126PredToInc1">PredToInc1</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToIncImm' data-use='c' data-ref="_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_">getPredicateToIncImm</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>, <a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>);</td></tr>
<tr><th id="1203">1203</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="127PredToDec1" title='PredToDec1' data-type='unsigned int' data-ref="127PredToDec1">PredToDec1</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToDecImm' data-use='c' data-ref="_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_">getPredicateToDecImm</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>, <a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>);</td></tr>
<tr><th id="1204">1204</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="128PredToInc2" title='PredToInc2' data-type='unsigned int' data-ref="128PredToInc2">PredToInc2</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToIncImm' data-use='c' data-ref="_ZN12_GLOBAL__N_1L20getPredicateToIncImmEPN4llvm12MachineInstrES2_">getPredicateToIncImm</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>, <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>);</td></tr>
<tr><th id="1205">1205</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="129PredToDec2" title='PredToDec2' data-type='unsigned int' data-ref="129PredToDec2">PredToDec2</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_" title='(anonymous namespace)::getPredicateToDecImm' data-use='c' data-ref="_ZN12_GLOBAL__N_1L20getPredicateToDecImmEPN4llvm12MachineInstrES2_">getPredicateToDecImm</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>, <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>);</td></tr>
<tr><th id="1206">1206</th><td>        <b>if</b> (<a class="local col5 ref" href="#125Diff" title='Diff' data-ref="125Diff">Diff</a> == <var>2</var>) {</td></tr>
<tr><th id="1207">1207</th><td>          <b>if</b> (<a class="local col8 ref" href="#128PredToInc2" title='PredToInc2' data-ref="128PredToInc2">PredToInc2</a> &amp;&amp; <a class="local col7 ref" href="#127PredToDec1" title='PredToDec1' data-ref="127PredToDec1">PredToDec1</a>) {</td></tr>
<tr><th id="1208">1208</th><td>            <a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a> = <a class="local col8 ref" href="#128PredToInc2" title='PredToInc2' data-ref="128PredToInc2">PredToInc2</a>;</td></tr>
<tr><th id="1209">1209</th><td>            <a class="local col8 ref" href="#108NewPredicate1" title='NewPredicate1' data-ref="108NewPredicate1">NewPredicate1</a> = <a class="local col7 ref" href="#127PredToDec1" title='PredToDec1' data-ref="127PredToDec1">PredToDec1</a>;</td></tr>
<tr><th id="1210">1210</th><td>            <a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a>++;</td></tr>
<tr><th id="1211">1211</th><td>            <a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a>--;</td></tr>
<tr><th id="1212">1212</th><td>          }</td></tr>
<tr><th id="1213">1213</th><td>        }</td></tr>
<tr><th id="1214">1214</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#125Diff" title='Diff' data-ref="125Diff">Diff</a> == <var>1</var>) {</td></tr>
<tr><th id="1215">1215</th><td>          <b>if</b> (<a class="local col8 ref" href="#128PredToInc2" title='PredToInc2' data-ref="128PredToInc2">PredToInc2</a>) {</td></tr>
<tr><th id="1216">1216</th><td>            <a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a>++;</td></tr>
<tr><th id="1217">1217</th><td>            <a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a> = <a class="local col8 ref" href="#128PredToInc2" title='PredToInc2' data-ref="128PredToInc2">PredToInc2</a>;</td></tr>
<tr><th id="1218">1218</th><td>          }</td></tr>
<tr><th id="1219">1219</th><td>          <b>else</b> <b>if</b> (<a class="local col7 ref" href="#127PredToDec1" title='PredToDec1' data-ref="127PredToDec1">PredToDec1</a>) {</td></tr>
<tr><th id="1220">1220</th><td>            <a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a>--;</td></tr>
<tr><th id="1221">1221</th><td>            <a class="local col8 ref" href="#108NewPredicate1" title='NewPredicate1' data-ref="108NewPredicate1">NewPredicate1</a> = <a class="local col7 ref" href="#127PredToDec1" title='PredToDec1' data-ref="127PredToDec1">PredToDec1</a>;</td></tr>
<tr><th id="1222">1222</th><td>          }</td></tr>
<tr><th id="1223">1223</th><td>        }</td></tr>
<tr><th id="1224">1224</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#125Diff" title='Diff' data-ref="125Diff">Diff</a> == -<var>1</var>) {</td></tr>
<tr><th id="1225">1225</th><td>          <b>if</b> (<a class="local col9 ref" href="#129PredToDec2" title='PredToDec2' data-ref="129PredToDec2">PredToDec2</a>) {</td></tr>
<tr><th id="1226">1226</th><td>            <a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a>--;</td></tr>
<tr><th id="1227">1227</th><td>            <a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a> = <a class="local col9 ref" href="#129PredToDec2" title='PredToDec2' data-ref="129PredToDec2">PredToDec2</a>;</td></tr>
<tr><th id="1228">1228</th><td>          }</td></tr>
<tr><th id="1229">1229</th><td>          <b>else</b> <b>if</b> (<a class="local col6 ref" href="#126PredToInc1" title='PredToInc1' data-ref="126PredToInc1">PredToInc1</a>) {</td></tr>
<tr><th id="1230">1230</th><td>            <a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a>++;</td></tr>
<tr><th id="1231">1231</th><td>            <a class="local col8 ref" href="#108NewPredicate1" title='NewPredicate1' data-ref="108NewPredicate1">NewPredicate1</a> = <a class="local col6 ref" href="#126PredToInc1" title='PredToInc1' data-ref="126PredToInc1">PredToInc1</a>;</td></tr>
<tr><th id="1232">1232</th><td>          }</td></tr>
<tr><th id="1233">1233</th><td>        }</td></tr>
<tr><th id="1234">1234</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#125Diff" title='Diff' data-ref="125Diff">Diff</a> == -<var>2</var>) {</td></tr>
<tr><th id="1235">1235</th><td>          <b>if</b> (<a class="local col9 ref" href="#129PredToDec2" title='PredToDec2' data-ref="129PredToDec2">PredToDec2</a> &amp;&amp; <a class="local col6 ref" href="#126PredToInc1" title='PredToInc1' data-ref="126PredToInc1">PredToInc1</a>) {</td></tr>
<tr><th id="1236">1236</th><td>            <a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a> = <a class="local col9 ref" href="#129PredToDec2" title='PredToDec2' data-ref="129PredToDec2">PredToDec2</a>;</td></tr>
<tr><th id="1237">1237</th><td>            <a class="local col8 ref" href="#108NewPredicate1" title='NewPredicate1' data-ref="108NewPredicate1">NewPredicate1</a> = <a class="local col6 ref" href="#126PredToInc1" title='PredToInc1' data-ref="126PredToInc1">PredToInc1</a>;</td></tr>
<tr><th id="1238">1238</th><td>            <a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a>--;</td></tr>
<tr><th id="1239">1239</th><td>            <a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a>++;</td></tr>
<tr><th id="1240">1240</th><td>          }</td></tr>
<tr><th id="1241">1241</th><td>        }</td></tr>
<tr><th id="1242">1242</th><td>      }</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>      <i>// We cannot merge two compares if the immediates are not same.</i></td></tr>
<tr><th id="1245">1245</th><td>      <b>if</b> (<a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a> != <a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a>)</td></tr>
<tr><th id="1246">1246</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1247">1247</th><td>    }</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;Optimize two pairs of compare and branch:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Optimize two pairs of compare and branch:\n"</q>);</td></tr>
<tr><th id="1250">1250</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { CMPI1-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1251">1251</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { BI1-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1252">1252</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { CMPI2-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1253">1253</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { BI2-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>    <i>// We adjust opcode, predicates and immediate as we determined above.</i></td></tr>
<tr><th id="1256">1256</th><td>    <b>if</b> (<a class="local col7 ref" href="#107NewOpCode" title='NewOpCode' data-ref="107NewOpCode">NewOpCode</a> != <var>0</var> &amp;&amp; <a class="local col7 ref" href="#107NewOpCode" title='NewOpCode' data-ref="107NewOpCode">NewOpCode</a> != <a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1257">1257</th><td>      CMPI1-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="1258">1258</th><td>    }</td></tr>
<tr><th id="1259">1259</th><td>    <b>if</b> (<a class="local col8 ref" href="#108NewPredicate1" title='NewPredicate1' data-ref="108NewPredicate1">NewPredicate1</a>) {</td></tr>
<tr><th id="1260">1260</th><td>      <a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#108NewPredicate1" title='NewPredicate1' data-ref="108NewPredicate1">NewPredicate1</a>);</td></tr>
<tr><th id="1261">1261</th><td>    }</td></tr>
<tr><th id="1262">1262</th><td>    <b>if</b> (<a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a>) {</td></tr>
<tr><th id="1263">1263</th><td>      <a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#109NewPredicate2" title='NewPredicate2' data-ref="109NewPredicate2">NewPredicate2</a>);</td></tr>
<tr><th id="1264">1264</th><td>    }</td></tr>
<tr><th id="1265">1265</th><td>    <b>if</b> (<a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a> != <a class="local col0 ref" href="#110Imm1" title='Imm1' data-ref="110Imm1">Imm1</a>) {</td></tr>
<tr><th id="1266">1266</th><td>      <a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#111NewImm1" title='NewImm1' data-ref="111NewImm1">NewImm1</a>);</td></tr>
<tr><th id="1267">1267</th><td>    }</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>    <b>if</b> (<a class="local col6 ref" href="#106IsPartiallyRedundant" title='IsPartiallyRedundant' data-ref="106IsPartiallyRedundant">IsPartiallyRedundant</a>) {</td></tr>
<tr><th id="1270">1270</th><td>      <i>// We touch up the compare instruction in MBB2 and move it to</i></td></tr>
<tr><th id="1271">1271</th><td><i>      // a previous BB to handle partially redundant case.</i></td></tr>
<tr><th id="1272">1272</th><td>      <b>if</b> (<a class="local col4 ref" href="#114SwapOperands" title='SwapOperands' data-ref="114SwapOperands">SwapOperands</a>) {</td></tr>
<tr><th id="1273">1273</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="130Op1" title='Op1' data-type='unsigned int' data-ref="130Op1">Op1</dfn> = <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1274">1274</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="131Op2" title='Op2' data-type='unsigned int' data-ref="131Op2">Op2</dfn> = <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1275">1275</th><td>        <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#131Op2" title='Op2' data-ref="131Op2">Op2</a>);</td></tr>
<tr><th id="1276">1276</th><td>        <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#130Op1" title='Op1' data-ref="130Op1">Op1</a>);</td></tr>
<tr><th id="1277">1277</th><td>      }</td></tr>
<tr><th id="1278">1278</th><td>      <b>if</b> (<a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a> != <a class="local col2 ref" href="#112Imm2" title='Imm2' data-ref="112Imm2">Imm2</a>)</td></tr>
<tr><th id="1279">1279</th><td>        <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#113NewImm2" title='NewImm2' data-ref="113NewImm2">NewImm2</a>);</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>      <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="132I" title='I' data-type='int' data-ref="132I">I</dfn> = <var>1</var>; <a class="local col2 ref" href="#132I" title='I' data-ref="132I">I</a> &lt;= <var>2</var>; <a class="local col2 ref" href="#132I" title='I' data-ref="132I">I</a>++) {</td></tr>
<tr><th id="1282">1282</th><td>        <b>if</b> (<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#132I" title='I' data-ref="132I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1283">1283</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="133Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="133Inst">Inst</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCMIPeephole::MRI" title='(anonymous namespace)::PPCMIPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCMIPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#132I" title='I' data-ref="132I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1284">1284</th><td>          <b>if</b> (<a class="local col3 ref" href="#133Inst" title='Inst' data-ref="133Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a>)</td></tr>
<tr><th id="1285">1285</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst-&gt;getOpcode() == PPC::PHI &amp;&amp; &quot;We cannot support if an operand comes from this BB.&quot;) ? void (0) : __assert_fail (&quot;Inst-&gt;getOpcode() == PPC::PHI &amp;&amp; \&quot;We cannot support if an operand comes from this BB.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp&quot;, 1288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Inst-&gt;getOpcode() == PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span> &amp;&amp;</td></tr>
<tr><th id="1288">1288</th><td>                 <q>"We cannot support if an operand comes from this BB."</q>);</td></tr>
<tr><th id="1289">1289</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="134SrcReg" title='SrcReg' data-type='unsigned int' data-ref="134SrcReg">SrcReg</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE" title='(anonymous namespace)::getIncomingRegForBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_1L22getIncomingRegForBlockEPN4llvm12MachineInstrEPNS0_17MachineBasicBlockE">getIncomingRegForBlock</a>(<a class="local col3 ref" href="#133Inst" title='Inst' data-ref="133Inst">Inst</a>, <a class="local col1 ref" href="#101MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</a>);</td></tr>
<tr><th id="1290">1290</th><td>          <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#132I" title='I' data-ref="132I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#134SrcReg" title='SrcReg' data-ref="134SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1291">1291</th><td>        }</td></tr>
<tr><th id="1292">1292</th><td>      }</td></tr>
<tr><th id="1293">1293</th><td>      <em>auto</em> <dfn class="local col5 decl" id="135I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="135I">I</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_">(</a><a class="local col1 ref" href="#101MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>());</td></tr>
<tr><th id="1294">1294</th><td>      <a class="local col1 ref" href="#101MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#135I" title='I' data-ref="135I">I</a>, &amp;<a class="local col9 ref" href="#99MBB2" title='MBB2' data-ref="99MBB2">MBB2</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>));</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="136DL" title='DL' data-type='llvm::DebugLoc' data-ref="136DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1297">1297</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="137NewVReg" title='NewVReg' data-type='unsigned int' data-ref="137NewVReg">NewVReg</dfn> = MRI-&gt;createVirtualRegister(&amp;PPC::<span class='error' title="no member named &apos;CRRCRegClass&apos; in namespace &apos;llvm::PPC&apos;">CRRCRegClass</span>);</td></tr>
<tr><th id="1298">1298</th><td>      BuildMI(MBB2, MBB2.begin(), DL,</td></tr>
<tr><th id="1299">1299</th><td>              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::PPC&apos;">PHI</span>), NewVReg)</td></tr>
<tr><th id="1300">1300</th><td>        .addReg(BI1-&gt;getOperand(<var>1</var>).getReg()).addMBB(MBB1)</td></tr>
<tr><th id="1301">1301</th><td>        .addReg(BI2-&gt;getOperand(<var>1</var>).getReg()).addMBB(MBBtoMoveCmp);</td></tr>
<tr><th id="1302">1302</th><td>      <a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col7 ref" href="#137NewVReg" title='NewVReg' data-ref="137NewVReg">NewVReg</a>);</td></tr>
<tr><th id="1303">1303</th><td>    }</td></tr>
<tr><th id="1304">1304</th><td>    <b>else</b> {</td></tr>
<tr><th id="1305">1305</th><td>      <i>// We finally eliminate compare instruction in MBB2.</i></td></tr>
<tr><th id="1306">1306</th><td>      <a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1307">1307</th><td>      <a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1308">1308</th><td>    }</td></tr>
<tr><th id="1309">1309</th><td>    <a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1310">1310</th><td>    <a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;into a compare and two branches:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"into a compare and two branches:\n"</q>);</td></tr>
<tr><th id="1313">1313</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { CMPI1-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col3 ref" href="#103CMPI1" title='CMPI1' data-ref="103CMPI1">CMPI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1314">1314</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { BI1-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col2 ref" href="#102BI1" title='BI1' data-ref="102BI1">BI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1315">1315</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { BI2-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#104BI2" title='BI2' data-ref="104BI2">BI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1316">1316</th><td>    <b>if</b> (<a class="local col6 ref" href="#106IsPartiallyRedundant" title='IsPartiallyRedundant' data-ref="106IsPartiallyRedundant">IsPartiallyRedundant</a>) {</td></tr>
<tr><th id="1317">1317</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { dbgs() &lt;&lt; &quot;The following compare is moved into &quot; &lt;&lt; printMBBReference(*MBBtoMoveCmp) &lt;&lt; &quot; to handle partial redundancy.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"The following compare is moved into "</q></td></tr>
<tr><th id="1318">1318</th><td>                        <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col1 ref" href="#101MBBtoMoveCmp" title='MBBtoMoveCmp' data-ref="101MBBtoMoveCmp">MBBtoMoveCmp</a>)</td></tr>
<tr><th id="1319">1319</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to handle partial redundancy.\n"</q>);</td></tr>
<tr><th id="1320">1320</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-mi-peepholes&quot;)) { CMPI2-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#105CMPI2" title='CMPI2' data-ref="105CMPI2">CMPI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1321">1321</th><td>    }</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>    <a class="local col8 ref" href="#98Simplified" title='Simplified' data-ref="98Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="1324">1324</th><td>  }</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <b>return</b> <a class="local col8 ref" href="#98Simplified" title='Simplified' data-ref="98Simplified">Simplified</a>;</td></tr>
<tr><th id="1327">1327</th><td>}</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>} <i>// end default namespace</i></td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializePPCMIPeepholePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(PPCMIPeephole, DEBUG_TYPE,</td></tr>
<tr><th id="1332">1332</th><td>                      <q>"PowerPC MI Peephole Optimization"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1333">1333</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;PowerPC MI Peephole Optimization&quot;, &quot;ppc-mi-peepholes&quot;, &amp;PPCMIPeephole::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCMIPeephole&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCMIPeepholePassFlag; void llvm::initializePPCMIPeepholePass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCMIPeepholePassFlag, initializePPCMIPeepholePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>, <a class="macro" href="#35" title="&quot;ppc-mi-peepholes&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="1334">1334</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC MI Peephole Optimization"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCMIPeephole::ID" title='(anonymous namespace)::PPCMIPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::PPCMIPeephole::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="1337">1337</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="1338">1338</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm23createPPCMIPeepholePassEv" title='llvm::createPPCMIPeepholePass' data-ref="_ZN4llvm23createPPCMIPeepholePassEv">createPPCMIPeepholePass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCMIPeephole" title='(anonymous namespace)::PPCMIPeephole' data-ref="(anonymousnamespace)::PPCMIPeephole">PPCMIPeephole</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev" title='(anonymous namespace)::PPCMIPeephole::PPCMIPeephole' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev">(</a>); }</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
