Source Block: verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@167:177@HdlIdDef
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

Diff Content:
- 172 wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@172:182
wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;
wire                     rx_fifo_axis_tlast;

Clone Blocks 2:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@160:170
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;
wire                     rx_fifo_axis_tlast;
wire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;


Clone Blocks 3:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@157:167

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;

Clone Blocks 4:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@175:185
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;
wire                     rx_fifo_axis_tlast;
wire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;

wire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;

Clone Blocks 5:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@153:163
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

Clone Blocks 6:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@174:184
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;
wire                     rx_fifo_axis_tlast;
wire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;


Clone Blocks 7:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@161:171
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;
wire                     rx_fifo_axis_tlast;
wire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;

wire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;

Clone Blocks 8:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@164:174

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;

Clone Blocks 9:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@165:175
wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;

Clone Blocks 10:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@151:161
wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;

Clone Blocks 11:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@149:159
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;

Clone Blocks 12:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@158:168
wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;
wire                     rx_fifo_axis_tlast;

Clone Blocks 13:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@150:160

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;

Clone Blocks 14:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@169:179
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;

Clone Blocks 15:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@154:164
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;


Clone Blocks 16:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@170:180
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;

Clone Blocks 17:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@168:178
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;


Clone Blocks 18:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@163:173
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;

Clone Blocks 19:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@155:165
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;

Clone Blocks 20:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@156:166
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;

Clone Blocks 21:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@171:181

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;
wire                     tx_axis_tready_int;
wire                     tx_axis_tlast_int;
wire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;

wire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;
wire                     rx_fifo_axis_tvalid;

