head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_2:1.1.1.4.0.50
	OPENBSD_6_2_BASE:1.1.1.4
	OPENBSD_6_1:1.1.1.4.0.52
	OPENBSD_6_1_BASE:1.1.1.4
	OPENBSD_6_0:1.1.1.4.0.48
	OPENBSD_6_0_BASE:1.1.1.4
	OPENBSD_5_9:1.1.1.4.0.44
	OPENBSD_5_9_BASE:1.1.1.4
	OPENBSD_5_8:1.1.1.4.0.46
	OPENBSD_5_8_BASE:1.1.1.4
	OPENBSD_5_7:1.1.1.4.0.38
	OPENBSD_5_7_BASE:1.1.1.4
	OPENBSD_5_6:1.1.1.4.0.42
	OPENBSD_5_6_BASE:1.1.1.4
	OPENBSD_5_5:1.1.1.4.0.40
	OPENBSD_5_5_BASE:1.1.1.4
	OPENBSD_5_4:1.1.1.4.0.36
	OPENBSD_5_4_BASE:1.1.1.4
	OPENBSD_5_3:1.1.1.4.0.34
	OPENBSD_5_3_BASE:1.1.1.4
	OPENBSD_5_2:1.1.1.4.0.32
	OPENBSD_5_2_BASE:1.1.1.4
	OPENBSD_5_1_BASE:1.1.1.4
	OPENBSD_5_1:1.1.1.4.0.30
	OPENBSD_5_0:1.1.1.4.0.28
	OPENBSD_5_0_BASE:1.1.1.4
	OPENBSD_4_9:1.1.1.4.0.26
	OPENBSD_4_9_BASE:1.1.1.4
	OPENBSD_4_8:1.1.1.4.0.24
	OPENBSD_4_8_BASE:1.1.1.4
	OPENBSD_4_7:1.1.1.4.0.20
	OPENBSD_4_7_BASE:1.1.1.4
	OPENBSD_4_6:1.1.1.4.0.22
	OPENBSD_4_6_BASE:1.1.1.4
	OPENBSD_4_5:1.1.1.4.0.18
	OPENBSD_4_5_BASE:1.1.1.4
	OPENBSD_4_4:1.1.1.4.0.16
	OPENBSD_4_4_BASE:1.1.1.4
	OPENBSD_4_3:1.1.1.4.0.14
	OPENBSD_4_3_BASE:1.1.1.4
	OPENBSD_4_2:1.1.1.4.0.12
	OPENBSD_4_2_BASE:1.1.1.4
	OPENBSD_4_1:1.1.1.4.0.10
	OPENBSD_4_1_BASE:1.1.1.4
	OPENBSD_4_0:1.1.1.4.0.8
	OPENBSD_4_0_BASE:1.1.1.4
	OPENBSD_3_9:1.1.1.4.0.6
	OPENBSD_3_9_BASE:1.1.1.4
	OPENBSD_3_8:1.1.1.4.0.4
	OPENBSD_3_8_BASE:1.1.1.4
	OPENBSD_3_7:1.1.1.4.0.2
	OPENBSD_3_7_BASE:1.1.1.4
	BINUTILS_2_15:1.1.1.4
	OPENBSD_3_6:1.1.1.3.0.2
	OPENBSD_3_6_BASE:1.1.1.3
	BINUTILS-2_14:1.1.1.3
	OPENBSD_3_5:1.1.1.2.0.8
	OPENBSD_3_5_BASE:1.1.1.2
	OPENBSD_3_4:1.1.1.2.0.6
	OPENBSD_3_4_BASE:1.1.1.2
	OPENBSD_3_3:1.1.1.2.0.4
	OPENBSD_3_3_BASE:1.1.1.2
	OPENBSD_3_2:1.1.1.2.0.2
	OPENBSD_3_2_BASE:1.1.1.2
	binutils-2_11_2:1.1.1.2
	OPENBSD_3_1:1.1.1.1.0.8
	OPENBSD_3_1_BASE:1.1.1.1
	OPENBSD_3_0:1.1.1.1.0.6
	OPENBSD_3_0_BASE:1.1.1.1
	BINUTILS-2_10_1:1.1.1.1
	OPENBSD_2_9:1.1.1.1.0.4
	OPENBSD_2_9_BASE:1.1.1.1
	OPENBSD_2_8:1.1.1.1.0.2
	OPENBSD_2_8_BASE:1.1.1.1
	BINUTILS-2_10:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2000.09.12.14.46.36;	author espie;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2000.09.12.14.46.36;	author espie;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2002.05.13.13.38.07;	author fgsch;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2004.05.17.20.42.35;	author drahn;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	2004.11.02.20.22.58;	author miod;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@@@c Copyright (C) 1996, 1998, 1999, 2000 Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.

@@ifset GENERIC
@@page
@@node ARM-Dependent
@@chapter ARM Dependent Features
@@end ifset

@@ifclear GENERIC
@@node Machine Dependencies
@@chapter ARM Dependent Features
@@end ifclear

@@cindex ARM support
@@cindex Thumb support
@@menu
* ARM Options::              Options
* ARM Syntax::               Syntax
* ARM Floating Point::       Floating Point
* ARM Directives::           ARM Machine Directives
* ARM Opcodes::              Opcodes
@@end menu

@@node ARM Options
@@section Options
@@cindex ARM options (none)
@@cindex options for ARM (none)

@@table @@code

@@cindex @@code{-marm} command line option, ARM
@@item -marm@@code{[2|250|3|6|60|600|610|620|7|7m|7d|7dm|7di|7dmi|70|700|700i|710|710c|7100|7500|7500fe|7tdmi|8|810|9|9tdmi|920|strongarm|strongarm110|strongarm1100]}
This option specifies the target processor.  The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor.

@@cindex @@code{-marmv} command line option, ARM
@@item -marmv@@code{[2|2a|3|3m|4|4t|5|5t]}
This option specifies the target architecture.  The assembler will issue
an error message if an attempt is made to assemble an instruction which
will not execute on the target architecture.

@@cindex @@code{-mthumb} command line option, ARM
@@item -mthumb
This option specifies that only Thumb instructions should be assembled.

@@cindex @@code{-mall} command line option, ARM
@@item -mall
This option specifies that any Arm or Thumb instruction should be assembled.

@@cindex @@code{-mfpa} command line option, ARM
@@item -mfpa @@var{[10|11]}
This option specifies the floating point architecture in use on the
target processor. 

@@cindex @@code{-mfpe-old} command line option, ARM
@@item -mfpe-old
Do not allow the assemble of floating point multiple instructions.

@@cindex @@code{-mno-fpu} command line option, ARM
@@item -mno-fpu
Do not allow the assembly of any floating point instructions.

@@cindex @@code{-mthumb-interwork} command line option, ARM
@@item -mthumb-interwork
This option specifies that the output generated by the assembler should
be marked as supporting interworking.

@@cindex @@code{-mapcs} command line option, ARM
@@item -mapcs @@var{[26|32]}
This option specifies that the output generated by the assembler should
be marked as supporting the indicated version of the Arm Procedure.
Calling Standard.

@@cindex @@code{-mapcs-float} command line option, ARM
@@item -mapcs-float
This indicates the the floating point variant of the APCS should be
used.  In this variant floating point arguments are passed in FP
registers rather than integer registers.

@@cindex @@code{-mapcs-reentrant} command line option, ARM
@@item -mapcs-reentrant
This indicates that the reentrant variant of the APCS should be used.
This variant supports position independent code.

@@cindex @@code{-EB} command line option, ARM
@@item -EB
This option specifies that the output generated by the assembler should
be marked as being encoded for a big-endian processor.

@@cindex @@code{-EL} command line option, ARM
@@item -EL
This option specifies that the output generated by the assembler should
be marked as being encoded for a little-endian processor.

@@cindex @@code{-k} command line option, ARM
@@cindex PIC code generation for ARM
@@item -k
This option enables the generation of PIC (position independent code).

@@cindex @@code{-moabi} command line option, ARM
@@item -moabi
This indicates that the code should be assembled using the old ARM ELF
conventions, based on a beta release release of the ARM-ELF
specifications, rather than the default conventions which are based on
the final release of the ARM-ELF specifications.

@@end table


@@node ARM Syntax
@@section Syntax
@@menu
* ARM-Chars::                Special Characters
* ARM-Regs::                 Register Names
@@end menu

@@node ARM-Chars
@@subsection Special Characters

@@cindex line comment character, ARM
@@cindex ARM line comment character
The presence of a @@samp{@@@@} on a line indicates the start of a comment
that extends to the end of the current line.  If a @@samp{#} appears as
the first character of a line, the whole line is treated as a comment.

@@cindex line separator, ARM
@@cindex statement separator, ARM
@@cindex ARM line separator
On ARM systems running the GNU/Linux operating system, @@samp{;} can be
used instead of a newline to separate statements.

@@cindex immediate character, ARM
@@cindex ARM immediate character
Either @@samp{#} or @@samp{$} can be used to indicate immediate operands.

@@cindex identifiers, ARM
@@cindex ARM identifiers
*TODO* Explain about /data modifier on symbols.

@@node ARM-Regs
@@subsection Register Names

@@cindex ARM register names
@@cindex register names, ARM
*TODO* Explain about ARM register naming, and the predefined names.

@@node ARM Floating Point
@@section Floating Point

@@cindex floating point, ARM (@@sc{ieee})
@@cindex ARM floating point (@@sc{ieee})
The ARM family uses @@sc{ieee} floating-point numbers.



@@node ARM Directives
@@section ARM Machine Directives

@@cindex machine directives, ARM
@@cindex ARM machine directives
@@table @@code

@@cindex @@code{align} directive, ARM
@@item .align @@var{expression} [, @@var{expression}]
This is the generic @@var{.align} directive.  For the ARM however if the
first argument is zero (ie no alignment is needed) the assembler will
behave as if the argument had been 2 (ie pad to the next four byte
boundary).  This is for compatability with ARM's own assembler.

@@cindex @@code{req} directive, ARM
@@item @@var{name} .req @@var{register name}
This creates an alias for @@var{register name} called @@var{name}.  For
example:

@@smallexample
        foo .req r0
@@end smallexample

@@cindex @@code{code} directive, ARM
@@item .code @@var{[16|32]}
This directive selects the instruction set being generated. The value 16
selects Thumb, with the value 32 selecting ARM.

@@cindex @@code{thumb} directive, ARM
@@item .thumb
This performs the same action as @@var{.code 16}.

@@cindex @@code{arm} directive, ARM
@@item .arm
This performs the same action as @@var{.code 32}.

@@cindex @@code{force_thumb} directive, ARM
@@item .force_thumb
This directive forces the selection of Thumb instructions, even if the
target processor does not support those instructions

@@cindex @@code{thumb_func} directive, ARM
@@item .thumb_func
This directive specifies that the following symbol is the name of a
Thumb encoded function.  This information is necessary in order to allow
the assembler and linker to generate correct code for interworking
between Arm and Thumb instructions and should be used even if
interworking is not going to be performed.

@@cindex @@code{thumb_set} directive, ARM
@@item .thumb_set
This performs the equivalent of a @@code{.set} directive in that it
creates a symbol which is an alias for another symbol (possibly not yet
defined).  This directive also has the added property in that it marks
the aliased symbol as being a thumb function entry point, in the same
way that the @@code{.thumb_func} directive does.

@@cindex @@code{.ltorg} directive, ARM
@@item .ltorg
This directive causes the current contents of the literal pool to be
dumped into the current section (which is assumed to be the .text
section) at the current location (aligned to a word boundary).

@@cindex @@code{.pool} directive, ARM
@@item .pool
This is a synonym for .ltorg.

@@end table

@@node ARM Opcodes
@@section Opcodes

@@cindex ARM opcodes
@@cindex opcodes for ARM
@@code{@@value{AS}} implements all the standard ARM opcodes.  It also
implements several pseudo opcodes, including several synthetic load
instructions. 

@@table @@code

@@cindex @@code{NOP} pseudo op, ARM
@@item NOP
@@smallexample
  nop
@@end smallexample

This pseudo op will always evaluate to a legal ARM instruction that does
nothing.  Currently it will evaluate to MOV r0, r0.

@@cindex @@code{LDR reg,=<label>} pseudo op, ARM
@@item LDR 
@@smallexample
  ldr <register> , = <expression>
@@end smallexample

If expression evaluates to a numeric constant then a MOV or MVN
instruction will be used in place of the LDR instruction, if the
constant can be generated by either of these instructions.  Otherwise
the constant will be placed into the nearest literal pool (if it not
already there) and a PC relative LDR instruction will be generated.

@@cindex @@code{ADR reg,<label>} pseudo op, ARM
@@item ADR
@@smallexample
  adr <register> <label>
@@end smallexample

This instruction will load the address of @@var{label} into the indicated
register.  The instruction will evaluate to a PC relative ADD or SUB
instruction depending upon where the label is located.  If the label is
out of range, or if it is not defined in the same file (and section) as
the ADR instruction, then an error will be generated.  This instruction
will not make use of the literal pool.

@@cindex @@code{ADRL reg,<label>} pseudo op, ARM
@@item ADRL 
@@smallexample
  adrl <register> <label>
@@end smallexample

This instruction will load the address of @@var{label} into the indicated
register.  The instruction will evaluate to one or two a PC relative ADD
or SUB instructions depending upon where the label is located.  If a
second instruction is not needed a NOP instruction will be generated in
its place, so that this instruction is always 8 bytes long.

If the label is out of range, or if it is not defined in the same file
(and section) as the ADRL instruction, then an error will be generated.
This instruction will not make use of the literal pool.

@@end table

For information on the ARM or Thumb instruction sets, see @@cite{ARM
Software Development Toolkit Reference Manual}, Advanced RISC Machines
Ltd.

@


1.1.1.1
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@


1.1.1.2
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d1 1
a1 2
@@c Copyright 1996, 1997, 1998, 1999, 2000, 2001
@@c Free Software Foundation, Inc.
a34 1
@@itemx -mxscale
d40 1
a40 1
@@item -marmv@@code{[2|2a|3|3m|4|4t|5|5t|5te]}
a43 2
The option @@code{-marmv5te} specifies that v5t architecture should be
used with the El Segundo extensions enabled.
d54 1
a54 1
@@item -mfpa @@code{[10|11]}
d60 1
a60 1
Do not allow the assembly of floating point multiple instructions.
d72 1
a72 1
@@item -mapcs @@code{[26|32]}
a76 8
@@cindex @@code{-matpcs} command line option, ARM
@@item -matpcs
This option specifies that the output generated by the assembler should 
be marked as supporting the Arm/Thumb Procedure Calling Standard.  If
enabled this option will cause the assembler to create an empty
debugging section in the object file called .arm.atpcs.  Debuggers can
use this to determine the ABI being used by.

d101 1
a101 2
This option specifies that the output of the assembler should be marked
as position-independent code (PIC).
d132 2
a133 2
The @@samp{;} character can be used instead of a newline to separate
statements.
d183 1
a183 1
@@item .code @@code{[16|32]}
d206 1
a206 2
interworking is not going to be performed.  The presence of this
directive also implies @@code{.thumb}
d280 1
a280 1
register.  The instruction will evaluate to one or two PC relative ADD
@


1.1.1.3
log
@import binutils 2.14 (excluding testsuites, .info files, and .po files)
@
text
@d34 3
a36 2
@@cindex @@code{-mcpu=} command line option, ARM
@@item -mcpu=@@var{processor}[+@@var{extension}@@dots{}]
d39 1
a39 71
will not execute on the target processor.  The following processor names are
recognized: 
@@code{arm1},
@@code{arm2},
@@code{arm250},
@@code{arm3},
@@code{arm6},
@@code{arm60},
@@code{arm600},
@@code{arm610},
@@code{arm620},
@@code{arm7},
@@code{arm7m},
@@code{arm7d},
@@code{arm7dm},
@@code{arm7di},
@@code{arm7dmi},
@@code{arm70},
@@code{arm700},
@@code{arm700i},
@@code{arm710},
@@code{arm710t},
@@code{arm720},
@@code{arm720t},
@@code{arm740t},
@@code{arm710c},
@@code{arm7100},
@@code{arm7500},
@@code{arm7500fe},
@@code{arm7t},
@@code{arm7tdmi},
@@code{arm8},
@@code{arm810},
@@code{strongarm},
@@code{strongarm1},
@@code{strongarm110},
@@code{strongarm1100},
@@code{strongarm1110},
@@code{arm9},
@@code{arm920},
@@code{arm920t},
@@code{arm922t},
@@code{arm940t},
@@code{arm9tdmi},
@@code{arm9e},
@@code{arm946e-r0},
@@code{arm946e},
@@code{arm966e-r0},
@@code{arm966e},
@@code{arm10t},
@@code{arm10e},
@@code{arm1020},
@@code{arm1020t},
@@code{arm1020e}, 
@@code{ep9312} (ARM920 with Cirrus Maverick coprocessor),
@@code{i80200} (Intel XScale processor)
@@code{iwmmxt} (Intel(r) XScale processor with Wireless MMX(tm) technology coprocessor)
and
@@code{xscale}.  
The special name @@code{all} may be used to allow the
assembler to accept instructions valid for any ARM processor.

In addition to the basic instruction set, the assembler can be told to 
accept various extension mnemonics that extend the processor using the 
co-processor instruction space.  For example, @@code{-mcpu=arm920+maverick}
is equivalent to specifying @@code{-mcpu=ep9312}.  The following extensions
are currently supported: 
@@code{+maverick}
@@code{+iwmmxt}
and
@@code{+xscale}.
d41 2
a42 2
@@cindex @@code{-march=} command line option, ARM
@@item -march=@@var{architecture}[+@@var{extension}@@dots{}]
d45 3
a47 60
will not execute on the target architecture.  The following architecture 
names are recognized: 
@@code{armv1},
@@code{armv2},
@@code{armv2a},
@@code{armv2s},
@@code{armv3},
@@code{armv3m},
@@code{armv4},
@@code{armv4xm},
@@code{armv4t},
@@code{armv4txm},
@@code{armv5},
@@code{armv5t},
@@code{armv5txm},
@@code{armv5te},
@@code{armv5texp}
@@code{iwmmxt}
and
@@code{xscale}.
If both @@code{-mcpu} and
@@code{-march} are specified, the assembler will use
the setting for @@code{-mcpu}.

The architecture option can be extended with the same instruction set
extension options as the @@code{-mcpu} option.

@@cindex @@code{-mfpu=} command line option, ARM
@@item -mfpu=@@var{floating-point-format}

This option specifies the floating point format to assemble for.  The
assembler will issue an error message if an attempt is made to assemble
an instruction which will not execute on the target floating point unit.  
The following format options are recognized:
@@code{softfpa},
@@code{fpe},
@@code{fpe2},
@@code{fpe3},
@@code{fpa},
@@code{fpa10},
@@code{fpa11},
@@code{arm7500fe},
@@code{softvfp},
@@code{softvfp+vfp},
@@code{vfp},
@@code{vfp10},
@@code{vfp10-r0},
@@code{vfp9},
@@code{vfpxd},
@@code{arm1020t}
and
@@code{arm1020e}.

In addition to determining which instructions are assembled, this option
also affects the way in which the @@code{.double} assembler directive behaves
when assembling little-endian code.

The default is dependent on the processor selected.  For Architecture 5 or 
later, the default is to assembler for VFP instructions; for earlier 
architectures the default is to assemble for FPA instructions.
d51 18
a68 3
This option specifies that the assembler should start assembling Thumb
instructions; that is, it should behave as though the file starts with a 
@@code{.code 16} directive.
d184 1
a184 1
boundary).  This is for compatibility with ARM's own assembler.
a234 8
@@code{GAS} maintains a separate literal pool for each section and each
sub-section.  The @@code{.ltorg} directive will only affect the literal
pool of the current section and sub-section.  At the end of assembly
all remaining, un-empty literal pools will automatically be dumped.

Note - older versions of @@code{GAS} would dump the current literal
pool any time a section change occurred.  This is no longer done, since
it prevents accurate control of the placement of literal pools.
@


1.1.1.4
log
@Binutils 2.15, with testsuites removed, and without gdb and libiberty.
@
text
@d1 1
a1 1
@@c Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2003
a24 1
* ARM Mapping Symbols::      Mapping Symbols
a82 2
@@code{arm926e},
@@code{arm926ejs},
d91 1
a91 4
@@code{arm1020e},
@@code{arm1026ejs},
@@code{arm1136js},
@@code{arm1136jfs},
d130 1
a130 3
@@code{armv5texp},
@@code{armv6},
@@code{armv6j},
d163 1
a163 3
@@code{arm1020t},
@@code{arm1020e},
@@code{arm1136jfs}
d165 1
a165 1
@@code{maverick}.
d202 1
a202 1
This indicates the floating point variant of the APCS should be
a210 10
@@cindex @@code{-mfloat-abi=} command line option, ARM
@@item -mfloat-abi=@@var{abi}
This option specifies that the output generated by the assembler should be
marked as using specified floating point ABI.
The following values are recognized:
@@code{soft},
@@code{softfp}
and
@@code{hard}.

a305 14
@@cindex @@code{unreq} directive, ARM
@@item .unreq @@var{alias-name}
This undefines a register alias which was previously defined using the
@@code{req} directive.  For example:

@@smallexample
        foo .req r0
        .unreq foo
@@end smallexample

An error occurs if the name is undefined.  Note - this pseudo op can
be used to delete builtin in register name aliases (eg 'r0').  This
should only be done if it is really necessary.

a426 29

@@node ARM Mapping Symbols
@@section Mapping Symbols

The ARM ELF specification requires that special symbols be inserted
into object files to mark certain features:

@@table @@code

@@cindex @@code{$a}
@@item $a
At the start of a region of code containing ARM instructions.

@@cindex @@code{$t}
@@item $t
At the start of a region of code containing THUMB instructions.

@@cindex @@code{$d}
@@item $d
At the start of a region of data.

@@end table

The assembler will automatically insert these symbols for you - there
is no need to code them yourself.  Support for tagging symbols ($b,
$f, $p and $m) which is also mentioned in the current ARM ELF
specification is not implemented.  This is because they have been
dropped from the new EABI and so tools cannot rely upon their
presence.
@


