
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006690  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e4  080067a0  080067a0  000167a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007184  08007184  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08007184  08007184  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007184  08007184  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007184  08007184  00017184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007188  08007188  00017188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800718c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  200001e8  08007374  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08007374  00020398  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ee8  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c2d  00000000  00000000  0002a0f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f0  00000000  00000000  0002bd28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000838  00000000  00000000  0002c618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea2  00000000  00000000  0002ce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a63c  00000000  00000000  00044cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008488b  00000000  00000000  0004f32e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3bb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036f4  00000000  00000000  000d3c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08006788 	.word	0x08006788

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08006788 	.word	0x08006788

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2uiz>:
 8000a38:	004a      	lsls	r2, r1, #1
 8000a3a:	d211      	bcs.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d211      	bcs.n	8000a66 <__aeabi_d2uiz+0x2e>
 8000a42:	d50d      	bpl.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d40e      	bmi.n	8000a6c <__aeabi_d2uiz+0x34>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d102      	bne.n	8000a72 <__aeabi_d2uiz+0x3a>
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	4770      	bx	lr
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2lz>:
 8000b18:	b538      	push	{r3, r4, r5, lr}
 8000b1a:	4605      	mov	r5, r0
 8000b1c:	460c      	mov	r4, r1
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2300      	movs	r3, #0
 8000b22:	4628      	mov	r0, r5
 8000b24:	4621      	mov	r1, r4
 8000b26:	f7ff ff49 	bl	80009bc <__aeabi_dcmplt>
 8000b2a:	b928      	cbnz	r0, 8000b38 <__aeabi_d2lz+0x20>
 8000b2c:	4628      	mov	r0, r5
 8000b2e:	4621      	mov	r1, r4
 8000b30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b34:	f000 b80a 	b.w	8000b4c <__aeabi_d2ulz>
 8000b38:	4628      	mov	r0, r5
 8000b3a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b3e:	f000 f805 	bl	8000b4c <__aeabi_d2ulz>
 8000b42:	4240      	negs	r0, r0
 8000b44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b48:	bd38      	pop	{r3, r4, r5, pc}
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2ulz>:
 8000b4c:	b5d0      	push	{r4, r6, r7, lr}
 8000b4e:	2200      	movs	r2, #0
 8000b50:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <__aeabi_d2ulz+0x34>)
 8000b52:	4606      	mov	r6, r0
 8000b54:	460f      	mov	r7, r1
 8000b56:	f7ff fcbf 	bl	80004d8 <__aeabi_dmul>
 8000b5a:	f7ff ff6d 	bl	8000a38 <__aeabi_d2uiz>
 8000b5e:	4604      	mov	r4, r0
 8000b60:	f7ff fc40 	bl	80003e4 <__aeabi_ui2d>
 8000b64:	2200      	movs	r2, #0
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <__aeabi_d2ulz+0x38>)
 8000b68:	f7ff fcb6 	bl	80004d8 <__aeabi_dmul>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	460b      	mov	r3, r1
 8000b70:	4630      	mov	r0, r6
 8000b72:	4639      	mov	r1, r7
 8000b74:	f7ff faf8 	bl	8000168 <__aeabi_dsub>
 8000b78:	f7ff ff5e 	bl	8000a38 <__aeabi_d2uiz>
 8000b7c:	4621      	mov	r1, r4
 8000b7e:	bdd0      	pop	{r4, r6, r7, pc}
 8000b80:	3df00000 	.word	0x3df00000
 8000b84:	41f00000 	.word	0x41f00000

08000b88 <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000b88:	b5b0      	push	{r4, r5, r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */

	if (huart->Instance == USART3) {
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a1e      	ldr	r2, [pc, #120]	; (8000c14 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d135      	bne.n	8000c0a <HAL_UARTEx_RxEventCallback+0x82>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000b9e:	2110      	movs	r1, #16
 8000ba0:	481d      	ldr	r0, [pc, #116]	; (8000c18 <HAL_UARTEx_RxEventCallback+0x90>)
 8000ba2:	f001 f90f 	bl	8001dc4 <HAL_GPIO_TogglePin>
		HAL_UART_DMAPause(&huart3);
 8000ba6:	481d      	ldr	r0, [pc, #116]	; (8000c1c <HAL_UARTEx_RxEventCallback+0x94>)
 8000ba8:	f001 fe09 	bl	80027be <HAL_UART_DMAPause>
		for (int i = 0; i < 11; i++)
 8000bac:	2300      	movs	r3, #0
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	e018      	b.n	8000be4 <HAL_UARTEx_RxEventCallback+0x5c>
			if (!memcmp(DMA_RX_Buffer_3 + i, fistTERM, strlen(fistTERM))) {
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	4a1a      	ldr	r2, [pc, #104]	; (8000c20 <HAL_UARTEx_RxEventCallback+0x98>)
 8000bb6:	189c      	adds	r4, r3, r2
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000bba:	681d      	ldr	r5, [r3, #0]
 8000bbc:	4b19      	ldr	r3, [pc, #100]	; (8000c24 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fac5 	bl	8000150 <strlen>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4629      	mov	r1, r5
 8000bcc:	4620      	mov	r0, r4
 8000bce:	f002 fadf 	bl	8003190 <memcmp>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <HAL_UARTEx_RxEventCallback+0x56>
				LORA_ReceivedCallback(DMA_RX_Buffer_3);
 8000bd8:	4811      	ldr	r0, [pc, #68]	; (8000c20 <HAL_UARTEx_RxEventCallback+0x98>)
 8000bda:	f000 f83f 	bl	8000c5c <LORA_ReceivedCallback>
		for (int i = 0; i < 11; i++)
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2b0a      	cmp	r3, #10
 8000be8:	dde3      	ble.n	8000bb2 <HAL_UARTEx_RxEventCallback+0x2a>

			}
		HAL_UART_DMAResume(&huart3);
 8000bea:	480c      	ldr	r0, [pc, #48]	; (8000c1c <HAL_UARTEx_RxEventCallback+0x94>)
 8000bec:	f001 fe83 	bl	80028f6 <HAL_UART_DMAResume>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000bf0:	2246      	movs	r2, #70	; 0x46
 8000bf2:	490b      	ldr	r1, [pc, #44]	; (8000c20 <HAL_UARTEx_RxEventCallback+0x98>)
 8000bf4:	4809      	ldr	r0, [pc, #36]	; (8000c1c <HAL_UARTEx_RxEventCallback+0x94>)
 8000bf6:	f001 ff0b 	bl	8002a10 <HAL_UARTEx_ReceiveToIdle_DMA>
		DMA_RX_BUFFER_SIZE);
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f022 0204 	bic.w	r2, r2, #4
 8000c08:	601a      	str	r2, [r3, #0]
	}
}
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bdb0      	pop	{r4, r5, r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40004800 	.word	0x40004800
 8000c18:	40010800 	.word	0x40010800
 8000c1c:	200002e4 	.word	0x200002e4
 8000c20:	20000204 	.word	0x20000204
 8000c24:	20000000 	.word	0x20000000
 8000c28:	2000032c 	.word	0x2000032c

08000c2c <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000c30:	2246      	movs	r2, #70	; 0x46
 8000c32:	4907      	ldr	r1, [pc, #28]	; (8000c50 <USART_Init+0x24>)
 8000c34:	4807      	ldr	r0, [pc, #28]	; (8000c54 <USART_Init+0x28>)
 8000c36:	f001 feeb 	bl	8002a10 <HAL_UARTEx_ReceiveToIdle_DMA>
	DMA_RX_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8000c3a:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <USART_Init+0x2c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <USART_Init+0x2c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f022 0204 	bic.w	r2, r2, #4
 8000c48:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000204 	.word	0x20000204
 8000c54:	200002e4 	.word	0x200002e4
 8000c58:	2000032c 	.word	0x2000032c

08000c5c <LORA_ReceivedCallback>:

/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_ReceivedCallback(uint8_t buffer[50]) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	; 0x28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
	int posicao_inicial = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	627b      	str	r3, [r7, #36]	; 0x24
	int posicao_final = 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	623b      	str	r3, [r7, #32]
	for (int i = 0; i < 70; i++) {
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61fb      	str	r3, [r7, #28]
 8000c70:	e010      	b.n	8000c94 <LORA_ReceivedCallback+0x38>
		if (!memcmp(buffer + i, "AT+", 3)) {
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	4413      	add	r3, r2
 8000c78:	2203      	movs	r2, #3
 8000c7a:	493a      	ldr	r1, [pc, #232]	; (8000d64 <LORA_ReceivedCallback+0x108>)
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f002 fa87 	bl	8003190 <memcmp>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d102      	bne.n	8000c8e <LORA_ReceivedCallback+0x32>
			posicao_inicial = i;
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 8000c8c:	e005      	b.n	8000c9a <LORA_ReceivedCallback+0x3e>
	for (int i = 0; i < 70; i++) {
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3301      	adds	r3, #1
 8000c92:	61fb      	str	r3, [r7, #28]
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	2b45      	cmp	r3, #69	; 0x45
 8000c98:	ddeb      	ble.n	8000c72 <LORA_ReceivedCallback+0x16>
		}
	}
	for (int i = posicao_inicial; i < 70; i++) {
 8000c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9c:	61bb      	str	r3, [r7, #24]
 8000c9e:	e011      	b.n	8000cc4 <LORA_ReceivedCallback+0x68>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	2204      	movs	r2, #4
 8000ca8:	492f      	ldr	r1, [pc, #188]	; (8000d68 <LORA_ReceivedCallback+0x10c>)
 8000caa:	4618      	mov	r0, r3
 8000cac:	f002 fa70 	bl	8003190 <memcmp>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d103      	bne.n	8000cbe <LORA_ReceivedCallback+0x62>
			posicao_final = i + 4;
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	623b      	str	r3, [r7, #32]
			break;
 8000cbc:	e005      	b.n	8000cca <LORA_ReceivedCallback+0x6e>
	for (int i = posicao_inicial; i < 70; i++) {
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	2b45      	cmp	r3, #69	; 0x45
 8000cc8:	ddea      	ble.n	8000ca0 <LORA_ReceivedCallback+0x44>
		}
	}
	if (posicao_inicial != 0 && posicao_final != 0) {
 8000cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d035      	beq.n	8000d3c <LORA_ReceivedCallback+0xe0>
 8000cd0:	6a3b      	ldr	r3, [r7, #32]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d032      	beq.n	8000d3c <LORA_ReceivedCallback+0xe0>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	4824      	ldr	r0, [pc, #144]	; (8000d6c <LORA_ReceivedCallback+0x110>)
 8000cda:	f001 f873 	bl	8001dc4 <HAL_GPIO_TogglePin>
		for (int i = posicao_inicial; i < 100; i++) {
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	e016      	b.n	8000d12 <LORA_ReceivedCallback+0xb6>
			if (i <= posicao_final + 1)
 8000ce4:	6a3b      	ldr	r3, [r7, #32]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	dc09      	bgt.n	8000d02 <LORA_ReceivedCallback+0xa6>
				LORA_UART_BUFFER[i - posicao_inicial] = buffer[i];
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	441a      	add	r2, r3
 8000cf4:	6979      	ldr	r1, [r7, #20]
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	1acb      	subs	r3, r1, r3
 8000cfa:	7811      	ldrb	r1, [r2, #0]
 8000cfc:	4a1c      	ldr	r2, [pc, #112]	; (8000d70 <LORA_ReceivedCallback+0x114>)
 8000cfe:	54d1      	strb	r1, [r2, r3]
 8000d00:	e004      	b.n	8000d0c <LORA_ReceivedCallback+0xb0>
			else
				LORA_UART_BUFFER[i] = '\000';
 8000d02:	4a1b      	ldr	r2, [pc, #108]	; (8000d70 <LORA_ReceivedCallback+0x114>)
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	4413      	add	r3, r2
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
		for (int i = posicao_inicial; i < 100; i++) {
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	2b63      	cmp	r3, #99	; 0x63
 8000d16:	dde5      	ble.n	8000ce4 <LORA_ReceivedCallback+0x88>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <LORA_ReceivedCallback+0x118>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 15; i++)
 8000d1e:	2300      	movs	r3, #0
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	e007      	b.n	8000d34 <LORA_ReceivedCallback+0xd8>
			buffer[i] = '\0';
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 15; i++)
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	3301      	adds	r3, #1
 8000d32:	613b      	str	r3, [r7, #16]
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	2b0e      	cmp	r3, #14
 8000d38:	ddf4      	ble.n	8000d24 <LORA_ReceivedCallback+0xc8>
		return;
 8000d3a:	e010      	b.n	8000d5e <LORA_ReceivedCallback+0x102>
	}
	for (int i = 0; i < 15; i++)
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	e007      	b.n	8000d52 <LORA_ReceivedCallback+0xf6>
		buffer[i] = '\0';
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	4413      	add	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 15; i++)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	2b0e      	cmp	r3, #14
 8000d56:	ddf4      	ble.n	8000d42 <LORA_ReceivedCallback+0xe6>
	LORA_STATUS_RECEIVE = LORA_FAILED;
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <LORA_ReceivedCallback+0x118>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
}
 8000d5e:	3728      	adds	r7, #40	; 0x28
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	080067b0 	.word	0x080067b0
 8000d68:	080067b4 	.word	0x080067b4
 8000d6c:	40010800 	.word	0x40010800
 8000d70:	2000024c 	.word	0x2000024c
 8000d74:	20000004 	.word	0x20000004

08000d78 <LORA_TransmitCommand>:

LoRa_StatusTypeDef LORA_TransmitCommand(uint16_t _Timeout) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	80fb      	strh	r3, [r7, #6]
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
			strlen((char*) AT_TXcommand), _Timeout) != HAL_OK) {
 8000d82:	480b      	ldr	r0, [pc, #44]	; (8000db0 <LORA_TransmitCommand+0x38>)
 8000d84:	f7ff f9e4 	bl	8000150 <strlen>
 8000d88:	4603      	mov	r3, r0
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	88fb      	ldrh	r3, [r7, #6]
 8000d8e:	4908      	ldr	r1, [pc, #32]	; (8000db0 <LORA_TransmitCommand+0x38>)
 8000d90:	4808      	ldr	r0, [pc, #32]	; (8000db4 <LORA_TransmitCommand+0x3c>)
 8000d92:	f001 fc91 	bl	80026b8 <HAL_UART_Transmit>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d004      	beq.n	8000da6 <LORA_TransmitCommand+0x2e>
		HAL_Delay(20);
 8000d9c:	2014      	movs	r0, #20
 8000d9e:	f000 fb55 	bl	800144c <HAL_Delay>
		return LORA_FAILED;
 8000da2:	2300      	movs	r3, #0
 8000da4:	e000      	b.n	8000da8 <LORA_TransmitCommand+0x30>
	}
	return LORA_OK;
 8000da6:	2301      	movs	r3, #1
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	200002b0 	.word	0x200002b0
 8000db4:	200002e4 	.word	0x200002e4

08000db8 <AT_SystemReboot>:
 * @tparam AT+RESET <ENTER>
 * @tparam AT+RESET channels<ENTER>
 * @param _Mode: Modo de reinicialização
 * @retval Status de execução do comando
 */
LoRa_StatusTypeDef AT_SystemReboot(LoRa_SystemRebootModeTypeDef _Mode) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
	switch (_Mode) {
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d002      	beq.n	8000dce <AT_SystemReboot+0x16>
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d00d      	beq.n	8000de8 <AT_SystemReboot+0x30>
		sprintf((char*) AT_TXcommand, "AT+RESET channels\r\n");
		if (LORA_TransmitCommand(300) != LORA_OK)
			return LORA_FAILED;
		break;
	default:
		break;
 8000dcc:	e01c      	b.n	8000e08 <AT_SystemReboot+0x50>
		sprintf((char*) AT_TXcommand, "AT+RESET\r\n");
 8000dce:	4911      	ldr	r1, [pc, #68]	; (8000e14 <AT_SystemReboot+0x5c>)
 8000dd0:	4811      	ldr	r0, [pc, #68]	; (8000e18 <AT_SystemReboot+0x60>)
 8000dd2:	f002 fc07 	bl	80035e4 <siprintf>
		if (LORA_TransmitCommand(300) != LORA_OK)
 8000dd6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000dda:	f7ff ffcd 	bl	8000d78 <LORA_TransmitCommand>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d00e      	beq.n	8000e02 <AT_SystemReboot+0x4a>
			return LORA_FAILED;
 8000de4:	2300      	movs	r3, #0
 8000de6:	e010      	b.n	8000e0a <AT_SystemReboot+0x52>
		sprintf((char*) AT_TXcommand, "AT+RESET channels\r\n");
 8000de8:	490c      	ldr	r1, [pc, #48]	; (8000e1c <AT_SystemReboot+0x64>)
 8000dea:	480b      	ldr	r0, [pc, #44]	; (8000e18 <AT_SystemReboot+0x60>)
 8000dec:	f002 fbfa 	bl	80035e4 <siprintf>
		if (LORA_TransmitCommand(300) != LORA_OK)
 8000df0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000df4:	f7ff ffc0 	bl	8000d78 <LORA_TransmitCommand>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d003      	beq.n	8000e06 <AT_SystemReboot+0x4e>
			return LORA_FAILED;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e003      	b.n	8000e0a <AT_SystemReboot+0x52>
		break;
 8000e02:	bf00      	nop
 8000e04:	e000      	b.n	8000e08 <AT_SystemReboot+0x50>
		break;
 8000e06:	bf00      	nop
	}
	return LORA_OK;
 8000e08:	2301      	movs	r3, #1
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	08006cf0 	.word	0x08006cf0
 8000e18:	200002b0 	.word	0x200002b0
 8000e1c:	08006cfc 	.word	0x08006cfc

08000e20 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e24:	f000 fab0 	bl	8001388 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e28:	f000 f812 	bl	8000e50 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e2c:	f000 f89e 	bl	8000f6c <MX_GPIO_Init>
	MX_DMA_Init();
 8000e30:	f000 f87e 	bl	8000f30 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8000e34:	f000 f852 	bl	8000edc <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	USART_Init();
 8000e38:	f7ff fef8 	bl	8000c2c <USART_Init>

	/* USER CODE END 2 */
	chanel.LoRa_Channel = 1;
 8000e3c:	4b03      	ldr	r3, [pc, #12]	; (8000e4c <main+0x2c>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	801a      	strh	r2, [r3, #0]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	AT_SystemReboot(AT_REBOOT_SYSTEM);
 8000e42:	2000      	movs	r0, #0
 8000e44:	f7ff ffb8 	bl	8000db8 <AT_SystemReboot>
//	AT_EncryptionConfiguration(AT_OPERATION_READ, &status);
//	Value = 0;
//	AT_RepeatUnconfirmedUplink(AT_OPERATION_WRITE, &Value);
//	Value = 4400;
//	AT_RepeatUnconfirmedUplink(AT_OPERATION_READ, &Value);
	while (1) {
 8000e48:	e7fe      	b.n	8000e48 <main+0x28>
 8000e4a:	bf00      	nop
 8000e4c:	20000370 	.word	0x20000370

08000e50 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b090      	sub	sp, #64	; 0x40
 8000e54:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000e56:	f107 0318 	add.w	r3, r7, #24
 8000e5a:	2228      	movs	r2, #40	; 0x28
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f002 f9a6 	bl	80031b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
 8000e70:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e72:	2301      	movs	r3, #1
 8000e74:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e7a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e80:	2301      	movs	r3, #1
 8000e82:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e84:	2302      	movs	r3, #2
 8000e86:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e8c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e8e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e92:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e94:	f107 0318 	add.w	r3, r7, #24
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f000 ffad 	bl	8001df8 <HAL_RCC_OscConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0x58>
		Error_Handler();
 8000ea4:	f000 f8ac 	bl	8001000 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eac:	2302      	movs	r3, #2
 8000eae:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eb8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f001 fa1a 	bl	80022fc <HAL_RCC_ClockConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0x82>
		Error_Handler();
 8000ece:	f000 f897 	bl	8001000 <Error_Handler>
	}
}
 8000ed2:	bf00      	nop
 8000ed4:	3740      	adds	r7, #64	; 0x40
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	; (8000f2c <MX_USART3_UART_Init+0x50>)
 8000ee4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000ee8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000eec:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000f00:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000f02:	220c      	movs	r2, #12
 8000f04:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000f12:	4805      	ldr	r0, [pc, #20]	; (8000f28 <MX_USART3_UART_Init+0x4c>)
 8000f14:	f001 fb80 	bl	8002618 <HAL_UART_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000f1e:	f000 f86f 	bl	8001000 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200002e4 	.word	0x200002e4
 8000f2c:	40004800 	.word	0x40004800

08000f30 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_DMA_Init+0x38>)
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <MX_DMA_Init+0x38>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6153      	str	r3, [r2, #20]
 8000f42:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_DMA_Init+0x38>)
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2100      	movs	r1, #0
 8000f52:	200d      	movs	r0, #13
 8000f54:	f000 fb75 	bl	8001642 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f58:	200d      	movs	r0, #13
 8000f5a:	f000 fb8e 	bl	800167a <HAL_NVIC_EnableIRQ>

}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40021000 	.word	0x40021000

08000f6c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f80:	4b1d      	ldr	r3, [pc, #116]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	4a1c      	ldr	r2, [pc, #112]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000f86:	f043 0320 	orr.w	r3, r3, #32
 8000f8a:	6193      	str	r3, [r2, #24]
 8000f8c:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	f003 0320 	and.w	r3, r3, #32
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	4a16      	ldr	r2, [pc, #88]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000f9e:	f043 0304 	orr.w	r3, r3, #4
 8000fa2:	6193      	str	r3, [r2, #24]
 8000fa4:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	f003 0304 	and.w	r3, r3, #4
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	4a10      	ldr	r2, [pc, #64]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000fb6:	f043 0308 	orr.w	r3, r3, #8
 8000fba:	6193      	str	r3, [r2, #24]
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <MX_GPIO_Init+0x8c>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	f003 0308 	and.w	r3, r3, #8
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4,
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2113      	movs	r1, #19
 8000fcc:	480b      	ldr	r0, [pc, #44]	; (8000ffc <MX_GPIO_Init+0x90>)
 8000fce:	f000 fee1 	bl	8001d94 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4;
 8000fd2:	2313      	movs	r3, #19
 8000fd4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 0310 	add.w	r3, r7, #16
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_GPIO_Init+0x90>)
 8000fea:	f000 fd4f 	bl	8001a8c <HAL_GPIO_Init>

}
 8000fee:	bf00      	nop
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40010800 	.word	0x40010800

08001000 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001004:	b672      	cpsid	i
}
 8001006:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001008:	e7fe      	b.n	8001008 <Error_Handler+0x8>
	...

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001012:	4b15      	ldr	r3, [pc, #84]	; (8001068 <HAL_MspInit+0x5c>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	4a14      	ldr	r2, [pc, #80]	; (8001068 <HAL_MspInit+0x5c>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6193      	str	r3, [r2, #24]
 800101e:	4b12      	ldr	r3, [pc, #72]	; (8001068 <HAL_MspInit+0x5c>)
 8001020:	699b      	ldr	r3, [r3, #24]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102a:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <HAL_MspInit+0x5c>)
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	4a0e      	ldr	r2, [pc, #56]	; (8001068 <HAL_MspInit+0x5c>)
 8001030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001034:	61d3      	str	r3, [r2, #28]
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <HAL_MspInit+0x5c>)
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001042:	4b0a      	ldr	r3, [pc, #40]	; (800106c <HAL_MspInit+0x60>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	4a04      	ldr	r2, [pc, #16]	; (800106c <HAL_MspInit+0x60>)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr
 8001068:	40021000 	.word	0x40021000
 800106c:	40010000 	.word	0x40010000

08001070 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a2f      	ldr	r2, [pc, #188]	; (8001148 <HAL_UART_MspInit+0xd8>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d157      	bne.n	8001140 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001090:	4b2e      	ldr	r3, [pc, #184]	; (800114c <HAL_UART_MspInit+0xdc>)
 8001092:	69db      	ldr	r3, [r3, #28]
 8001094:	4a2d      	ldr	r2, [pc, #180]	; (800114c <HAL_UART_MspInit+0xdc>)
 8001096:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800109a:	61d3      	str	r3, [r2, #28]
 800109c:	4b2b      	ldr	r3, [pc, #172]	; (800114c <HAL_UART_MspInit+0xdc>)
 800109e:	69db      	ldr	r3, [r3, #28]
 80010a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a8:	4b28      	ldr	r3, [pc, #160]	; (800114c <HAL_UART_MspInit+0xdc>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a27      	ldr	r2, [pc, #156]	; (800114c <HAL_UART_MspInit+0xdc>)
 80010ae:	f043 0308 	orr.w	r3, r3, #8
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b25      	ldr	r3, [pc, #148]	; (800114c <HAL_UART_MspInit+0xdc>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80010c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c6:	2302      	movs	r3, #2
 80010c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ca:	2303      	movs	r3, #3
 80010cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	4619      	mov	r1, r3
 80010d4:	481e      	ldr	r0, [pc, #120]	; (8001150 <HAL_UART_MspInit+0xe0>)
 80010d6:	f000 fcd9 	bl	8001a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80010da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	4619      	mov	r1, r3
 80010ee:	4818      	ldr	r0, [pc, #96]	; (8001150 <HAL_UART_MspInit+0xe0>)
 80010f0:	f000 fccc 	bl	8001a8c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80010f4:	4b17      	ldr	r3, [pc, #92]	; (8001154 <HAL_UART_MspInit+0xe4>)
 80010f6:	4a18      	ldr	r2, [pc, #96]	; (8001158 <HAL_UART_MspInit+0xe8>)
 80010f8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010fa:	4b16      	ldr	r3, [pc, #88]	; (8001154 <HAL_UART_MspInit+0xe4>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001100:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_UART_MspInit+0xe4>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001106:	4b13      	ldr	r3, [pc, #76]	; (8001154 <HAL_UART_MspInit+0xe4>)
 8001108:	2280      	movs	r2, #128	; 0x80
 800110a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <HAL_UART_MspInit+0xe4>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <HAL_UART_MspInit+0xe4>)
 8001114:	2200      	movs	r2, #0
 8001116:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001118:	4b0e      	ldr	r3, [pc, #56]	; (8001154 <HAL_UART_MspInit+0xe4>)
 800111a:	2220      	movs	r2, #32
 800111c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800111e:	4b0d      	ldr	r3, [pc, #52]	; (8001154 <HAL_UART_MspInit+0xe4>)
 8001120:	2200      	movs	r2, #0
 8001122:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001124:	480b      	ldr	r0, [pc, #44]	; (8001154 <HAL_UART_MspInit+0xe4>)
 8001126:	f000 fac3 	bl	80016b0 <HAL_DMA_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001130:	f7ff ff66 	bl	8001000 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a07      	ldr	r2, [pc, #28]	; (8001154 <HAL_UART_MspInit+0xe4>)
 8001138:	63da      	str	r2, [r3, #60]	; 0x3c
 800113a:	4a06      	ldr	r2, [pc, #24]	; (8001154 <HAL_UART_MspInit+0xe4>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001140:	bf00      	nop
 8001142:	3720      	adds	r7, #32
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40004800 	.word	0x40004800
 800114c:	40021000 	.word	0x40021000
 8001150:	40010c00 	.word	0x40010c00
 8001154:	2000032c 	.word	0x2000032c
 8001158:	40020030 	.word	0x40020030

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001160:	e7fe      	b.n	8001160 <NMI_Handler+0x4>

08001162 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001166:	e7fe      	b.n	8001166 <HardFault_Handler+0x4>

08001168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800116c:	e7fe      	b.n	800116c <MemManage_Handler+0x4>

0800116e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001172:	e7fe      	b.n	8001172 <BusFault_Handler+0x4>

08001174 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001178:	e7fe      	b.n	8001178 <UsageFault_Handler+0x4>

0800117a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr

08001186 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr

0800119e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a2:	f000 f937 	bl	8001414 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80011b0:	4802      	ldr	r0, [pc, #8]	; (80011bc <DMA1_Channel3_IRQHandler+0x10>)
 80011b2:	f000 fb37 	bl	8001824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000032c 	.word	0x2000032c

080011c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
	return 1;
 80011c4:	2301      	movs	r3, #1
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <_kill>:

int _kill(int pid, int sig)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011d8:	f001 ffb0 	bl	800313c <__errno>
 80011dc:	4603      	mov	r3, r0
 80011de:	2216      	movs	r2, #22
 80011e0:	601a      	str	r2, [r3, #0]
	return -1;
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <_exit>:

void _exit (int status)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011f6:	f04f 31ff 	mov.w	r1, #4294967295
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffe7 	bl	80011ce <_kill>
	while (1) {}		/* Make sure we hang here */
 8001200:	e7fe      	b.n	8001200 <_exit+0x12>

08001202 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b086      	sub	sp, #24
 8001206:	af00      	add	r7, sp, #0
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	e00a      	b.n	800122a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001214:	f3af 8000 	nop.w
 8001218:	4601      	mov	r1, r0
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	1c5a      	adds	r2, r3, #1
 800121e:	60ba      	str	r2, [r7, #8]
 8001220:	b2ca      	uxtb	r2, r1
 8001222:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	3301      	adds	r3, #1
 8001228:	617b      	str	r3, [r7, #20]
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	429a      	cmp	r2, r3
 8001230:	dbf0      	blt.n	8001214 <_read+0x12>
	}

return len;
 8001232:	687b      	ldr	r3, [r7, #4]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	e009      	b.n	8001262 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	1c5a      	adds	r2, r3, #1
 8001252:	60ba      	str	r2, [r7, #8]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3301      	adds	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	429a      	cmp	r2, r3
 8001268:	dbf1      	blt.n	800124e <_write+0x12>
	}
	return len;
 800126a:	687b      	ldr	r3, [r7, #4]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <_close>:

int _close(int file)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	return -1;
 800127c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	bc80      	pop	{r7}
 8001288:	4770      	bx	lr

0800128a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800128a:	b480      	push	{r7}
 800128c:	b083      	sub	sp, #12
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800129a:	605a      	str	r2, [r3, #4]
	return 0;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <_isatty>:

int _isatty(int file)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	return 1;
 80012b0:	2301      	movs	r3, #1
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
	return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012dc:	4a14      	ldr	r2, [pc, #80]	; (8001330 <_sbrk+0x5c>)
 80012de:	4b15      	ldr	r3, [pc, #84]	; (8001334 <_sbrk+0x60>)
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e8:	4b13      	ldr	r3, [pc, #76]	; (8001338 <_sbrk+0x64>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d102      	bne.n	80012f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f0:	4b11      	ldr	r3, [pc, #68]	; (8001338 <_sbrk+0x64>)
 80012f2:	4a12      	ldr	r2, [pc, #72]	; (800133c <_sbrk+0x68>)
 80012f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f6:	4b10      	ldr	r3, [pc, #64]	; (8001338 <_sbrk+0x64>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	429a      	cmp	r2, r3
 8001302:	d207      	bcs.n	8001314 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001304:	f001 ff1a 	bl	800313c <__errno>
 8001308:	4603      	mov	r3, r0
 800130a:	220c      	movs	r2, #12
 800130c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800130e:	f04f 33ff 	mov.w	r3, #4294967295
 8001312:	e009      	b.n	8001328 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001314:	4b08      	ldr	r3, [pc, #32]	; (8001338 <_sbrk+0x64>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131a:	4b07      	ldr	r3, [pc, #28]	; (8001338 <_sbrk+0x64>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4413      	add	r3, r2
 8001322:	4a05      	ldr	r2, [pc, #20]	; (8001338 <_sbrk+0x64>)
 8001324:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001326:	68fb      	ldr	r3, [r7, #12]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20005000 	.word	0x20005000
 8001334:	00000400 	.word	0x00000400
 8001338:	20000380 	.word	0x20000380
 800133c:	20000398 	.word	0x20000398

08001340 <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001340:	480b      	ldr	r0, [pc, #44]	; (8001370 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001342:	490c      	ldr	r1, [pc, #48]	; (8001374 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001344:	4a0c      	ldr	r2, [pc, #48]	; (8001378 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001348:	e002      	b.n	8001350 <LoopCopyDataInit>

0800134a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800134c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800134e:	3304      	adds	r3, #4

08001350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001354:	d3f9      	bcc.n	800134a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001356:	4a09      	ldr	r2, [pc, #36]	; (800137c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001358:	4c09      	ldr	r4, [pc, #36]	; (8001380 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800135c:	e001      	b.n	8001362 <LoopFillZerobss>

0800135e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800135e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001360:	3204      	adds	r2, #4

08001362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001364:	d3fb      	bcc.n	800135e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001366:	f001 feef 	bl	8003148 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800136a:	f7ff fd59 	bl	8000e20 <main>
  bx lr
 800136e:	4770      	bx	lr
  ldr r0, =_sdata
 8001370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001374:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001378:	0800718c 	.word	0x0800718c
  ldr r2, =_sbss
 800137c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001380:	20000398 	.word	0x20000398

08001384 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001384:	e7fe      	b.n	8001384 <ADC1_2_IRQHandler>
	...

08001388 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <HAL_Init+0x28>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <HAL_Init+0x28>)
 8001392:	f043 0310 	orr.w	r3, r3, #16
 8001396:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001398:	2003      	movs	r0, #3
 800139a:	f000 f947 	bl	800162c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800139e:	200f      	movs	r0, #15
 80013a0:	f000 f808 	bl	80013b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a4:	f7ff fe32 	bl	800100c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a8:	2300      	movs	r3, #0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40022000 	.word	0x40022000

080013b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <HAL_InitTick+0x54>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <HAL_InitTick+0x58>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 f95f 	bl	8001696 <HAL_SYSTICK_Config>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e00e      	b.n	8001400 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b0f      	cmp	r3, #15
 80013e6:	d80a      	bhi.n	80013fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013e8:	2200      	movs	r2, #0
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	f04f 30ff 	mov.w	r0, #4294967295
 80013f0:	f000 f927 	bl	8001642 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013f4:	4a06      	ldr	r2, [pc, #24]	; (8001410 <HAL_InitTick+0x5c>)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013fa:	2300      	movs	r3, #0
 80013fc:	e000      	b.n	8001400 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000008 	.word	0x20000008
 800140c:	20000010 	.word	0x20000010
 8001410:	2000000c 	.word	0x2000000c

08001414 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <HAL_IncTick+0x1c>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	461a      	mov	r2, r3
 800141e:	4b05      	ldr	r3, [pc, #20]	; (8001434 <HAL_IncTick+0x20>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4413      	add	r3, r2
 8001424:	4a03      	ldr	r2, [pc, #12]	; (8001434 <HAL_IncTick+0x20>)
 8001426:	6013      	str	r3, [r2, #0]
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	20000010 	.word	0x20000010
 8001434:	20000384 	.word	0x20000384

08001438 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return uwTick;
 800143c:	4b02      	ldr	r3, [pc, #8]	; (8001448 <HAL_GetTick+0x10>)
 800143e:	681b      	ldr	r3, [r3, #0]
}
 8001440:	4618      	mov	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	20000384 	.word	0x20000384

0800144c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001454:	f7ff fff0 	bl	8001438 <HAL_GetTick>
 8001458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001464:	d005      	beq.n	8001472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <HAL_Delay+0x44>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4413      	add	r3, r2
 8001470:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001472:	bf00      	nop
 8001474:	f7ff ffe0 	bl	8001438 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	429a      	cmp	r2, r3
 8001482:	d8f7      	bhi.n	8001474 <HAL_Delay+0x28>
  {
  }
}
 8001484:	bf00      	nop
 8001486:	bf00      	nop
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000010 	.word	0x20000010

08001494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c6:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	60d3      	str	r3, [r2, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e0:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <__NVIC_GetPriorityGrouping+0x18>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	f003 0307 	and.w	r3, r3, #7
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db0b      	blt.n	8001522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	f003 021f 	and.w	r2, r3, #31
 8001510:	4906      	ldr	r1, [pc, #24]	; (800152c <__NVIC_EnableIRQ+0x34>)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	095b      	lsrs	r3, r3, #5
 8001518:	2001      	movs	r0, #1
 800151a:	fa00 f202 	lsl.w	r2, r0, r2
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	e000e100 	.word	0xe000e100

08001530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800153c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001540:	2b00      	cmp	r3, #0
 8001542:	db0a      	blt.n	800155a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	b2da      	uxtb	r2, r3
 8001548:	490c      	ldr	r1, [pc, #48]	; (800157c <__NVIC_SetPriority+0x4c>)
 800154a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154e:	0112      	lsls	r2, r2, #4
 8001550:	b2d2      	uxtb	r2, r2
 8001552:	440b      	add	r3, r1
 8001554:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001558:	e00a      	b.n	8001570 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4908      	ldr	r1, [pc, #32]	; (8001580 <__NVIC_SetPriority+0x50>)
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	f003 030f 	and.w	r3, r3, #15
 8001566:	3b04      	subs	r3, #4
 8001568:	0112      	lsls	r2, r2, #4
 800156a:	b2d2      	uxtb	r2, r2
 800156c:	440b      	add	r3, r1
 800156e:	761a      	strb	r2, [r3, #24]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000e100 	.word	0xe000e100
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	; 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	f1c3 0307 	rsb	r3, r3, #7
 800159e:	2b04      	cmp	r3, #4
 80015a0:	bf28      	it	cs
 80015a2:	2304      	movcs	r3, #4
 80015a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3304      	adds	r3, #4
 80015aa:	2b06      	cmp	r3, #6
 80015ac:	d902      	bls.n	80015b4 <NVIC_EncodePriority+0x30>
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3b03      	subs	r3, #3
 80015b2:	e000      	b.n	80015b6 <NVIC_EncodePriority+0x32>
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	f04f 32ff 	mov.w	r2, #4294967295
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43da      	mvns	r2, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	401a      	ands	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015cc:	f04f 31ff 	mov.w	r1, #4294967295
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	fa01 f303 	lsl.w	r3, r1, r3
 80015d6:	43d9      	mvns	r1, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	4313      	orrs	r3, r2
         );
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3724      	adds	r7, #36	; 0x24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr

080015e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015f8:	d301      	bcc.n	80015fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00f      	b.n	800161e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015fe:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <SysTick_Config+0x40>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001606:	210f      	movs	r1, #15
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f7ff ff90 	bl	8001530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <SysTick_Config+0x40>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001616:	4b04      	ldr	r3, [pc, #16]	; (8001628 <SysTick_Config+0x40>)
 8001618:	2207      	movs	r2, #7
 800161a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	e000e010 	.word	0xe000e010

0800162c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ff2d 	bl	8001494 <__NVIC_SetPriorityGrouping>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	4603      	mov	r3, r0
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001654:	f7ff ff42 	bl	80014dc <__NVIC_GetPriorityGrouping>
 8001658:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	6978      	ldr	r0, [r7, #20]
 8001660:	f7ff ff90 	bl	8001584 <NVIC_EncodePriority>
 8001664:	4602      	mov	r2, r0
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	4611      	mov	r1, r2
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff5f 	bl	8001530 <__NVIC_SetPriority>
}
 8001672:	bf00      	nop
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	4603      	mov	r3, r0
 8001682:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff35 	bl	80014f8 <__NVIC_EnableIRQ>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffa2 	bl	80015e8 <SysTick_Config>
 80016a4:	4603      	mov	r3, r0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
	...

080016b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e043      	b.n	800174e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b22      	ldr	r3, [pc, #136]	; (8001758 <HAL_DMA_Init+0xa8>)
 80016ce:	4413      	add	r3, r2
 80016d0:	4a22      	ldr	r2, [pc, #136]	; (800175c <HAL_DMA_Init+0xac>)
 80016d2:	fba2 2303 	umull	r2, r3, r2, r3
 80016d6:	091b      	lsrs	r3, r3, #4
 80016d8:	009a      	lsls	r2, r3, #2
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a1f      	ldr	r2, [pc, #124]	; (8001760 <HAL_DMA_Init+0xb0>)
 80016e2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2202      	movs	r2, #2
 80016e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80016fa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80016fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001708:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001714:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001720:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	4313      	orrs	r3, r2
 800172c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	bc80      	pop	{r7}
 8001756:	4770      	bx	lr
 8001758:	bffdfff8 	.word	0xbffdfff8
 800175c:	cccccccd 	.word	0xcccccccd
 8001760:	40020000 	.word	0x40020000

08001764 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f893 3020 	ldrb.w	r3, [r3, #32]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d101      	bne.n	8001784 <HAL_DMA_Start_IT+0x20>
 8001780:	2302      	movs	r3, #2
 8001782:	e04b      	b.n	800181c <HAL_DMA_Start_IT+0xb8>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b01      	cmp	r3, #1
 8001796:	d13a      	bne.n	800180e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2202      	movs	r2, #2
 800179c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2200      	movs	r2, #0
 80017a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f022 0201 	bic.w	r2, r2, #1
 80017b4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	68b9      	ldr	r1, [r7, #8]
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f000 f937 	bl	8001a30 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d008      	beq.n	80017dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f042 020e 	orr.w	r2, r2, #14
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	e00f      	b.n	80017fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0204 	bic.w	r2, r2, #4
 80017ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 020a 	orr.w	r2, r2, #10
 80017fa:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 0201 	orr.w	r2, r2, #1
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	e005      	b.n	800181a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001816:	2302      	movs	r3, #2
 8001818:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800181a:	7dfb      	ldrb	r3, [r7, #23]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001840:	2204      	movs	r2, #4
 8001842:	409a      	lsls	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4013      	ands	r3, r2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d04f      	beq.n	80018ec <HAL_DMA_IRQHandler+0xc8>
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	f003 0304 	and.w	r3, r3, #4
 8001852:	2b00      	cmp	r3, #0
 8001854:	d04a      	beq.n	80018ec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0320 	and.w	r3, r3, #32
 8001860:	2b00      	cmp	r3, #0
 8001862:	d107      	bne.n	8001874 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 0204 	bic.w	r2, r2, #4
 8001872:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a66      	ldr	r2, [pc, #408]	; (8001a14 <HAL_DMA_IRQHandler+0x1f0>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d029      	beq.n	80018d2 <HAL_DMA_IRQHandler+0xae>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a65      	ldr	r2, [pc, #404]	; (8001a18 <HAL_DMA_IRQHandler+0x1f4>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d022      	beq.n	80018ce <HAL_DMA_IRQHandler+0xaa>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a63      	ldr	r2, [pc, #396]	; (8001a1c <HAL_DMA_IRQHandler+0x1f8>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d01a      	beq.n	80018c8 <HAL_DMA_IRQHandler+0xa4>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a62      	ldr	r2, [pc, #392]	; (8001a20 <HAL_DMA_IRQHandler+0x1fc>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d012      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x9e>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a60      	ldr	r2, [pc, #384]	; (8001a24 <HAL_DMA_IRQHandler+0x200>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d00a      	beq.n	80018bc <HAL_DMA_IRQHandler+0x98>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a5f      	ldr	r2, [pc, #380]	; (8001a28 <HAL_DMA_IRQHandler+0x204>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d102      	bne.n	80018b6 <HAL_DMA_IRQHandler+0x92>
 80018b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018b4:	e00e      	b.n	80018d4 <HAL_DMA_IRQHandler+0xb0>
 80018b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80018ba:	e00b      	b.n	80018d4 <HAL_DMA_IRQHandler+0xb0>
 80018bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80018c0:	e008      	b.n	80018d4 <HAL_DMA_IRQHandler+0xb0>
 80018c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018c6:	e005      	b.n	80018d4 <HAL_DMA_IRQHandler+0xb0>
 80018c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018cc:	e002      	b.n	80018d4 <HAL_DMA_IRQHandler+0xb0>
 80018ce:	2340      	movs	r3, #64	; 0x40
 80018d0:	e000      	b.n	80018d4 <HAL_DMA_IRQHandler+0xb0>
 80018d2:	2304      	movs	r3, #4
 80018d4:	4a55      	ldr	r2, [pc, #340]	; (8001a2c <HAL_DMA_IRQHandler+0x208>)
 80018d6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f000 8094 	beq.w	8001a0a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80018ea:	e08e      	b.n	8001a0a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	2202      	movs	r2, #2
 80018f2:	409a      	lsls	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4013      	ands	r3, r2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d056      	beq.n	80019aa <HAL_DMA_IRQHandler+0x186>
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d051      	beq.n	80019aa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0320 	and.w	r3, r3, #32
 8001910:	2b00      	cmp	r3, #0
 8001912:	d10b      	bne.n	800192c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 020a 	bic.w	r2, r2, #10
 8001922:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a38      	ldr	r2, [pc, #224]	; (8001a14 <HAL_DMA_IRQHandler+0x1f0>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d029      	beq.n	800198a <HAL_DMA_IRQHandler+0x166>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a37      	ldr	r2, [pc, #220]	; (8001a18 <HAL_DMA_IRQHandler+0x1f4>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d022      	beq.n	8001986 <HAL_DMA_IRQHandler+0x162>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a35      	ldr	r2, [pc, #212]	; (8001a1c <HAL_DMA_IRQHandler+0x1f8>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d01a      	beq.n	8001980 <HAL_DMA_IRQHandler+0x15c>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a34      	ldr	r2, [pc, #208]	; (8001a20 <HAL_DMA_IRQHandler+0x1fc>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d012      	beq.n	800197a <HAL_DMA_IRQHandler+0x156>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a32      	ldr	r2, [pc, #200]	; (8001a24 <HAL_DMA_IRQHandler+0x200>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d00a      	beq.n	8001974 <HAL_DMA_IRQHandler+0x150>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a31      	ldr	r2, [pc, #196]	; (8001a28 <HAL_DMA_IRQHandler+0x204>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d102      	bne.n	800196e <HAL_DMA_IRQHandler+0x14a>
 8001968:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800196c:	e00e      	b.n	800198c <HAL_DMA_IRQHandler+0x168>
 800196e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001972:	e00b      	b.n	800198c <HAL_DMA_IRQHandler+0x168>
 8001974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001978:	e008      	b.n	800198c <HAL_DMA_IRQHandler+0x168>
 800197a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800197e:	e005      	b.n	800198c <HAL_DMA_IRQHandler+0x168>
 8001980:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001984:	e002      	b.n	800198c <HAL_DMA_IRQHandler+0x168>
 8001986:	2320      	movs	r3, #32
 8001988:	e000      	b.n	800198c <HAL_DMA_IRQHandler+0x168>
 800198a:	2302      	movs	r3, #2
 800198c:	4a27      	ldr	r2, [pc, #156]	; (8001a2c <HAL_DMA_IRQHandler+0x208>)
 800198e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199c:	2b00      	cmp	r3, #0
 800199e:	d034      	beq.n	8001a0a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019a8:	e02f      	b.n	8001a0a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	2208      	movs	r2, #8
 80019b0:	409a      	lsls	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d028      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x1e8>
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d023      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 020e 	bic.w	r2, r2, #14
 80019d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019dc:	2101      	movs	r1, #1
 80019de:	fa01 f202 	lsl.w	r2, r1, r2
 80019e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2201      	movs	r2, #1
 80019ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	4798      	blx	r3
    }
  }
  return;
 8001a0a:	bf00      	nop
 8001a0c:	bf00      	nop
}
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40020008 	.word	0x40020008
 8001a18:	4002001c 	.word	0x4002001c
 8001a1c:	40020030 	.word	0x40020030
 8001a20:	40020044 	.word	0x40020044
 8001a24:	40020058 	.word	0x40020058
 8001a28:	4002006c 	.word	0x4002006c
 8001a2c:	40020000 	.word	0x40020000

08001a30 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a46:	2101      	movs	r1, #1
 8001a48:	fa01 f202 	lsl.w	r2, r1, r2
 8001a4c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b10      	cmp	r3, #16
 8001a5c:	d108      	bne.n	8001a70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a6e:	e007      	b.n	8001a80 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68ba      	ldr	r2, [r7, #8]
 8001a76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	60da      	str	r2, [r3, #12]
}
 8001a80:	bf00      	nop
 8001a82:	3714      	adds	r7, #20
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
	...

08001a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b08b      	sub	sp, #44	; 0x2c
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a9e:	e169      	b.n	8001d74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	f040 8158 	bne.w	8001d6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	4a9a      	ldr	r2, [pc, #616]	; (8001d2c <HAL_GPIO_Init+0x2a0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d05e      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001ac8:	4a98      	ldr	r2, [pc, #608]	; (8001d2c <HAL_GPIO_Init+0x2a0>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d875      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001ace:	4a98      	ldr	r2, [pc, #608]	; (8001d30 <HAL_GPIO_Init+0x2a4>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d058      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001ad4:	4a96      	ldr	r2, [pc, #600]	; (8001d30 <HAL_GPIO_Init+0x2a4>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d86f      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001ada:	4a96      	ldr	r2, [pc, #600]	; (8001d34 <HAL_GPIO_Init+0x2a8>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d052      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001ae0:	4a94      	ldr	r2, [pc, #592]	; (8001d34 <HAL_GPIO_Init+0x2a8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d869      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001ae6:	4a94      	ldr	r2, [pc, #592]	; (8001d38 <HAL_GPIO_Init+0x2ac>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d04c      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001aec:	4a92      	ldr	r2, [pc, #584]	; (8001d38 <HAL_GPIO_Init+0x2ac>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d863      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001af2:	4a92      	ldr	r2, [pc, #584]	; (8001d3c <HAL_GPIO_Init+0x2b0>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d046      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
 8001af8:	4a90      	ldr	r2, [pc, #576]	; (8001d3c <HAL_GPIO_Init+0x2b0>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d85d      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001afe:	2b12      	cmp	r3, #18
 8001b00:	d82a      	bhi.n	8001b58 <HAL_GPIO_Init+0xcc>
 8001b02:	2b12      	cmp	r3, #18
 8001b04:	d859      	bhi.n	8001bba <HAL_GPIO_Init+0x12e>
 8001b06:	a201      	add	r2, pc, #4	; (adr r2, 8001b0c <HAL_GPIO_Init+0x80>)
 8001b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0c:	08001b87 	.word	0x08001b87
 8001b10:	08001b61 	.word	0x08001b61
 8001b14:	08001b73 	.word	0x08001b73
 8001b18:	08001bb5 	.word	0x08001bb5
 8001b1c:	08001bbb 	.word	0x08001bbb
 8001b20:	08001bbb 	.word	0x08001bbb
 8001b24:	08001bbb 	.word	0x08001bbb
 8001b28:	08001bbb 	.word	0x08001bbb
 8001b2c:	08001bbb 	.word	0x08001bbb
 8001b30:	08001bbb 	.word	0x08001bbb
 8001b34:	08001bbb 	.word	0x08001bbb
 8001b38:	08001bbb 	.word	0x08001bbb
 8001b3c:	08001bbb 	.word	0x08001bbb
 8001b40:	08001bbb 	.word	0x08001bbb
 8001b44:	08001bbb 	.word	0x08001bbb
 8001b48:	08001bbb 	.word	0x08001bbb
 8001b4c:	08001bbb 	.word	0x08001bbb
 8001b50:	08001b69 	.word	0x08001b69
 8001b54:	08001b7d 	.word	0x08001b7d
 8001b58:	4a79      	ldr	r2, [pc, #484]	; (8001d40 <HAL_GPIO_Init+0x2b4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d013      	beq.n	8001b86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b5e:	e02c      	b.n	8001bba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	623b      	str	r3, [r7, #32]
          break;
 8001b66:	e029      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	623b      	str	r3, [r7, #32]
          break;
 8001b70:	e024      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	3308      	adds	r3, #8
 8001b78:	623b      	str	r3, [r7, #32]
          break;
 8001b7a:	e01f      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	330c      	adds	r3, #12
 8001b82:	623b      	str	r3, [r7, #32]
          break;
 8001b84:	e01a      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d102      	bne.n	8001b94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	623b      	str	r3, [r7, #32]
          break;
 8001b92:	e013      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d105      	bne.n	8001ba8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	611a      	str	r2, [r3, #16]
          break;
 8001ba6:	e009      	b.n	8001bbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ba8:	2308      	movs	r3, #8
 8001baa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69fa      	ldr	r2, [r7, #28]
 8001bb0:	615a      	str	r2, [r3, #20]
          break;
 8001bb2:	e003      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
          break;
 8001bb8:	e000      	b.n	8001bbc <HAL_GPIO_Init+0x130>
          break;
 8001bba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	2bff      	cmp	r3, #255	; 0xff
 8001bc0:	d801      	bhi.n	8001bc6 <HAL_GPIO_Init+0x13a>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	e001      	b.n	8001bca <HAL_GPIO_Init+0x13e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	2bff      	cmp	r3, #255	; 0xff
 8001bd0:	d802      	bhi.n	8001bd8 <HAL_GPIO_Init+0x14c>
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	e002      	b.n	8001bde <HAL_GPIO_Init+0x152>
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bda:	3b08      	subs	r3, #8
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	210f      	movs	r1, #15
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	401a      	ands	r2, r3
 8001bf0:	6a39      	ldr	r1, [r7, #32]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80b1 	beq.w	8001d6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0c:	4b4d      	ldr	r3, [pc, #308]	; (8001d44 <HAL_GPIO_Init+0x2b8>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	4a4c      	ldr	r2, [pc, #304]	; (8001d44 <HAL_GPIO_Init+0x2b8>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6193      	str	r3, [r2, #24]
 8001c18:	4b4a      	ldr	r3, [pc, #296]	; (8001d44 <HAL_GPIO_Init+0x2b8>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c24:	4a48      	ldr	r2, [pc, #288]	; (8001d48 <HAL_GPIO_Init+0x2bc>)
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	4013      	ands	r3, r2
 8001c46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a40      	ldr	r2, [pc, #256]	; (8001d4c <HAL_GPIO_Init+0x2c0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d013      	beq.n	8001c78 <HAL_GPIO_Init+0x1ec>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a3f      	ldr	r2, [pc, #252]	; (8001d50 <HAL_GPIO_Init+0x2c4>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d00d      	beq.n	8001c74 <HAL_GPIO_Init+0x1e8>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a3e      	ldr	r2, [pc, #248]	; (8001d54 <HAL_GPIO_Init+0x2c8>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d007      	beq.n	8001c70 <HAL_GPIO_Init+0x1e4>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a3d      	ldr	r2, [pc, #244]	; (8001d58 <HAL_GPIO_Init+0x2cc>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_GPIO_Init+0x1e0>
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e006      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c6c:	2304      	movs	r3, #4
 8001c6e:	e004      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e002      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c74:	2301      	movs	r3, #1
 8001c76:	e000      	b.n	8001c7a <HAL_GPIO_Init+0x1ee>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c7c:	f002 0203 	and.w	r2, r2, #3
 8001c80:	0092      	lsls	r2, r2, #2
 8001c82:	4093      	lsls	r3, r2
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c8a:	492f      	ldr	r1, [pc, #188]	; (8001d48 <HAL_GPIO_Init+0x2bc>)
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	089b      	lsrs	r3, r3, #2
 8001c90:	3302      	adds	r3, #2
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d006      	beq.n	8001cb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ca4:	4b2d      	ldr	r3, [pc, #180]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	492c      	ldr	r1, [pc, #176]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	608b      	str	r3, [r1, #8]
 8001cb0:	e006      	b.n	8001cc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cb2:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	4928      	ldr	r1, [pc, #160]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d006      	beq.n	8001cda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ccc:	4b23      	ldr	r3, [pc, #140]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cce:	68da      	ldr	r2, [r3, #12]
 8001cd0:	4922      	ldr	r1, [pc, #136]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	60cb      	str	r3, [r1, #12]
 8001cd8:	e006      	b.n	8001ce8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cda:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cdc:	68da      	ldr	r2, [r3, #12]
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	491e      	ldr	r1, [pc, #120]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d006      	beq.n	8001d02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cf4:	4b19      	ldr	r3, [pc, #100]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	4918      	ldr	r1, [pc, #96]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	604b      	str	r3, [r1, #4]
 8001d00:	e006      	b.n	8001d10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d02:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	4914      	ldr	r1, [pc, #80]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d021      	beq.n	8001d60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	490e      	ldr	r1, [pc, #56]	; (8001d5c <HAL_GPIO_Init+0x2d0>)
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]
 8001d28:	e021      	b.n	8001d6e <HAL_GPIO_Init+0x2e2>
 8001d2a:	bf00      	nop
 8001d2c:	10320000 	.word	0x10320000
 8001d30:	10310000 	.word	0x10310000
 8001d34:	10220000 	.word	0x10220000
 8001d38:	10210000 	.word	0x10210000
 8001d3c:	10120000 	.word	0x10120000
 8001d40:	10110000 	.word	0x10110000
 8001d44:	40021000 	.word	0x40021000
 8001d48:	40010000 	.word	0x40010000
 8001d4c:	40010800 	.word	0x40010800
 8001d50:	40010c00 	.word	0x40010c00
 8001d54:	40011000 	.word	0x40011000
 8001d58:	40011400 	.word	0x40011400
 8001d5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d60:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <HAL_GPIO_Init+0x304>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	43db      	mvns	r3, r3
 8001d68:	4909      	ldr	r1, [pc, #36]	; (8001d90 <HAL_GPIO_Init+0x304>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d70:	3301      	adds	r3, #1
 8001d72:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f47f ae8e 	bne.w	8001aa0 <HAL_GPIO_Init+0x14>
  }
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	372c      	adds	r7, #44	; 0x2c
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr
 8001d90:	40010400 	.word	0x40010400

08001d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	807b      	strh	r3, [r7, #2]
 8001da0:	4613      	mov	r3, r2
 8001da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001da4:	787b      	ldrb	r3, [r7, #1]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001daa:	887a      	ldrh	r2, [r7, #2]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001db0:	e003      	b.n	8001dba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001db2:	887b      	ldrh	r3, [r7, #2]
 8001db4:	041a      	lsls	r2, r3, #16
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	611a      	str	r2, [r3, #16]
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dd6:	887a      	ldrh	r2, [r7, #2]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	041a      	lsls	r2, r3, #16
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	43d9      	mvns	r1, r3
 8001de2:	887b      	ldrh	r3, [r7, #2]
 8001de4:	400b      	ands	r3, r1
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	611a      	str	r2, [r3, #16]
}
 8001dec:	bf00      	nop
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr
	...

08001df8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e272      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 8087 	beq.w	8001f26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e18:	4b92      	ldr	r3, [pc, #584]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f003 030c 	and.w	r3, r3, #12
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d00c      	beq.n	8001e3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e24:	4b8f      	ldr	r3, [pc, #572]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 030c 	and.w	r3, r3, #12
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d112      	bne.n	8001e56 <HAL_RCC_OscConfig+0x5e>
 8001e30:	4b8c      	ldr	r3, [pc, #560]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e3c:	d10b      	bne.n	8001e56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3e:	4b89      	ldr	r3, [pc, #548]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d06c      	beq.n	8001f24 <HAL_RCC_OscConfig+0x12c>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d168      	bne.n	8001f24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e24c      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e5e:	d106      	bne.n	8001e6e <HAL_RCC_OscConfig+0x76>
 8001e60:	4b80      	ldr	r3, [pc, #512]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a7f      	ldr	r2, [pc, #508]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e6a:	6013      	str	r3, [r2, #0]
 8001e6c:	e02e      	b.n	8001ecc <HAL_RCC_OscConfig+0xd4>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10c      	bne.n	8001e90 <HAL_RCC_OscConfig+0x98>
 8001e76:	4b7b      	ldr	r3, [pc, #492]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a7a      	ldr	r2, [pc, #488]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	4b78      	ldr	r3, [pc, #480]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a77      	ldr	r2, [pc, #476]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e8c:	6013      	str	r3, [r2, #0]
 8001e8e:	e01d      	b.n	8001ecc <HAL_RCC_OscConfig+0xd4>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e98:	d10c      	bne.n	8001eb4 <HAL_RCC_OscConfig+0xbc>
 8001e9a:	4b72      	ldr	r3, [pc, #456]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a71      	ldr	r2, [pc, #452]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	4b6f      	ldr	r3, [pc, #444]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a6e      	ldr	r2, [pc, #440]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb0:	6013      	str	r3, [r2, #0]
 8001eb2:	e00b      	b.n	8001ecc <HAL_RCC_OscConfig+0xd4>
 8001eb4:	4b6b      	ldr	r3, [pc, #428]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a6a      	ldr	r2, [pc, #424]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001eba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	4b68      	ldr	r3, [pc, #416]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a67      	ldr	r2, [pc, #412]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d013      	beq.n	8001efc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7ff fab0 	bl	8001438 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001edc:	f7ff faac 	bl	8001438 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b64      	cmp	r3, #100	; 0x64
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e200      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eee:	4b5d      	ldr	r3, [pc, #372]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0xe4>
 8001efa:	e014      	b.n	8001f26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efc:	f7ff fa9c 	bl	8001438 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f04:	f7ff fa98 	bl	8001438 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b64      	cmp	r3, #100	; 0x64
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e1ec      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f16:	4b53      	ldr	r3, [pc, #332]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f0      	bne.n	8001f04 <HAL_RCC_OscConfig+0x10c>
 8001f22:	e000      	b.n	8001f26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d063      	beq.n	8001ffa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f32:	4b4c      	ldr	r3, [pc, #304]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f003 030c 	and.w	r3, r3, #12
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00b      	beq.n	8001f56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f3e:	4b49      	ldr	r3, [pc, #292]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f003 030c 	and.w	r3, r3, #12
 8001f46:	2b08      	cmp	r3, #8
 8001f48:	d11c      	bne.n	8001f84 <HAL_RCC_OscConfig+0x18c>
 8001f4a:	4b46      	ldr	r3, [pc, #280]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d116      	bne.n	8001f84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f56:	4b43      	ldr	r3, [pc, #268]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <HAL_RCC_OscConfig+0x176>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d001      	beq.n	8001f6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e1c0      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f6e:	4b3d      	ldr	r3, [pc, #244]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4939      	ldr	r1, [pc, #228]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f82:	e03a      	b.n	8001ffa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d020      	beq.n	8001fce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f8c:	4b36      	ldr	r3, [pc, #216]	; (8002068 <HAL_RCC_OscConfig+0x270>)
 8001f8e:	2201      	movs	r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f92:	f7ff fa51 	bl	8001438 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9a:	f7ff fa4d 	bl	8001438 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e1a1      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fac:	4b2d      	ldr	r3, [pc, #180]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0f0      	beq.n	8001f9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb8:	4b2a      	ldr	r3, [pc, #168]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	4927      	ldr	r1, [pc, #156]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	600b      	str	r3, [r1, #0]
 8001fcc:	e015      	b.n	8001ffa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fce:	4b26      	ldr	r3, [pc, #152]	; (8002068 <HAL_RCC_OscConfig+0x270>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd4:	f7ff fa30 	bl	8001438 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fdc:	f7ff fa2c 	bl	8001438 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e180      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fee:	4b1d      	ldr	r3, [pc, #116]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1f0      	bne.n	8001fdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	2b00      	cmp	r3, #0
 8002004:	d03a      	beq.n	800207c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	699b      	ldr	r3, [r3, #24]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d019      	beq.n	8002042 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800200e:	4b17      	ldr	r3, [pc, #92]	; (800206c <HAL_RCC_OscConfig+0x274>)
 8002010:	2201      	movs	r2, #1
 8002012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002014:	f7ff fa10 	bl	8001438 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800201c:	f7ff fa0c 	bl	8001438 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e160      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800202e:	4b0d      	ldr	r3, [pc, #52]	; (8002064 <HAL_RCC_OscConfig+0x26c>)
 8002030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800203a:	2001      	movs	r0, #1
 800203c:	f000 face 	bl	80025dc <RCC_Delay>
 8002040:	e01c      	b.n	800207c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002042:	4b0a      	ldr	r3, [pc, #40]	; (800206c <HAL_RCC_OscConfig+0x274>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002048:	f7ff f9f6 	bl	8001438 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800204e:	e00f      	b.n	8002070 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002050:	f7ff f9f2 	bl	8001438 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d908      	bls.n	8002070 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e146      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	42420000 	.word	0x42420000
 800206c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002070:	4b92      	ldr	r3, [pc, #584]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1e9      	bne.n	8002050 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 80a6 	beq.w	80021d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800208e:	4b8b      	ldr	r3, [pc, #556]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10d      	bne.n	80020b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800209a:	4b88      	ldr	r3, [pc, #544]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	4a87      	ldr	r2, [pc, #540]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80020a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020a4:	61d3      	str	r3, [r2, #28]
 80020a6:	4b85      	ldr	r3, [pc, #532]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020b2:	2301      	movs	r3, #1
 80020b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b6:	4b82      	ldr	r3, [pc, #520]	; (80022c0 <HAL_RCC_OscConfig+0x4c8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d118      	bne.n	80020f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020c2:	4b7f      	ldr	r3, [pc, #508]	; (80022c0 <HAL_RCC_OscConfig+0x4c8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a7e      	ldr	r2, [pc, #504]	; (80022c0 <HAL_RCC_OscConfig+0x4c8>)
 80020c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ce:	f7ff f9b3 	bl	8001438 <HAL_GetTick>
 80020d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d4:	e008      	b.n	80020e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d6:	f7ff f9af 	bl	8001438 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	2b64      	cmp	r3, #100	; 0x64
 80020e2:	d901      	bls.n	80020e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e103      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e8:	4b75      	ldr	r3, [pc, #468]	; (80022c0 <HAL_RCC_OscConfig+0x4c8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d0f0      	beq.n	80020d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d106      	bne.n	800210a <HAL_RCC_OscConfig+0x312>
 80020fc:	4b6f      	ldr	r3, [pc, #444]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	4a6e      	ldr	r2, [pc, #440]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6213      	str	r3, [r2, #32]
 8002108:	e02d      	b.n	8002166 <HAL_RCC_OscConfig+0x36e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10c      	bne.n	800212c <HAL_RCC_OscConfig+0x334>
 8002112:	4b6a      	ldr	r3, [pc, #424]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4a69      	ldr	r2, [pc, #420]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002118:	f023 0301 	bic.w	r3, r3, #1
 800211c:	6213      	str	r3, [r2, #32]
 800211e:	4b67      	ldr	r3, [pc, #412]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	4a66      	ldr	r2, [pc, #408]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002124:	f023 0304 	bic.w	r3, r3, #4
 8002128:	6213      	str	r3, [r2, #32]
 800212a:	e01c      	b.n	8002166 <HAL_RCC_OscConfig+0x36e>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	2b05      	cmp	r3, #5
 8002132:	d10c      	bne.n	800214e <HAL_RCC_OscConfig+0x356>
 8002134:	4b61      	ldr	r3, [pc, #388]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	4a60      	ldr	r2, [pc, #384]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 800213a:	f043 0304 	orr.w	r3, r3, #4
 800213e:	6213      	str	r3, [r2, #32]
 8002140:	4b5e      	ldr	r3, [pc, #376]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	4a5d      	ldr	r2, [pc, #372]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	6213      	str	r3, [r2, #32]
 800214c:	e00b      	b.n	8002166 <HAL_RCC_OscConfig+0x36e>
 800214e:	4b5b      	ldr	r3, [pc, #364]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	4a5a      	ldr	r2, [pc, #360]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002154:	f023 0301 	bic.w	r3, r3, #1
 8002158:	6213      	str	r3, [r2, #32]
 800215a:	4b58      	ldr	r3, [pc, #352]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	4a57      	ldr	r2, [pc, #348]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002160:	f023 0304 	bic.w	r3, r3, #4
 8002164:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d015      	beq.n	800219a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216e:	f7ff f963 	bl	8001438 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002174:	e00a      	b.n	800218c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002176:	f7ff f95f 	bl	8001438 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	f241 3288 	movw	r2, #5000	; 0x1388
 8002184:	4293      	cmp	r3, r2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e0b1      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218c:	4b4b      	ldr	r3, [pc, #300]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0ee      	beq.n	8002176 <HAL_RCC_OscConfig+0x37e>
 8002198:	e014      	b.n	80021c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219a:	f7ff f94d 	bl	8001438 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a0:	e00a      	b.n	80021b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a2:	f7ff f949 	bl	8001438 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e09b      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b8:	4b40      	ldr	r3, [pc, #256]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	f003 0302 	and.w	r3, r3, #2
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1ee      	bne.n	80021a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021c4:	7dfb      	ldrb	r3, [r7, #23]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d105      	bne.n	80021d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ca:	4b3c      	ldr	r3, [pc, #240]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	4a3b      	ldr	r2, [pc, #236]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80021d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f000 8087 	beq.w	80022ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e0:	4b36      	ldr	r3, [pc, #216]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 030c 	and.w	r3, r3, #12
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d061      	beq.n	80022b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d146      	bne.n	8002282 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f4:	4b33      	ldr	r3, [pc, #204]	; (80022c4 <HAL_RCC_OscConfig+0x4cc>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fa:	f7ff f91d 	bl	8001438 <HAL_GetTick>
 80021fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002200:	e008      	b.n	8002214 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002202:	f7ff f919 	bl	8001438 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b02      	cmp	r3, #2
 800220e:	d901      	bls.n	8002214 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e06d      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002214:	4b29      	ldr	r3, [pc, #164]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1f0      	bne.n	8002202 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002228:	d108      	bne.n	800223c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800222a:	4b24      	ldr	r3, [pc, #144]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	4921      	ldr	r1, [pc, #132]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800223c:	4b1f      	ldr	r3, [pc, #124]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a19      	ldr	r1, [r3, #32]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224c:	430b      	orrs	r3, r1
 800224e:	491b      	ldr	r1, [pc, #108]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002250:	4313      	orrs	r3, r2
 8002252:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002254:	4b1b      	ldr	r3, [pc, #108]	; (80022c4 <HAL_RCC_OscConfig+0x4cc>)
 8002256:	2201      	movs	r2, #1
 8002258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225a:	f7ff f8ed 	bl	8001438 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002262:	f7ff f8e9 	bl	8001438 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e03d      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0f0      	beq.n	8002262 <HAL_RCC_OscConfig+0x46a>
 8002280:	e035      	b.n	80022ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002282:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <HAL_RCC_OscConfig+0x4cc>)
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002288:	f7ff f8d6 	bl	8001438 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002290:	f7ff f8d2 	bl	8001438 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e026      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a2:	4b06      	ldr	r3, [pc, #24]	; (80022bc <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x498>
 80022ae:	e01e      	b.n	80022ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d107      	bne.n	80022c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e019      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40007000 	.word	0x40007000
 80022c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022c8:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <HAL_RCC_OscConfig+0x500>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d001      	beq.n	80022ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e000      	b.n	80022f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40021000 	.word	0x40021000

080022fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0d0      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002310:	4b6a      	ldr	r3, [pc, #424]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0307 	and.w	r3, r3, #7
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d910      	bls.n	8002340 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231e:	4b67      	ldr	r3, [pc, #412]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f023 0207 	bic.w	r2, r3, #7
 8002326:	4965      	ldr	r1, [pc, #404]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	4313      	orrs	r3, r2
 800232c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800232e:	4b63      	ldr	r3, [pc, #396]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	d001      	beq.n	8002340 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0b8      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d020      	beq.n	800238e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d005      	beq.n	8002364 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002358:	4b59      	ldr	r3, [pc, #356]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4a58      	ldr	r2, [pc, #352]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002362:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002370:	4b53      	ldr	r3, [pc, #332]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	4a52      	ldr	r2, [pc, #328]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800237a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800237c:	4b50      	ldr	r3, [pc, #320]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	494d      	ldr	r1, [pc, #308]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800238a:	4313      	orrs	r3, r2
 800238c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b00      	cmp	r3, #0
 8002398:	d040      	beq.n	800241c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d107      	bne.n	80023b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	4b47      	ldr	r3, [pc, #284]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d115      	bne.n	80023da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e07f      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ba:	4b41      	ldr	r3, [pc, #260]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e073      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ca:	4b3d      	ldr	r3, [pc, #244]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e06b      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023da:	4b39      	ldr	r3, [pc, #228]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f023 0203 	bic.w	r2, r3, #3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	4936      	ldr	r1, [pc, #216]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023ec:	f7ff f824 	bl	8001438 <HAL_GetTick>
 80023f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f2:	e00a      	b.n	800240a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f4:	f7ff f820 	bl	8001438 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002402:	4293      	cmp	r3, r2
 8002404:	d901      	bls.n	800240a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e053      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240a:	4b2d      	ldr	r3, [pc, #180]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 020c 	and.w	r2, r3, #12
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	429a      	cmp	r2, r3
 800241a:	d1eb      	bne.n	80023f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800241c:	4b27      	ldr	r3, [pc, #156]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0307 	and.w	r3, r3, #7
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d210      	bcs.n	800244c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242a:	4b24      	ldr	r3, [pc, #144]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 0207 	bic.w	r2, r3, #7
 8002432:	4922      	ldr	r1, [pc, #136]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800243a:	4b20      	ldr	r3, [pc, #128]	; (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d001      	beq.n	800244c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e032      	b.n	80024b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b00      	cmp	r3, #0
 8002456:	d008      	beq.n	800246a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	4916      	ldr	r1, [pc, #88]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	4313      	orrs	r3, r2
 8002468:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0308 	and.w	r3, r3, #8
 8002472:	2b00      	cmp	r3, #0
 8002474:	d009      	beq.n	800248a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002476:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	490e      	ldr	r1, [pc, #56]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	4313      	orrs	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800248a:	f000 f821 	bl	80024d0 <HAL_RCC_GetSysClockFreq>
 800248e:	4602      	mov	r2, r0
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	091b      	lsrs	r3, r3, #4
 8002496:	f003 030f 	and.w	r3, r3, #15
 800249a:	490a      	ldr	r1, [pc, #40]	; (80024c4 <HAL_RCC_ClockConfig+0x1c8>)
 800249c:	5ccb      	ldrb	r3, [r1, r3]
 800249e:	fa22 f303 	lsr.w	r3, r2, r3
 80024a2:	4a09      	ldr	r2, [pc, #36]	; (80024c8 <HAL_RCC_ClockConfig+0x1cc>)
 80024a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024a6:	4b09      	ldr	r3, [pc, #36]	; (80024cc <HAL_RCC_ClockConfig+0x1d0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe ff82 	bl	80013b4 <HAL_InitTick>

  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40022000 	.word	0x40022000
 80024c0:	40021000 	.word	0x40021000
 80024c4:	08006d24 	.word	0x08006d24
 80024c8:	20000008 	.word	0x20000008
 80024cc:	2000000c 	.word	0x2000000c

080024d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b087      	sub	sp, #28
 80024d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	2300      	movs	r3, #0
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	2300      	movs	r3, #0
 80024e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024e6:	2300      	movs	r3, #0
 80024e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024ea:	4b1e      	ldr	r3, [pc, #120]	; (8002564 <HAL_RCC_GetSysClockFreq+0x94>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f003 030c 	and.w	r3, r3, #12
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d002      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0x30>
 80024fa:	2b08      	cmp	r3, #8
 80024fc:	d003      	beq.n	8002506 <HAL_RCC_GetSysClockFreq+0x36>
 80024fe:	e027      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002500:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HAL_RCC_GetSysClockFreq+0x98>)
 8002502:	613b      	str	r3, [r7, #16]
      break;
 8002504:	e027      	b.n	8002556 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	0c9b      	lsrs	r3, r3, #18
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	4a17      	ldr	r2, [pc, #92]	; (800256c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002510:	5cd3      	ldrb	r3, [r2, r3]
 8002512:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d010      	beq.n	8002540 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <HAL_RCC_GetSysClockFreq+0x94>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	0c5b      	lsrs	r3, r3, #17
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	4a11      	ldr	r2, [pc, #68]	; (8002570 <HAL_RCC_GetSysClockFreq+0xa0>)
 800252a:	5cd3      	ldrb	r3, [r2, r3]
 800252c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a0d      	ldr	r2, [pc, #52]	; (8002568 <HAL_RCC_GetSysClockFreq+0x98>)
 8002532:	fb03 f202 	mul.w	r2, r3, r2
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	fbb2 f3f3 	udiv	r3, r2, r3
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	e004      	b.n	800254a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a0c      	ldr	r2, [pc, #48]	; (8002574 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002544:	fb02 f303 	mul.w	r3, r2, r3
 8002548:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	613b      	str	r3, [r7, #16]
      break;
 800254e:	e002      	b.n	8002556 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002550:	4b05      	ldr	r3, [pc, #20]	; (8002568 <HAL_RCC_GetSysClockFreq+0x98>)
 8002552:	613b      	str	r3, [r7, #16]
      break;
 8002554:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002556:	693b      	ldr	r3, [r7, #16]
}
 8002558:	4618      	mov	r0, r3
 800255a:	371c      	adds	r7, #28
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40021000 	.word	0x40021000
 8002568:	007a1200 	.word	0x007a1200
 800256c:	08006d3c 	.word	0x08006d3c
 8002570:	08006d4c 	.word	0x08006d4c
 8002574:	003d0900 	.word	0x003d0900

08002578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800257c:	4b02      	ldr	r3, [pc, #8]	; (8002588 <HAL_RCC_GetHCLKFreq+0x10>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	20000008 	.word	0x20000008

0800258c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002590:	f7ff fff2 	bl	8002578 <HAL_RCC_GetHCLKFreq>
 8002594:	4602      	mov	r2, r0
 8002596:	4b05      	ldr	r3, [pc, #20]	; (80025ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	0a1b      	lsrs	r3, r3, #8
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	4903      	ldr	r1, [pc, #12]	; (80025b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025a2:	5ccb      	ldrb	r3, [r1, r3]
 80025a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40021000 	.word	0x40021000
 80025b0:	08006d34 	.word	0x08006d34

080025b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025b8:	f7ff ffde 	bl	8002578 <HAL_RCC_GetHCLKFreq>
 80025bc:	4602      	mov	r2, r0
 80025be:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	0adb      	lsrs	r3, r3, #11
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	4903      	ldr	r1, [pc, #12]	; (80025d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ca:	5ccb      	ldrb	r3, [r1, r3]
 80025cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40021000 	.word	0x40021000
 80025d8:	08006d34 	.word	0x08006d34

080025dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025e4:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <RCC_Delay+0x34>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a0a      	ldr	r2, [pc, #40]	; (8002614 <RCC_Delay+0x38>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	0a5b      	lsrs	r3, r3, #9
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	fb02 f303 	mul.w	r3, r2, r3
 80025f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025f8:	bf00      	nop
  }
  while (Delay --);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1e5a      	subs	r2, r3, #1
 80025fe:	60fa      	str	r2, [r7, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f9      	bne.n	80025f8 <RCC_Delay+0x1c>
}
 8002604:	bf00      	nop
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	bc80      	pop	{r7}
 800260e:	4770      	bx	lr
 8002610:	20000008 	.word	0x20000008
 8002614:	10624dd3 	.word	0x10624dd3

08002618 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e042      	b.n	80026b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d106      	bne.n	8002644 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7fe fd16 	bl	8001070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2224      	movs	r2, #36	; 0x24
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800265a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 fcdf 	bl	8003020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	691a      	ldr	r2, [r3, #16]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	695a      	ldr	r2, [r3, #20]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002680:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002690:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2220      	movs	r2, #32
 80026a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	; 0x28
 80026bc:	af02      	add	r7, sp, #8
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	603b      	str	r3, [r7, #0]
 80026c4:	4613      	mov	r3, r2
 80026c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d16d      	bne.n	80027b4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d002      	beq.n	80026e4 <HAL_UART_Transmit+0x2c>
 80026de:	88fb      	ldrh	r3, [r7, #6]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e066      	b.n	80027b6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2221      	movs	r2, #33	; 0x21
 80026f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026f6:	f7fe fe9f 	bl	8001438 <HAL_GetTick>
 80026fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	88fa      	ldrh	r2, [r7, #6]
 8002700:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	88fa      	ldrh	r2, [r7, #6]
 8002706:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002710:	d108      	bne.n	8002724 <HAL_UART_Transmit+0x6c>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d104      	bne.n	8002724 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800271a:	2300      	movs	r3, #0
 800271c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	61bb      	str	r3, [r7, #24]
 8002722:	e003      	b.n	800272c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002728:	2300      	movs	r3, #0
 800272a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800272c:	e02a      	b.n	8002784 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	2200      	movs	r2, #0
 8002736:	2180      	movs	r1, #128	; 0x80
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f000 fadf 	bl	8002cfc <UART_WaitOnFlagUntilTimeout>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e036      	b.n	80027b6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10b      	bne.n	8002766 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800275c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	3302      	adds	r3, #2
 8002762:	61bb      	str	r3, [r7, #24]
 8002764:	e007      	b.n	8002776 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	781a      	ldrb	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	3301      	adds	r3, #1
 8002774:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800277a:	b29b      	uxth	r3, r3
 800277c:	3b01      	subs	r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002788:	b29b      	uxth	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1cf      	bne.n	800272e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	2200      	movs	r2, #0
 8002796:	2140      	movs	r1, #64	; 0x40
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f000 faaf 	bl	8002cfc <UART_WaitOnFlagUntilTimeout>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e006      	b.n	80027b6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	e000      	b.n	80027b6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80027b4:	2302      	movs	r3, #2
  }
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3720      	adds	r7, #32
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 80027be:	b480      	push	{r7}
 80027c0:	b09d      	sub	sp, #116	; 0x74
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	66fb      	str	r3, [r7, #108]	; 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695b      	ldr	r3, [r3, #20]
 80027d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	bf14      	ite	ne
 80027d8:	2301      	movne	r3, #1
 80027da:	2300      	moveq	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b21      	cmp	r3, #33	; 0x21
 80027ea:	d11c      	bne.n	8002826 <HAL_UART_DMAPause+0x68>
 80027ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d019      	beq.n	8002826 <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	3314      	adds	r3, #20
 80027f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027fc:	e853 3f00 	ldrex	r3, [r3]
 8002800:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002804:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002808:	66bb      	str	r3, [r7, #104]	; 0x68
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	3314      	adds	r3, #20
 8002810:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002812:	65ba      	str	r2, [r7, #88]	; 0x58
 8002814:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002816:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002818:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800281a:	e841 2300 	strex	r3, r2, [r1]
 800281e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002820:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1e5      	bne.n	80027f2 <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002830:	2b00      	cmp	r3, #0
 8002832:	bf14      	ite	ne
 8002834:	2301      	movne	r3, #1
 8002836:	2300      	moveq	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002842:	b2db      	uxtb	r3, r3
 8002844:	2b22      	cmp	r3, #34	; 0x22
 8002846:	d150      	bne.n	80028ea <HAL_UART_DMAPause+0x12c>
 8002848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800284a:	2b00      	cmp	r3, #0
 800284c:	d04d      	beq.n	80028ea <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	330c      	adds	r3, #12
 8002854:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002858:	e853 3f00 	ldrex	r3, [r3]
 800285c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800285e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002860:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002864:	667b      	str	r3, [r7, #100]	; 0x64
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	330c      	adds	r3, #12
 800286c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800286e:	647a      	str	r2, [r7, #68]	; 0x44
 8002870:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002872:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002874:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002876:	e841 2300 	strex	r3, r2, [r1]
 800287a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800287c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1e5      	bne.n	800284e <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3314      	adds	r3, #20
 8002888:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	e853 3f00 	ldrex	r3, [r3]
 8002890:	623b      	str	r3, [r7, #32]
   return(result);
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	f023 0301 	bic.w	r3, r3, #1
 8002898:	663b      	str	r3, [r7, #96]	; 0x60
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	3314      	adds	r3, #20
 80028a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028a2:	633a      	str	r2, [r7, #48]	; 0x30
 80028a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80028a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028aa:	e841 2300 	strex	r3, r2, [r1]
 80028ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80028b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1e5      	bne.n	8002882 <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	3314      	adds	r3, #20
 80028bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	e853 3f00 	ldrex	r3, [r3]
 80028c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	3314      	adds	r3, #20
 80028d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80028d6:	61fa      	str	r2, [r7, #28]
 80028d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028da:	69b9      	ldr	r1, [r7, #24]
 80028dc:	69fa      	ldr	r2, [r7, #28]
 80028de:	e841 2300 	strex	r3, r2, [r1]
 80028e2:	617b      	str	r3, [r7, #20]
   return(result);
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1e5      	bne.n	80028b6 <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3774      	adds	r7, #116	; 0x74
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr

080028f6 <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b09d      	sub	sp, #116	; 0x74
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b21      	cmp	r3, #33	; 0x21
 8002908:	d119      	bne.n	800293e <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	3314      	adds	r3, #20
 8002910:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002914:	e853 3f00 	ldrex	r3, [r3]
 8002918:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800291a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800291c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002920:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	3314      	adds	r3, #20
 8002928:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800292a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800292c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002930:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002932:	e841 2300 	strex	r3, r2, [r1]
 8002936:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002938:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1e5      	bne.n	800290a <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b22      	cmp	r3, #34	; 0x22
 8002948:	d15c      	bne.n	8002a04 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d019      	beq.n	800299c <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	330c      	adds	r3, #12
 800296e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002972:	e853 3f00 	ldrex	r3, [r3]
 8002976:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800297e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	330c      	adds	r3, #12
 8002986:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002988:	64ba      	str	r2, [r7, #72]	; 0x48
 800298a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800298c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800298e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002990:	e841 2300 	strex	r3, r2, [r1]
 8002994:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1e5      	bne.n	8002968 <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	3314      	adds	r3, #20
 80029a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029a6:	e853 3f00 	ldrex	r3, [r3]
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	667b      	str	r3, [r7, #100]	; 0x64
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	3314      	adds	r3, #20
 80029ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80029bc:	637a      	str	r2, [r7, #52]	; 0x34
 80029be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80029c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029c4:	e841 2300 	strex	r3, r2, [r1]
 80029c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80029ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1e5      	bne.n	800299c <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	3314      	adds	r3, #20
 80029d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	e853 3f00 	ldrex	r3, [r3]
 80029de:	613b      	str	r3, [r7, #16]
   return(result);
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029e6:	663b      	str	r3, [r7, #96]	; 0x60
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	3314      	adds	r3, #20
 80029ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029f0:	623a      	str	r2, [r7, #32]
 80029f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f4:	69f9      	ldr	r1, [r7, #28]
 80029f6:	6a3a      	ldr	r2, [r7, #32]
 80029f8:	e841 2300 	strex	r3, r2, [r1]
 80029fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1e5      	bne.n	80029d0 <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3774      	adds	r7, #116	; 0x74
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08c      	sub	sp, #48	; 0x30
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b20      	cmp	r3, #32
 8002a28:	d14a      	bne.n	8002ac0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e043      	b.n	8002ac2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8002a46:	88fb      	ldrh	r3, [r7, #6]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68b9      	ldr	r1, [r7, #8]
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 f9c3 	bl	8002dd8 <UART_Start_Receive_DMA>
 8002a52:	4603      	mov	r3, r0
 8002a54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002a58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d12c      	bne.n	8002aba <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d125      	bne.n	8002ab4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a68:	2300      	movs	r3, #0
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	330c      	adds	r3, #12
 8002a84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	e853 3f00 	ldrex	r3, [r3]
 8002a8c:	617b      	str	r3, [r7, #20]
   return(result);
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f043 0310 	orr.w	r3, r3, #16
 8002a94:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	330c      	adds	r3, #12
 8002a9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a9e:	627a      	str	r2, [r7, #36]	; 0x24
 8002aa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa2:	6a39      	ldr	r1, [r7, #32]
 8002aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1e5      	bne.n	8002a7e <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8002ab2:	e002      	b.n	8002aba <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8002aba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002abe:	e000      	b.n	8002ac2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002ac0:	2302      	movs	r3, #2
  }
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3730      	adds	r7, #48	; 0x30
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b083      	sub	sp, #12
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b09c      	sub	sp, #112	; 0x70
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0320 	and.w	r3, r3, #32
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d172      	bne.n	8002c02 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002b1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b1e:	2200      	movs	r2, #0
 8002b20:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	330c      	adds	r3, #12
 8002b28:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b2c:	e853 3f00 	ldrex	r3, [r3]
 8002b30:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002b32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b38:	66bb      	str	r3, [r7, #104]	; 0x68
 8002b3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	330c      	adds	r3, #12
 8002b40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002b42:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b44:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b46:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002b48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b4a:	e841 2300 	strex	r3, r2, [r1]
 8002b4e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002b50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1e5      	bne.n	8002b22 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	3314      	adds	r3, #20
 8002b5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b60:	e853 3f00 	ldrex	r3, [r3]
 8002b64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	667b      	str	r3, [r7, #100]	; 0x64
 8002b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	3314      	adds	r3, #20
 8002b74:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002b76:	647a      	str	r2, [r7, #68]	; 0x44
 8002b78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b7e:	e841 2300 	strex	r3, r2, [r1]
 8002b82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1e5      	bne.n	8002b56 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3314      	adds	r3, #20
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	e853 3f00 	ldrex	r3, [r3]
 8002b98:	623b      	str	r3, [r7, #32]
   return(result);
 8002b9a:	6a3b      	ldr	r3, [r7, #32]
 8002b9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ba0:	663b      	str	r3, [r7, #96]	; 0x60
 8002ba2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	3314      	adds	r3, #20
 8002ba8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002baa:	633a      	str	r2, [r7, #48]	; 0x30
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bb2:	e841 2300 	strex	r3, r2, [r1]
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1e5      	bne.n	8002b8a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d119      	bne.n	8002c02 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	330c      	adds	r3, #12
 8002bd4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	e853 3f00 	ldrex	r3, [r3]
 8002bdc:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f023 0310 	bic.w	r3, r3, #16
 8002be4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	330c      	adds	r3, #12
 8002bec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002bee:	61fa      	str	r2, [r7, #28]
 8002bf0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf2:	69b9      	ldr	r1, [r7, #24]
 8002bf4:	69fa      	ldr	r2, [r7, #28]
 8002bf6:	e841 2300 	strex	r3, r2, [r1]
 8002bfa:	617b      	str	r3, [r7, #20]
   return(result);
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1e5      	bne.n	8002bce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c04:	2200      	movs	r2, #0
 8002c06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d106      	bne.n	8002c1e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002c14:	4619      	mov	r1, r3
 8002c16:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002c18:	f7fd ffb6 	bl	8000b88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002c1c:	e002      	b.n	8002c24 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002c1e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002c20:	f7ff ff53 	bl	8002aca <HAL_UART_RxCpltCallback>
}
 8002c24:	bf00      	nop
 8002c26:	3770      	adds	r7, #112	; 0x70
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d108      	bne.n	8002c5a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002c4c:	085b      	lsrs	r3, r3, #1
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	4619      	mov	r1, r3
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f7fd ff98 	bl	8000b88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002c58:	e002      	b.n	8002c60 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7ff ff3e 	bl	8002adc <HAL_UART_RxHalfCpltCallback>
}
 8002c60:	bf00      	nop
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf14      	ite	ne
 8002c88:	2301      	movne	r3, #1
 8002c8a:	2300      	moveq	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b21      	cmp	r3, #33	; 0x21
 8002c9a:	d108      	bne.n	8002cae <UART_DMAError+0x46>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002ca8:	68b8      	ldr	r0, [r7, #8]
 8002caa:	f000 f92f 	bl	8002f0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	bf14      	ite	ne
 8002cbc:	2301      	movne	r3, #1
 8002cbe:	2300      	moveq	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b22      	cmp	r3, #34	; 0x22
 8002cce:	d108      	bne.n	8002ce2 <UART_DMAError+0x7a>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002cdc:	68b8      	ldr	r0, [r7, #8]
 8002cde:	f000 f93c 	bl	8002f5a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce6:	f043 0210 	orr.w	r2, r3, #16
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002cee:	68b8      	ldr	r0, [r7, #8]
 8002cf0:	f7ff fefd 	bl	8002aee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002cf4:	bf00      	nop
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b090      	sub	sp, #64	; 0x40
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	603b      	str	r3, [r7, #0]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d0c:	e050      	b.n	8002db0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d14:	d04c      	beq.n	8002db0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d007      	beq.n	8002d2c <UART_WaitOnFlagUntilTimeout+0x30>
 8002d1c:	f7fe fb8c 	bl	8001438 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d241      	bcs.n	8002db0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	330c      	adds	r3, #12
 8002d32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d36:	e853 3f00 	ldrex	r3, [r3]
 8002d3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	330c      	adds	r3, #12
 8002d4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d4c:	637a      	str	r2, [r7, #52]	; 0x34
 8002d4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d54:	e841 2300 	strex	r3, r2, [r1]
 8002d58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e5      	bne.n	8002d2c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	3314      	adds	r3, #20
 8002d66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	e853 3f00 	ldrex	r3, [r3]
 8002d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f023 0301 	bic.w	r3, r3, #1
 8002d76:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	3314      	adds	r3, #20
 8002d7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d80:	623a      	str	r2, [r7, #32]
 8002d82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d84:	69f9      	ldr	r1, [r7, #28]
 8002d86:	6a3a      	ldr	r2, [r7, #32]
 8002d88:	e841 2300 	strex	r3, r2, [r1]
 8002d8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1e5      	bne.n	8002d60 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e00f      	b.n	8002dd0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	4013      	ands	r3, r2
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d09f      	beq.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3740      	adds	r7, #64	; 0x40
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b098      	sub	sp, #96	; 0x60
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	88fa      	ldrh	r2, [r7, #6]
 8002df0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2222      	movs	r2, #34	; 0x22
 8002dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e04:	4a3e      	ldr	r2, [pc, #248]	; (8002f00 <UART_Start_Receive_DMA+0x128>)
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e0c:	4a3d      	ldr	r2, [pc, #244]	; (8002f04 <UART_Start_Receive_DMA+0x12c>)
 8002e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e14:	4a3c      	ldr	r2, [pc, #240]	; (8002f08 <UART_Start_Receive_DMA+0x130>)
 8002e16:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002e20:	f107 0308 	add.w	r3, r7, #8
 8002e24:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	88fb      	ldrh	r3, [r7, #6]
 8002e38:	f7fe fc94 	bl	8001764 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d019      	beq.n	8002e8e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	330c      	adds	r3, #12
 8002e60:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e64:	e853 3f00 	ldrex	r3, [r3]
 8002e68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e70:	65bb      	str	r3, [r7, #88]	; 0x58
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	330c      	adds	r3, #12
 8002e78:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e7a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002e7c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e7e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002e80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e82:	e841 2300 	strex	r3, r2, [r1]
 8002e86:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8002e88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1e5      	bne.n	8002e5a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3314      	adds	r3, #20
 8002e94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e98:	e853 3f00 	ldrex	r3, [r3]
 8002e9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	657b      	str	r3, [r7, #84]	; 0x54
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3314      	adds	r3, #20
 8002eac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002eae:	63ba      	str	r2, [r7, #56]	; 0x38
 8002eb0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eb2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002eb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002eb6:	e841 2300 	strex	r3, r2, [r1]
 8002eba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1e5      	bne.n	8002e8e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	3314      	adds	r3, #20
 8002ec8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	e853 3f00 	ldrex	r3, [r3]
 8002ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ed8:	653b      	str	r3, [r7, #80]	; 0x50
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	3314      	adds	r3, #20
 8002ee0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002ee2:	627a      	str	r2, [r7, #36]	; 0x24
 8002ee4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee6:	6a39      	ldr	r1, [r7, #32]
 8002ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eea:	e841 2300 	strex	r3, r2, [r1]
 8002eee:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1e5      	bne.n	8002ec2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3760      	adds	r7, #96	; 0x60
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	08002b01 	.word	0x08002b01
 8002f04:	08002c2d 	.word	0x08002c2d
 8002f08:	08002c69 	.word	0x08002c69

08002f0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	; 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	330c      	adds	r3, #12
 8002f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	e853 3f00 	ldrex	r3, [r3]
 8002f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	330c      	adds	r3, #12
 8002f32:	69fa      	ldr	r2, [r7, #28]
 8002f34:	61ba      	str	r2, [r7, #24]
 8002f36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f38:	6979      	ldr	r1, [r7, #20]
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	e841 2300 	strex	r3, r2, [r1]
 8002f40:	613b      	str	r3, [r7, #16]
   return(result);
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1e5      	bne.n	8002f14 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8002f50:	bf00      	nop
 8002f52:	3724      	adds	r7, #36	; 0x24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr

08002f5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b095      	sub	sp, #84	; 0x54
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	330c      	adds	r3, #12
 8002f68:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f6c:	e853 3f00 	ldrex	r3, [r3]
 8002f70:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	330c      	adds	r3, #12
 8002f80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f82:	643a      	str	r2, [r7, #64]	; 0x40
 8002f84:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f86:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002f88:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002f8a:	e841 2300 	strex	r3, r2, [r1]
 8002f8e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1e5      	bne.n	8002f62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	3314      	adds	r3, #20
 8002f9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	e853 3f00 	ldrex	r3, [r3]
 8002fa4:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f023 0301 	bic.w	r3, r3, #1
 8002fac:	64bb      	str	r3, [r7, #72]	; 0x48
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	3314      	adds	r3, #20
 8002fb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002fb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fb8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fbe:	e841 2300 	strex	r3, r2, [r1]
 8002fc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1e5      	bne.n	8002f96 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d119      	bne.n	8003006 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	330c      	adds	r3, #12
 8002fd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	e853 3f00 	ldrex	r3, [r3]
 8002fe0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	f023 0310 	bic.w	r3, r3, #16
 8002fe8:	647b      	str	r3, [r7, #68]	; 0x44
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	330c      	adds	r3, #12
 8002ff0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ff2:	61ba      	str	r2, [r7, #24]
 8002ff4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff6:	6979      	ldr	r1, [r7, #20]
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1e5      	bne.n	8002fd2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2220      	movs	r2, #32
 800300a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003014:	bf00      	nop
 8003016:	3754      	adds	r7, #84	; 0x54
 8003018:	46bd      	mov	sp, r7
 800301a:	bc80      	pop	{r7}
 800301c:	4770      	bx	lr
	...

08003020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800305a:	f023 030c 	bic.w	r3, r3, #12
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	430b      	orrs	r3, r1
 8003066:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699a      	ldr	r2, [r3, #24]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	430a      	orrs	r2, r1
 800307c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <UART_SetConfig+0x114>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d103      	bne.n	8003090 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003088:	f7ff fa94 	bl	80025b4 <HAL_RCC_GetPCLK2Freq>
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	e002      	b.n	8003096 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003090:	f7ff fa7c 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 8003094:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	009a      	lsls	r2, r3, #2
 80030a0:	441a      	add	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	4a22      	ldr	r2, [pc, #136]	; (8003138 <UART_SetConfig+0x118>)
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	0119      	lsls	r1, r3, #4
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	4613      	mov	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	009a      	lsls	r2, r3, #2
 80030c0:	441a      	add	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80030cc:	4b1a      	ldr	r3, [pc, #104]	; (8003138 <UART_SetConfig+0x118>)
 80030ce:	fba3 0302 	umull	r0, r3, r3, r2
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	2064      	movs	r0, #100	; 0x64
 80030d6:	fb00 f303 	mul.w	r3, r0, r3
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	3332      	adds	r3, #50	; 0x32
 80030e0:	4a15      	ldr	r2, [pc, #84]	; (8003138 <UART_SetConfig+0x118>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030ec:	4419      	add	r1, r3
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4613      	mov	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	4413      	add	r3, r2
 80030f6:	009a      	lsls	r2, r3, #2
 80030f8:	441a      	add	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	fbb2 f2f3 	udiv	r2, r2, r3
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <UART_SetConfig+0x118>)
 8003106:	fba3 0302 	umull	r0, r3, r3, r2
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	2064      	movs	r0, #100	; 0x64
 800310e:	fb00 f303 	mul.w	r3, r0, r3
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	3332      	adds	r3, #50	; 0x32
 8003118:	4a07      	ldr	r2, [pc, #28]	; (8003138 <UART_SetConfig+0x118>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	f003 020f 	and.w	r2, r3, #15
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	440a      	add	r2, r1
 800312a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800312c:	bf00      	nop
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40013800 	.word	0x40013800
 8003138:	51eb851f 	.word	0x51eb851f

0800313c <__errno>:
 800313c:	4b01      	ldr	r3, [pc, #4]	; (8003144 <__errno+0x8>)
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	20000014 	.word	0x20000014

08003148 <__libc_init_array>:
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	2600      	movs	r6, #0
 800314c:	4d0c      	ldr	r5, [pc, #48]	; (8003180 <__libc_init_array+0x38>)
 800314e:	4c0d      	ldr	r4, [pc, #52]	; (8003184 <__libc_init_array+0x3c>)
 8003150:	1b64      	subs	r4, r4, r5
 8003152:	10a4      	asrs	r4, r4, #2
 8003154:	42a6      	cmp	r6, r4
 8003156:	d109      	bne.n	800316c <__libc_init_array+0x24>
 8003158:	f003 fb16 	bl	8006788 <_init>
 800315c:	2600      	movs	r6, #0
 800315e:	4d0a      	ldr	r5, [pc, #40]	; (8003188 <__libc_init_array+0x40>)
 8003160:	4c0a      	ldr	r4, [pc, #40]	; (800318c <__libc_init_array+0x44>)
 8003162:	1b64      	subs	r4, r4, r5
 8003164:	10a4      	asrs	r4, r4, #2
 8003166:	42a6      	cmp	r6, r4
 8003168:	d105      	bne.n	8003176 <__libc_init_array+0x2e>
 800316a:	bd70      	pop	{r4, r5, r6, pc}
 800316c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003170:	4798      	blx	r3
 8003172:	3601      	adds	r6, #1
 8003174:	e7ee      	b.n	8003154 <__libc_init_array+0xc>
 8003176:	f855 3b04 	ldr.w	r3, [r5], #4
 800317a:	4798      	blx	r3
 800317c:	3601      	adds	r6, #1
 800317e:	e7f2      	b.n	8003166 <__libc_init_array+0x1e>
 8003180:	08007184 	.word	0x08007184
 8003184:	08007184 	.word	0x08007184
 8003188:	08007184 	.word	0x08007184
 800318c:	08007188 	.word	0x08007188

08003190 <memcmp>:
 8003190:	b510      	push	{r4, lr}
 8003192:	3901      	subs	r1, #1
 8003194:	4402      	add	r2, r0
 8003196:	4290      	cmp	r0, r2
 8003198:	d101      	bne.n	800319e <memcmp+0xe>
 800319a:	2000      	movs	r0, #0
 800319c:	e005      	b.n	80031aa <memcmp+0x1a>
 800319e:	7803      	ldrb	r3, [r0, #0]
 80031a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80031a4:	42a3      	cmp	r3, r4
 80031a6:	d001      	beq.n	80031ac <memcmp+0x1c>
 80031a8:	1b18      	subs	r0, r3, r4
 80031aa:	bd10      	pop	{r4, pc}
 80031ac:	3001      	adds	r0, #1
 80031ae:	e7f2      	b.n	8003196 <memcmp+0x6>

080031b0 <memset>:
 80031b0:	4603      	mov	r3, r0
 80031b2:	4402      	add	r2, r0
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d100      	bne.n	80031ba <memset+0xa>
 80031b8:	4770      	bx	lr
 80031ba:	f803 1b01 	strb.w	r1, [r3], #1
 80031be:	e7f9      	b.n	80031b4 <memset+0x4>

080031c0 <_scanf_float>:
 80031c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031c4:	b087      	sub	sp, #28
 80031c6:	9303      	str	r3, [sp, #12]
 80031c8:	688b      	ldr	r3, [r1, #8]
 80031ca:	4617      	mov	r7, r2
 80031cc:	1e5a      	subs	r2, r3, #1
 80031ce:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80031d2:	bf85      	ittet	hi
 80031d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80031d8:	195b      	addhi	r3, r3, r5
 80031da:	2300      	movls	r3, #0
 80031dc:	9302      	strhi	r3, [sp, #8]
 80031de:	bf88      	it	hi
 80031e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80031e4:	468b      	mov	fp, r1
 80031e6:	f04f 0500 	mov.w	r5, #0
 80031ea:	bf8c      	ite	hi
 80031ec:	608b      	strhi	r3, [r1, #8]
 80031ee:	9302      	strls	r3, [sp, #8]
 80031f0:	680b      	ldr	r3, [r1, #0]
 80031f2:	4680      	mov	r8, r0
 80031f4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80031f8:	f84b 3b1c 	str.w	r3, [fp], #28
 80031fc:	460c      	mov	r4, r1
 80031fe:	465e      	mov	r6, fp
 8003200:	46aa      	mov	sl, r5
 8003202:	46a9      	mov	r9, r5
 8003204:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003208:	9501      	str	r5, [sp, #4]
 800320a:	68a2      	ldr	r2, [r4, #8]
 800320c:	b152      	cbz	r2, 8003224 <_scanf_float+0x64>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	2b4e      	cmp	r3, #78	; 0x4e
 8003214:	d864      	bhi.n	80032e0 <_scanf_float+0x120>
 8003216:	2b40      	cmp	r3, #64	; 0x40
 8003218:	d83c      	bhi.n	8003294 <_scanf_float+0xd4>
 800321a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800321e:	b2c8      	uxtb	r0, r1
 8003220:	280e      	cmp	r0, #14
 8003222:	d93a      	bls.n	800329a <_scanf_float+0xda>
 8003224:	f1b9 0f00 	cmp.w	r9, #0
 8003228:	d003      	beq.n	8003232 <_scanf_float+0x72>
 800322a:	6823      	ldr	r3, [r4, #0]
 800322c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003230:	6023      	str	r3, [r4, #0]
 8003232:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003236:	f1ba 0f01 	cmp.w	sl, #1
 800323a:	f200 8113 	bhi.w	8003464 <_scanf_float+0x2a4>
 800323e:	455e      	cmp	r6, fp
 8003240:	f200 8105 	bhi.w	800344e <_scanf_float+0x28e>
 8003244:	2501      	movs	r5, #1
 8003246:	4628      	mov	r0, r5
 8003248:	b007      	add	sp, #28
 800324a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800324e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003252:	2a0d      	cmp	r2, #13
 8003254:	d8e6      	bhi.n	8003224 <_scanf_float+0x64>
 8003256:	a101      	add	r1, pc, #4	; (adr r1, 800325c <_scanf_float+0x9c>)
 8003258:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800325c:	0800339b 	.word	0x0800339b
 8003260:	08003225 	.word	0x08003225
 8003264:	08003225 	.word	0x08003225
 8003268:	08003225 	.word	0x08003225
 800326c:	080033fb 	.word	0x080033fb
 8003270:	080033d3 	.word	0x080033d3
 8003274:	08003225 	.word	0x08003225
 8003278:	08003225 	.word	0x08003225
 800327c:	080033a9 	.word	0x080033a9
 8003280:	08003225 	.word	0x08003225
 8003284:	08003225 	.word	0x08003225
 8003288:	08003225 	.word	0x08003225
 800328c:	08003225 	.word	0x08003225
 8003290:	08003361 	.word	0x08003361
 8003294:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003298:	e7db      	b.n	8003252 <_scanf_float+0x92>
 800329a:	290e      	cmp	r1, #14
 800329c:	d8c2      	bhi.n	8003224 <_scanf_float+0x64>
 800329e:	a001      	add	r0, pc, #4	; (adr r0, 80032a4 <_scanf_float+0xe4>)
 80032a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80032a4:	08003353 	.word	0x08003353
 80032a8:	08003225 	.word	0x08003225
 80032ac:	08003353 	.word	0x08003353
 80032b0:	080033e7 	.word	0x080033e7
 80032b4:	08003225 	.word	0x08003225
 80032b8:	08003301 	.word	0x08003301
 80032bc:	0800333d 	.word	0x0800333d
 80032c0:	0800333d 	.word	0x0800333d
 80032c4:	0800333d 	.word	0x0800333d
 80032c8:	0800333d 	.word	0x0800333d
 80032cc:	0800333d 	.word	0x0800333d
 80032d0:	0800333d 	.word	0x0800333d
 80032d4:	0800333d 	.word	0x0800333d
 80032d8:	0800333d 	.word	0x0800333d
 80032dc:	0800333d 	.word	0x0800333d
 80032e0:	2b6e      	cmp	r3, #110	; 0x6e
 80032e2:	d809      	bhi.n	80032f8 <_scanf_float+0x138>
 80032e4:	2b60      	cmp	r3, #96	; 0x60
 80032e6:	d8b2      	bhi.n	800324e <_scanf_float+0x8e>
 80032e8:	2b54      	cmp	r3, #84	; 0x54
 80032ea:	d077      	beq.n	80033dc <_scanf_float+0x21c>
 80032ec:	2b59      	cmp	r3, #89	; 0x59
 80032ee:	d199      	bne.n	8003224 <_scanf_float+0x64>
 80032f0:	2d07      	cmp	r5, #7
 80032f2:	d197      	bne.n	8003224 <_scanf_float+0x64>
 80032f4:	2508      	movs	r5, #8
 80032f6:	e029      	b.n	800334c <_scanf_float+0x18c>
 80032f8:	2b74      	cmp	r3, #116	; 0x74
 80032fa:	d06f      	beq.n	80033dc <_scanf_float+0x21c>
 80032fc:	2b79      	cmp	r3, #121	; 0x79
 80032fe:	e7f6      	b.n	80032ee <_scanf_float+0x12e>
 8003300:	6821      	ldr	r1, [r4, #0]
 8003302:	05c8      	lsls	r0, r1, #23
 8003304:	d51a      	bpl.n	800333c <_scanf_float+0x17c>
 8003306:	9b02      	ldr	r3, [sp, #8]
 8003308:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800330c:	6021      	str	r1, [r4, #0]
 800330e:	f109 0901 	add.w	r9, r9, #1
 8003312:	b11b      	cbz	r3, 800331c <_scanf_float+0x15c>
 8003314:	3b01      	subs	r3, #1
 8003316:	3201      	adds	r2, #1
 8003318:	9302      	str	r3, [sp, #8]
 800331a:	60a2      	str	r2, [r4, #8]
 800331c:	68a3      	ldr	r3, [r4, #8]
 800331e:	3b01      	subs	r3, #1
 8003320:	60a3      	str	r3, [r4, #8]
 8003322:	6923      	ldr	r3, [r4, #16]
 8003324:	3301      	adds	r3, #1
 8003326:	6123      	str	r3, [r4, #16]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3b01      	subs	r3, #1
 800332c:	2b00      	cmp	r3, #0
 800332e:	607b      	str	r3, [r7, #4]
 8003330:	f340 8084 	ble.w	800343c <_scanf_float+0x27c>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	3301      	adds	r3, #1
 8003338:	603b      	str	r3, [r7, #0]
 800333a:	e766      	b.n	800320a <_scanf_float+0x4a>
 800333c:	eb1a 0f05 	cmn.w	sl, r5
 8003340:	f47f af70 	bne.w	8003224 <_scanf_float+0x64>
 8003344:	6822      	ldr	r2, [r4, #0]
 8003346:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800334a:	6022      	str	r2, [r4, #0]
 800334c:	f806 3b01 	strb.w	r3, [r6], #1
 8003350:	e7e4      	b.n	800331c <_scanf_float+0x15c>
 8003352:	6822      	ldr	r2, [r4, #0]
 8003354:	0610      	lsls	r0, r2, #24
 8003356:	f57f af65 	bpl.w	8003224 <_scanf_float+0x64>
 800335a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800335e:	e7f4      	b.n	800334a <_scanf_float+0x18a>
 8003360:	f1ba 0f00 	cmp.w	sl, #0
 8003364:	d10e      	bne.n	8003384 <_scanf_float+0x1c4>
 8003366:	f1b9 0f00 	cmp.w	r9, #0
 800336a:	d10e      	bne.n	800338a <_scanf_float+0x1ca>
 800336c:	6822      	ldr	r2, [r4, #0]
 800336e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003372:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003376:	d108      	bne.n	800338a <_scanf_float+0x1ca>
 8003378:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800337c:	f04f 0a01 	mov.w	sl, #1
 8003380:	6022      	str	r2, [r4, #0]
 8003382:	e7e3      	b.n	800334c <_scanf_float+0x18c>
 8003384:	f1ba 0f02 	cmp.w	sl, #2
 8003388:	d055      	beq.n	8003436 <_scanf_float+0x276>
 800338a:	2d01      	cmp	r5, #1
 800338c:	d002      	beq.n	8003394 <_scanf_float+0x1d4>
 800338e:	2d04      	cmp	r5, #4
 8003390:	f47f af48 	bne.w	8003224 <_scanf_float+0x64>
 8003394:	3501      	adds	r5, #1
 8003396:	b2ed      	uxtb	r5, r5
 8003398:	e7d8      	b.n	800334c <_scanf_float+0x18c>
 800339a:	f1ba 0f01 	cmp.w	sl, #1
 800339e:	f47f af41 	bne.w	8003224 <_scanf_float+0x64>
 80033a2:	f04f 0a02 	mov.w	sl, #2
 80033a6:	e7d1      	b.n	800334c <_scanf_float+0x18c>
 80033a8:	b97d      	cbnz	r5, 80033ca <_scanf_float+0x20a>
 80033aa:	f1b9 0f00 	cmp.w	r9, #0
 80033ae:	f47f af3c 	bne.w	800322a <_scanf_float+0x6a>
 80033b2:	6822      	ldr	r2, [r4, #0]
 80033b4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80033b8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80033bc:	f47f af39 	bne.w	8003232 <_scanf_float+0x72>
 80033c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80033c4:	2501      	movs	r5, #1
 80033c6:	6022      	str	r2, [r4, #0]
 80033c8:	e7c0      	b.n	800334c <_scanf_float+0x18c>
 80033ca:	2d03      	cmp	r5, #3
 80033cc:	d0e2      	beq.n	8003394 <_scanf_float+0x1d4>
 80033ce:	2d05      	cmp	r5, #5
 80033d0:	e7de      	b.n	8003390 <_scanf_float+0x1d0>
 80033d2:	2d02      	cmp	r5, #2
 80033d4:	f47f af26 	bne.w	8003224 <_scanf_float+0x64>
 80033d8:	2503      	movs	r5, #3
 80033da:	e7b7      	b.n	800334c <_scanf_float+0x18c>
 80033dc:	2d06      	cmp	r5, #6
 80033de:	f47f af21 	bne.w	8003224 <_scanf_float+0x64>
 80033e2:	2507      	movs	r5, #7
 80033e4:	e7b2      	b.n	800334c <_scanf_float+0x18c>
 80033e6:	6822      	ldr	r2, [r4, #0]
 80033e8:	0591      	lsls	r1, r2, #22
 80033ea:	f57f af1b 	bpl.w	8003224 <_scanf_float+0x64>
 80033ee:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80033f2:	6022      	str	r2, [r4, #0]
 80033f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80033f8:	e7a8      	b.n	800334c <_scanf_float+0x18c>
 80033fa:	6822      	ldr	r2, [r4, #0]
 80033fc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8003400:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003404:	d006      	beq.n	8003414 <_scanf_float+0x254>
 8003406:	0550      	lsls	r0, r2, #21
 8003408:	f57f af0c 	bpl.w	8003224 <_scanf_float+0x64>
 800340c:	f1b9 0f00 	cmp.w	r9, #0
 8003410:	f43f af0f 	beq.w	8003232 <_scanf_float+0x72>
 8003414:	0591      	lsls	r1, r2, #22
 8003416:	bf58      	it	pl
 8003418:	9901      	ldrpl	r1, [sp, #4]
 800341a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800341e:	bf58      	it	pl
 8003420:	eba9 0101 	subpl.w	r1, r9, r1
 8003424:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003428:	f04f 0900 	mov.w	r9, #0
 800342c:	bf58      	it	pl
 800342e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003432:	6022      	str	r2, [r4, #0]
 8003434:	e78a      	b.n	800334c <_scanf_float+0x18c>
 8003436:	f04f 0a03 	mov.w	sl, #3
 800343a:	e787      	b.n	800334c <_scanf_float+0x18c>
 800343c:	4639      	mov	r1, r7
 800343e:	4640      	mov	r0, r8
 8003440:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003444:	4798      	blx	r3
 8003446:	2800      	cmp	r0, #0
 8003448:	f43f aedf 	beq.w	800320a <_scanf_float+0x4a>
 800344c:	e6ea      	b.n	8003224 <_scanf_float+0x64>
 800344e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003452:	463a      	mov	r2, r7
 8003454:	4640      	mov	r0, r8
 8003456:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800345a:	4798      	blx	r3
 800345c:	6923      	ldr	r3, [r4, #16]
 800345e:	3b01      	subs	r3, #1
 8003460:	6123      	str	r3, [r4, #16]
 8003462:	e6ec      	b.n	800323e <_scanf_float+0x7e>
 8003464:	1e6b      	subs	r3, r5, #1
 8003466:	2b06      	cmp	r3, #6
 8003468:	d825      	bhi.n	80034b6 <_scanf_float+0x2f6>
 800346a:	2d02      	cmp	r5, #2
 800346c:	d836      	bhi.n	80034dc <_scanf_float+0x31c>
 800346e:	455e      	cmp	r6, fp
 8003470:	f67f aee8 	bls.w	8003244 <_scanf_float+0x84>
 8003474:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003478:	463a      	mov	r2, r7
 800347a:	4640      	mov	r0, r8
 800347c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003480:	4798      	blx	r3
 8003482:	6923      	ldr	r3, [r4, #16]
 8003484:	3b01      	subs	r3, #1
 8003486:	6123      	str	r3, [r4, #16]
 8003488:	e7f1      	b.n	800346e <_scanf_float+0x2ae>
 800348a:	9802      	ldr	r0, [sp, #8]
 800348c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003490:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8003494:	463a      	mov	r2, r7
 8003496:	9002      	str	r0, [sp, #8]
 8003498:	4640      	mov	r0, r8
 800349a:	4798      	blx	r3
 800349c:	6923      	ldr	r3, [r4, #16]
 800349e:	3b01      	subs	r3, #1
 80034a0:	6123      	str	r3, [r4, #16]
 80034a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80034a6:	fa5f fa8a 	uxtb.w	sl, sl
 80034aa:	f1ba 0f02 	cmp.w	sl, #2
 80034ae:	d1ec      	bne.n	800348a <_scanf_float+0x2ca>
 80034b0:	3d03      	subs	r5, #3
 80034b2:	b2ed      	uxtb	r5, r5
 80034b4:	1b76      	subs	r6, r6, r5
 80034b6:	6823      	ldr	r3, [r4, #0]
 80034b8:	05da      	lsls	r2, r3, #23
 80034ba:	d52f      	bpl.n	800351c <_scanf_float+0x35c>
 80034bc:	055b      	lsls	r3, r3, #21
 80034be:	d510      	bpl.n	80034e2 <_scanf_float+0x322>
 80034c0:	455e      	cmp	r6, fp
 80034c2:	f67f aebf 	bls.w	8003244 <_scanf_float+0x84>
 80034c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80034ca:	463a      	mov	r2, r7
 80034cc:	4640      	mov	r0, r8
 80034ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80034d2:	4798      	blx	r3
 80034d4:	6923      	ldr	r3, [r4, #16]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	6123      	str	r3, [r4, #16]
 80034da:	e7f1      	b.n	80034c0 <_scanf_float+0x300>
 80034dc:	46aa      	mov	sl, r5
 80034de:	9602      	str	r6, [sp, #8]
 80034e0:	e7df      	b.n	80034a2 <_scanf_float+0x2e2>
 80034e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80034e6:	6923      	ldr	r3, [r4, #16]
 80034e8:	2965      	cmp	r1, #101	; 0x65
 80034ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80034ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80034f2:	6123      	str	r3, [r4, #16]
 80034f4:	d00c      	beq.n	8003510 <_scanf_float+0x350>
 80034f6:	2945      	cmp	r1, #69	; 0x45
 80034f8:	d00a      	beq.n	8003510 <_scanf_float+0x350>
 80034fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80034fe:	463a      	mov	r2, r7
 8003500:	4640      	mov	r0, r8
 8003502:	4798      	blx	r3
 8003504:	6923      	ldr	r3, [r4, #16]
 8003506:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800350a:	3b01      	subs	r3, #1
 800350c:	1eb5      	subs	r5, r6, #2
 800350e:	6123      	str	r3, [r4, #16]
 8003510:	463a      	mov	r2, r7
 8003512:	4640      	mov	r0, r8
 8003514:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003518:	4798      	blx	r3
 800351a:	462e      	mov	r6, r5
 800351c:	6825      	ldr	r5, [r4, #0]
 800351e:	f015 0510 	ands.w	r5, r5, #16
 8003522:	d155      	bne.n	80035d0 <_scanf_float+0x410>
 8003524:	7035      	strb	r5, [r6, #0]
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800352c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003530:	d11b      	bne.n	800356a <_scanf_float+0x3aa>
 8003532:	9b01      	ldr	r3, [sp, #4]
 8003534:	454b      	cmp	r3, r9
 8003536:	eba3 0209 	sub.w	r2, r3, r9
 800353a:	d123      	bne.n	8003584 <_scanf_float+0x3c4>
 800353c:	2200      	movs	r2, #0
 800353e:	4659      	mov	r1, fp
 8003540:	4640      	mov	r0, r8
 8003542:	f000 febd 	bl	80042c0 <_strtod_r>
 8003546:	6822      	ldr	r2, [r4, #0]
 8003548:	9b03      	ldr	r3, [sp, #12]
 800354a:	f012 0f02 	tst.w	r2, #2
 800354e:	4606      	mov	r6, r0
 8003550:	460f      	mov	r7, r1
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	d021      	beq.n	800359a <_scanf_float+0x3da>
 8003556:	1d1a      	adds	r2, r3, #4
 8003558:	9903      	ldr	r1, [sp, #12]
 800355a:	600a      	str	r2, [r1, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	e9c3 6700 	strd	r6, r7, [r3]
 8003562:	68e3      	ldr	r3, [r4, #12]
 8003564:	3301      	adds	r3, #1
 8003566:	60e3      	str	r3, [r4, #12]
 8003568:	e66d      	b.n	8003246 <_scanf_float+0x86>
 800356a:	9b04      	ldr	r3, [sp, #16]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0e5      	beq.n	800353c <_scanf_float+0x37c>
 8003570:	9905      	ldr	r1, [sp, #20]
 8003572:	230a      	movs	r3, #10
 8003574:	462a      	mov	r2, r5
 8003576:	4640      	mov	r0, r8
 8003578:	3101      	adds	r1, #1
 800357a:	f000 ff23 	bl	80043c4 <_strtol_r>
 800357e:	9b04      	ldr	r3, [sp, #16]
 8003580:	9e05      	ldr	r6, [sp, #20]
 8003582:	1ac2      	subs	r2, r0, r3
 8003584:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8003588:	429e      	cmp	r6, r3
 800358a:	bf28      	it	cs
 800358c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8003590:	4630      	mov	r0, r6
 8003592:	4910      	ldr	r1, [pc, #64]	; (80035d4 <_scanf_float+0x414>)
 8003594:	f000 f826 	bl	80035e4 <siprintf>
 8003598:	e7d0      	b.n	800353c <_scanf_float+0x37c>
 800359a:	f012 0f04 	tst.w	r2, #4
 800359e:	f103 0204 	add.w	r2, r3, #4
 80035a2:	d1d9      	bne.n	8003558 <_scanf_float+0x398>
 80035a4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80035a8:	f8cc 2000 	str.w	r2, [ip]
 80035ac:	f8d3 8000 	ldr.w	r8, [r3]
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	f7fd fa2a 	bl	8000a0c <__aeabi_dcmpun>
 80035b8:	b128      	cbz	r0, 80035c6 <_scanf_float+0x406>
 80035ba:	4807      	ldr	r0, [pc, #28]	; (80035d8 <_scanf_float+0x418>)
 80035bc:	f000 f80e 	bl	80035dc <nanf>
 80035c0:	f8c8 0000 	str.w	r0, [r8]
 80035c4:	e7cd      	b.n	8003562 <_scanf_float+0x3a2>
 80035c6:	4630      	mov	r0, r6
 80035c8:	4639      	mov	r1, r7
 80035ca:	f7fd fa55 	bl	8000a78 <__aeabi_d2f>
 80035ce:	e7f7      	b.n	80035c0 <_scanf_float+0x400>
 80035d0:	2500      	movs	r5, #0
 80035d2:	e638      	b.n	8003246 <_scanf_float+0x86>
 80035d4:	08006d54 	.word	0x08006d54
 80035d8:	08007122 	.word	0x08007122

080035dc <nanf>:
 80035dc:	4800      	ldr	r0, [pc, #0]	; (80035e0 <nanf+0x4>)
 80035de:	4770      	bx	lr
 80035e0:	7fc00000 	.word	0x7fc00000

080035e4 <siprintf>:
 80035e4:	b40e      	push	{r1, r2, r3}
 80035e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035ea:	b500      	push	{lr}
 80035ec:	b09c      	sub	sp, #112	; 0x70
 80035ee:	ab1d      	add	r3, sp, #116	; 0x74
 80035f0:	9002      	str	r0, [sp, #8]
 80035f2:	9006      	str	r0, [sp, #24]
 80035f4:	9107      	str	r1, [sp, #28]
 80035f6:	9104      	str	r1, [sp, #16]
 80035f8:	4808      	ldr	r0, [pc, #32]	; (800361c <siprintf+0x38>)
 80035fa:	4909      	ldr	r1, [pc, #36]	; (8003620 <siprintf+0x3c>)
 80035fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8003600:	9105      	str	r1, [sp, #20]
 8003602:	6800      	ldr	r0, [r0, #0]
 8003604:	a902      	add	r1, sp, #8
 8003606:	9301      	str	r3, [sp, #4]
 8003608:	f002 f854 	bl	80056b4 <_svfiprintf_r>
 800360c:	2200      	movs	r2, #0
 800360e:	9b02      	ldr	r3, [sp, #8]
 8003610:	701a      	strb	r2, [r3, #0]
 8003612:	b01c      	add	sp, #112	; 0x70
 8003614:	f85d eb04 	ldr.w	lr, [sp], #4
 8003618:	b003      	add	sp, #12
 800361a:	4770      	bx	lr
 800361c:	20000014 	.word	0x20000014
 8003620:	ffff0208 	.word	0xffff0208

08003624 <__sread>:
 8003624:	b510      	push	{r4, lr}
 8003626:	460c      	mov	r4, r1
 8003628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800362c:	f002 fad8 	bl	8005be0 <_read_r>
 8003630:	2800      	cmp	r0, #0
 8003632:	bfab      	itete	ge
 8003634:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003636:	89a3      	ldrhlt	r3, [r4, #12]
 8003638:	181b      	addge	r3, r3, r0
 800363a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800363e:	bfac      	ite	ge
 8003640:	6563      	strge	r3, [r4, #84]	; 0x54
 8003642:	81a3      	strhlt	r3, [r4, #12]
 8003644:	bd10      	pop	{r4, pc}

08003646 <__swrite>:
 8003646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800364a:	461f      	mov	r7, r3
 800364c:	898b      	ldrh	r3, [r1, #12]
 800364e:	4605      	mov	r5, r0
 8003650:	05db      	lsls	r3, r3, #23
 8003652:	460c      	mov	r4, r1
 8003654:	4616      	mov	r6, r2
 8003656:	d505      	bpl.n	8003664 <__swrite+0x1e>
 8003658:	2302      	movs	r3, #2
 800365a:	2200      	movs	r2, #0
 800365c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003660:	f001 fa3a 	bl	8004ad8 <_lseek_r>
 8003664:	89a3      	ldrh	r3, [r4, #12]
 8003666:	4632      	mov	r2, r6
 8003668:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800366c:	81a3      	strh	r3, [r4, #12]
 800366e:	4628      	mov	r0, r5
 8003670:	463b      	mov	r3, r7
 8003672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800367a:	f000 bea5 	b.w	80043c8 <_write_r>

0800367e <__sseek>:
 800367e:	b510      	push	{r4, lr}
 8003680:	460c      	mov	r4, r1
 8003682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003686:	f001 fa27 	bl	8004ad8 <_lseek_r>
 800368a:	1c43      	adds	r3, r0, #1
 800368c:	89a3      	ldrh	r3, [r4, #12]
 800368e:	bf15      	itete	ne
 8003690:	6560      	strne	r0, [r4, #84]	; 0x54
 8003692:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003696:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800369a:	81a3      	strheq	r3, [r4, #12]
 800369c:	bf18      	it	ne
 800369e:	81a3      	strhne	r3, [r4, #12]
 80036a0:	bd10      	pop	{r4, pc}

080036a2 <__sclose>:
 80036a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036a6:	f000 bea1 	b.w	80043ec <_close_r>

080036aa <sulp>:
 80036aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036ae:	460f      	mov	r7, r1
 80036b0:	4690      	mov	r8, r2
 80036b2:	f001 fdb3 	bl	800521c <__ulp>
 80036b6:	4604      	mov	r4, r0
 80036b8:	460d      	mov	r5, r1
 80036ba:	f1b8 0f00 	cmp.w	r8, #0
 80036be:	d011      	beq.n	80036e4 <sulp+0x3a>
 80036c0:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80036c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	dd0b      	ble.n	80036e4 <sulp+0x3a>
 80036cc:	2400      	movs	r4, #0
 80036ce:	051b      	lsls	r3, r3, #20
 80036d0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80036d4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80036d8:	4622      	mov	r2, r4
 80036da:	462b      	mov	r3, r5
 80036dc:	f7fc fefc 	bl	80004d8 <__aeabi_dmul>
 80036e0:	4604      	mov	r4, r0
 80036e2:	460d      	mov	r5, r1
 80036e4:	4620      	mov	r0, r4
 80036e6:	4629      	mov	r1, r5
 80036e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036ec:	0000      	movs	r0, r0
	...

080036f0 <_strtod_l>:
 80036f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036f4:	469b      	mov	fp, r3
 80036f6:	2300      	movs	r3, #0
 80036f8:	b09f      	sub	sp, #124	; 0x7c
 80036fa:	931a      	str	r3, [sp, #104]	; 0x68
 80036fc:	4b9e      	ldr	r3, [pc, #632]	; (8003978 <_strtod_l+0x288>)
 80036fe:	4682      	mov	sl, r0
 8003700:	681f      	ldr	r7, [r3, #0]
 8003702:	460e      	mov	r6, r1
 8003704:	4638      	mov	r0, r7
 8003706:	9215      	str	r2, [sp, #84]	; 0x54
 8003708:	f7fc fd22 	bl	8000150 <strlen>
 800370c:	f04f 0800 	mov.w	r8, #0
 8003710:	4604      	mov	r4, r0
 8003712:	f04f 0900 	mov.w	r9, #0
 8003716:	9619      	str	r6, [sp, #100]	; 0x64
 8003718:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800371a:	781a      	ldrb	r2, [r3, #0]
 800371c:	2a2b      	cmp	r2, #43	; 0x2b
 800371e:	d04c      	beq.n	80037ba <_strtod_l+0xca>
 8003720:	d83a      	bhi.n	8003798 <_strtod_l+0xa8>
 8003722:	2a0d      	cmp	r2, #13
 8003724:	d833      	bhi.n	800378e <_strtod_l+0x9e>
 8003726:	2a08      	cmp	r2, #8
 8003728:	d833      	bhi.n	8003792 <_strtod_l+0xa2>
 800372a:	2a00      	cmp	r2, #0
 800372c:	d03d      	beq.n	80037aa <_strtod_l+0xba>
 800372e:	2300      	movs	r3, #0
 8003730:	930a      	str	r3, [sp, #40]	; 0x28
 8003732:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8003734:	782b      	ldrb	r3, [r5, #0]
 8003736:	2b30      	cmp	r3, #48	; 0x30
 8003738:	f040 80aa 	bne.w	8003890 <_strtod_l+0x1a0>
 800373c:	786b      	ldrb	r3, [r5, #1]
 800373e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003742:	2b58      	cmp	r3, #88	; 0x58
 8003744:	d166      	bne.n	8003814 <_strtod_l+0x124>
 8003746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003748:	4650      	mov	r0, sl
 800374a:	9301      	str	r3, [sp, #4]
 800374c:	ab1a      	add	r3, sp, #104	; 0x68
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	4a8a      	ldr	r2, [pc, #552]	; (800397c <_strtod_l+0x28c>)
 8003752:	f8cd b008 	str.w	fp, [sp, #8]
 8003756:	ab1b      	add	r3, sp, #108	; 0x6c
 8003758:	a919      	add	r1, sp, #100	; 0x64
 800375a:	f000 febf 	bl	80044dc <__gethex>
 800375e:	f010 0607 	ands.w	r6, r0, #7
 8003762:	4604      	mov	r4, r0
 8003764:	d005      	beq.n	8003772 <_strtod_l+0x82>
 8003766:	2e06      	cmp	r6, #6
 8003768:	d129      	bne.n	80037be <_strtod_l+0xce>
 800376a:	2300      	movs	r3, #0
 800376c:	3501      	adds	r5, #1
 800376e:	9519      	str	r5, [sp, #100]	; 0x64
 8003770:	930a      	str	r3, [sp, #40]	; 0x28
 8003772:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003774:	2b00      	cmp	r3, #0
 8003776:	f040 858a 	bne.w	800428e <_strtod_l+0xb9e>
 800377a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800377c:	b1d3      	cbz	r3, 80037b4 <_strtod_l+0xc4>
 800377e:	4642      	mov	r2, r8
 8003780:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003784:	4610      	mov	r0, r2
 8003786:	4619      	mov	r1, r3
 8003788:	b01f      	add	sp, #124	; 0x7c
 800378a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800378e:	2a20      	cmp	r2, #32
 8003790:	d1cd      	bne.n	800372e <_strtod_l+0x3e>
 8003792:	3301      	adds	r3, #1
 8003794:	9319      	str	r3, [sp, #100]	; 0x64
 8003796:	e7bf      	b.n	8003718 <_strtod_l+0x28>
 8003798:	2a2d      	cmp	r2, #45	; 0x2d
 800379a:	d1c8      	bne.n	800372e <_strtod_l+0x3e>
 800379c:	2201      	movs	r2, #1
 800379e:	920a      	str	r2, [sp, #40]	; 0x28
 80037a0:	1c5a      	adds	r2, r3, #1
 80037a2:	9219      	str	r2, [sp, #100]	; 0x64
 80037a4:	785b      	ldrb	r3, [r3, #1]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1c3      	bne.n	8003732 <_strtod_l+0x42>
 80037aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80037ac:	9619      	str	r6, [sp, #100]	; 0x64
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f040 856b 	bne.w	800428a <_strtod_l+0xb9a>
 80037b4:	4642      	mov	r2, r8
 80037b6:	464b      	mov	r3, r9
 80037b8:	e7e4      	b.n	8003784 <_strtod_l+0x94>
 80037ba:	2200      	movs	r2, #0
 80037bc:	e7ef      	b.n	800379e <_strtod_l+0xae>
 80037be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80037c0:	b13a      	cbz	r2, 80037d2 <_strtod_l+0xe2>
 80037c2:	2135      	movs	r1, #53	; 0x35
 80037c4:	a81c      	add	r0, sp, #112	; 0x70
 80037c6:	f001 fe2d 	bl	8005424 <__copybits>
 80037ca:	4650      	mov	r0, sl
 80037cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80037ce:	f001 f9f5 	bl	8004bbc <_Bfree>
 80037d2:	3e01      	subs	r6, #1
 80037d4:	2e04      	cmp	r6, #4
 80037d6:	d806      	bhi.n	80037e6 <_strtod_l+0xf6>
 80037d8:	e8df f006 	tbb	[pc, r6]
 80037dc:	1714030a 	.word	0x1714030a
 80037e0:	0a          	.byte	0x0a
 80037e1:	00          	.byte	0x00
 80037e2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80037e6:	0721      	lsls	r1, r4, #28
 80037e8:	d5c3      	bpl.n	8003772 <_strtod_l+0x82>
 80037ea:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80037ee:	e7c0      	b.n	8003772 <_strtod_l+0x82>
 80037f0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80037f2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80037f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80037fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80037fe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8003802:	e7f0      	b.n	80037e6 <_strtod_l+0xf6>
 8003804:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8003980 <_strtod_l+0x290>
 8003808:	e7ed      	b.n	80037e6 <_strtod_l+0xf6>
 800380a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800380e:	f04f 38ff 	mov.w	r8, #4294967295
 8003812:	e7e8      	b.n	80037e6 <_strtod_l+0xf6>
 8003814:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	9219      	str	r2, [sp, #100]	; 0x64
 800381a:	785b      	ldrb	r3, [r3, #1]
 800381c:	2b30      	cmp	r3, #48	; 0x30
 800381e:	d0f9      	beq.n	8003814 <_strtod_l+0x124>
 8003820:	2b00      	cmp	r3, #0
 8003822:	d0a6      	beq.n	8003772 <_strtod_l+0x82>
 8003824:	2301      	movs	r3, #1
 8003826:	9307      	str	r3, [sp, #28]
 8003828:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800382a:	220a      	movs	r2, #10
 800382c:	9308      	str	r3, [sp, #32]
 800382e:	2300      	movs	r3, #0
 8003830:	469b      	mov	fp, r3
 8003832:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003836:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003838:	7805      	ldrb	r5, [r0, #0]
 800383a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800383e:	b2d9      	uxtb	r1, r3
 8003840:	2909      	cmp	r1, #9
 8003842:	d927      	bls.n	8003894 <_strtod_l+0x1a4>
 8003844:	4622      	mov	r2, r4
 8003846:	4639      	mov	r1, r7
 8003848:	f002 f9f2 	bl	8005c30 <strncmp>
 800384c:	2800      	cmp	r0, #0
 800384e:	d033      	beq.n	80038b8 <_strtod_l+0x1c8>
 8003850:	2000      	movs	r0, #0
 8003852:	462a      	mov	r2, r5
 8003854:	465c      	mov	r4, fp
 8003856:	4603      	mov	r3, r0
 8003858:	9004      	str	r0, [sp, #16]
 800385a:	2a65      	cmp	r2, #101	; 0x65
 800385c:	d001      	beq.n	8003862 <_strtod_l+0x172>
 800385e:	2a45      	cmp	r2, #69	; 0x45
 8003860:	d114      	bne.n	800388c <_strtod_l+0x19c>
 8003862:	b91c      	cbnz	r4, 800386c <_strtod_l+0x17c>
 8003864:	9a07      	ldr	r2, [sp, #28]
 8003866:	4302      	orrs	r2, r0
 8003868:	d09f      	beq.n	80037aa <_strtod_l+0xba>
 800386a:	2400      	movs	r4, #0
 800386c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800386e:	1c72      	adds	r2, r6, #1
 8003870:	9219      	str	r2, [sp, #100]	; 0x64
 8003872:	7872      	ldrb	r2, [r6, #1]
 8003874:	2a2b      	cmp	r2, #43	; 0x2b
 8003876:	d079      	beq.n	800396c <_strtod_l+0x27c>
 8003878:	2a2d      	cmp	r2, #45	; 0x2d
 800387a:	f000 8083 	beq.w	8003984 <_strtod_l+0x294>
 800387e:	2700      	movs	r7, #0
 8003880:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8003884:	2909      	cmp	r1, #9
 8003886:	f240 8083 	bls.w	8003990 <_strtod_l+0x2a0>
 800388a:	9619      	str	r6, [sp, #100]	; 0x64
 800388c:	2500      	movs	r5, #0
 800388e:	e09f      	b.n	80039d0 <_strtod_l+0x2e0>
 8003890:	2300      	movs	r3, #0
 8003892:	e7c8      	b.n	8003826 <_strtod_l+0x136>
 8003894:	f1bb 0f08 	cmp.w	fp, #8
 8003898:	bfd5      	itete	le
 800389a:	9906      	ldrle	r1, [sp, #24]
 800389c:	9905      	ldrgt	r1, [sp, #20]
 800389e:	fb02 3301 	mlale	r3, r2, r1, r3
 80038a2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80038a6:	f100 0001 	add.w	r0, r0, #1
 80038aa:	bfd4      	ite	le
 80038ac:	9306      	strle	r3, [sp, #24]
 80038ae:	9305      	strgt	r3, [sp, #20]
 80038b0:	f10b 0b01 	add.w	fp, fp, #1
 80038b4:	9019      	str	r0, [sp, #100]	; 0x64
 80038b6:	e7be      	b.n	8003836 <_strtod_l+0x146>
 80038b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80038ba:	191a      	adds	r2, r3, r4
 80038bc:	9219      	str	r2, [sp, #100]	; 0x64
 80038be:	5d1a      	ldrb	r2, [r3, r4]
 80038c0:	f1bb 0f00 	cmp.w	fp, #0
 80038c4:	d036      	beq.n	8003934 <_strtod_l+0x244>
 80038c6:	465c      	mov	r4, fp
 80038c8:	9004      	str	r0, [sp, #16]
 80038ca:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80038ce:	2b09      	cmp	r3, #9
 80038d0:	d912      	bls.n	80038f8 <_strtod_l+0x208>
 80038d2:	2301      	movs	r3, #1
 80038d4:	e7c1      	b.n	800385a <_strtod_l+0x16a>
 80038d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80038d8:	3001      	adds	r0, #1
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	9219      	str	r2, [sp, #100]	; 0x64
 80038de:	785a      	ldrb	r2, [r3, #1]
 80038e0:	2a30      	cmp	r2, #48	; 0x30
 80038e2:	d0f8      	beq.n	80038d6 <_strtod_l+0x1e6>
 80038e4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	f200 84d5 	bhi.w	8004298 <_strtod_l+0xba8>
 80038ee:	9004      	str	r0, [sp, #16]
 80038f0:	2000      	movs	r0, #0
 80038f2:	4604      	mov	r4, r0
 80038f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80038f6:	9308      	str	r3, [sp, #32]
 80038f8:	3a30      	subs	r2, #48	; 0x30
 80038fa:	f100 0301 	add.w	r3, r0, #1
 80038fe:	d013      	beq.n	8003928 <_strtod_l+0x238>
 8003900:	9904      	ldr	r1, [sp, #16]
 8003902:	1905      	adds	r5, r0, r4
 8003904:	4419      	add	r1, r3
 8003906:	9104      	str	r1, [sp, #16]
 8003908:	4623      	mov	r3, r4
 800390a:	210a      	movs	r1, #10
 800390c:	42ab      	cmp	r3, r5
 800390e:	d113      	bne.n	8003938 <_strtod_l+0x248>
 8003910:	1823      	adds	r3, r4, r0
 8003912:	2b08      	cmp	r3, #8
 8003914:	f104 0401 	add.w	r4, r4, #1
 8003918:	4404      	add	r4, r0
 800391a:	dc1b      	bgt.n	8003954 <_strtod_l+0x264>
 800391c:	230a      	movs	r3, #10
 800391e:	9906      	ldr	r1, [sp, #24]
 8003920:	fb03 2301 	mla	r3, r3, r1, r2
 8003924:	9306      	str	r3, [sp, #24]
 8003926:	2300      	movs	r3, #0
 8003928:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800392a:	4618      	mov	r0, r3
 800392c:	1c51      	adds	r1, r2, #1
 800392e:	9119      	str	r1, [sp, #100]	; 0x64
 8003930:	7852      	ldrb	r2, [r2, #1]
 8003932:	e7ca      	b.n	80038ca <_strtod_l+0x1da>
 8003934:	4658      	mov	r0, fp
 8003936:	e7d3      	b.n	80038e0 <_strtod_l+0x1f0>
 8003938:	2b08      	cmp	r3, #8
 800393a:	dc04      	bgt.n	8003946 <_strtod_l+0x256>
 800393c:	9f06      	ldr	r7, [sp, #24]
 800393e:	434f      	muls	r7, r1
 8003940:	9706      	str	r7, [sp, #24]
 8003942:	3301      	adds	r3, #1
 8003944:	e7e2      	b.n	800390c <_strtod_l+0x21c>
 8003946:	1c5f      	adds	r7, r3, #1
 8003948:	2f10      	cmp	r7, #16
 800394a:	bfde      	ittt	le
 800394c:	9f05      	ldrle	r7, [sp, #20]
 800394e:	434f      	mulle	r7, r1
 8003950:	9705      	strle	r7, [sp, #20]
 8003952:	e7f6      	b.n	8003942 <_strtod_l+0x252>
 8003954:	2c10      	cmp	r4, #16
 8003956:	bfdf      	itttt	le
 8003958:	230a      	movle	r3, #10
 800395a:	9905      	ldrle	r1, [sp, #20]
 800395c:	fb03 2301 	mlale	r3, r3, r1, r2
 8003960:	9305      	strle	r3, [sp, #20]
 8003962:	e7e0      	b.n	8003926 <_strtod_l+0x236>
 8003964:	2300      	movs	r3, #0
 8003966:	9304      	str	r3, [sp, #16]
 8003968:	2301      	movs	r3, #1
 800396a:	e77b      	b.n	8003864 <_strtod_l+0x174>
 800396c:	2700      	movs	r7, #0
 800396e:	1cb2      	adds	r2, r6, #2
 8003970:	9219      	str	r2, [sp, #100]	; 0x64
 8003972:	78b2      	ldrb	r2, [r6, #2]
 8003974:	e784      	b.n	8003880 <_strtod_l+0x190>
 8003976:	bf00      	nop
 8003978:	08006f30 	.word	0x08006f30
 800397c:	08006d68 	.word	0x08006d68
 8003980:	7ff00000 	.word	0x7ff00000
 8003984:	2701      	movs	r7, #1
 8003986:	e7f2      	b.n	800396e <_strtod_l+0x27e>
 8003988:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800398a:	1c51      	adds	r1, r2, #1
 800398c:	9119      	str	r1, [sp, #100]	; 0x64
 800398e:	7852      	ldrb	r2, [r2, #1]
 8003990:	2a30      	cmp	r2, #48	; 0x30
 8003992:	d0f9      	beq.n	8003988 <_strtod_l+0x298>
 8003994:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8003998:	2908      	cmp	r1, #8
 800399a:	f63f af77 	bhi.w	800388c <_strtod_l+0x19c>
 800399e:	f04f 0e0a 	mov.w	lr, #10
 80039a2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80039a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80039a8:	9209      	str	r2, [sp, #36]	; 0x24
 80039aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80039ac:	1c51      	adds	r1, r2, #1
 80039ae:	9119      	str	r1, [sp, #100]	; 0x64
 80039b0:	7852      	ldrb	r2, [r2, #1]
 80039b2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80039b6:	2d09      	cmp	r5, #9
 80039b8:	d935      	bls.n	8003a26 <_strtod_l+0x336>
 80039ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80039bc:	1b49      	subs	r1, r1, r5
 80039be:	2908      	cmp	r1, #8
 80039c0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80039c4:	dc02      	bgt.n	80039cc <_strtod_l+0x2dc>
 80039c6:	4565      	cmp	r5, ip
 80039c8:	bfa8      	it	ge
 80039ca:	4665      	movge	r5, ip
 80039cc:	b107      	cbz	r7, 80039d0 <_strtod_l+0x2e0>
 80039ce:	426d      	negs	r5, r5
 80039d0:	2c00      	cmp	r4, #0
 80039d2:	d14c      	bne.n	8003a6e <_strtod_l+0x37e>
 80039d4:	9907      	ldr	r1, [sp, #28]
 80039d6:	4301      	orrs	r1, r0
 80039d8:	f47f aecb 	bne.w	8003772 <_strtod_l+0x82>
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f47f aee4 	bne.w	80037aa <_strtod_l+0xba>
 80039e2:	2a69      	cmp	r2, #105	; 0x69
 80039e4:	d026      	beq.n	8003a34 <_strtod_l+0x344>
 80039e6:	dc23      	bgt.n	8003a30 <_strtod_l+0x340>
 80039e8:	2a49      	cmp	r2, #73	; 0x49
 80039ea:	d023      	beq.n	8003a34 <_strtod_l+0x344>
 80039ec:	2a4e      	cmp	r2, #78	; 0x4e
 80039ee:	f47f aedc 	bne.w	80037aa <_strtod_l+0xba>
 80039f2:	499d      	ldr	r1, [pc, #628]	; (8003c68 <_strtod_l+0x578>)
 80039f4:	a819      	add	r0, sp, #100	; 0x64
 80039f6:	f000 ffbf 	bl	8004978 <__match>
 80039fa:	2800      	cmp	r0, #0
 80039fc:	f43f aed5 	beq.w	80037aa <_strtod_l+0xba>
 8003a00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	2b28      	cmp	r3, #40	; 0x28
 8003a06:	d12c      	bne.n	8003a62 <_strtod_l+0x372>
 8003a08:	4998      	ldr	r1, [pc, #608]	; (8003c6c <_strtod_l+0x57c>)
 8003a0a:	aa1c      	add	r2, sp, #112	; 0x70
 8003a0c:	a819      	add	r0, sp, #100	; 0x64
 8003a0e:	f000 ffc7 	bl	80049a0 <__hexnan>
 8003a12:	2805      	cmp	r0, #5
 8003a14:	d125      	bne.n	8003a62 <_strtod_l+0x372>
 8003a16:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003a18:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8003a1c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003a20:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003a24:	e6a5      	b.n	8003772 <_strtod_l+0x82>
 8003a26:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8003a2a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8003a2e:	e7bc      	b.n	80039aa <_strtod_l+0x2ba>
 8003a30:	2a6e      	cmp	r2, #110	; 0x6e
 8003a32:	e7dc      	b.n	80039ee <_strtod_l+0x2fe>
 8003a34:	498e      	ldr	r1, [pc, #568]	; (8003c70 <_strtod_l+0x580>)
 8003a36:	a819      	add	r0, sp, #100	; 0x64
 8003a38:	f000 ff9e 	bl	8004978 <__match>
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	f43f aeb4 	beq.w	80037aa <_strtod_l+0xba>
 8003a42:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a44:	498b      	ldr	r1, [pc, #556]	; (8003c74 <_strtod_l+0x584>)
 8003a46:	3b01      	subs	r3, #1
 8003a48:	a819      	add	r0, sp, #100	; 0x64
 8003a4a:	9319      	str	r3, [sp, #100]	; 0x64
 8003a4c:	f000 ff94 	bl	8004978 <__match>
 8003a50:	b910      	cbnz	r0, 8003a58 <_strtod_l+0x368>
 8003a52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a54:	3301      	adds	r3, #1
 8003a56:	9319      	str	r3, [sp, #100]	; 0x64
 8003a58:	f04f 0800 	mov.w	r8, #0
 8003a5c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8003c78 <_strtod_l+0x588>
 8003a60:	e687      	b.n	8003772 <_strtod_l+0x82>
 8003a62:	4886      	ldr	r0, [pc, #536]	; (8003c7c <_strtod_l+0x58c>)
 8003a64:	f002 f8ce 	bl	8005c04 <nan>
 8003a68:	4680      	mov	r8, r0
 8003a6a:	4689      	mov	r9, r1
 8003a6c:	e681      	b.n	8003772 <_strtod_l+0x82>
 8003a6e:	9b04      	ldr	r3, [sp, #16]
 8003a70:	f1bb 0f00 	cmp.w	fp, #0
 8003a74:	bf08      	it	eq
 8003a76:	46a3      	moveq	fp, r4
 8003a78:	1aeb      	subs	r3, r5, r3
 8003a7a:	2c10      	cmp	r4, #16
 8003a7c:	9806      	ldr	r0, [sp, #24]
 8003a7e:	4626      	mov	r6, r4
 8003a80:	9307      	str	r3, [sp, #28]
 8003a82:	bfa8      	it	ge
 8003a84:	2610      	movge	r6, #16
 8003a86:	f7fc fcad 	bl	80003e4 <__aeabi_ui2d>
 8003a8a:	2c09      	cmp	r4, #9
 8003a8c:	4680      	mov	r8, r0
 8003a8e:	4689      	mov	r9, r1
 8003a90:	dd13      	ble.n	8003aba <_strtod_l+0x3ca>
 8003a92:	4b7b      	ldr	r3, [pc, #492]	; (8003c80 <_strtod_l+0x590>)
 8003a94:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003a98:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003a9c:	f7fc fd1c 	bl	80004d8 <__aeabi_dmul>
 8003aa0:	4680      	mov	r8, r0
 8003aa2:	9805      	ldr	r0, [sp, #20]
 8003aa4:	4689      	mov	r9, r1
 8003aa6:	f7fc fc9d 	bl	80003e4 <__aeabi_ui2d>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	460b      	mov	r3, r1
 8003aae:	4640      	mov	r0, r8
 8003ab0:	4649      	mov	r1, r9
 8003ab2:	f7fc fb5b 	bl	800016c <__adddf3>
 8003ab6:	4680      	mov	r8, r0
 8003ab8:	4689      	mov	r9, r1
 8003aba:	2c0f      	cmp	r4, #15
 8003abc:	dc36      	bgt.n	8003b2c <_strtod_l+0x43c>
 8003abe:	9b07      	ldr	r3, [sp, #28]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f43f ae56 	beq.w	8003772 <_strtod_l+0x82>
 8003ac6:	dd22      	ble.n	8003b0e <_strtod_l+0x41e>
 8003ac8:	2b16      	cmp	r3, #22
 8003aca:	dc09      	bgt.n	8003ae0 <_strtod_l+0x3f0>
 8003acc:	496c      	ldr	r1, [pc, #432]	; (8003c80 <_strtod_l+0x590>)
 8003ace:	4642      	mov	r2, r8
 8003ad0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003ad4:	464b      	mov	r3, r9
 8003ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ada:	f7fc fcfd 	bl	80004d8 <__aeabi_dmul>
 8003ade:	e7c3      	b.n	8003a68 <_strtod_l+0x378>
 8003ae0:	9a07      	ldr	r2, [sp, #28]
 8003ae2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	db20      	blt.n	8003b2c <_strtod_l+0x43c>
 8003aea:	4d65      	ldr	r5, [pc, #404]	; (8003c80 <_strtod_l+0x590>)
 8003aec:	f1c4 040f 	rsb	r4, r4, #15
 8003af0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8003af4:	4642      	mov	r2, r8
 8003af6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003afa:	464b      	mov	r3, r9
 8003afc:	f7fc fcec 	bl	80004d8 <__aeabi_dmul>
 8003b00:	9b07      	ldr	r3, [sp, #28]
 8003b02:	1b1c      	subs	r4, r3, r4
 8003b04:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8003b08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b0c:	e7e5      	b.n	8003ada <_strtod_l+0x3ea>
 8003b0e:	9b07      	ldr	r3, [sp, #28]
 8003b10:	3316      	adds	r3, #22
 8003b12:	db0b      	blt.n	8003b2c <_strtod_l+0x43c>
 8003b14:	9b04      	ldr	r3, [sp, #16]
 8003b16:	4640      	mov	r0, r8
 8003b18:	1b5d      	subs	r5, r3, r5
 8003b1a:	4b59      	ldr	r3, [pc, #356]	; (8003c80 <_strtod_l+0x590>)
 8003b1c:	4649      	mov	r1, r9
 8003b1e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003b22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b26:	f7fc fe01 	bl	800072c <__aeabi_ddiv>
 8003b2a:	e79d      	b.n	8003a68 <_strtod_l+0x378>
 8003b2c:	9b07      	ldr	r3, [sp, #28]
 8003b2e:	1ba6      	subs	r6, r4, r6
 8003b30:	441e      	add	r6, r3
 8003b32:	2e00      	cmp	r6, #0
 8003b34:	dd74      	ble.n	8003c20 <_strtod_l+0x530>
 8003b36:	f016 030f 	ands.w	r3, r6, #15
 8003b3a:	d00a      	beq.n	8003b52 <_strtod_l+0x462>
 8003b3c:	4950      	ldr	r1, [pc, #320]	; (8003c80 <_strtod_l+0x590>)
 8003b3e:	4642      	mov	r2, r8
 8003b40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003b44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b48:	464b      	mov	r3, r9
 8003b4a:	f7fc fcc5 	bl	80004d8 <__aeabi_dmul>
 8003b4e:	4680      	mov	r8, r0
 8003b50:	4689      	mov	r9, r1
 8003b52:	f036 060f 	bics.w	r6, r6, #15
 8003b56:	d052      	beq.n	8003bfe <_strtod_l+0x50e>
 8003b58:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003b5c:	dd27      	ble.n	8003bae <_strtod_l+0x4be>
 8003b5e:	f04f 0b00 	mov.w	fp, #0
 8003b62:	f8cd b010 	str.w	fp, [sp, #16]
 8003b66:	f8cd b020 	str.w	fp, [sp, #32]
 8003b6a:	f8cd b018 	str.w	fp, [sp, #24]
 8003b6e:	2322      	movs	r3, #34	; 0x22
 8003b70:	f04f 0800 	mov.w	r8, #0
 8003b74:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8003c78 <_strtod_l+0x588>
 8003b78:	f8ca 3000 	str.w	r3, [sl]
 8003b7c:	9b08      	ldr	r3, [sp, #32]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f43f adf7 	beq.w	8003772 <_strtod_l+0x82>
 8003b84:	4650      	mov	r0, sl
 8003b86:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003b88:	f001 f818 	bl	8004bbc <_Bfree>
 8003b8c:	4650      	mov	r0, sl
 8003b8e:	9906      	ldr	r1, [sp, #24]
 8003b90:	f001 f814 	bl	8004bbc <_Bfree>
 8003b94:	4650      	mov	r0, sl
 8003b96:	9904      	ldr	r1, [sp, #16]
 8003b98:	f001 f810 	bl	8004bbc <_Bfree>
 8003b9c:	4650      	mov	r0, sl
 8003b9e:	9908      	ldr	r1, [sp, #32]
 8003ba0:	f001 f80c 	bl	8004bbc <_Bfree>
 8003ba4:	4659      	mov	r1, fp
 8003ba6:	4650      	mov	r0, sl
 8003ba8:	f001 f808 	bl	8004bbc <_Bfree>
 8003bac:	e5e1      	b.n	8003772 <_strtod_l+0x82>
 8003bae:	4b35      	ldr	r3, [pc, #212]	; (8003c84 <_strtod_l+0x594>)
 8003bb0:	4640      	mov	r0, r8
 8003bb2:	9305      	str	r3, [sp, #20]
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	4649      	mov	r1, r9
 8003bb8:	461f      	mov	r7, r3
 8003bba:	1136      	asrs	r6, r6, #4
 8003bbc:	2e01      	cmp	r6, #1
 8003bbe:	dc21      	bgt.n	8003c04 <_strtod_l+0x514>
 8003bc0:	b10b      	cbz	r3, 8003bc6 <_strtod_l+0x4d6>
 8003bc2:	4680      	mov	r8, r0
 8003bc4:	4689      	mov	r9, r1
 8003bc6:	4b2f      	ldr	r3, [pc, #188]	; (8003c84 <_strtod_l+0x594>)
 8003bc8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003bcc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003bd0:	4642      	mov	r2, r8
 8003bd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bd6:	464b      	mov	r3, r9
 8003bd8:	f7fc fc7e 	bl	80004d8 <__aeabi_dmul>
 8003bdc:	4b26      	ldr	r3, [pc, #152]	; (8003c78 <_strtod_l+0x588>)
 8003bde:	460a      	mov	r2, r1
 8003be0:	400b      	ands	r3, r1
 8003be2:	4929      	ldr	r1, [pc, #164]	; (8003c88 <_strtod_l+0x598>)
 8003be4:	4680      	mov	r8, r0
 8003be6:	428b      	cmp	r3, r1
 8003be8:	d8b9      	bhi.n	8003b5e <_strtod_l+0x46e>
 8003bea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003bee:	428b      	cmp	r3, r1
 8003bf0:	bf86      	itte	hi
 8003bf2:	f04f 38ff 	movhi.w	r8, #4294967295
 8003bf6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8003c8c <_strtod_l+0x59c>
 8003bfa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003bfe:	2300      	movs	r3, #0
 8003c00:	9305      	str	r3, [sp, #20]
 8003c02:	e07f      	b.n	8003d04 <_strtod_l+0x614>
 8003c04:	07f2      	lsls	r2, r6, #31
 8003c06:	d505      	bpl.n	8003c14 <_strtod_l+0x524>
 8003c08:	9b05      	ldr	r3, [sp, #20]
 8003c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0e:	f7fc fc63 	bl	80004d8 <__aeabi_dmul>
 8003c12:	2301      	movs	r3, #1
 8003c14:	9a05      	ldr	r2, [sp, #20]
 8003c16:	3701      	adds	r7, #1
 8003c18:	3208      	adds	r2, #8
 8003c1a:	1076      	asrs	r6, r6, #1
 8003c1c:	9205      	str	r2, [sp, #20]
 8003c1e:	e7cd      	b.n	8003bbc <_strtod_l+0x4cc>
 8003c20:	d0ed      	beq.n	8003bfe <_strtod_l+0x50e>
 8003c22:	4276      	negs	r6, r6
 8003c24:	f016 020f 	ands.w	r2, r6, #15
 8003c28:	d00a      	beq.n	8003c40 <_strtod_l+0x550>
 8003c2a:	4b15      	ldr	r3, [pc, #84]	; (8003c80 <_strtod_l+0x590>)
 8003c2c:	4640      	mov	r0, r8
 8003c2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c32:	4649      	mov	r1, r9
 8003c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c38:	f7fc fd78 	bl	800072c <__aeabi_ddiv>
 8003c3c:	4680      	mov	r8, r0
 8003c3e:	4689      	mov	r9, r1
 8003c40:	1136      	asrs	r6, r6, #4
 8003c42:	d0dc      	beq.n	8003bfe <_strtod_l+0x50e>
 8003c44:	2e1f      	cmp	r6, #31
 8003c46:	dd23      	ble.n	8003c90 <_strtod_l+0x5a0>
 8003c48:	f04f 0b00 	mov.w	fp, #0
 8003c4c:	f8cd b010 	str.w	fp, [sp, #16]
 8003c50:	f8cd b020 	str.w	fp, [sp, #32]
 8003c54:	f8cd b018 	str.w	fp, [sp, #24]
 8003c58:	2322      	movs	r3, #34	; 0x22
 8003c5a:	f04f 0800 	mov.w	r8, #0
 8003c5e:	f04f 0900 	mov.w	r9, #0
 8003c62:	f8ca 3000 	str.w	r3, [sl]
 8003c66:	e789      	b.n	8003b7c <_strtod_l+0x48c>
 8003c68:	08006d62 	.word	0x08006d62
 8003c6c:	08006d7c 	.word	0x08006d7c
 8003c70:	08006d59 	.word	0x08006d59
 8003c74:	08006d5c 	.word	0x08006d5c
 8003c78:	7ff00000 	.word	0x7ff00000
 8003c7c:	08007122 	.word	0x08007122
 8003c80:	08006fe0 	.word	0x08006fe0
 8003c84:	08006fb8 	.word	0x08006fb8
 8003c88:	7ca00000 	.word	0x7ca00000
 8003c8c:	7fefffff 	.word	0x7fefffff
 8003c90:	f016 0310 	ands.w	r3, r6, #16
 8003c94:	bf18      	it	ne
 8003c96:	236a      	movne	r3, #106	; 0x6a
 8003c98:	4640      	mov	r0, r8
 8003c9a:	9305      	str	r3, [sp, #20]
 8003c9c:	4649      	mov	r1, r9
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	4fb0      	ldr	r7, [pc, #704]	; (8003f64 <_strtod_l+0x874>)
 8003ca2:	07f2      	lsls	r2, r6, #31
 8003ca4:	d504      	bpl.n	8003cb0 <_strtod_l+0x5c0>
 8003ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003caa:	f7fc fc15 	bl	80004d8 <__aeabi_dmul>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	1076      	asrs	r6, r6, #1
 8003cb2:	f107 0708 	add.w	r7, r7, #8
 8003cb6:	d1f4      	bne.n	8003ca2 <_strtod_l+0x5b2>
 8003cb8:	b10b      	cbz	r3, 8003cbe <_strtod_l+0x5ce>
 8003cba:	4680      	mov	r8, r0
 8003cbc:	4689      	mov	r9, r1
 8003cbe:	9b05      	ldr	r3, [sp, #20]
 8003cc0:	b1c3      	cbz	r3, 8003cf4 <_strtod_l+0x604>
 8003cc2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8003cc6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	4649      	mov	r1, r9
 8003cce:	dd11      	ble.n	8003cf4 <_strtod_l+0x604>
 8003cd0:	2b1f      	cmp	r3, #31
 8003cd2:	f340 8127 	ble.w	8003f24 <_strtod_l+0x834>
 8003cd6:	2b34      	cmp	r3, #52	; 0x34
 8003cd8:	bfd8      	it	le
 8003cda:	f04f 33ff 	movle.w	r3, #4294967295
 8003cde:	f04f 0800 	mov.w	r8, #0
 8003ce2:	bfcf      	iteee	gt
 8003ce4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8003ce8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8003cec:	fa03 f202 	lslle.w	r2, r3, r2
 8003cf0:	ea02 0901 	andle.w	r9, r2, r1
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	4640      	mov	r0, r8
 8003cfa:	4649      	mov	r1, r9
 8003cfc:	f7fc fe54 	bl	80009a8 <__aeabi_dcmpeq>
 8003d00:	2800      	cmp	r0, #0
 8003d02:	d1a1      	bne.n	8003c48 <_strtod_l+0x558>
 8003d04:	9b06      	ldr	r3, [sp, #24]
 8003d06:	465a      	mov	r2, fp
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	4650      	mov	r0, sl
 8003d0c:	4623      	mov	r3, r4
 8003d0e:	9908      	ldr	r1, [sp, #32]
 8003d10:	f000 ffbc 	bl	8004c8c <__s2b>
 8003d14:	9008      	str	r0, [sp, #32]
 8003d16:	2800      	cmp	r0, #0
 8003d18:	f43f af21 	beq.w	8003b5e <_strtod_l+0x46e>
 8003d1c:	9b04      	ldr	r3, [sp, #16]
 8003d1e:	f04f 0b00 	mov.w	fp, #0
 8003d22:	1b5d      	subs	r5, r3, r5
 8003d24:	9b07      	ldr	r3, [sp, #28]
 8003d26:	f8cd b010 	str.w	fp, [sp, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	bfb4      	ite	lt
 8003d2e:	462b      	movlt	r3, r5
 8003d30:	2300      	movge	r3, #0
 8003d32:	930e      	str	r3, [sp, #56]	; 0x38
 8003d34:	9b07      	ldr	r3, [sp, #28]
 8003d36:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003d3a:	9314      	str	r3, [sp, #80]	; 0x50
 8003d3c:	9b08      	ldr	r3, [sp, #32]
 8003d3e:	4650      	mov	r0, sl
 8003d40:	6859      	ldr	r1, [r3, #4]
 8003d42:	f000 fefb 	bl	8004b3c <_Balloc>
 8003d46:	9006      	str	r0, [sp, #24]
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	f43f af10 	beq.w	8003b6e <_strtod_l+0x47e>
 8003d4e:	9b08      	ldr	r3, [sp, #32]
 8003d50:	300c      	adds	r0, #12
 8003d52:	691a      	ldr	r2, [r3, #16]
 8003d54:	f103 010c 	add.w	r1, r3, #12
 8003d58:	3202      	adds	r2, #2
 8003d5a:	0092      	lsls	r2, r2, #2
 8003d5c:	f000 fee0 	bl	8004b20 <memcpy>
 8003d60:	ab1c      	add	r3, sp, #112	; 0x70
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	ab1b      	add	r3, sp, #108	; 0x6c
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	4642      	mov	r2, r8
 8003d6a:	464b      	mov	r3, r9
 8003d6c:	4650      	mov	r0, sl
 8003d6e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003d72:	f001 facd 	bl	8005310 <__d2b>
 8003d76:	901a      	str	r0, [sp, #104]	; 0x68
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	f43f aef8 	beq.w	8003b6e <_strtod_l+0x47e>
 8003d7e:	2101      	movs	r1, #1
 8003d80:	4650      	mov	r0, sl
 8003d82:	f001 f81b 	bl	8004dbc <__i2b>
 8003d86:	4603      	mov	r3, r0
 8003d88:	9004      	str	r0, [sp, #16]
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	f43f aeef 	beq.w	8003b6e <_strtod_l+0x47e>
 8003d90:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003d92:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003d94:	2d00      	cmp	r5, #0
 8003d96:	bfab      	itete	ge
 8003d98:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8003d9a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8003d9c:	18ee      	addge	r6, r5, r3
 8003d9e:	1b5c      	sublt	r4, r3, r5
 8003da0:	9b05      	ldr	r3, [sp, #20]
 8003da2:	bfa8      	it	ge
 8003da4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8003da6:	eba5 0503 	sub.w	r5, r5, r3
 8003daa:	4415      	add	r5, r2
 8003dac:	4b6e      	ldr	r3, [pc, #440]	; (8003f68 <_strtod_l+0x878>)
 8003dae:	f105 35ff 	add.w	r5, r5, #4294967295
 8003db2:	bfb8      	it	lt
 8003db4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8003db6:	429d      	cmp	r5, r3
 8003db8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8003dbc:	f280 80c4 	bge.w	8003f48 <_strtod_l+0x858>
 8003dc0:	1b5b      	subs	r3, r3, r5
 8003dc2:	2b1f      	cmp	r3, #31
 8003dc4:	f04f 0701 	mov.w	r7, #1
 8003dc8:	eba2 0203 	sub.w	r2, r2, r3
 8003dcc:	f300 80b1 	bgt.w	8003f32 <_strtod_l+0x842>
 8003dd0:	2500      	movs	r5, #0
 8003dd2:	fa07 f303 	lsl.w	r3, r7, r3
 8003dd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8003dd8:	18b7      	adds	r7, r6, r2
 8003dda:	9b05      	ldr	r3, [sp, #20]
 8003ddc:	42be      	cmp	r6, r7
 8003dde:	4414      	add	r4, r2
 8003de0:	441c      	add	r4, r3
 8003de2:	4633      	mov	r3, r6
 8003de4:	bfa8      	it	ge
 8003de6:	463b      	movge	r3, r7
 8003de8:	42a3      	cmp	r3, r4
 8003dea:	bfa8      	it	ge
 8003dec:	4623      	movge	r3, r4
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	bfc2      	ittt	gt
 8003df2:	1aff      	subgt	r7, r7, r3
 8003df4:	1ae4      	subgt	r4, r4, r3
 8003df6:	1af6      	subgt	r6, r6, r3
 8003df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	dd17      	ble.n	8003e2e <_strtod_l+0x73e>
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4650      	mov	r0, sl
 8003e02:	9904      	ldr	r1, [sp, #16]
 8003e04:	f001 f898 	bl	8004f38 <__pow5mult>
 8003e08:	9004      	str	r0, [sp, #16]
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	f43f aeaf 	beq.w	8003b6e <_strtod_l+0x47e>
 8003e10:	4601      	mov	r1, r0
 8003e12:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003e14:	4650      	mov	r0, sl
 8003e16:	f000 ffe7 	bl	8004de8 <__multiply>
 8003e1a:	9009      	str	r0, [sp, #36]	; 0x24
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	f43f aea6 	beq.w	8003b6e <_strtod_l+0x47e>
 8003e22:	4650      	mov	r0, sl
 8003e24:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003e26:	f000 fec9 	bl	8004bbc <_Bfree>
 8003e2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e2c:	931a      	str	r3, [sp, #104]	; 0x68
 8003e2e:	2f00      	cmp	r7, #0
 8003e30:	f300 808e 	bgt.w	8003f50 <_strtod_l+0x860>
 8003e34:	9b07      	ldr	r3, [sp, #28]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	dd08      	ble.n	8003e4c <_strtod_l+0x75c>
 8003e3a:	4650      	mov	r0, sl
 8003e3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003e3e:	9906      	ldr	r1, [sp, #24]
 8003e40:	f001 f87a 	bl	8004f38 <__pow5mult>
 8003e44:	9006      	str	r0, [sp, #24]
 8003e46:	2800      	cmp	r0, #0
 8003e48:	f43f ae91 	beq.w	8003b6e <_strtod_l+0x47e>
 8003e4c:	2c00      	cmp	r4, #0
 8003e4e:	dd08      	ble.n	8003e62 <_strtod_l+0x772>
 8003e50:	4622      	mov	r2, r4
 8003e52:	4650      	mov	r0, sl
 8003e54:	9906      	ldr	r1, [sp, #24]
 8003e56:	f001 f8c9 	bl	8004fec <__lshift>
 8003e5a:	9006      	str	r0, [sp, #24]
 8003e5c:	2800      	cmp	r0, #0
 8003e5e:	f43f ae86 	beq.w	8003b6e <_strtod_l+0x47e>
 8003e62:	2e00      	cmp	r6, #0
 8003e64:	dd08      	ble.n	8003e78 <_strtod_l+0x788>
 8003e66:	4632      	mov	r2, r6
 8003e68:	4650      	mov	r0, sl
 8003e6a:	9904      	ldr	r1, [sp, #16]
 8003e6c:	f001 f8be 	bl	8004fec <__lshift>
 8003e70:	9004      	str	r0, [sp, #16]
 8003e72:	2800      	cmp	r0, #0
 8003e74:	f43f ae7b 	beq.w	8003b6e <_strtod_l+0x47e>
 8003e78:	4650      	mov	r0, sl
 8003e7a:	9a06      	ldr	r2, [sp, #24]
 8003e7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003e7e:	f001 f941 	bl	8005104 <__mdiff>
 8003e82:	4683      	mov	fp, r0
 8003e84:	2800      	cmp	r0, #0
 8003e86:	f43f ae72 	beq.w	8003b6e <_strtod_l+0x47e>
 8003e8a:	2400      	movs	r4, #0
 8003e8c:	68c3      	ldr	r3, [r0, #12]
 8003e8e:	9904      	ldr	r1, [sp, #16]
 8003e90:	60c4      	str	r4, [r0, #12]
 8003e92:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e94:	f001 f91a 	bl	80050cc <__mcmp>
 8003e98:	42a0      	cmp	r0, r4
 8003e9a:	da6b      	bge.n	8003f74 <_strtod_l+0x884>
 8003e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e9e:	ea53 0308 	orrs.w	r3, r3, r8
 8003ea2:	f040 8091 	bne.w	8003fc8 <_strtod_l+0x8d8>
 8003ea6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f040 808c 	bne.w	8003fc8 <_strtod_l+0x8d8>
 8003eb0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003eb4:	0d1b      	lsrs	r3, r3, #20
 8003eb6:	051b      	lsls	r3, r3, #20
 8003eb8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8003ebc:	f240 8084 	bls.w	8003fc8 <_strtod_l+0x8d8>
 8003ec0:	f8db 3014 	ldr.w	r3, [fp, #20]
 8003ec4:	b91b      	cbnz	r3, 8003ece <_strtod_l+0x7de>
 8003ec6:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	dd7c      	ble.n	8003fc8 <_strtod_l+0x8d8>
 8003ece:	4659      	mov	r1, fp
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	4650      	mov	r0, sl
 8003ed4:	f001 f88a 	bl	8004fec <__lshift>
 8003ed8:	9904      	ldr	r1, [sp, #16]
 8003eda:	4683      	mov	fp, r0
 8003edc:	f001 f8f6 	bl	80050cc <__mcmp>
 8003ee0:	2800      	cmp	r0, #0
 8003ee2:	dd71      	ble.n	8003fc8 <_strtod_l+0x8d8>
 8003ee4:	9905      	ldr	r1, [sp, #20]
 8003ee6:	464b      	mov	r3, r9
 8003ee8:	4a20      	ldr	r2, [pc, #128]	; (8003f6c <_strtod_l+0x87c>)
 8003eea:	2900      	cmp	r1, #0
 8003eec:	f000 808c 	beq.w	8004008 <_strtod_l+0x918>
 8003ef0:	ea02 0109 	and.w	r1, r2, r9
 8003ef4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8003ef8:	f300 8086 	bgt.w	8004008 <_strtod_l+0x918>
 8003efc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8003f00:	f77f aeaa 	ble.w	8003c58 <_strtod_l+0x568>
 8003f04:	4640      	mov	r0, r8
 8003f06:	4649      	mov	r1, r9
 8003f08:	4b19      	ldr	r3, [pc, #100]	; (8003f70 <_strtod_l+0x880>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f7fc fae4 	bl	80004d8 <__aeabi_dmul>
 8003f10:	460b      	mov	r3, r1
 8003f12:	4303      	orrs	r3, r0
 8003f14:	bf08      	it	eq
 8003f16:	2322      	moveq	r3, #34	; 0x22
 8003f18:	4680      	mov	r8, r0
 8003f1a:	4689      	mov	r9, r1
 8003f1c:	bf08      	it	eq
 8003f1e:	f8ca 3000 	streq.w	r3, [sl]
 8003f22:	e62f      	b.n	8003b84 <_strtod_l+0x494>
 8003f24:	f04f 32ff 	mov.w	r2, #4294967295
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	ea03 0808 	and.w	r8, r3, r8
 8003f30:	e6e0      	b.n	8003cf4 <_strtod_l+0x604>
 8003f32:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8003f36:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8003f3a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8003f3e:	35e2      	adds	r5, #226	; 0xe2
 8003f40:	fa07 f505 	lsl.w	r5, r7, r5
 8003f44:	970f      	str	r7, [sp, #60]	; 0x3c
 8003f46:	e747      	b.n	8003dd8 <_strtod_l+0x6e8>
 8003f48:	2301      	movs	r3, #1
 8003f4a:	2500      	movs	r5, #0
 8003f4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f4e:	e743      	b.n	8003dd8 <_strtod_l+0x6e8>
 8003f50:	463a      	mov	r2, r7
 8003f52:	4650      	mov	r0, sl
 8003f54:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003f56:	f001 f849 	bl	8004fec <__lshift>
 8003f5a:	901a      	str	r0, [sp, #104]	; 0x68
 8003f5c:	2800      	cmp	r0, #0
 8003f5e:	f47f af69 	bne.w	8003e34 <_strtod_l+0x744>
 8003f62:	e604      	b.n	8003b6e <_strtod_l+0x47e>
 8003f64:	08006d90 	.word	0x08006d90
 8003f68:	fffffc02 	.word	0xfffffc02
 8003f6c:	7ff00000 	.word	0x7ff00000
 8003f70:	39500000 	.word	0x39500000
 8003f74:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003f78:	d165      	bne.n	8004046 <_strtod_l+0x956>
 8003f7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003f7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003f80:	b35a      	cbz	r2, 8003fda <_strtod_l+0x8ea>
 8003f82:	4a99      	ldr	r2, [pc, #612]	; (80041e8 <_strtod_l+0xaf8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d12b      	bne.n	8003fe0 <_strtod_l+0x8f0>
 8003f88:	9b05      	ldr	r3, [sp, #20]
 8003f8a:	4641      	mov	r1, r8
 8003f8c:	b303      	cbz	r3, 8003fd0 <_strtod_l+0x8e0>
 8003f8e:	464a      	mov	r2, r9
 8003f90:	4b96      	ldr	r3, [pc, #600]	; (80041ec <_strtod_l+0xafc>)
 8003f92:	4013      	ands	r3, r2
 8003f94:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8003f98:	f04f 32ff 	mov.w	r2, #4294967295
 8003f9c:	d81b      	bhi.n	8003fd6 <_strtod_l+0x8e6>
 8003f9e:	0d1b      	lsrs	r3, r3, #20
 8003fa0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	4299      	cmp	r1, r3
 8003faa:	d119      	bne.n	8003fe0 <_strtod_l+0x8f0>
 8003fac:	4b90      	ldr	r3, [pc, #576]	; (80041f0 <_strtod_l+0xb00>)
 8003fae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d102      	bne.n	8003fba <_strtod_l+0x8ca>
 8003fb4:	3101      	adds	r1, #1
 8003fb6:	f43f adda 	beq.w	8003b6e <_strtod_l+0x47e>
 8003fba:	f04f 0800 	mov.w	r8, #0
 8003fbe:	4b8b      	ldr	r3, [pc, #556]	; (80041ec <_strtod_l+0xafc>)
 8003fc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fc2:	401a      	ands	r2, r3
 8003fc4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8003fc8:	9b05      	ldr	r3, [sp, #20]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d19a      	bne.n	8003f04 <_strtod_l+0x814>
 8003fce:	e5d9      	b.n	8003b84 <_strtod_l+0x494>
 8003fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd4:	e7e8      	b.n	8003fa8 <_strtod_l+0x8b8>
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	e7e6      	b.n	8003fa8 <_strtod_l+0x8b8>
 8003fda:	ea53 0308 	orrs.w	r3, r3, r8
 8003fde:	d081      	beq.n	8003ee4 <_strtod_l+0x7f4>
 8003fe0:	b1e5      	cbz	r5, 800401c <_strtod_l+0x92c>
 8003fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe4:	421d      	tst	r5, r3
 8003fe6:	d0ef      	beq.n	8003fc8 <_strtod_l+0x8d8>
 8003fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003fea:	4640      	mov	r0, r8
 8003fec:	4649      	mov	r1, r9
 8003fee:	9a05      	ldr	r2, [sp, #20]
 8003ff0:	b1c3      	cbz	r3, 8004024 <_strtod_l+0x934>
 8003ff2:	f7ff fb5a 	bl	80036aa <sulp>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003ffe:	f7fc f8b5 	bl	800016c <__adddf3>
 8004002:	4680      	mov	r8, r0
 8004004:	4689      	mov	r9, r1
 8004006:	e7df      	b.n	8003fc8 <_strtod_l+0x8d8>
 8004008:	4013      	ands	r3, r2
 800400a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800400e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004012:	f04f 38ff 	mov.w	r8, #4294967295
 8004016:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800401a:	e7d5      	b.n	8003fc8 <_strtod_l+0x8d8>
 800401c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800401e:	ea13 0f08 	tst.w	r3, r8
 8004022:	e7e0      	b.n	8003fe6 <_strtod_l+0x8f6>
 8004024:	f7ff fb41 	bl	80036aa <sulp>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004030:	f7fc f89a 	bl	8000168 <__aeabi_dsub>
 8004034:	2200      	movs	r2, #0
 8004036:	2300      	movs	r3, #0
 8004038:	4680      	mov	r8, r0
 800403a:	4689      	mov	r9, r1
 800403c:	f7fc fcb4 	bl	80009a8 <__aeabi_dcmpeq>
 8004040:	2800      	cmp	r0, #0
 8004042:	d0c1      	beq.n	8003fc8 <_strtod_l+0x8d8>
 8004044:	e608      	b.n	8003c58 <_strtod_l+0x568>
 8004046:	4658      	mov	r0, fp
 8004048:	9904      	ldr	r1, [sp, #16]
 800404a:	f001 f9bd 	bl	80053c8 <__ratio>
 800404e:	2200      	movs	r2, #0
 8004050:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004054:	4606      	mov	r6, r0
 8004056:	460f      	mov	r7, r1
 8004058:	f7fc fcba 	bl	80009d0 <__aeabi_dcmple>
 800405c:	2800      	cmp	r0, #0
 800405e:	d070      	beq.n	8004142 <_strtod_l+0xa52>
 8004060:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004062:	2b00      	cmp	r3, #0
 8004064:	d042      	beq.n	80040ec <_strtod_l+0x9fc>
 8004066:	2600      	movs	r6, #0
 8004068:	4f62      	ldr	r7, [pc, #392]	; (80041f4 <_strtod_l+0xb04>)
 800406a:	4d62      	ldr	r5, [pc, #392]	; (80041f4 <_strtod_l+0xb04>)
 800406c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800406e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004072:	0d1b      	lsrs	r3, r3, #20
 8004074:	051b      	lsls	r3, r3, #20
 8004076:	930f      	str	r3, [sp, #60]	; 0x3c
 8004078:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800407a:	4b5f      	ldr	r3, [pc, #380]	; (80041f8 <_strtod_l+0xb08>)
 800407c:	429a      	cmp	r2, r3
 800407e:	f040 80c3 	bne.w	8004208 <_strtod_l+0xb18>
 8004082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004084:	4640      	mov	r0, r8
 8004086:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800408a:	4649      	mov	r1, r9
 800408c:	f001 f8c6 	bl	800521c <__ulp>
 8004090:	4602      	mov	r2, r0
 8004092:	460b      	mov	r3, r1
 8004094:	4630      	mov	r0, r6
 8004096:	4639      	mov	r1, r7
 8004098:	f7fc fa1e 	bl	80004d8 <__aeabi_dmul>
 800409c:	4642      	mov	r2, r8
 800409e:	464b      	mov	r3, r9
 80040a0:	f7fc f864 	bl	800016c <__adddf3>
 80040a4:	460b      	mov	r3, r1
 80040a6:	4951      	ldr	r1, [pc, #324]	; (80041ec <_strtod_l+0xafc>)
 80040a8:	4a54      	ldr	r2, [pc, #336]	; (80041fc <_strtod_l+0xb0c>)
 80040aa:	4019      	ands	r1, r3
 80040ac:	4291      	cmp	r1, r2
 80040ae:	4680      	mov	r8, r0
 80040b0:	d95d      	bls.n	800416e <_strtod_l+0xa7e>
 80040b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80040b4:	4b4e      	ldr	r3, [pc, #312]	; (80041f0 <_strtod_l+0xb00>)
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d103      	bne.n	80040c2 <_strtod_l+0x9d2>
 80040ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80040bc:	3301      	adds	r3, #1
 80040be:	f43f ad56 	beq.w	8003b6e <_strtod_l+0x47e>
 80040c2:	f04f 38ff 	mov.w	r8, #4294967295
 80040c6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80041f0 <_strtod_l+0xb00>
 80040ca:	4650      	mov	r0, sl
 80040cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80040ce:	f000 fd75 	bl	8004bbc <_Bfree>
 80040d2:	4650      	mov	r0, sl
 80040d4:	9906      	ldr	r1, [sp, #24]
 80040d6:	f000 fd71 	bl	8004bbc <_Bfree>
 80040da:	4650      	mov	r0, sl
 80040dc:	9904      	ldr	r1, [sp, #16]
 80040de:	f000 fd6d 	bl	8004bbc <_Bfree>
 80040e2:	4659      	mov	r1, fp
 80040e4:	4650      	mov	r0, sl
 80040e6:	f000 fd69 	bl	8004bbc <_Bfree>
 80040ea:	e627      	b.n	8003d3c <_strtod_l+0x64c>
 80040ec:	f1b8 0f00 	cmp.w	r8, #0
 80040f0:	d119      	bne.n	8004126 <_strtod_l+0xa36>
 80040f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f8:	b9e3      	cbnz	r3, 8004134 <_strtod_l+0xa44>
 80040fa:	2200      	movs	r2, #0
 80040fc:	4630      	mov	r0, r6
 80040fe:	4639      	mov	r1, r7
 8004100:	4b3c      	ldr	r3, [pc, #240]	; (80041f4 <_strtod_l+0xb04>)
 8004102:	f7fc fc5b 	bl	80009bc <__aeabi_dcmplt>
 8004106:	b9c8      	cbnz	r0, 800413c <_strtod_l+0xa4c>
 8004108:	2200      	movs	r2, #0
 800410a:	4630      	mov	r0, r6
 800410c:	4639      	mov	r1, r7
 800410e:	4b3c      	ldr	r3, [pc, #240]	; (8004200 <_strtod_l+0xb10>)
 8004110:	f7fc f9e2 	bl	80004d8 <__aeabi_dmul>
 8004114:	4604      	mov	r4, r0
 8004116:	460d      	mov	r5, r1
 8004118:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800411c:	9416      	str	r4, [sp, #88]	; 0x58
 800411e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004120:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004124:	e7a2      	b.n	800406c <_strtod_l+0x97c>
 8004126:	f1b8 0f01 	cmp.w	r8, #1
 800412a:	d103      	bne.n	8004134 <_strtod_l+0xa44>
 800412c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800412e:	2b00      	cmp	r3, #0
 8004130:	f43f ad92 	beq.w	8003c58 <_strtod_l+0x568>
 8004134:	2600      	movs	r6, #0
 8004136:	2400      	movs	r4, #0
 8004138:	4f32      	ldr	r7, [pc, #200]	; (8004204 <_strtod_l+0xb14>)
 800413a:	e796      	b.n	800406a <_strtod_l+0x97a>
 800413c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800413e:	4d30      	ldr	r5, [pc, #192]	; (8004200 <_strtod_l+0xb10>)
 8004140:	e7ea      	b.n	8004118 <_strtod_l+0xa28>
 8004142:	4b2f      	ldr	r3, [pc, #188]	; (8004200 <_strtod_l+0xb10>)
 8004144:	2200      	movs	r2, #0
 8004146:	4630      	mov	r0, r6
 8004148:	4639      	mov	r1, r7
 800414a:	f7fc f9c5 	bl	80004d8 <__aeabi_dmul>
 800414e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004150:	4604      	mov	r4, r0
 8004152:	460d      	mov	r5, r1
 8004154:	b933      	cbnz	r3, 8004164 <_strtod_l+0xa74>
 8004156:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800415a:	9010      	str	r0, [sp, #64]	; 0x40
 800415c:	9311      	str	r3, [sp, #68]	; 0x44
 800415e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004162:	e783      	b.n	800406c <_strtod_l+0x97c>
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800416c:	e7f7      	b.n	800415e <_strtod_l+0xa6e>
 800416e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004172:	9b05      	ldr	r3, [sp, #20]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1a8      	bne.n	80040ca <_strtod_l+0x9da>
 8004178:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800417c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800417e:	0d1b      	lsrs	r3, r3, #20
 8004180:	051b      	lsls	r3, r3, #20
 8004182:	429a      	cmp	r2, r3
 8004184:	d1a1      	bne.n	80040ca <_strtod_l+0x9da>
 8004186:	4620      	mov	r0, r4
 8004188:	4629      	mov	r1, r5
 800418a:	f7fc fcc5 	bl	8000b18 <__aeabi_d2lz>
 800418e:	f7fc f975 	bl	800047c <__aeabi_l2d>
 8004192:	4602      	mov	r2, r0
 8004194:	460b      	mov	r3, r1
 8004196:	4620      	mov	r0, r4
 8004198:	4629      	mov	r1, r5
 800419a:	f7fb ffe5 	bl	8000168 <__aeabi_dsub>
 800419e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80041a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80041a4:	ea43 0308 	orr.w	r3, r3, r8
 80041a8:	4313      	orrs	r3, r2
 80041aa:	4604      	mov	r4, r0
 80041ac:	460d      	mov	r5, r1
 80041ae:	d066      	beq.n	800427e <_strtod_l+0xb8e>
 80041b0:	a309      	add	r3, pc, #36	; (adr r3, 80041d8 <_strtod_l+0xae8>)
 80041b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b6:	f7fc fc01 	bl	80009bc <__aeabi_dcmplt>
 80041ba:	2800      	cmp	r0, #0
 80041bc:	f47f ace2 	bne.w	8003b84 <_strtod_l+0x494>
 80041c0:	a307      	add	r3, pc, #28	; (adr r3, 80041e0 <_strtod_l+0xaf0>)
 80041c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c6:	4620      	mov	r0, r4
 80041c8:	4629      	mov	r1, r5
 80041ca:	f7fc fc15 	bl	80009f8 <__aeabi_dcmpgt>
 80041ce:	2800      	cmp	r0, #0
 80041d0:	f43f af7b 	beq.w	80040ca <_strtod_l+0x9da>
 80041d4:	e4d6      	b.n	8003b84 <_strtod_l+0x494>
 80041d6:	bf00      	nop
 80041d8:	94a03595 	.word	0x94a03595
 80041dc:	3fdfffff 	.word	0x3fdfffff
 80041e0:	35afe535 	.word	0x35afe535
 80041e4:	3fe00000 	.word	0x3fe00000
 80041e8:	000fffff 	.word	0x000fffff
 80041ec:	7ff00000 	.word	0x7ff00000
 80041f0:	7fefffff 	.word	0x7fefffff
 80041f4:	3ff00000 	.word	0x3ff00000
 80041f8:	7fe00000 	.word	0x7fe00000
 80041fc:	7c9fffff 	.word	0x7c9fffff
 8004200:	3fe00000 	.word	0x3fe00000
 8004204:	bff00000 	.word	0xbff00000
 8004208:	9b05      	ldr	r3, [sp, #20]
 800420a:	b313      	cbz	r3, 8004252 <_strtod_l+0xb62>
 800420c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800420e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004212:	d81e      	bhi.n	8004252 <_strtod_l+0xb62>
 8004214:	a326      	add	r3, pc, #152	; (adr r3, 80042b0 <_strtod_l+0xbc0>)
 8004216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421a:	4620      	mov	r0, r4
 800421c:	4629      	mov	r1, r5
 800421e:	f7fc fbd7 	bl	80009d0 <__aeabi_dcmple>
 8004222:	b190      	cbz	r0, 800424a <_strtod_l+0xb5a>
 8004224:	4629      	mov	r1, r5
 8004226:	4620      	mov	r0, r4
 8004228:	f7fc fc06 	bl	8000a38 <__aeabi_d2uiz>
 800422c:	2801      	cmp	r0, #1
 800422e:	bf38      	it	cc
 8004230:	2001      	movcc	r0, #1
 8004232:	f7fc f8d7 	bl	80003e4 <__aeabi_ui2d>
 8004236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004238:	4604      	mov	r4, r0
 800423a:	460d      	mov	r5, r1
 800423c:	b9d3      	cbnz	r3, 8004274 <_strtod_l+0xb84>
 800423e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004242:	9012      	str	r0, [sp, #72]	; 0x48
 8004244:	9313      	str	r3, [sp, #76]	; 0x4c
 8004246:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800424a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800424c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004250:	1a9f      	subs	r7, r3, r2
 8004252:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004256:	f000 ffe1 	bl	800521c <__ulp>
 800425a:	4602      	mov	r2, r0
 800425c:	460b      	mov	r3, r1
 800425e:	4630      	mov	r0, r6
 8004260:	4639      	mov	r1, r7
 8004262:	f7fc f939 	bl	80004d8 <__aeabi_dmul>
 8004266:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800426a:	f7fb ff7f 	bl	800016c <__adddf3>
 800426e:	4680      	mov	r8, r0
 8004270:	4689      	mov	r9, r1
 8004272:	e77e      	b.n	8004172 <_strtod_l+0xa82>
 8004274:	4602      	mov	r2, r0
 8004276:	460b      	mov	r3, r1
 8004278:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800427c:	e7e3      	b.n	8004246 <_strtod_l+0xb56>
 800427e:	a30e      	add	r3, pc, #56	; (adr r3, 80042b8 <_strtod_l+0xbc8>)
 8004280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004284:	f7fc fb9a 	bl	80009bc <__aeabi_dcmplt>
 8004288:	e7a1      	b.n	80041ce <_strtod_l+0xade>
 800428a:	2300      	movs	r3, #0
 800428c:	930a      	str	r3, [sp, #40]	; 0x28
 800428e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004290:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004292:	6013      	str	r3, [r2, #0]
 8004294:	f7ff ba71 	b.w	800377a <_strtod_l+0x8a>
 8004298:	2a65      	cmp	r2, #101	; 0x65
 800429a:	f43f ab63 	beq.w	8003964 <_strtod_l+0x274>
 800429e:	2a45      	cmp	r2, #69	; 0x45
 80042a0:	f43f ab60 	beq.w	8003964 <_strtod_l+0x274>
 80042a4:	2301      	movs	r3, #1
 80042a6:	f7ff bb95 	b.w	80039d4 <_strtod_l+0x2e4>
 80042aa:	bf00      	nop
 80042ac:	f3af 8000 	nop.w
 80042b0:	ffc00000 	.word	0xffc00000
 80042b4:	41dfffff 	.word	0x41dfffff
 80042b8:	94a03595 	.word	0x94a03595
 80042bc:	3fcfffff 	.word	0x3fcfffff

080042c0 <_strtod_r>:
 80042c0:	4b01      	ldr	r3, [pc, #4]	; (80042c8 <_strtod_r+0x8>)
 80042c2:	f7ff ba15 	b.w	80036f0 <_strtod_l>
 80042c6:	bf00      	nop
 80042c8:	2000007c 	.word	0x2000007c

080042cc <_strtol_l.constprop.0>:
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d2:	4680      	mov	r8, r0
 80042d4:	d001      	beq.n	80042da <_strtol_l.constprop.0+0xe>
 80042d6:	2b24      	cmp	r3, #36	; 0x24
 80042d8:	d906      	bls.n	80042e8 <_strtol_l.constprop.0+0x1c>
 80042da:	f7fe ff2f 	bl	800313c <__errno>
 80042de:	2316      	movs	r3, #22
 80042e0:	6003      	str	r3, [r0, #0]
 80042e2:	2000      	movs	r0, #0
 80042e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042e8:	460d      	mov	r5, r1
 80042ea:	4f35      	ldr	r7, [pc, #212]	; (80043c0 <_strtol_l.constprop.0+0xf4>)
 80042ec:	4628      	mov	r0, r5
 80042ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80042f2:	5de6      	ldrb	r6, [r4, r7]
 80042f4:	f016 0608 	ands.w	r6, r6, #8
 80042f8:	d1f8      	bne.n	80042ec <_strtol_l.constprop.0+0x20>
 80042fa:	2c2d      	cmp	r4, #45	; 0x2d
 80042fc:	d12f      	bne.n	800435e <_strtol_l.constprop.0+0x92>
 80042fe:	2601      	movs	r6, #1
 8004300:	782c      	ldrb	r4, [r5, #0]
 8004302:	1c85      	adds	r5, r0, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d057      	beq.n	80043b8 <_strtol_l.constprop.0+0xec>
 8004308:	2b10      	cmp	r3, #16
 800430a:	d109      	bne.n	8004320 <_strtol_l.constprop.0+0x54>
 800430c:	2c30      	cmp	r4, #48	; 0x30
 800430e:	d107      	bne.n	8004320 <_strtol_l.constprop.0+0x54>
 8004310:	7828      	ldrb	r0, [r5, #0]
 8004312:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004316:	2858      	cmp	r0, #88	; 0x58
 8004318:	d149      	bne.n	80043ae <_strtol_l.constprop.0+0xe2>
 800431a:	2310      	movs	r3, #16
 800431c:	786c      	ldrb	r4, [r5, #1]
 800431e:	3502      	adds	r5, #2
 8004320:	2700      	movs	r7, #0
 8004322:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8004326:	f10e 3eff 	add.w	lr, lr, #4294967295
 800432a:	fbbe f9f3 	udiv	r9, lr, r3
 800432e:	4638      	mov	r0, r7
 8004330:	fb03 ea19 	mls	sl, r3, r9, lr
 8004334:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004338:	f1bc 0f09 	cmp.w	ip, #9
 800433c:	d814      	bhi.n	8004368 <_strtol_l.constprop.0+0x9c>
 800433e:	4664      	mov	r4, ip
 8004340:	42a3      	cmp	r3, r4
 8004342:	dd22      	ble.n	800438a <_strtol_l.constprop.0+0xbe>
 8004344:	2f00      	cmp	r7, #0
 8004346:	db1d      	blt.n	8004384 <_strtol_l.constprop.0+0xb8>
 8004348:	4581      	cmp	r9, r0
 800434a:	d31b      	bcc.n	8004384 <_strtol_l.constprop.0+0xb8>
 800434c:	d101      	bne.n	8004352 <_strtol_l.constprop.0+0x86>
 800434e:	45a2      	cmp	sl, r4
 8004350:	db18      	blt.n	8004384 <_strtol_l.constprop.0+0xb8>
 8004352:	2701      	movs	r7, #1
 8004354:	fb00 4003 	mla	r0, r0, r3, r4
 8004358:	f815 4b01 	ldrb.w	r4, [r5], #1
 800435c:	e7ea      	b.n	8004334 <_strtol_l.constprop.0+0x68>
 800435e:	2c2b      	cmp	r4, #43	; 0x2b
 8004360:	bf04      	itt	eq
 8004362:	782c      	ldrbeq	r4, [r5, #0]
 8004364:	1c85      	addeq	r5, r0, #2
 8004366:	e7cd      	b.n	8004304 <_strtol_l.constprop.0+0x38>
 8004368:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800436c:	f1bc 0f19 	cmp.w	ip, #25
 8004370:	d801      	bhi.n	8004376 <_strtol_l.constprop.0+0xaa>
 8004372:	3c37      	subs	r4, #55	; 0x37
 8004374:	e7e4      	b.n	8004340 <_strtol_l.constprop.0+0x74>
 8004376:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800437a:	f1bc 0f19 	cmp.w	ip, #25
 800437e:	d804      	bhi.n	800438a <_strtol_l.constprop.0+0xbe>
 8004380:	3c57      	subs	r4, #87	; 0x57
 8004382:	e7dd      	b.n	8004340 <_strtol_l.constprop.0+0x74>
 8004384:	f04f 37ff 	mov.w	r7, #4294967295
 8004388:	e7e6      	b.n	8004358 <_strtol_l.constprop.0+0x8c>
 800438a:	2f00      	cmp	r7, #0
 800438c:	da07      	bge.n	800439e <_strtol_l.constprop.0+0xd2>
 800438e:	2322      	movs	r3, #34	; 0x22
 8004390:	4670      	mov	r0, lr
 8004392:	f8c8 3000 	str.w	r3, [r8]
 8004396:	2a00      	cmp	r2, #0
 8004398:	d0a4      	beq.n	80042e4 <_strtol_l.constprop.0+0x18>
 800439a:	1e69      	subs	r1, r5, #1
 800439c:	e005      	b.n	80043aa <_strtol_l.constprop.0+0xde>
 800439e:	b106      	cbz	r6, 80043a2 <_strtol_l.constprop.0+0xd6>
 80043a0:	4240      	negs	r0, r0
 80043a2:	2a00      	cmp	r2, #0
 80043a4:	d09e      	beq.n	80042e4 <_strtol_l.constprop.0+0x18>
 80043a6:	2f00      	cmp	r7, #0
 80043a8:	d1f7      	bne.n	800439a <_strtol_l.constprop.0+0xce>
 80043aa:	6011      	str	r1, [r2, #0]
 80043ac:	e79a      	b.n	80042e4 <_strtol_l.constprop.0+0x18>
 80043ae:	2430      	movs	r4, #48	; 0x30
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1b5      	bne.n	8004320 <_strtol_l.constprop.0+0x54>
 80043b4:	2308      	movs	r3, #8
 80043b6:	e7b3      	b.n	8004320 <_strtol_l.constprop.0+0x54>
 80043b8:	2c30      	cmp	r4, #48	; 0x30
 80043ba:	d0a9      	beq.n	8004310 <_strtol_l.constprop.0+0x44>
 80043bc:	230a      	movs	r3, #10
 80043be:	e7af      	b.n	8004320 <_strtol_l.constprop.0+0x54>
 80043c0:	08006db9 	.word	0x08006db9

080043c4 <_strtol_r>:
 80043c4:	f7ff bf82 	b.w	80042cc <_strtol_l.constprop.0>

080043c8 <_write_r>:
 80043c8:	b538      	push	{r3, r4, r5, lr}
 80043ca:	4604      	mov	r4, r0
 80043cc:	4608      	mov	r0, r1
 80043ce:	4611      	mov	r1, r2
 80043d0:	2200      	movs	r2, #0
 80043d2:	4d05      	ldr	r5, [pc, #20]	; (80043e8 <_write_r+0x20>)
 80043d4:	602a      	str	r2, [r5, #0]
 80043d6:	461a      	mov	r2, r3
 80043d8:	f7fc ff30 	bl	800123c <_write>
 80043dc:	1c43      	adds	r3, r0, #1
 80043de:	d102      	bne.n	80043e6 <_write_r+0x1e>
 80043e0:	682b      	ldr	r3, [r5, #0]
 80043e2:	b103      	cbz	r3, 80043e6 <_write_r+0x1e>
 80043e4:	6023      	str	r3, [r4, #0]
 80043e6:	bd38      	pop	{r3, r4, r5, pc}
 80043e8:	20000390 	.word	0x20000390

080043ec <_close_r>:
 80043ec:	b538      	push	{r3, r4, r5, lr}
 80043ee:	2300      	movs	r3, #0
 80043f0:	4d05      	ldr	r5, [pc, #20]	; (8004408 <_close_r+0x1c>)
 80043f2:	4604      	mov	r4, r0
 80043f4:	4608      	mov	r0, r1
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	f7fc ff3c 	bl	8001274 <_close>
 80043fc:	1c43      	adds	r3, r0, #1
 80043fe:	d102      	bne.n	8004406 <_close_r+0x1a>
 8004400:	682b      	ldr	r3, [r5, #0]
 8004402:	b103      	cbz	r3, 8004406 <_close_r+0x1a>
 8004404:	6023      	str	r3, [r4, #0]
 8004406:	bd38      	pop	{r3, r4, r5, pc}
 8004408:	20000390 	.word	0x20000390

0800440c <rshift>:
 800440c:	6903      	ldr	r3, [r0, #16]
 800440e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004412:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8004416:	f100 0414 	add.w	r4, r0, #20
 800441a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800441e:	dd46      	ble.n	80044ae <rshift+0xa2>
 8004420:	f011 011f 	ands.w	r1, r1, #31
 8004424:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8004428:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800442c:	d10c      	bne.n	8004448 <rshift+0x3c>
 800442e:	4629      	mov	r1, r5
 8004430:	f100 0710 	add.w	r7, r0, #16
 8004434:	42b1      	cmp	r1, r6
 8004436:	d335      	bcc.n	80044a4 <rshift+0x98>
 8004438:	1a9b      	subs	r3, r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	1eea      	subs	r2, r5, #3
 800443e:	4296      	cmp	r6, r2
 8004440:	bf38      	it	cc
 8004442:	2300      	movcc	r3, #0
 8004444:	4423      	add	r3, r4
 8004446:	e015      	b.n	8004474 <rshift+0x68>
 8004448:	46a1      	mov	r9, r4
 800444a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800444e:	f1c1 0820 	rsb	r8, r1, #32
 8004452:	40cf      	lsrs	r7, r1
 8004454:	f105 0e04 	add.w	lr, r5, #4
 8004458:	4576      	cmp	r6, lr
 800445a:	46f4      	mov	ip, lr
 800445c:	d816      	bhi.n	800448c <rshift+0x80>
 800445e:	1a9a      	subs	r2, r3, r2
 8004460:	0092      	lsls	r2, r2, #2
 8004462:	3a04      	subs	r2, #4
 8004464:	3501      	adds	r5, #1
 8004466:	42ae      	cmp	r6, r5
 8004468:	bf38      	it	cc
 800446a:	2200      	movcc	r2, #0
 800446c:	18a3      	adds	r3, r4, r2
 800446e:	50a7      	str	r7, [r4, r2]
 8004470:	b107      	cbz	r7, 8004474 <rshift+0x68>
 8004472:	3304      	adds	r3, #4
 8004474:	42a3      	cmp	r3, r4
 8004476:	eba3 0204 	sub.w	r2, r3, r4
 800447a:	bf08      	it	eq
 800447c:	2300      	moveq	r3, #0
 800447e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004482:	6102      	str	r2, [r0, #16]
 8004484:	bf08      	it	eq
 8004486:	6143      	streq	r3, [r0, #20]
 8004488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800448c:	f8dc c000 	ldr.w	ip, [ip]
 8004490:	fa0c fc08 	lsl.w	ip, ip, r8
 8004494:	ea4c 0707 	orr.w	r7, ip, r7
 8004498:	f849 7b04 	str.w	r7, [r9], #4
 800449c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80044a0:	40cf      	lsrs	r7, r1
 80044a2:	e7d9      	b.n	8004458 <rshift+0x4c>
 80044a4:	f851 cb04 	ldr.w	ip, [r1], #4
 80044a8:	f847 cf04 	str.w	ip, [r7, #4]!
 80044ac:	e7c2      	b.n	8004434 <rshift+0x28>
 80044ae:	4623      	mov	r3, r4
 80044b0:	e7e0      	b.n	8004474 <rshift+0x68>

080044b2 <__hexdig_fun>:
 80044b2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80044b6:	2b09      	cmp	r3, #9
 80044b8:	d802      	bhi.n	80044c0 <__hexdig_fun+0xe>
 80044ba:	3820      	subs	r0, #32
 80044bc:	b2c0      	uxtb	r0, r0
 80044be:	4770      	bx	lr
 80044c0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80044c4:	2b05      	cmp	r3, #5
 80044c6:	d801      	bhi.n	80044cc <__hexdig_fun+0x1a>
 80044c8:	3847      	subs	r0, #71	; 0x47
 80044ca:	e7f7      	b.n	80044bc <__hexdig_fun+0xa>
 80044cc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80044d0:	2b05      	cmp	r3, #5
 80044d2:	d801      	bhi.n	80044d8 <__hexdig_fun+0x26>
 80044d4:	3827      	subs	r0, #39	; 0x27
 80044d6:	e7f1      	b.n	80044bc <__hexdig_fun+0xa>
 80044d8:	2000      	movs	r0, #0
 80044da:	4770      	bx	lr

080044dc <__gethex>:
 80044dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e0:	b08b      	sub	sp, #44	; 0x2c
 80044e2:	9305      	str	r3, [sp, #20]
 80044e4:	4bb2      	ldr	r3, [pc, #712]	; (80047b0 <__gethex+0x2d4>)
 80044e6:	9002      	str	r0, [sp, #8]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	468b      	mov	fp, r1
 80044ec:	4618      	mov	r0, r3
 80044ee:	4690      	mov	r8, r2
 80044f0:	9303      	str	r3, [sp, #12]
 80044f2:	f7fb fe2d 	bl	8000150 <strlen>
 80044f6:	4682      	mov	sl, r0
 80044f8:	9b03      	ldr	r3, [sp, #12]
 80044fa:	f8db 2000 	ldr.w	r2, [fp]
 80044fe:	4403      	add	r3, r0
 8004500:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8004504:	9306      	str	r3, [sp, #24]
 8004506:	1c93      	adds	r3, r2, #2
 8004508:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800450c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8004510:	32fe      	adds	r2, #254	; 0xfe
 8004512:	18d1      	adds	r1, r2, r3
 8004514:	461f      	mov	r7, r3
 8004516:	f813 0b01 	ldrb.w	r0, [r3], #1
 800451a:	9101      	str	r1, [sp, #4]
 800451c:	2830      	cmp	r0, #48	; 0x30
 800451e:	d0f8      	beq.n	8004512 <__gethex+0x36>
 8004520:	f7ff ffc7 	bl	80044b2 <__hexdig_fun>
 8004524:	4604      	mov	r4, r0
 8004526:	2800      	cmp	r0, #0
 8004528:	d13a      	bne.n	80045a0 <__gethex+0xc4>
 800452a:	4652      	mov	r2, sl
 800452c:	4638      	mov	r0, r7
 800452e:	9903      	ldr	r1, [sp, #12]
 8004530:	f001 fb7e 	bl	8005c30 <strncmp>
 8004534:	4605      	mov	r5, r0
 8004536:	2800      	cmp	r0, #0
 8004538:	d166      	bne.n	8004608 <__gethex+0x12c>
 800453a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800453e:	eb07 060a 	add.w	r6, r7, sl
 8004542:	f7ff ffb6 	bl	80044b2 <__hexdig_fun>
 8004546:	2800      	cmp	r0, #0
 8004548:	d060      	beq.n	800460c <__gethex+0x130>
 800454a:	4633      	mov	r3, r6
 800454c:	7818      	ldrb	r0, [r3, #0]
 800454e:	461f      	mov	r7, r3
 8004550:	2830      	cmp	r0, #48	; 0x30
 8004552:	f103 0301 	add.w	r3, r3, #1
 8004556:	d0f9      	beq.n	800454c <__gethex+0x70>
 8004558:	f7ff ffab 	bl	80044b2 <__hexdig_fun>
 800455c:	2301      	movs	r3, #1
 800455e:	fab0 f480 	clz	r4, r0
 8004562:	4635      	mov	r5, r6
 8004564:	0964      	lsrs	r4, r4, #5
 8004566:	9301      	str	r3, [sp, #4]
 8004568:	463a      	mov	r2, r7
 800456a:	4616      	mov	r6, r2
 800456c:	7830      	ldrb	r0, [r6, #0]
 800456e:	3201      	adds	r2, #1
 8004570:	f7ff ff9f 	bl	80044b2 <__hexdig_fun>
 8004574:	2800      	cmp	r0, #0
 8004576:	d1f8      	bne.n	800456a <__gethex+0x8e>
 8004578:	4652      	mov	r2, sl
 800457a:	4630      	mov	r0, r6
 800457c:	9903      	ldr	r1, [sp, #12]
 800457e:	f001 fb57 	bl	8005c30 <strncmp>
 8004582:	b980      	cbnz	r0, 80045a6 <__gethex+0xca>
 8004584:	b94d      	cbnz	r5, 800459a <__gethex+0xbe>
 8004586:	eb06 050a 	add.w	r5, r6, sl
 800458a:	462a      	mov	r2, r5
 800458c:	4616      	mov	r6, r2
 800458e:	7830      	ldrb	r0, [r6, #0]
 8004590:	3201      	adds	r2, #1
 8004592:	f7ff ff8e 	bl	80044b2 <__hexdig_fun>
 8004596:	2800      	cmp	r0, #0
 8004598:	d1f8      	bne.n	800458c <__gethex+0xb0>
 800459a:	1bad      	subs	r5, r5, r6
 800459c:	00ad      	lsls	r5, r5, #2
 800459e:	e004      	b.n	80045aa <__gethex+0xce>
 80045a0:	2400      	movs	r4, #0
 80045a2:	4625      	mov	r5, r4
 80045a4:	e7e0      	b.n	8004568 <__gethex+0x8c>
 80045a6:	2d00      	cmp	r5, #0
 80045a8:	d1f7      	bne.n	800459a <__gethex+0xbe>
 80045aa:	7833      	ldrb	r3, [r6, #0]
 80045ac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80045b0:	2b50      	cmp	r3, #80	; 0x50
 80045b2:	d139      	bne.n	8004628 <__gethex+0x14c>
 80045b4:	7873      	ldrb	r3, [r6, #1]
 80045b6:	2b2b      	cmp	r3, #43	; 0x2b
 80045b8:	d02a      	beq.n	8004610 <__gethex+0x134>
 80045ba:	2b2d      	cmp	r3, #45	; 0x2d
 80045bc:	d02c      	beq.n	8004618 <__gethex+0x13c>
 80045be:	f04f 0900 	mov.w	r9, #0
 80045c2:	1c71      	adds	r1, r6, #1
 80045c4:	7808      	ldrb	r0, [r1, #0]
 80045c6:	f7ff ff74 	bl	80044b2 <__hexdig_fun>
 80045ca:	1e43      	subs	r3, r0, #1
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b18      	cmp	r3, #24
 80045d0:	d82a      	bhi.n	8004628 <__gethex+0x14c>
 80045d2:	f1a0 0210 	sub.w	r2, r0, #16
 80045d6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80045da:	f7ff ff6a 	bl	80044b2 <__hexdig_fun>
 80045de:	1e43      	subs	r3, r0, #1
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b18      	cmp	r3, #24
 80045e4:	d91b      	bls.n	800461e <__gethex+0x142>
 80045e6:	f1b9 0f00 	cmp.w	r9, #0
 80045ea:	d000      	beq.n	80045ee <__gethex+0x112>
 80045ec:	4252      	negs	r2, r2
 80045ee:	4415      	add	r5, r2
 80045f0:	f8cb 1000 	str.w	r1, [fp]
 80045f4:	b1d4      	cbz	r4, 800462c <__gethex+0x150>
 80045f6:	9b01      	ldr	r3, [sp, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf14      	ite	ne
 80045fc:	2700      	movne	r7, #0
 80045fe:	2706      	moveq	r7, #6
 8004600:	4638      	mov	r0, r7
 8004602:	b00b      	add	sp, #44	; 0x2c
 8004604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004608:	463e      	mov	r6, r7
 800460a:	4625      	mov	r5, r4
 800460c:	2401      	movs	r4, #1
 800460e:	e7cc      	b.n	80045aa <__gethex+0xce>
 8004610:	f04f 0900 	mov.w	r9, #0
 8004614:	1cb1      	adds	r1, r6, #2
 8004616:	e7d5      	b.n	80045c4 <__gethex+0xe8>
 8004618:	f04f 0901 	mov.w	r9, #1
 800461c:	e7fa      	b.n	8004614 <__gethex+0x138>
 800461e:	230a      	movs	r3, #10
 8004620:	fb03 0202 	mla	r2, r3, r2, r0
 8004624:	3a10      	subs	r2, #16
 8004626:	e7d6      	b.n	80045d6 <__gethex+0xfa>
 8004628:	4631      	mov	r1, r6
 800462a:	e7e1      	b.n	80045f0 <__gethex+0x114>
 800462c:	4621      	mov	r1, r4
 800462e:	1bf3      	subs	r3, r6, r7
 8004630:	3b01      	subs	r3, #1
 8004632:	2b07      	cmp	r3, #7
 8004634:	dc0a      	bgt.n	800464c <__gethex+0x170>
 8004636:	9802      	ldr	r0, [sp, #8]
 8004638:	f000 fa80 	bl	8004b3c <_Balloc>
 800463c:	4604      	mov	r4, r0
 800463e:	b940      	cbnz	r0, 8004652 <__gethex+0x176>
 8004640:	4602      	mov	r2, r0
 8004642:	21de      	movs	r1, #222	; 0xde
 8004644:	4b5b      	ldr	r3, [pc, #364]	; (80047b4 <__gethex+0x2d8>)
 8004646:	485c      	ldr	r0, [pc, #368]	; (80047b8 <__gethex+0x2dc>)
 8004648:	f001 fb14 	bl	8005c74 <__assert_func>
 800464c:	3101      	adds	r1, #1
 800464e:	105b      	asrs	r3, r3, #1
 8004650:	e7ef      	b.n	8004632 <__gethex+0x156>
 8004652:	f04f 0b00 	mov.w	fp, #0
 8004656:	f100 0914 	add.w	r9, r0, #20
 800465a:	f1ca 0301 	rsb	r3, sl, #1
 800465e:	f8cd 9010 	str.w	r9, [sp, #16]
 8004662:	f8cd b004 	str.w	fp, [sp, #4]
 8004666:	9308      	str	r3, [sp, #32]
 8004668:	42b7      	cmp	r7, r6
 800466a:	d33f      	bcc.n	80046ec <__gethex+0x210>
 800466c:	9f04      	ldr	r7, [sp, #16]
 800466e:	9b01      	ldr	r3, [sp, #4]
 8004670:	f847 3b04 	str.w	r3, [r7], #4
 8004674:	eba7 0709 	sub.w	r7, r7, r9
 8004678:	10bf      	asrs	r7, r7, #2
 800467a:	6127      	str	r7, [r4, #16]
 800467c:	4618      	mov	r0, r3
 800467e:	f000 fb4f 	bl	8004d20 <__hi0bits>
 8004682:	017f      	lsls	r7, r7, #5
 8004684:	f8d8 6000 	ldr.w	r6, [r8]
 8004688:	1a3f      	subs	r7, r7, r0
 800468a:	42b7      	cmp	r7, r6
 800468c:	dd62      	ble.n	8004754 <__gethex+0x278>
 800468e:	1bbf      	subs	r7, r7, r6
 8004690:	4639      	mov	r1, r7
 8004692:	4620      	mov	r0, r4
 8004694:	f000 fee9 	bl	800546a <__any_on>
 8004698:	4682      	mov	sl, r0
 800469a:	b1a8      	cbz	r0, 80046c8 <__gethex+0x1ec>
 800469c:	f04f 0a01 	mov.w	sl, #1
 80046a0:	1e7b      	subs	r3, r7, #1
 80046a2:	1159      	asrs	r1, r3, #5
 80046a4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80046a8:	f003 021f 	and.w	r2, r3, #31
 80046ac:	fa0a f202 	lsl.w	r2, sl, r2
 80046b0:	420a      	tst	r2, r1
 80046b2:	d009      	beq.n	80046c8 <__gethex+0x1ec>
 80046b4:	4553      	cmp	r3, sl
 80046b6:	dd05      	ble.n	80046c4 <__gethex+0x1e8>
 80046b8:	4620      	mov	r0, r4
 80046ba:	1eb9      	subs	r1, r7, #2
 80046bc:	f000 fed5 	bl	800546a <__any_on>
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d144      	bne.n	800474e <__gethex+0x272>
 80046c4:	f04f 0a02 	mov.w	sl, #2
 80046c8:	4639      	mov	r1, r7
 80046ca:	4620      	mov	r0, r4
 80046cc:	f7ff fe9e 	bl	800440c <rshift>
 80046d0:	443d      	add	r5, r7
 80046d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80046d6:	42ab      	cmp	r3, r5
 80046d8:	da4a      	bge.n	8004770 <__gethex+0x294>
 80046da:	4621      	mov	r1, r4
 80046dc:	9802      	ldr	r0, [sp, #8]
 80046de:	f000 fa6d 	bl	8004bbc <_Bfree>
 80046e2:	2300      	movs	r3, #0
 80046e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80046e6:	27a3      	movs	r7, #163	; 0xa3
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	e789      	b.n	8004600 <__gethex+0x124>
 80046ec:	1e73      	subs	r3, r6, #1
 80046ee:	9a06      	ldr	r2, [sp, #24]
 80046f0:	9307      	str	r3, [sp, #28]
 80046f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d019      	beq.n	800472e <__gethex+0x252>
 80046fa:	f1bb 0f20 	cmp.w	fp, #32
 80046fe:	d107      	bne.n	8004710 <__gethex+0x234>
 8004700:	9b04      	ldr	r3, [sp, #16]
 8004702:	9a01      	ldr	r2, [sp, #4]
 8004704:	f843 2b04 	str.w	r2, [r3], #4
 8004708:	9304      	str	r3, [sp, #16]
 800470a:	2300      	movs	r3, #0
 800470c:	469b      	mov	fp, r3
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8004714:	f7ff fecd 	bl	80044b2 <__hexdig_fun>
 8004718:	9b01      	ldr	r3, [sp, #4]
 800471a:	f000 000f 	and.w	r0, r0, #15
 800471e:	fa00 f00b 	lsl.w	r0, r0, fp
 8004722:	4303      	orrs	r3, r0
 8004724:	9301      	str	r3, [sp, #4]
 8004726:	f10b 0b04 	add.w	fp, fp, #4
 800472a:	9b07      	ldr	r3, [sp, #28]
 800472c:	e00d      	b.n	800474a <__gethex+0x26e>
 800472e:	9a08      	ldr	r2, [sp, #32]
 8004730:	1e73      	subs	r3, r6, #1
 8004732:	4413      	add	r3, r2
 8004734:	42bb      	cmp	r3, r7
 8004736:	d3e0      	bcc.n	80046fa <__gethex+0x21e>
 8004738:	4618      	mov	r0, r3
 800473a:	4652      	mov	r2, sl
 800473c:	9903      	ldr	r1, [sp, #12]
 800473e:	9309      	str	r3, [sp, #36]	; 0x24
 8004740:	f001 fa76 	bl	8005c30 <strncmp>
 8004744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004746:	2800      	cmp	r0, #0
 8004748:	d1d7      	bne.n	80046fa <__gethex+0x21e>
 800474a:	461e      	mov	r6, r3
 800474c:	e78c      	b.n	8004668 <__gethex+0x18c>
 800474e:	f04f 0a03 	mov.w	sl, #3
 8004752:	e7b9      	b.n	80046c8 <__gethex+0x1ec>
 8004754:	da09      	bge.n	800476a <__gethex+0x28e>
 8004756:	1bf7      	subs	r7, r6, r7
 8004758:	4621      	mov	r1, r4
 800475a:	463a      	mov	r2, r7
 800475c:	9802      	ldr	r0, [sp, #8]
 800475e:	f000 fc45 	bl	8004fec <__lshift>
 8004762:	4604      	mov	r4, r0
 8004764:	1bed      	subs	r5, r5, r7
 8004766:	f100 0914 	add.w	r9, r0, #20
 800476a:	f04f 0a00 	mov.w	sl, #0
 800476e:	e7b0      	b.n	80046d2 <__gethex+0x1f6>
 8004770:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004774:	42a8      	cmp	r0, r5
 8004776:	dd72      	ble.n	800485e <__gethex+0x382>
 8004778:	1b45      	subs	r5, r0, r5
 800477a:	42ae      	cmp	r6, r5
 800477c:	dc35      	bgt.n	80047ea <__gethex+0x30e>
 800477e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004782:	2b02      	cmp	r3, #2
 8004784:	d029      	beq.n	80047da <__gethex+0x2fe>
 8004786:	2b03      	cmp	r3, #3
 8004788:	d02b      	beq.n	80047e2 <__gethex+0x306>
 800478a:	2b01      	cmp	r3, #1
 800478c:	d11c      	bne.n	80047c8 <__gethex+0x2ec>
 800478e:	42ae      	cmp	r6, r5
 8004790:	d11a      	bne.n	80047c8 <__gethex+0x2ec>
 8004792:	2e01      	cmp	r6, #1
 8004794:	d112      	bne.n	80047bc <__gethex+0x2e0>
 8004796:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800479a:	9a05      	ldr	r2, [sp, #20]
 800479c:	2762      	movs	r7, #98	; 0x62
 800479e:	6013      	str	r3, [r2, #0]
 80047a0:	2301      	movs	r3, #1
 80047a2:	6123      	str	r3, [r4, #16]
 80047a4:	f8c9 3000 	str.w	r3, [r9]
 80047a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80047aa:	601c      	str	r4, [r3, #0]
 80047ac:	e728      	b.n	8004600 <__gethex+0x124>
 80047ae:	bf00      	nop
 80047b0:	08006f30 	.word	0x08006f30
 80047b4:	08006eb9 	.word	0x08006eb9
 80047b8:	08006eca 	.word	0x08006eca
 80047bc:	4620      	mov	r0, r4
 80047be:	1e71      	subs	r1, r6, #1
 80047c0:	f000 fe53 	bl	800546a <__any_on>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	d1e6      	bne.n	8004796 <__gethex+0x2ba>
 80047c8:	4621      	mov	r1, r4
 80047ca:	9802      	ldr	r0, [sp, #8]
 80047cc:	f000 f9f6 	bl	8004bbc <_Bfree>
 80047d0:	2300      	movs	r3, #0
 80047d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80047d4:	2750      	movs	r7, #80	; 0x50
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	e712      	b.n	8004600 <__gethex+0x124>
 80047da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d1f3      	bne.n	80047c8 <__gethex+0x2ec>
 80047e0:	e7d9      	b.n	8004796 <__gethex+0x2ba>
 80047e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1d6      	bne.n	8004796 <__gethex+0x2ba>
 80047e8:	e7ee      	b.n	80047c8 <__gethex+0x2ec>
 80047ea:	1e6f      	subs	r7, r5, #1
 80047ec:	f1ba 0f00 	cmp.w	sl, #0
 80047f0:	d132      	bne.n	8004858 <__gethex+0x37c>
 80047f2:	b127      	cbz	r7, 80047fe <__gethex+0x322>
 80047f4:	4639      	mov	r1, r7
 80047f6:	4620      	mov	r0, r4
 80047f8:	f000 fe37 	bl	800546a <__any_on>
 80047fc:	4682      	mov	sl, r0
 80047fe:	2101      	movs	r1, #1
 8004800:	117b      	asrs	r3, r7, #5
 8004802:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004806:	f007 071f 	and.w	r7, r7, #31
 800480a:	fa01 f707 	lsl.w	r7, r1, r7
 800480e:	421f      	tst	r7, r3
 8004810:	f04f 0702 	mov.w	r7, #2
 8004814:	4629      	mov	r1, r5
 8004816:	4620      	mov	r0, r4
 8004818:	bf18      	it	ne
 800481a:	f04a 0a02 	orrne.w	sl, sl, #2
 800481e:	1b76      	subs	r6, r6, r5
 8004820:	f7ff fdf4 	bl	800440c <rshift>
 8004824:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8004828:	f1ba 0f00 	cmp.w	sl, #0
 800482c:	d048      	beq.n	80048c0 <__gethex+0x3e4>
 800482e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004832:	2b02      	cmp	r3, #2
 8004834:	d015      	beq.n	8004862 <__gethex+0x386>
 8004836:	2b03      	cmp	r3, #3
 8004838:	d017      	beq.n	800486a <__gethex+0x38e>
 800483a:	2b01      	cmp	r3, #1
 800483c:	d109      	bne.n	8004852 <__gethex+0x376>
 800483e:	f01a 0f02 	tst.w	sl, #2
 8004842:	d006      	beq.n	8004852 <__gethex+0x376>
 8004844:	f8d9 0000 	ldr.w	r0, [r9]
 8004848:	ea4a 0a00 	orr.w	sl, sl, r0
 800484c:	f01a 0f01 	tst.w	sl, #1
 8004850:	d10e      	bne.n	8004870 <__gethex+0x394>
 8004852:	f047 0710 	orr.w	r7, r7, #16
 8004856:	e033      	b.n	80048c0 <__gethex+0x3e4>
 8004858:	f04f 0a01 	mov.w	sl, #1
 800485c:	e7cf      	b.n	80047fe <__gethex+0x322>
 800485e:	2701      	movs	r7, #1
 8004860:	e7e2      	b.n	8004828 <__gethex+0x34c>
 8004862:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004864:	f1c3 0301 	rsb	r3, r3, #1
 8004868:	9315      	str	r3, [sp, #84]	; 0x54
 800486a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0f0      	beq.n	8004852 <__gethex+0x376>
 8004870:	f04f 0c00 	mov.w	ip, #0
 8004874:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8004878:	f104 0314 	add.w	r3, r4, #20
 800487c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8004880:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8004884:	4618      	mov	r0, r3
 8004886:	f853 2b04 	ldr.w	r2, [r3], #4
 800488a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800488e:	d01c      	beq.n	80048ca <__gethex+0x3ee>
 8004890:	3201      	adds	r2, #1
 8004892:	6002      	str	r2, [r0, #0]
 8004894:	2f02      	cmp	r7, #2
 8004896:	f104 0314 	add.w	r3, r4, #20
 800489a:	d13d      	bne.n	8004918 <__gethex+0x43c>
 800489c:	f8d8 2000 	ldr.w	r2, [r8]
 80048a0:	3a01      	subs	r2, #1
 80048a2:	42b2      	cmp	r2, r6
 80048a4:	d10a      	bne.n	80048bc <__gethex+0x3e0>
 80048a6:	2201      	movs	r2, #1
 80048a8:	1171      	asrs	r1, r6, #5
 80048aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80048ae:	f006 061f 	and.w	r6, r6, #31
 80048b2:	fa02 f606 	lsl.w	r6, r2, r6
 80048b6:	421e      	tst	r6, r3
 80048b8:	bf18      	it	ne
 80048ba:	4617      	movne	r7, r2
 80048bc:	f047 0720 	orr.w	r7, r7, #32
 80048c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048c2:	601c      	str	r4, [r3, #0]
 80048c4:	9b05      	ldr	r3, [sp, #20]
 80048c6:	601d      	str	r5, [r3, #0]
 80048c8:	e69a      	b.n	8004600 <__gethex+0x124>
 80048ca:	4299      	cmp	r1, r3
 80048cc:	f843 cc04 	str.w	ip, [r3, #-4]
 80048d0:	d8d8      	bhi.n	8004884 <__gethex+0x3a8>
 80048d2:	68a3      	ldr	r3, [r4, #8]
 80048d4:	459b      	cmp	fp, r3
 80048d6:	db17      	blt.n	8004908 <__gethex+0x42c>
 80048d8:	6861      	ldr	r1, [r4, #4]
 80048da:	9802      	ldr	r0, [sp, #8]
 80048dc:	3101      	adds	r1, #1
 80048de:	f000 f92d 	bl	8004b3c <_Balloc>
 80048e2:	4681      	mov	r9, r0
 80048e4:	b918      	cbnz	r0, 80048ee <__gethex+0x412>
 80048e6:	4602      	mov	r2, r0
 80048e8:	2184      	movs	r1, #132	; 0x84
 80048ea:	4b19      	ldr	r3, [pc, #100]	; (8004950 <__gethex+0x474>)
 80048ec:	e6ab      	b.n	8004646 <__gethex+0x16a>
 80048ee:	6922      	ldr	r2, [r4, #16]
 80048f0:	f104 010c 	add.w	r1, r4, #12
 80048f4:	3202      	adds	r2, #2
 80048f6:	0092      	lsls	r2, r2, #2
 80048f8:	300c      	adds	r0, #12
 80048fa:	f000 f911 	bl	8004b20 <memcpy>
 80048fe:	4621      	mov	r1, r4
 8004900:	9802      	ldr	r0, [sp, #8]
 8004902:	f000 f95b 	bl	8004bbc <_Bfree>
 8004906:	464c      	mov	r4, r9
 8004908:	6923      	ldr	r3, [r4, #16]
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	6122      	str	r2, [r4, #16]
 800490e:	2201      	movs	r2, #1
 8004910:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004914:	615a      	str	r2, [r3, #20]
 8004916:	e7bd      	b.n	8004894 <__gethex+0x3b8>
 8004918:	6922      	ldr	r2, [r4, #16]
 800491a:	455a      	cmp	r2, fp
 800491c:	dd0b      	ble.n	8004936 <__gethex+0x45a>
 800491e:	2101      	movs	r1, #1
 8004920:	4620      	mov	r0, r4
 8004922:	f7ff fd73 	bl	800440c <rshift>
 8004926:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800492a:	3501      	adds	r5, #1
 800492c:	42ab      	cmp	r3, r5
 800492e:	f6ff aed4 	blt.w	80046da <__gethex+0x1fe>
 8004932:	2701      	movs	r7, #1
 8004934:	e7c2      	b.n	80048bc <__gethex+0x3e0>
 8004936:	f016 061f 	ands.w	r6, r6, #31
 800493a:	d0fa      	beq.n	8004932 <__gethex+0x456>
 800493c:	4453      	add	r3, sl
 800493e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8004942:	f000 f9ed 	bl	8004d20 <__hi0bits>
 8004946:	f1c6 0620 	rsb	r6, r6, #32
 800494a:	42b0      	cmp	r0, r6
 800494c:	dbe7      	blt.n	800491e <__gethex+0x442>
 800494e:	e7f0      	b.n	8004932 <__gethex+0x456>
 8004950:	08006eb9 	.word	0x08006eb9

08004954 <L_shift>:
 8004954:	f1c2 0208 	rsb	r2, r2, #8
 8004958:	0092      	lsls	r2, r2, #2
 800495a:	b570      	push	{r4, r5, r6, lr}
 800495c:	f1c2 0620 	rsb	r6, r2, #32
 8004960:	6843      	ldr	r3, [r0, #4]
 8004962:	6804      	ldr	r4, [r0, #0]
 8004964:	fa03 f506 	lsl.w	r5, r3, r6
 8004968:	432c      	orrs	r4, r5
 800496a:	40d3      	lsrs	r3, r2
 800496c:	6004      	str	r4, [r0, #0]
 800496e:	f840 3f04 	str.w	r3, [r0, #4]!
 8004972:	4288      	cmp	r0, r1
 8004974:	d3f4      	bcc.n	8004960 <L_shift+0xc>
 8004976:	bd70      	pop	{r4, r5, r6, pc}

08004978 <__match>:
 8004978:	b530      	push	{r4, r5, lr}
 800497a:	6803      	ldr	r3, [r0, #0]
 800497c:	3301      	adds	r3, #1
 800497e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004982:	b914      	cbnz	r4, 800498a <__match+0x12>
 8004984:	6003      	str	r3, [r0, #0]
 8004986:	2001      	movs	r0, #1
 8004988:	bd30      	pop	{r4, r5, pc}
 800498a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800498e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8004992:	2d19      	cmp	r5, #25
 8004994:	bf98      	it	ls
 8004996:	3220      	addls	r2, #32
 8004998:	42a2      	cmp	r2, r4
 800499a:	d0f0      	beq.n	800497e <__match+0x6>
 800499c:	2000      	movs	r0, #0
 800499e:	e7f3      	b.n	8004988 <__match+0x10>

080049a0 <__hexnan>:
 80049a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049a4:	2500      	movs	r5, #0
 80049a6:	680b      	ldr	r3, [r1, #0]
 80049a8:	4682      	mov	sl, r0
 80049aa:	115e      	asrs	r6, r3, #5
 80049ac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80049b0:	f013 031f 	ands.w	r3, r3, #31
 80049b4:	bf18      	it	ne
 80049b6:	3604      	addne	r6, #4
 80049b8:	1f37      	subs	r7, r6, #4
 80049ba:	46b9      	mov	r9, r7
 80049bc:	463c      	mov	r4, r7
 80049be:	46ab      	mov	fp, r5
 80049c0:	b087      	sub	sp, #28
 80049c2:	4690      	mov	r8, r2
 80049c4:	6802      	ldr	r2, [r0, #0]
 80049c6:	9301      	str	r3, [sp, #4]
 80049c8:	f846 5c04 	str.w	r5, [r6, #-4]
 80049cc:	9502      	str	r5, [sp, #8]
 80049ce:	7851      	ldrb	r1, [r2, #1]
 80049d0:	1c53      	adds	r3, r2, #1
 80049d2:	9303      	str	r3, [sp, #12]
 80049d4:	b341      	cbz	r1, 8004a28 <__hexnan+0x88>
 80049d6:	4608      	mov	r0, r1
 80049d8:	9205      	str	r2, [sp, #20]
 80049da:	9104      	str	r1, [sp, #16]
 80049dc:	f7ff fd69 	bl	80044b2 <__hexdig_fun>
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d14f      	bne.n	8004a84 <__hexnan+0xe4>
 80049e4:	9904      	ldr	r1, [sp, #16]
 80049e6:	9a05      	ldr	r2, [sp, #20]
 80049e8:	2920      	cmp	r1, #32
 80049ea:	d818      	bhi.n	8004a1e <__hexnan+0x7e>
 80049ec:	9b02      	ldr	r3, [sp, #8]
 80049ee:	459b      	cmp	fp, r3
 80049f0:	dd13      	ble.n	8004a1a <__hexnan+0x7a>
 80049f2:	454c      	cmp	r4, r9
 80049f4:	d206      	bcs.n	8004a04 <__hexnan+0x64>
 80049f6:	2d07      	cmp	r5, #7
 80049f8:	dc04      	bgt.n	8004a04 <__hexnan+0x64>
 80049fa:	462a      	mov	r2, r5
 80049fc:	4649      	mov	r1, r9
 80049fe:	4620      	mov	r0, r4
 8004a00:	f7ff ffa8 	bl	8004954 <L_shift>
 8004a04:	4544      	cmp	r4, r8
 8004a06:	d950      	bls.n	8004aaa <__hexnan+0x10a>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f1a4 0904 	sub.w	r9, r4, #4
 8004a0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8004a12:	461d      	mov	r5, r3
 8004a14:	464c      	mov	r4, r9
 8004a16:	f8cd b008 	str.w	fp, [sp, #8]
 8004a1a:	9a03      	ldr	r2, [sp, #12]
 8004a1c:	e7d7      	b.n	80049ce <__hexnan+0x2e>
 8004a1e:	2929      	cmp	r1, #41	; 0x29
 8004a20:	d156      	bne.n	8004ad0 <__hexnan+0x130>
 8004a22:	3202      	adds	r2, #2
 8004a24:	f8ca 2000 	str.w	r2, [sl]
 8004a28:	f1bb 0f00 	cmp.w	fp, #0
 8004a2c:	d050      	beq.n	8004ad0 <__hexnan+0x130>
 8004a2e:	454c      	cmp	r4, r9
 8004a30:	d206      	bcs.n	8004a40 <__hexnan+0xa0>
 8004a32:	2d07      	cmp	r5, #7
 8004a34:	dc04      	bgt.n	8004a40 <__hexnan+0xa0>
 8004a36:	462a      	mov	r2, r5
 8004a38:	4649      	mov	r1, r9
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	f7ff ff8a 	bl	8004954 <L_shift>
 8004a40:	4544      	cmp	r4, r8
 8004a42:	d934      	bls.n	8004aae <__hexnan+0x10e>
 8004a44:	4623      	mov	r3, r4
 8004a46:	f1a8 0204 	sub.w	r2, r8, #4
 8004a4a:	f853 1b04 	ldr.w	r1, [r3], #4
 8004a4e:	429f      	cmp	r7, r3
 8004a50:	f842 1f04 	str.w	r1, [r2, #4]!
 8004a54:	d2f9      	bcs.n	8004a4a <__hexnan+0xaa>
 8004a56:	1b3b      	subs	r3, r7, r4
 8004a58:	f023 0303 	bic.w	r3, r3, #3
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	3401      	adds	r4, #1
 8004a60:	3e03      	subs	r6, #3
 8004a62:	42b4      	cmp	r4, r6
 8004a64:	bf88      	it	hi
 8004a66:	2304      	movhi	r3, #4
 8004a68:	2200      	movs	r2, #0
 8004a6a:	4443      	add	r3, r8
 8004a6c:	f843 2b04 	str.w	r2, [r3], #4
 8004a70:	429f      	cmp	r7, r3
 8004a72:	d2fb      	bcs.n	8004a6c <__hexnan+0xcc>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	b91b      	cbnz	r3, 8004a80 <__hexnan+0xe0>
 8004a78:	4547      	cmp	r7, r8
 8004a7a:	d127      	bne.n	8004acc <__hexnan+0x12c>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	603b      	str	r3, [r7, #0]
 8004a80:	2005      	movs	r0, #5
 8004a82:	e026      	b.n	8004ad2 <__hexnan+0x132>
 8004a84:	3501      	adds	r5, #1
 8004a86:	2d08      	cmp	r5, #8
 8004a88:	f10b 0b01 	add.w	fp, fp, #1
 8004a8c:	dd06      	ble.n	8004a9c <__hexnan+0xfc>
 8004a8e:	4544      	cmp	r4, r8
 8004a90:	d9c3      	bls.n	8004a1a <__hexnan+0x7a>
 8004a92:	2300      	movs	r3, #0
 8004a94:	2501      	movs	r5, #1
 8004a96:	f844 3c04 	str.w	r3, [r4, #-4]
 8004a9a:	3c04      	subs	r4, #4
 8004a9c:	6822      	ldr	r2, [r4, #0]
 8004a9e:	f000 000f 	and.w	r0, r0, #15
 8004aa2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8004aa6:	6022      	str	r2, [r4, #0]
 8004aa8:	e7b7      	b.n	8004a1a <__hexnan+0x7a>
 8004aaa:	2508      	movs	r5, #8
 8004aac:	e7b5      	b.n	8004a1a <__hexnan+0x7a>
 8004aae:	9b01      	ldr	r3, [sp, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0df      	beq.n	8004a74 <__hexnan+0xd4>
 8004ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ab8:	f1c3 0320 	rsb	r3, r3, #32
 8004abc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8004ac4:	401a      	ands	r2, r3
 8004ac6:	f846 2c04 	str.w	r2, [r6, #-4]
 8004aca:	e7d3      	b.n	8004a74 <__hexnan+0xd4>
 8004acc:	3f04      	subs	r7, #4
 8004ace:	e7d1      	b.n	8004a74 <__hexnan+0xd4>
 8004ad0:	2004      	movs	r0, #4
 8004ad2:	b007      	add	sp, #28
 8004ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ad8 <_lseek_r>:
 8004ad8:	b538      	push	{r3, r4, r5, lr}
 8004ada:	4604      	mov	r4, r0
 8004adc:	4608      	mov	r0, r1
 8004ade:	4611      	mov	r1, r2
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	4d05      	ldr	r5, [pc, #20]	; (8004af8 <_lseek_r+0x20>)
 8004ae4:	602a      	str	r2, [r5, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f7fc fbe8 	bl	80012bc <_lseek>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	d102      	bne.n	8004af6 <_lseek_r+0x1e>
 8004af0:	682b      	ldr	r3, [r5, #0]
 8004af2:	b103      	cbz	r3, 8004af6 <_lseek_r+0x1e>
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	bd38      	pop	{r3, r4, r5, pc}
 8004af8:	20000390 	.word	0x20000390

08004afc <__ascii_mbtowc>:
 8004afc:	b082      	sub	sp, #8
 8004afe:	b901      	cbnz	r1, 8004b02 <__ascii_mbtowc+0x6>
 8004b00:	a901      	add	r1, sp, #4
 8004b02:	b142      	cbz	r2, 8004b16 <__ascii_mbtowc+0x1a>
 8004b04:	b14b      	cbz	r3, 8004b1a <__ascii_mbtowc+0x1e>
 8004b06:	7813      	ldrb	r3, [r2, #0]
 8004b08:	600b      	str	r3, [r1, #0]
 8004b0a:	7812      	ldrb	r2, [r2, #0]
 8004b0c:	1e10      	subs	r0, r2, #0
 8004b0e:	bf18      	it	ne
 8004b10:	2001      	movne	r0, #1
 8004b12:	b002      	add	sp, #8
 8004b14:	4770      	bx	lr
 8004b16:	4610      	mov	r0, r2
 8004b18:	e7fb      	b.n	8004b12 <__ascii_mbtowc+0x16>
 8004b1a:	f06f 0001 	mvn.w	r0, #1
 8004b1e:	e7f8      	b.n	8004b12 <__ascii_mbtowc+0x16>

08004b20 <memcpy>:
 8004b20:	440a      	add	r2, r1
 8004b22:	4291      	cmp	r1, r2
 8004b24:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b28:	d100      	bne.n	8004b2c <memcpy+0xc>
 8004b2a:	4770      	bx	lr
 8004b2c:	b510      	push	{r4, lr}
 8004b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b32:	4291      	cmp	r1, r2
 8004b34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b38:	d1f9      	bne.n	8004b2e <memcpy+0xe>
 8004b3a:	bd10      	pop	{r4, pc}

08004b3c <_Balloc>:
 8004b3c:	b570      	push	{r4, r5, r6, lr}
 8004b3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004b40:	4604      	mov	r4, r0
 8004b42:	460d      	mov	r5, r1
 8004b44:	b976      	cbnz	r6, 8004b64 <_Balloc+0x28>
 8004b46:	2010      	movs	r0, #16
 8004b48:	f001 fa7a 	bl	8006040 <malloc>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	6260      	str	r0, [r4, #36]	; 0x24
 8004b50:	b920      	cbnz	r0, 8004b5c <_Balloc+0x20>
 8004b52:	2166      	movs	r1, #102	; 0x66
 8004b54:	4b17      	ldr	r3, [pc, #92]	; (8004bb4 <_Balloc+0x78>)
 8004b56:	4818      	ldr	r0, [pc, #96]	; (8004bb8 <_Balloc+0x7c>)
 8004b58:	f001 f88c 	bl	8005c74 <__assert_func>
 8004b5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004b60:	6006      	str	r6, [r0, #0]
 8004b62:	60c6      	str	r6, [r0, #12]
 8004b64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004b66:	68f3      	ldr	r3, [r6, #12]
 8004b68:	b183      	cbz	r3, 8004b8c <_Balloc+0x50>
 8004b6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004b72:	b9b8      	cbnz	r0, 8004ba4 <_Balloc+0x68>
 8004b74:	2101      	movs	r1, #1
 8004b76:	fa01 f605 	lsl.w	r6, r1, r5
 8004b7a:	1d72      	adds	r2, r6, #5
 8004b7c:	4620      	mov	r0, r4
 8004b7e:	0092      	lsls	r2, r2, #2
 8004b80:	f000 fc94 	bl	80054ac <_calloc_r>
 8004b84:	b160      	cbz	r0, 8004ba0 <_Balloc+0x64>
 8004b86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004b8a:	e00e      	b.n	8004baa <_Balloc+0x6e>
 8004b8c:	2221      	movs	r2, #33	; 0x21
 8004b8e:	2104      	movs	r1, #4
 8004b90:	4620      	mov	r0, r4
 8004b92:	f000 fc8b 	bl	80054ac <_calloc_r>
 8004b96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b98:	60f0      	str	r0, [r6, #12]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1e4      	bne.n	8004b6a <_Balloc+0x2e>
 8004ba0:	2000      	movs	r0, #0
 8004ba2:	bd70      	pop	{r4, r5, r6, pc}
 8004ba4:	6802      	ldr	r2, [r0, #0]
 8004ba6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004baa:	2300      	movs	r3, #0
 8004bac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004bb0:	e7f7      	b.n	8004ba2 <_Balloc+0x66>
 8004bb2:	bf00      	nop
 8004bb4:	08006f44 	.word	0x08006f44
 8004bb8:	08006f5b 	.word	0x08006f5b

08004bbc <_Bfree>:
 8004bbc:	b570      	push	{r4, r5, r6, lr}
 8004bbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004bc0:	4605      	mov	r5, r0
 8004bc2:	460c      	mov	r4, r1
 8004bc4:	b976      	cbnz	r6, 8004be4 <_Bfree+0x28>
 8004bc6:	2010      	movs	r0, #16
 8004bc8:	f001 fa3a 	bl	8006040 <malloc>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	6268      	str	r0, [r5, #36]	; 0x24
 8004bd0:	b920      	cbnz	r0, 8004bdc <_Bfree+0x20>
 8004bd2:	218a      	movs	r1, #138	; 0x8a
 8004bd4:	4b08      	ldr	r3, [pc, #32]	; (8004bf8 <_Bfree+0x3c>)
 8004bd6:	4809      	ldr	r0, [pc, #36]	; (8004bfc <_Bfree+0x40>)
 8004bd8:	f001 f84c 	bl	8005c74 <__assert_func>
 8004bdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004be0:	6006      	str	r6, [r0, #0]
 8004be2:	60c6      	str	r6, [r0, #12]
 8004be4:	b13c      	cbz	r4, 8004bf6 <_Bfree+0x3a>
 8004be6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004be8:	6862      	ldr	r2, [r4, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bf0:	6021      	str	r1, [r4, #0]
 8004bf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004bf6:	bd70      	pop	{r4, r5, r6, pc}
 8004bf8:	08006f44 	.word	0x08006f44
 8004bfc:	08006f5b 	.word	0x08006f5b

08004c00 <__multadd>:
 8004c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c04:	4607      	mov	r7, r0
 8004c06:	460c      	mov	r4, r1
 8004c08:	461e      	mov	r6, r3
 8004c0a:	2000      	movs	r0, #0
 8004c0c:	690d      	ldr	r5, [r1, #16]
 8004c0e:	f101 0c14 	add.w	ip, r1, #20
 8004c12:	f8dc 3000 	ldr.w	r3, [ip]
 8004c16:	3001      	adds	r0, #1
 8004c18:	b299      	uxth	r1, r3
 8004c1a:	fb02 6101 	mla	r1, r2, r1, r6
 8004c1e:	0c1e      	lsrs	r6, r3, #16
 8004c20:	0c0b      	lsrs	r3, r1, #16
 8004c22:	fb02 3306 	mla	r3, r2, r6, r3
 8004c26:	b289      	uxth	r1, r1
 8004c28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004c2c:	4285      	cmp	r5, r0
 8004c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004c32:	f84c 1b04 	str.w	r1, [ip], #4
 8004c36:	dcec      	bgt.n	8004c12 <__multadd+0x12>
 8004c38:	b30e      	cbz	r6, 8004c7e <__multadd+0x7e>
 8004c3a:	68a3      	ldr	r3, [r4, #8]
 8004c3c:	42ab      	cmp	r3, r5
 8004c3e:	dc19      	bgt.n	8004c74 <__multadd+0x74>
 8004c40:	6861      	ldr	r1, [r4, #4]
 8004c42:	4638      	mov	r0, r7
 8004c44:	3101      	adds	r1, #1
 8004c46:	f7ff ff79 	bl	8004b3c <_Balloc>
 8004c4a:	4680      	mov	r8, r0
 8004c4c:	b928      	cbnz	r0, 8004c5a <__multadd+0x5a>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	21b5      	movs	r1, #181	; 0xb5
 8004c52:	4b0c      	ldr	r3, [pc, #48]	; (8004c84 <__multadd+0x84>)
 8004c54:	480c      	ldr	r0, [pc, #48]	; (8004c88 <__multadd+0x88>)
 8004c56:	f001 f80d 	bl	8005c74 <__assert_func>
 8004c5a:	6922      	ldr	r2, [r4, #16]
 8004c5c:	f104 010c 	add.w	r1, r4, #12
 8004c60:	3202      	adds	r2, #2
 8004c62:	0092      	lsls	r2, r2, #2
 8004c64:	300c      	adds	r0, #12
 8004c66:	f7ff ff5b 	bl	8004b20 <memcpy>
 8004c6a:	4621      	mov	r1, r4
 8004c6c:	4638      	mov	r0, r7
 8004c6e:	f7ff ffa5 	bl	8004bbc <_Bfree>
 8004c72:	4644      	mov	r4, r8
 8004c74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004c78:	3501      	adds	r5, #1
 8004c7a:	615e      	str	r6, [r3, #20]
 8004c7c:	6125      	str	r5, [r4, #16]
 8004c7e:	4620      	mov	r0, r4
 8004c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c84:	08006eb9 	.word	0x08006eb9
 8004c88:	08006f5b 	.word	0x08006f5b

08004c8c <__s2b>:
 8004c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c90:	4615      	mov	r5, r2
 8004c92:	2209      	movs	r2, #9
 8004c94:	461f      	mov	r7, r3
 8004c96:	3308      	adds	r3, #8
 8004c98:	460c      	mov	r4, r1
 8004c9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c9e:	4606      	mov	r6, r0
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	db09      	blt.n	8004cbc <__s2b+0x30>
 8004ca8:	4630      	mov	r0, r6
 8004caa:	f7ff ff47 	bl	8004b3c <_Balloc>
 8004cae:	b940      	cbnz	r0, 8004cc2 <__s2b+0x36>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	21ce      	movs	r1, #206	; 0xce
 8004cb4:	4b18      	ldr	r3, [pc, #96]	; (8004d18 <__s2b+0x8c>)
 8004cb6:	4819      	ldr	r0, [pc, #100]	; (8004d1c <__s2b+0x90>)
 8004cb8:	f000 ffdc 	bl	8005c74 <__assert_func>
 8004cbc:	0052      	lsls	r2, r2, #1
 8004cbe:	3101      	adds	r1, #1
 8004cc0:	e7f0      	b.n	8004ca4 <__s2b+0x18>
 8004cc2:	9b08      	ldr	r3, [sp, #32]
 8004cc4:	2d09      	cmp	r5, #9
 8004cc6:	6143      	str	r3, [r0, #20]
 8004cc8:	f04f 0301 	mov.w	r3, #1
 8004ccc:	6103      	str	r3, [r0, #16]
 8004cce:	dd16      	ble.n	8004cfe <__s2b+0x72>
 8004cd0:	f104 0909 	add.w	r9, r4, #9
 8004cd4:	46c8      	mov	r8, r9
 8004cd6:	442c      	add	r4, r5
 8004cd8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004cdc:	4601      	mov	r1, r0
 8004cde:	220a      	movs	r2, #10
 8004ce0:	4630      	mov	r0, r6
 8004ce2:	3b30      	subs	r3, #48	; 0x30
 8004ce4:	f7ff ff8c 	bl	8004c00 <__multadd>
 8004ce8:	45a0      	cmp	r8, r4
 8004cea:	d1f5      	bne.n	8004cd8 <__s2b+0x4c>
 8004cec:	f1a5 0408 	sub.w	r4, r5, #8
 8004cf0:	444c      	add	r4, r9
 8004cf2:	1b2d      	subs	r5, r5, r4
 8004cf4:	1963      	adds	r3, r4, r5
 8004cf6:	42bb      	cmp	r3, r7
 8004cf8:	db04      	blt.n	8004d04 <__s2b+0x78>
 8004cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cfe:	2509      	movs	r5, #9
 8004d00:	340a      	adds	r4, #10
 8004d02:	e7f6      	b.n	8004cf2 <__s2b+0x66>
 8004d04:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004d08:	4601      	mov	r1, r0
 8004d0a:	220a      	movs	r2, #10
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	3b30      	subs	r3, #48	; 0x30
 8004d10:	f7ff ff76 	bl	8004c00 <__multadd>
 8004d14:	e7ee      	b.n	8004cf4 <__s2b+0x68>
 8004d16:	bf00      	nop
 8004d18:	08006eb9 	.word	0x08006eb9
 8004d1c:	08006f5b 	.word	0x08006f5b

08004d20 <__hi0bits>:
 8004d20:	0c02      	lsrs	r2, r0, #16
 8004d22:	0412      	lsls	r2, r2, #16
 8004d24:	4603      	mov	r3, r0
 8004d26:	b9ca      	cbnz	r2, 8004d5c <__hi0bits+0x3c>
 8004d28:	0403      	lsls	r3, r0, #16
 8004d2a:	2010      	movs	r0, #16
 8004d2c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004d30:	bf04      	itt	eq
 8004d32:	021b      	lsleq	r3, r3, #8
 8004d34:	3008      	addeq	r0, #8
 8004d36:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004d3a:	bf04      	itt	eq
 8004d3c:	011b      	lsleq	r3, r3, #4
 8004d3e:	3004      	addeq	r0, #4
 8004d40:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004d44:	bf04      	itt	eq
 8004d46:	009b      	lsleq	r3, r3, #2
 8004d48:	3002      	addeq	r0, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	db05      	blt.n	8004d5a <__hi0bits+0x3a>
 8004d4e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004d52:	f100 0001 	add.w	r0, r0, #1
 8004d56:	bf08      	it	eq
 8004d58:	2020      	moveq	r0, #32
 8004d5a:	4770      	bx	lr
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	e7e5      	b.n	8004d2c <__hi0bits+0xc>

08004d60 <__lo0bits>:
 8004d60:	6803      	ldr	r3, [r0, #0]
 8004d62:	4602      	mov	r2, r0
 8004d64:	f013 0007 	ands.w	r0, r3, #7
 8004d68:	d00b      	beq.n	8004d82 <__lo0bits+0x22>
 8004d6a:	07d9      	lsls	r1, r3, #31
 8004d6c:	d421      	bmi.n	8004db2 <__lo0bits+0x52>
 8004d6e:	0798      	lsls	r0, r3, #30
 8004d70:	bf49      	itett	mi
 8004d72:	085b      	lsrmi	r3, r3, #1
 8004d74:	089b      	lsrpl	r3, r3, #2
 8004d76:	2001      	movmi	r0, #1
 8004d78:	6013      	strmi	r3, [r2, #0]
 8004d7a:	bf5c      	itt	pl
 8004d7c:	2002      	movpl	r0, #2
 8004d7e:	6013      	strpl	r3, [r2, #0]
 8004d80:	4770      	bx	lr
 8004d82:	b299      	uxth	r1, r3
 8004d84:	b909      	cbnz	r1, 8004d8a <__lo0bits+0x2a>
 8004d86:	2010      	movs	r0, #16
 8004d88:	0c1b      	lsrs	r3, r3, #16
 8004d8a:	b2d9      	uxtb	r1, r3
 8004d8c:	b909      	cbnz	r1, 8004d92 <__lo0bits+0x32>
 8004d8e:	3008      	adds	r0, #8
 8004d90:	0a1b      	lsrs	r3, r3, #8
 8004d92:	0719      	lsls	r1, r3, #28
 8004d94:	bf04      	itt	eq
 8004d96:	091b      	lsreq	r3, r3, #4
 8004d98:	3004      	addeq	r0, #4
 8004d9a:	0799      	lsls	r1, r3, #30
 8004d9c:	bf04      	itt	eq
 8004d9e:	089b      	lsreq	r3, r3, #2
 8004da0:	3002      	addeq	r0, #2
 8004da2:	07d9      	lsls	r1, r3, #31
 8004da4:	d403      	bmi.n	8004dae <__lo0bits+0x4e>
 8004da6:	085b      	lsrs	r3, r3, #1
 8004da8:	f100 0001 	add.w	r0, r0, #1
 8004dac:	d003      	beq.n	8004db6 <__lo0bits+0x56>
 8004dae:	6013      	str	r3, [r2, #0]
 8004db0:	4770      	bx	lr
 8004db2:	2000      	movs	r0, #0
 8004db4:	4770      	bx	lr
 8004db6:	2020      	movs	r0, #32
 8004db8:	4770      	bx	lr
	...

08004dbc <__i2b>:
 8004dbc:	b510      	push	{r4, lr}
 8004dbe:	460c      	mov	r4, r1
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	f7ff febb 	bl	8004b3c <_Balloc>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	b928      	cbnz	r0, 8004dd6 <__i2b+0x1a>
 8004dca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004dce:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <__i2b+0x24>)
 8004dd0:	4804      	ldr	r0, [pc, #16]	; (8004de4 <__i2b+0x28>)
 8004dd2:	f000 ff4f 	bl	8005c74 <__assert_func>
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	6144      	str	r4, [r0, #20]
 8004dda:	6103      	str	r3, [r0, #16]
 8004ddc:	bd10      	pop	{r4, pc}
 8004dde:	bf00      	nop
 8004de0:	08006eb9 	.word	0x08006eb9
 8004de4:	08006f5b 	.word	0x08006f5b

08004de8 <__multiply>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	4691      	mov	r9, r2
 8004dee:	690a      	ldr	r2, [r1, #16]
 8004df0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004df4:	460c      	mov	r4, r1
 8004df6:	429a      	cmp	r2, r3
 8004df8:	bfbe      	ittt	lt
 8004dfa:	460b      	movlt	r3, r1
 8004dfc:	464c      	movlt	r4, r9
 8004dfe:	4699      	movlt	r9, r3
 8004e00:	6927      	ldr	r7, [r4, #16]
 8004e02:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004e06:	68a3      	ldr	r3, [r4, #8]
 8004e08:	6861      	ldr	r1, [r4, #4]
 8004e0a:	eb07 060a 	add.w	r6, r7, sl
 8004e0e:	42b3      	cmp	r3, r6
 8004e10:	b085      	sub	sp, #20
 8004e12:	bfb8      	it	lt
 8004e14:	3101      	addlt	r1, #1
 8004e16:	f7ff fe91 	bl	8004b3c <_Balloc>
 8004e1a:	b930      	cbnz	r0, 8004e2a <__multiply+0x42>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	f240 115d 	movw	r1, #349	; 0x15d
 8004e22:	4b43      	ldr	r3, [pc, #268]	; (8004f30 <__multiply+0x148>)
 8004e24:	4843      	ldr	r0, [pc, #268]	; (8004f34 <__multiply+0x14c>)
 8004e26:	f000 ff25 	bl	8005c74 <__assert_func>
 8004e2a:	f100 0514 	add.w	r5, r0, #20
 8004e2e:	462b      	mov	r3, r5
 8004e30:	2200      	movs	r2, #0
 8004e32:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004e36:	4543      	cmp	r3, r8
 8004e38:	d321      	bcc.n	8004e7e <__multiply+0x96>
 8004e3a:	f104 0314 	add.w	r3, r4, #20
 8004e3e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004e42:	f109 0314 	add.w	r3, r9, #20
 8004e46:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004e4a:	9202      	str	r2, [sp, #8]
 8004e4c:	1b3a      	subs	r2, r7, r4
 8004e4e:	3a15      	subs	r2, #21
 8004e50:	f022 0203 	bic.w	r2, r2, #3
 8004e54:	3204      	adds	r2, #4
 8004e56:	f104 0115 	add.w	r1, r4, #21
 8004e5a:	428f      	cmp	r7, r1
 8004e5c:	bf38      	it	cc
 8004e5e:	2204      	movcc	r2, #4
 8004e60:	9201      	str	r2, [sp, #4]
 8004e62:	9a02      	ldr	r2, [sp, #8]
 8004e64:	9303      	str	r3, [sp, #12]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d80c      	bhi.n	8004e84 <__multiply+0x9c>
 8004e6a:	2e00      	cmp	r6, #0
 8004e6c:	dd03      	ble.n	8004e76 <__multiply+0x8e>
 8004e6e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d059      	beq.n	8004f2a <__multiply+0x142>
 8004e76:	6106      	str	r6, [r0, #16]
 8004e78:	b005      	add	sp, #20
 8004e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e7e:	f843 2b04 	str.w	r2, [r3], #4
 8004e82:	e7d8      	b.n	8004e36 <__multiply+0x4e>
 8004e84:	f8b3 a000 	ldrh.w	sl, [r3]
 8004e88:	f1ba 0f00 	cmp.w	sl, #0
 8004e8c:	d023      	beq.n	8004ed6 <__multiply+0xee>
 8004e8e:	46a9      	mov	r9, r5
 8004e90:	f04f 0c00 	mov.w	ip, #0
 8004e94:	f104 0e14 	add.w	lr, r4, #20
 8004e98:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004e9c:	f8d9 1000 	ldr.w	r1, [r9]
 8004ea0:	fa1f fb82 	uxth.w	fp, r2
 8004ea4:	b289      	uxth	r1, r1
 8004ea6:	fb0a 110b 	mla	r1, sl, fp, r1
 8004eaa:	4461      	add	r1, ip
 8004eac:	f8d9 c000 	ldr.w	ip, [r9]
 8004eb0:	0c12      	lsrs	r2, r2, #16
 8004eb2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004eb6:	fb0a c202 	mla	r2, sl, r2, ip
 8004eba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004ebe:	b289      	uxth	r1, r1
 8004ec0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004ec4:	4577      	cmp	r7, lr
 8004ec6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004eca:	f849 1b04 	str.w	r1, [r9], #4
 8004ece:	d8e3      	bhi.n	8004e98 <__multiply+0xb0>
 8004ed0:	9a01      	ldr	r2, [sp, #4]
 8004ed2:	f845 c002 	str.w	ip, [r5, r2]
 8004ed6:	9a03      	ldr	r2, [sp, #12]
 8004ed8:	3304      	adds	r3, #4
 8004eda:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004ede:	f1b9 0f00 	cmp.w	r9, #0
 8004ee2:	d020      	beq.n	8004f26 <__multiply+0x13e>
 8004ee4:	46ae      	mov	lr, r5
 8004ee6:	f04f 0a00 	mov.w	sl, #0
 8004eea:	6829      	ldr	r1, [r5, #0]
 8004eec:	f104 0c14 	add.w	ip, r4, #20
 8004ef0:	f8bc b000 	ldrh.w	fp, [ip]
 8004ef4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004ef8:	b289      	uxth	r1, r1
 8004efa:	fb09 220b 	mla	r2, r9, fp, r2
 8004efe:	4492      	add	sl, r2
 8004f00:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004f04:	f84e 1b04 	str.w	r1, [lr], #4
 8004f08:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004f0c:	f8be 1000 	ldrh.w	r1, [lr]
 8004f10:	0c12      	lsrs	r2, r2, #16
 8004f12:	fb09 1102 	mla	r1, r9, r2, r1
 8004f16:	4567      	cmp	r7, ip
 8004f18:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004f1c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004f20:	d8e6      	bhi.n	8004ef0 <__multiply+0x108>
 8004f22:	9a01      	ldr	r2, [sp, #4]
 8004f24:	50a9      	str	r1, [r5, r2]
 8004f26:	3504      	adds	r5, #4
 8004f28:	e79b      	b.n	8004e62 <__multiply+0x7a>
 8004f2a:	3e01      	subs	r6, #1
 8004f2c:	e79d      	b.n	8004e6a <__multiply+0x82>
 8004f2e:	bf00      	nop
 8004f30:	08006eb9 	.word	0x08006eb9
 8004f34:	08006f5b 	.word	0x08006f5b

08004f38 <__pow5mult>:
 8004f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f3c:	4615      	mov	r5, r2
 8004f3e:	f012 0203 	ands.w	r2, r2, #3
 8004f42:	4606      	mov	r6, r0
 8004f44:	460f      	mov	r7, r1
 8004f46:	d007      	beq.n	8004f58 <__pow5mult+0x20>
 8004f48:	4c25      	ldr	r4, [pc, #148]	; (8004fe0 <__pow5mult+0xa8>)
 8004f4a:	3a01      	subs	r2, #1
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004f52:	f7ff fe55 	bl	8004c00 <__multadd>
 8004f56:	4607      	mov	r7, r0
 8004f58:	10ad      	asrs	r5, r5, #2
 8004f5a:	d03d      	beq.n	8004fd8 <__pow5mult+0xa0>
 8004f5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004f5e:	b97c      	cbnz	r4, 8004f80 <__pow5mult+0x48>
 8004f60:	2010      	movs	r0, #16
 8004f62:	f001 f86d 	bl	8006040 <malloc>
 8004f66:	4602      	mov	r2, r0
 8004f68:	6270      	str	r0, [r6, #36]	; 0x24
 8004f6a:	b928      	cbnz	r0, 8004f78 <__pow5mult+0x40>
 8004f6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004f70:	4b1c      	ldr	r3, [pc, #112]	; (8004fe4 <__pow5mult+0xac>)
 8004f72:	481d      	ldr	r0, [pc, #116]	; (8004fe8 <__pow5mult+0xb0>)
 8004f74:	f000 fe7e 	bl	8005c74 <__assert_func>
 8004f78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f7c:	6004      	str	r4, [r0, #0]
 8004f7e:	60c4      	str	r4, [r0, #12]
 8004f80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004f84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004f88:	b94c      	cbnz	r4, 8004f9e <__pow5mult+0x66>
 8004f8a:	f240 2171 	movw	r1, #625	; 0x271
 8004f8e:	4630      	mov	r0, r6
 8004f90:	f7ff ff14 	bl	8004dbc <__i2b>
 8004f94:	2300      	movs	r3, #0
 8004f96:	4604      	mov	r4, r0
 8004f98:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f9c:	6003      	str	r3, [r0, #0]
 8004f9e:	f04f 0900 	mov.w	r9, #0
 8004fa2:	07eb      	lsls	r3, r5, #31
 8004fa4:	d50a      	bpl.n	8004fbc <__pow5mult+0x84>
 8004fa6:	4639      	mov	r1, r7
 8004fa8:	4622      	mov	r2, r4
 8004faa:	4630      	mov	r0, r6
 8004fac:	f7ff ff1c 	bl	8004de8 <__multiply>
 8004fb0:	4680      	mov	r8, r0
 8004fb2:	4639      	mov	r1, r7
 8004fb4:	4630      	mov	r0, r6
 8004fb6:	f7ff fe01 	bl	8004bbc <_Bfree>
 8004fba:	4647      	mov	r7, r8
 8004fbc:	106d      	asrs	r5, r5, #1
 8004fbe:	d00b      	beq.n	8004fd8 <__pow5mult+0xa0>
 8004fc0:	6820      	ldr	r0, [r4, #0]
 8004fc2:	b938      	cbnz	r0, 8004fd4 <__pow5mult+0x9c>
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	4621      	mov	r1, r4
 8004fc8:	4630      	mov	r0, r6
 8004fca:	f7ff ff0d 	bl	8004de8 <__multiply>
 8004fce:	6020      	str	r0, [r4, #0]
 8004fd0:	f8c0 9000 	str.w	r9, [r0]
 8004fd4:	4604      	mov	r4, r0
 8004fd6:	e7e4      	b.n	8004fa2 <__pow5mult+0x6a>
 8004fd8:	4638      	mov	r0, r7
 8004fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fde:	bf00      	nop
 8004fe0:	080070a8 	.word	0x080070a8
 8004fe4:	08006f44 	.word	0x08006f44
 8004fe8:	08006f5b 	.word	0x08006f5b

08004fec <__lshift>:
 8004fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	4607      	mov	r7, r0
 8004ff4:	4691      	mov	r9, r2
 8004ff6:	6923      	ldr	r3, [r4, #16]
 8004ff8:	6849      	ldr	r1, [r1, #4]
 8004ffa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004ffe:	68a3      	ldr	r3, [r4, #8]
 8005000:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005004:	f108 0601 	add.w	r6, r8, #1
 8005008:	42b3      	cmp	r3, r6
 800500a:	db0b      	blt.n	8005024 <__lshift+0x38>
 800500c:	4638      	mov	r0, r7
 800500e:	f7ff fd95 	bl	8004b3c <_Balloc>
 8005012:	4605      	mov	r5, r0
 8005014:	b948      	cbnz	r0, 800502a <__lshift+0x3e>
 8005016:	4602      	mov	r2, r0
 8005018:	f240 11d9 	movw	r1, #473	; 0x1d9
 800501c:	4b29      	ldr	r3, [pc, #164]	; (80050c4 <__lshift+0xd8>)
 800501e:	482a      	ldr	r0, [pc, #168]	; (80050c8 <__lshift+0xdc>)
 8005020:	f000 fe28 	bl	8005c74 <__assert_func>
 8005024:	3101      	adds	r1, #1
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	e7ee      	b.n	8005008 <__lshift+0x1c>
 800502a:	2300      	movs	r3, #0
 800502c:	f100 0114 	add.w	r1, r0, #20
 8005030:	f100 0210 	add.w	r2, r0, #16
 8005034:	4618      	mov	r0, r3
 8005036:	4553      	cmp	r3, sl
 8005038:	db37      	blt.n	80050aa <__lshift+0xbe>
 800503a:	6920      	ldr	r0, [r4, #16]
 800503c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005040:	f104 0314 	add.w	r3, r4, #20
 8005044:	f019 091f 	ands.w	r9, r9, #31
 8005048:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800504c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005050:	d02f      	beq.n	80050b2 <__lshift+0xc6>
 8005052:	468a      	mov	sl, r1
 8005054:	f04f 0c00 	mov.w	ip, #0
 8005058:	f1c9 0e20 	rsb	lr, r9, #32
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	fa02 f209 	lsl.w	r2, r2, r9
 8005062:	ea42 020c 	orr.w	r2, r2, ip
 8005066:	f84a 2b04 	str.w	r2, [sl], #4
 800506a:	f853 2b04 	ldr.w	r2, [r3], #4
 800506e:	4298      	cmp	r0, r3
 8005070:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005074:	d8f2      	bhi.n	800505c <__lshift+0x70>
 8005076:	1b03      	subs	r3, r0, r4
 8005078:	3b15      	subs	r3, #21
 800507a:	f023 0303 	bic.w	r3, r3, #3
 800507e:	3304      	adds	r3, #4
 8005080:	f104 0215 	add.w	r2, r4, #21
 8005084:	4290      	cmp	r0, r2
 8005086:	bf38      	it	cc
 8005088:	2304      	movcc	r3, #4
 800508a:	f841 c003 	str.w	ip, [r1, r3]
 800508e:	f1bc 0f00 	cmp.w	ip, #0
 8005092:	d001      	beq.n	8005098 <__lshift+0xac>
 8005094:	f108 0602 	add.w	r6, r8, #2
 8005098:	3e01      	subs	r6, #1
 800509a:	4638      	mov	r0, r7
 800509c:	4621      	mov	r1, r4
 800509e:	612e      	str	r6, [r5, #16]
 80050a0:	f7ff fd8c 	bl	8004bbc <_Bfree>
 80050a4:	4628      	mov	r0, r5
 80050a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80050ae:	3301      	adds	r3, #1
 80050b0:	e7c1      	b.n	8005036 <__lshift+0x4a>
 80050b2:	3904      	subs	r1, #4
 80050b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80050b8:	4298      	cmp	r0, r3
 80050ba:	f841 2f04 	str.w	r2, [r1, #4]!
 80050be:	d8f9      	bhi.n	80050b4 <__lshift+0xc8>
 80050c0:	e7ea      	b.n	8005098 <__lshift+0xac>
 80050c2:	bf00      	nop
 80050c4:	08006eb9 	.word	0x08006eb9
 80050c8:	08006f5b 	.word	0x08006f5b

080050cc <__mcmp>:
 80050cc:	4603      	mov	r3, r0
 80050ce:	690a      	ldr	r2, [r1, #16]
 80050d0:	6900      	ldr	r0, [r0, #16]
 80050d2:	b530      	push	{r4, r5, lr}
 80050d4:	1a80      	subs	r0, r0, r2
 80050d6:	d10d      	bne.n	80050f4 <__mcmp+0x28>
 80050d8:	3314      	adds	r3, #20
 80050da:	3114      	adds	r1, #20
 80050dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80050e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80050e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80050e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80050ec:	4295      	cmp	r5, r2
 80050ee:	d002      	beq.n	80050f6 <__mcmp+0x2a>
 80050f0:	d304      	bcc.n	80050fc <__mcmp+0x30>
 80050f2:	2001      	movs	r0, #1
 80050f4:	bd30      	pop	{r4, r5, pc}
 80050f6:	42a3      	cmp	r3, r4
 80050f8:	d3f4      	bcc.n	80050e4 <__mcmp+0x18>
 80050fa:	e7fb      	b.n	80050f4 <__mcmp+0x28>
 80050fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005100:	e7f8      	b.n	80050f4 <__mcmp+0x28>
	...

08005104 <__mdiff>:
 8005104:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005108:	460d      	mov	r5, r1
 800510a:	4607      	mov	r7, r0
 800510c:	4611      	mov	r1, r2
 800510e:	4628      	mov	r0, r5
 8005110:	4614      	mov	r4, r2
 8005112:	f7ff ffdb 	bl	80050cc <__mcmp>
 8005116:	1e06      	subs	r6, r0, #0
 8005118:	d111      	bne.n	800513e <__mdiff+0x3a>
 800511a:	4631      	mov	r1, r6
 800511c:	4638      	mov	r0, r7
 800511e:	f7ff fd0d 	bl	8004b3c <_Balloc>
 8005122:	4602      	mov	r2, r0
 8005124:	b928      	cbnz	r0, 8005132 <__mdiff+0x2e>
 8005126:	f240 2132 	movw	r1, #562	; 0x232
 800512a:	4b3a      	ldr	r3, [pc, #232]	; (8005214 <__mdiff+0x110>)
 800512c:	483a      	ldr	r0, [pc, #232]	; (8005218 <__mdiff+0x114>)
 800512e:	f000 fda1 	bl	8005c74 <__assert_func>
 8005132:	2301      	movs	r3, #1
 8005134:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005138:	4610      	mov	r0, r2
 800513a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800513e:	bfa4      	itt	ge
 8005140:	4623      	movge	r3, r4
 8005142:	462c      	movge	r4, r5
 8005144:	4638      	mov	r0, r7
 8005146:	6861      	ldr	r1, [r4, #4]
 8005148:	bfa6      	itte	ge
 800514a:	461d      	movge	r5, r3
 800514c:	2600      	movge	r6, #0
 800514e:	2601      	movlt	r6, #1
 8005150:	f7ff fcf4 	bl	8004b3c <_Balloc>
 8005154:	4602      	mov	r2, r0
 8005156:	b918      	cbnz	r0, 8005160 <__mdiff+0x5c>
 8005158:	f44f 7110 	mov.w	r1, #576	; 0x240
 800515c:	4b2d      	ldr	r3, [pc, #180]	; (8005214 <__mdiff+0x110>)
 800515e:	e7e5      	b.n	800512c <__mdiff+0x28>
 8005160:	f102 0814 	add.w	r8, r2, #20
 8005164:	46c2      	mov	sl, r8
 8005166:	f04f 0c00 	mov.w	ip, #0
 800516a:	6927      	ldr	r7, [r4, #16]
 800516c:	60c6      	str	r6, [r0, #12]
 800516e:	692e      	ldr	r6, [r5, #16]
 8005170:	f104 0014 	add.w	r0, r4, #20
 8005174:	f105 0914 	add.w	r9, r5, #20
 8005178:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800517c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005180:	3410      	adds	r4, #16
 8005182:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005186:	f859 3b04 	ldr.w	r3, [r9], #4
 800518a:	fa1f f18b 	uxth.w	r1, fp
 800518e:	448c      	add	ip, r1
 8005190:	b299      	uxth	r1, r3
 8005192:	0c1b      	lsrs	r3, r3, #16
 8005194:	ebac 0101 	sub.w	r1, ip, r1
 8005198:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800519c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80051a0:	b289      	uxth	r1, r1
 80051a2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80051a6:	454e      	cmp	r6, r9
 80051a8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80051ac:	f84a 3b04 	str.w	r3, [sl], #4
 80051b0:	d8e7      	bhi.n	8005182 <__mdiff+0x7e>
 80051b2:	1b73      	subs	r3, r6, r5
 80051b4:	3b15      	subs	r3, #21
 80051b6:	f023 0303 	bic.w	r3, r3, #3
 80051ba:	3515      	adds	r5, #21
 80051bc:	3304      	adds	r3, #4
 80051be:	42ae      	cmp	r6, r5
 80051c0:	bf38      	it	cc
 80051c2:	2304      	movcc	r3, #4
 80051c4:	4418      	add	r0, r3
 80051c6:	4443      	add	r3, r8
 80051c8:	461e      	mov	r6, r3
 80051ca:	4605      	mov	r5, r0
 80051cc:	4575      	cmp	r5, lr
 80051ce:	d30e      	bcc.n	80051ee <__mdiff+0xea>
 80051d0:	f10e 0103 	add.w	r1, lr, #3
 80051d4:	1a09      	subs	r1, r1, r0
 80051d6:	f021 0103 	bic.w	r1, r1, #3
 80051da:	3803      	subs	r0, #3
 80051dc:	4586      	cmp	lr, r0
 80051de:	bf38      	it	cc
 80051e0:	2100      	movcc	r1, #0
 80051e2:	4419      	add	r1, r3
 80051e4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80051e8:	b18b      	cbz	r3, 800520e <__mdiff+0x10a>
 80051ea:	6117      	str	r7, [r2, #16]
 80051ec:	e7a4      	b.n	8005138 <__mdiff+0x34>
 80051ee:	f855 8b04 	ldr.w	r8, [r5], #4
 80051f2:	fa1f f188 	uxth.w	r1, r8
 80051f6:	4461      	add	r1, ip
 80051f8:	140c      	asrs	r4, r1, #16
 80051fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80051fe:	b289      	uxth	r1, r1
 8005200:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005204:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005208:	f846 1b04 	str.w	r1, [r6], #4
 800520c:	e7de      	b.n	80051cc <__mdiff+0xc8>
 800520e:	3f01      	subs	r7, #1
 8005210:	e7e8      	b.n	80051e4 <__mdiff+0xe0>
 8005212:	bf00      	nop
 8005214:	08006eb9 	.word	0x08006eb9
 8005218:	08006f5b 	.word	0x08006f5b

0800521c <__ulp>:
 800521c:	4b11      	ldr	r3, [pc, #68]	; (8005264 <__ulp+0x48>)
 800521e:	400b      	ands	r3, r1
 8005220:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8005224:	2b00      	cmp	r3, #0
 8005226:	dd02      	ble.n	800522e <__ulp+0x12>
 8005228:	2000      	movs	r0, #0
 800522a:	4619      	mov	r1, r3
 800522c:	4770      	bx	lr
 800522e:	425b      	negs	r3, r3
 8005230:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8005234:	f04f 0000 	mov.w	r0, #0
 8005238:	f04f 0100 	mov.w	r1, #0
 800523c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005240:	da04      	bge.n	800524c <__ulp+0x30>
 8005242:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005246:	fa43 f102 	asr.w	r1, r3, r2
 800524a:	4770      	bx	lr
 800524c:	f1a2 0314 	sub.w	r3, r2, #20
 8005250:	2b1e      	cmp	r3, #30
 8005252:	bfd6      	itet	le
 8005254:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8005258:	2301      	movgt	r3, #1
 800525a:	fa22 f303 	lsrle.w	r3, r2, r3
 800525e:	4618      	mov	r0, r3
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	7ff00000 	.word	0x7ff00000

08005268 <__b2d>:
 8005268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800526c:	6907      	ldr	r7, [r0, #16]
 800526e:	f100 0914 	add.w	r9, r0, #20
 8005272:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8005276:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800527a:	f1a7 0804 	sub.w	r8, r7, #4
 800527e:	4630      	mov	r0, r6
 8005280:	f7ff fd4e 	bl	8004d20 <__hi0bits>
 8005284:	f1c0 0320 	rsb	r3, r0, #32
 8005288:	280a      	cmp	r0, #10
 800528a:	600b      	str	r3, [r1, #0]
 800528c:	491f      	ldr	r1, [pc, #124]	; (800530c <__b2d+0xa4>)
 800528e:	dc17      	bgt.n	80052c0 <__b2d+0x58>
 8005290:	45c1      	cmp	r9, r8
 8005292:	bf28      	it	cs
 8005294:	2200      	movcs	r2, #0
 8005296:	f1c0 0c0b 	rsb	ip, r0, #11
 800529a:	fa26 f30c 	lsr.w	r3, r6, ip
 800529e:	bf38      	it	cc
 80052a0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80052a4:	ea43 0501 	orr.w	r5, r3, r1
 80052a8:	f100 0315 	add.w	r3, r0, #21
 80052ac:	fa06 f303 	lsl.w	r3, r6, r3
 80052b0:	fa22 f20c 	lsr.w	r2, r2, ip
 80052b4:	ea43 0402 	orr.w	r4, r3, r2
 80052b8:	4620      	mov	r0, r4
 80052ba:	4629      	mov	r1, r5
 80052bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052c0:	45c1      	cmp	r9, r8
 80052c2:	bf2e      	itee	cs
 80052c4:	2200      	movcs	r2, #0
 80052c6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80052ca:	f1a7 0808 	subcc.w	r8, r7, #8
 80052ce:	f1b0 030b 	subs.w	r3, r0, #11
 80052d2:	d016      	beq.n	8005302 <__b2d+0x9a>
 80052d4:	f1c3 0720 	rsb	r7, r3, #32
 80052d8:	fa22 f107 	lsr.w	r1, r2, r7
 80052dc:	45c8      	cmp	r8, r9
 80052de:	fa06 f603 	lsl.w	r6, r6, r3
 80052e2:	ea46 0601 	orr.w	r6, r6, r1
 80052e6:	bf94      	ite	ls
 80052e8:	2100      	movls	r1, #0
 80052ea:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80052ee:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80052f2:	fa02 f003 	lsl.w	r0, r2, r3
 80052f6:	40f9      	lsrs	r1, r7
 80052f8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80052fc:	ea40 0401 	orr.w	r4, r0, r1
 8005300:	e7da      	b.n	80052b8 <__b2d+0x50>
 8005302:	4614      	mov	r4, r2
 8005304:	ea46 0501 	orr.w	r5, r6, r1
 8005308:	e7d6      	b.n	80052b8 <__b2d+0x50>
 800530a:	bf00      	nop
 800530c:	3ff00000 	.word	0x3ff00000

08005310 <__d2b>:
 8005310:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005314:	2101      	movs	r1, #1
 8005316:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800531a:	4690      	mov	r8, r2
 800531c:	461d      	mov	r5, r3
 800531e:	f7ff fc0d 	bl	8004b3c <_Balloc>
 8005322:	4604      	mov	r4, r0
 8005324:	b930      	cbnz	r0, 8005334 <__d2b+0x24>
 8005326:	4602      	mov	r2, r0
 8005328:	f240 310a 	movw	r1, #778	; 0x30a
 800532c:	4b24      	ldr	r3, [pc, #144]	; (80053c0 <__d2b+0xb0>)
 800532e:	4825      	ldr	r0, [pc, #148]	; (80053c4 <__d2b+0xb4>)
 8005330:	f000 fca0 	bl	8005c74 <__assert_func>
 8005334:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005338:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800533c:	bb2d      	cbnz	r5, 800538a <__d2b+0x7a>
 800533e:	9301      	str	r3, [sp, #4]
 8005340:	f1b8 0300 	subs.w	r3, r8, #0
 8005344:	d026      	beq.n	8005394 <__d2b+0x84>
 8005346:	4668      	mov	r0, sp
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	f7ff fd09 	bl	8004d60 <__lo0bits>
 800534e:	9900      	ldr	r1, [sp, #0]
 8005350:	b1f0      	cbz	r0, 8005390 <__d2b+0x80>
 8005352:	9a01      	ldr	r2, [sp, #4]
 8005354:	f1c0 0320 	rsb	r3, r0, #32
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	430b      	orrs	r3, r1
 800535e:	40c2      	lsrs	r2, r0
 8005360:	6163      	str	r3, [r4, #20]
 8005362:	9201      	str	r2, [sp, #4]
 8005364:	9b01      	ldr	r3, [sp, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	bf14      	ite	ne
 800536a:	2102      	movne	r1, #2
 800536c:	2101      	moveq	r1, #1
 800536e:	61a3      	str	r3, [r4, #24]
 8005370:	6121      	str	r1, [r4, #16]
 8005372:	b1c5      	cbz	r5, 80053a6 <__d2b+0x96>
 8005374:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005378:	4405      	add	r5, r0
 800537a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800537e:	603d      	str	r5, [r7, #0]
 8005380:	6030      	str	r0, [r6, #0]
 8005382:	4620      	mov	r0, r4
 8005384:	b002      	add	sp, #8
 8005386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800538a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800538e:	e7d6      	b.n	800533e <__d2b+0x2e>
 8005390:	6161      	str	r1, [r4, #20]
 8005392:	e7e7      	b.n	8005364 <__d2b+0x54>
 8005394:	a801      	add	r0, sp, #4
 8005396:	f7ff fce3 	bl	8004d60 <__lo0bits>
 800539a:	2101      	movs	r1, #1
 800539c:	9b01      	ldr	r3, [sp, #4]
 800539e:	6121      	str	r1, [r4, #16]
 80053a0:	6163      	str	r3, [r4, #20]
 80053a2:	3020      	adds	r0, #32
 80053a4:	e7e5      	b.n	8005372 <__d2b+0x62>
 80053a6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80053aa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80053ae:	6038      	str	r0, [r7, #0]
 80053b0:	6918      	ldr	r0, [r3, #16]
 80053b2:	f7ff fcb5 	bl	8004d20 <__hi0bits>
 80053b6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80053ba:	6031      	str	r1, [r6, #0]
 80053bc:	e7e1      	b.n	8005382 <__d2b+0x72>
 80053be:	bf00      	nop
 80053c0:	08006eb9 	.word	0x08006eb9
 80053c4:	08006f5b 	.word	0x08006f5b

080053c8 <__ratio>:
 80053c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053cc:	4688      	mov	r8, r1
 80053ce:	4669      	mov	r1, sp
 80053d0:	4681      	mov	r9, r0
 80053d2:	f7ff ff49 	bl	8005268 <__b2d>
 80053d6:	460f      	mov	r7, r1
 80053d8:	4604      	mov	r4, r0
 80053da:	460d      	mov	r5, r1
 80053dc:	4640      	mov	r0, r8
 80053de:	a901      	add	r1, sp, #4
 80053e0:	f7ff ff42 	bl	8005268 <__b2d>
 80053e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80053e8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80053ec:	468b      	mov	fp, r1
 80053ee:	eba3 0c02 	sub.w	ip, r3, r2
 80053f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	bfd5      	itete	le
 8005400:	460a      	movle	r2, r1
 8005402:	462a      	movgt	r2, r5
 8005404:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005408:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800540c:	bfd8      	it	le
 800540e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8005412:	465b      	mov	r3, fp
 8005414:	4602      	mov	r2, r0
 8005416:	4639      	mov	r1, r7
 8005418:	4620      	mov	r0, r4
 800541a:	f7fb f987 	bl	800072c <__aeabi_ddiv>
 800541e:	b003      	add	sp, #12
 8005420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005424 <__copybits>:
 8005424:	3901      	subs	r1, #1
 8005426:	b570      	push	{r4, r5, r6, lr}
 8005428:	1149      	asrs	r1, r1, #5
 800542a:	6914      	ldr	r4, [r2, #16]
 800542c:	3101      	adds	r1, #1
 800542e:	f102 0314 	add.w	r3, r2, #20
 8005432:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005436:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800543a:	1f05      	subs	r5, r0, #4
 800543c:	42a3      	cmp	r3, r4
 800543e:	d30c      	bcc.n	800545a <__copybits+0x36>
 8005440:	1aa3      	subs	r3, r4, r2
 8005442:	3b11      	subs	r3, #17
 8005444:	f023 0303 	bic.w	r3, r3, #3
 8005448:	3211      	adds	r2, #17
 800544a:	42a2      	cmp	r2, r4
 800544c:	bf88      	it	hi
 800544e:	2300      	movhi	r3, #0
 8005450:	4418      	add	r0, r3
 8005452:	2300      	movs	r3, #0
 8005454:	4288      	cmp	r0, r1
 8005456:	d305      	bcc.n	8005464 <__copybits+0x40>
 8005458:	bd70      	pop	{r4, r5, r6, pc}
 800545a:	f853 6b04 	ldr.w	r6, [r3], #4
 800545e:	f845 6f04 	str.w	r6, [r5, #4]!
 8005462:	e7eb      	b.n	800543c <__copybits+0x18>
 8005464:	f840 3b04 	str.w	r3, [r0], #4
 8005468:	e7f4      	b.n	8005454 <__copybits+0x30>

0800546a <__any_on>:
 800546a:	f100 0214 	add.w	r2, r0, #20
 800546e:	6900      	ldr	r0, [r0, #16]
 8005470:	114b      	asrs	r3, r1, #5
 8005472:	4298      	cmp	r0, r3
 8005474:	b510      	push	{r4, lr}
 8005476:	db11      	blt.n	800549c <__any_on+0x32>
 8005478:	dd0a      	ble.n	8005490 <__any_on+0x26>
 800547a:	f011 011f 	ands.w	r1, r1, #31
 800547e:	d007      	beq.n	8005490 <__any_on+0x26>
 8005480:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005484:	fa24 f001 	lsr.w	r0, r4, r1
 8005488:	fa00 f101 	lsl.w	r1, r0, r1
 800548c:	428c      	cmp	r4, r1
 800548e:	d10b      	bne.n	80054a8 <__any_on+0x3e>
 8005490:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005494:	4293      	cmp	r3, r2
 8005496:	d803      	bhi.n	80054a0 <__any_on+0x36>
 8005498:	2000      	movs	r0, #0
 800549a:	bd10      	pop	{r4, pc}
 800549c:	4603      	mov	r3, r0
 800549e:	e7f7      	b.n	8005490 <__any_on+0x26>
 80054a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80054a4:	2900      	cmp	r1, #0
 80054a6:	d0f5      	beq.n	8005494 <__any_on+0x2a>
 80054a8:	2001      	movs	r0, #1
 80054aa:	e7f6      	b.n	800549a <__any_on+0x30>

080054ac <_calloc_r>:
 80054ac:	b570      	push	{r4, r5, r6, lr}
 80054ae:	fba1 5402 	umull	r5, r4, r1, r2
 80054b2:	b934      	cbnz	r4, 80054c2 <_calloc_r+0x16>
 80054b4:	4629      	mov	r1, r5
 80054b6:	f000 f82d 	bl	8005514 <_malloc_r>
 80054ba:	4606      	mov	r6, r0
 80054bc:	b928      	cbnz	r0, 80054ca <_calloc_r+0x1e>
 80054be:	4630      	mov	r0, r6
 80054c0:	bd70      	pop	{r4, r5, r6, pc}
 80054c2:	220c      	movs	r2, #12
 80054c4:	2600      	movs	r6, #0
 80054c6:	6002      	str	r2, [r0, #0]
 80054c8:	e7f9      	b.n	80054be <_calloc_r+0x12>
 80054ca:	462a      	mov	r2, r5
 80054cc:	4621      	mov	r1, r4
 80054ce:	f7fd fe6f 	bl	80031b0 <memset>
 80054d2:	e7f4      	b.n	80054be <_calloc_r+0x12>

080054d4 <sbrk_aligned>:
 80054d4:	b570      	push	{r4, r5, r6, lr}
 80054d6:	4e0e      	ldr	r6, [pc, #56]	; (8005510 <sbrk_aligned+0x3c>)
 80054d8:	460c      	mov	r4, r1
 80054da:	6831      	ldr	r1, [r6, #0]
 80054dc:	4605      	mov	r5, r0
 80054de:	b911      	cbnz	r1, 80054e6 <sbrk_aligned+0x12>
 80054e0:	f000 fb96 	bl	8005c10 <_sbrk_r>
 80054e4:	6030      	str	r0, [r6, #0]
 80054e6:	4621      	mov	r1, r4
 80054e8:	4628      	mov	r0, r5
 80054ea:	f000 fb91 	bl	8005c10 <_sbrk_r>
 80054ee:	1c43      	adds	r3, r0, #1
 80054f0:	d00a      	beq.n	8005508 <sbrk_aligned+0x34>
 80054f2:	1cc4      	adds	r4, r0, #3
 80054f4:	f024 0403 	bic.w	r4, r4, #3
 80054f8:	42a0      	cmp	r0, r4
 80054fa:	d007      	beq.n	800550c <sbrk_aligned+0x38>
 80054fc:	1a21      	subs	r1, r4, r0
 80054fe:	4628      	mov	r0, r5
 8005500:	f000 fb86 	bl	8005c10 <_sbrk_r>
 8005504:	3001      	adds	r0, #1
 8005506:	d101      	bne.n	800550c <sbrk_aligned+0x38>
 8005508:	f04f 34ff 	mov.w	r4, #4294967295
 800550c:	4620      	mov	r0, r4
 800550e:	bd70      	pop	{r4, r5, r6, pc}
 8005510:	2000038c 	.word	0x2000038c

08005514 <_malloc_r>:
 8005514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005518:	1ccd      	adds	r5, r1, #3
 800551a:	f025 0503 	bic.w	r5, r5, #3
 800551e:	3508      	adds	r5, #8
 8005520:	2d0c      	cmp	r5, #12
 8005522:	bf38      	it	cc
 8005524:	250c      	movcc	r5, #12
 8005526:	2d00      	cmp	r5, #0
 8005528:	4607      	mov	r7, r0
 800552a:	db01      	blt.n	8005530 <_malloc_r+0x1c>
 800552c:	42a9      	cmp	r1, r5
 800552e:	d905      	bls.n	800553c <_malloc_r+0x28>
 8005530:	230c      	movs	r3, #12
 8005532:	2600      	movs	r6, #0
 8005534:	603b      	str	r3, [r7, #0]
 8005536:	4630      	mov	r0, r6
 8005538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800553c:	4e2e      	ldr	r6, [pc, #184]	; (80055f8 <_malloc_r+0xe4>)
 800553e:	f000 fdaf 	bl	80060a0 <__malloc_lock>
 8005542:	6833      	ldr	r3, [r6, #0]
 8005544:	461c      	mov	r4, r3
 8005546:	bb34      	cbnz	r4, 8005596 <_malloc_r+0x82>
 8005548:	4629      	mov	r1, r5
 800554a:	4638      	mov	r0, r7
 800554c:	f7ff ffc2 	bl	80054d4 <sbrk_aligned>
 8005550:	1c43      	adds	r3, r0, #1
 8005552:	4604      	mov	r4, r0
 8005554:	d14d      	bne.n	80055f2 <_malloc_r+0xde>
 8005556:	6834      	ldr	r4, [r6, #0]
 8005558:	4626      	mov	r6, r4
 800555a:	2e00      	cmp	r6, #0
 800555c:	d140      	bne.n	80055e0 <_malloc_r+0xcc>
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	4631      	mov	r1, r6
 8005562:	4638      	mov	r0, r7
 8005564:	eb04 0803 	add.w	r8, r4, r3
 8005568:	f000 fb52 	bl	8005c10 <_sbrk_r>
 800556c:	4580      	cmp	r8, r0
 800556e:	d13a      	bne.n	80055e6 <_malloc_r+0xd2>
 8005570:	6821      	ldr	r1, [r4, #0]
 8005572:	3503      	adds	r5, #3
 8005574:	1a6d      	subs	r5, r5, r1
 8005576:	f025 0503 	bic.w	r5, r5, #3
 800557a:	3508      	adds	r5, #8
 800557c:	2d0c      	cmp	r5, #12
 800557e:	bf38      	it	cc
 8005580:	250c      	movcc	r5, #12
 8005582:	4638      	mov	r0, r7
 8005584:	4629      	mov	r1, r5
 8005586:	f7ff ffa5 	bl	80054d4 <sbrk_aligned>
 800558a:	3001      	adds	r0, #1
 800558c:	d02b      	beq.n	80055e6 <_malloc_r+0xd2>
 800558e:	6823      	ldr	r3, [r4, #0]
 8005590:	442b      	add	r3, r5
 8005592:	6023      	str	r3, [r4, #0]
 8005594:	e00e      	b.n	80055b4 <_malloc_r+0xa0>
 8005596:	6822      	ldr	r2, [r4, #0]
 8005598:	1b52      	subs	r2, r2, r5
 800559a:	d41e      	bmi.n	80055da <_malloc_r+0xc6>
 800559c:	2a0b      	cmp	r2, #11
 800559e:	d916      	bls.n	80055ce <_malloc_r+0xba>
 80055a0:	1961      	adds	r1, r4, r5
 80055a2:	42a3      	cmp	r3, r4
 80055a4:	6025      	str	r5, [r4, #0]
 80055a6:	bf18      	it	ne
 80055a8:	6059      	strne	r1, [r3, #4]
 80055aa:	6863      	ldr	r3, [r4, #4]
 80055ac:	bf08      	it	eq
 80055ae:	6031      	streq	r1, [r6, #0]
 80055b0:	5162      	str	r2, [r4, r5]
 80055b2:	604b      	str	r3, [r1, #4]
 80055b4:	4638      	mov	r0, r7
 80055b6:	f104 060b 	add.w	r6, r4, #11
 80055ba:	f000 fd77 	bl	80060ac <__malloc_unlock>
 80055be:	f026 0607 	bic.w	r6, r6, #7
 80055c2:	1d23      	adds	r3, r4, #4
 80055c4:	1af2      	subs	r2, r6, r3
 80055c6:	d0b6      	beq.n	8005536 <_malloc_r+0x22>
 80055c8:	1b9b      	subs	r3, r3, r6
 80055ca:	50a3      	str	r3, [r4, r2]
 80055cc:	e7b3      	b.n	8005536 <_malloc_r+0x22>
 80055ce:	6862      	ldr	r2, [r4, #4]
 80055d0:	42a3      	cmp	r3, r4
 80055d2:	bf0c      	ite	eq
 80055d4:	6032      	streq	r2, [r6, #0]
 80055d6:	605a      	strne	r2, [r3, #4]
 80055d8:	e7ec      	b.n	80055b4 <_malloc_r+0xa0>
 80055da:	4623      	mov	r3, r4
 80055dc:	6864      	ldr	r4, [r4, #4]
 80055de:	e7b2      	b.n	8005546 <_malloc_r+0x32>
 80055e0:	4634      	mov	r4, r6
 80055e2:	6876      	ldr	r6, [r6, #4]
 80055e4:	e7b9      	b.n	800555a <_malloc_r+0x46>
 80055e6:	230c      	movs	r3, #12
 80055e8:	4638      	mov	r0, r7
 80055ea:	603b      	str	r3, [r7, #0]
 80055ec:	f000 fd5e 	bl	80060ac <__malloc_unlock>
 80055f0:	e7a1      	b.n	8005536 <_malloc_r+0x22>
 80055f2:	6025      	str	r5, [r4, #0]
 80055f4:	e7de      	b.n	80055b4 <_malloc_r+0xa0>
 80055f6:	bf00      	nop
 80055f8:	20000388 	.word	0x20000388

080055fc <__ssputs_r>:
 80055fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005600:	688e      	ldr	r6, [r1, #8]
 8005602:	4682      	mov	sl, r0
 8005604:	429e      	cmp	r6, r3
 8005606:	460c      	mov	r4, r1
 8005608:	4690      	mov	r8, r2
 800560a:	461f      	mov	r7, r3
 800560c:	d838      	bhi.n	8005680 <__ssputs_r+0x84>
 800560e:	898a      	ldrh	r2, [r1, #12]
 8005610:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005614:	d032      	beq.n	800567c <__ssputs_r+0x80>
 8005616:	6825      	ldr	r5, [r4, #0]
 8005618:	6909      	ldr	r1, [r1, #16]
 800561a:	3301      	adds	r3, #1
 800561c:	eba5 0901 	sub.w	r9, r5, r1
 8005620:	6965      	ldr	r5, [r4, #20]
 8005622:	444b      	add	r3, r9
 8005624:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005628:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800562c:	106d      	asrs	r5, r5, #1
 800562e:	429d      	cmp	r5, r3
 8005630:	bf38      	it	cc
 8005632:	461d      	movcc	r5, r3
 8005634:	0553      	lsls	r3, r2, #21
 8005636:	d531      	bpl.n	800569c <__ssputs_r+0xa0>
 8005638:	4629      	mov	r1, r5
 800563a:	f7ff ff6b 	bl	8005514 <_malloc_r>
 800563e:	4606      	mov	r6, r0
 8005640:	b950      	cbnz	r0, 8005658 <__ssputs_r+0x5c>
 8005642:	230c      	movs	r3, #12
 8005644:	f04f 30ff 	mov.w	r0, #4294967295
 8005648:	f8ca 3000 	str.w	r3, [sl]
 800564c:	89a3      	ldrh	r3, [r4, #12]
 800564e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005652:	81a3      	strh	r3, [r4, #12]
 8005654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005658:	464a      	mov	r2, r9
 800565a:	6921      	ldr	r1, [r4, #16]
 800565c:	f7ff fa60 	bl	8004b20 <memcpy>
 8005660:	89a3      	ldrh	r3, [r4, #12]
 8005662:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005666:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800566a:	81a3      	strh	r3, [r4, #12]
 800566c:	6126      	str	r6, [r4, #16]
 800566e:	444e      	add	r6, r9
 8005670:	6026      	str	r6, [r4, #0]
 8005672:	463e      	mov	r6, r7
 8005674:	6165      	str	r5, [r4, #20]
 8005676:	eba5 0509 	sub.w	r5, r5, r9
 800567a:	60a5      	str	r5, [r4, #8]
 800567c:	42be      	cmp	r6, r7
 800567e:	d900      	bls.n	8005682 <__ssputs_r+0x86>
 8005680:	463e      	mov	r6, r7
 8005682:	4632      	mov	r2, r6
 8005684:	4641      	mov	r1, r8
 8005686:	6820      	ldr	r0, [r4, #0]
 8005688:	f000 fcf0 	bl	800606c <memmove>
 800568c:	68a3      	ldr	r3, [r4, #8]
 800568e:	2000      	movs	r0, #0
 8005690:	1b9b      	subs	r3, r3, r6
 8005692:	60a3      	str	r3, [r4, #8]
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	4433      	add	r3, r6
 8005698:	6023      	str	r3, [r4, #0]
 800569a:	e7db      	b.n	8005654 <__ssputs_r+0x58>
 800569c:	462a      	mov	r2, r5
 800569e:	f000 fd53 	bl	8006148 <_realloc_r>
 80056a2:	4606      	mov	r6, r0
 80056a4:	2800      	cmp	r0, #0
 80056a6:	d1e1      	bne.n	800566c <__ssputs_r+0x70>
 80056a8:	4650      	mov	r0, sl
 80056aa:	6921      	ldr	r1, [r4, #16]
 80056ac:	f000 fd04 	bl	80060b8 <_free_r>
 80056b0:	e7c7      	b.n	8005642 <__ssputs_r+0x46>
	...

080056b4 <_svfiprintf_r>:
 80056b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056b8:	4698      	mov	r8, r3
 80056ba:	898b      	ldrh	r3, [r1, #12]
 80056bc:	4607      	mov	r7, r0
 80056be:	061b      	lsls	r3, r3, #24
 80056c0:	460d      	mov	r5, r1
 80056c2:	4614      	mov	r4, r2
 80056c4:	b09d      	sub	sp, #116	; 0x74
 80056c6:	d50e      	bpl.n	80056e6 <_svfiprintf_r+0x32>
 80056c8:	690b      	ldr	r3, [r1, #16]
 80056ca:	b963      	cbnz	r3, 80056e6 <_svfiprintf_r+0x32>
 80056cc:	2140      	movs	r1, #64	; 0x40
 80056ce:	f7ff ff21 	bl	8005514 <_malloc_r>
 80056d2:	6028      	str	r0, [r5, #0]
 80056d4:	6128      	str	r0, [r5, #16]
 80056d6:	b920      	cbnz	r0, 80056e2 <_svfiprintf_r+0x2e>
 80056d8:	230c      	movs	r3, #12
 80056da:	603b      	str	r3, [r7, #0]
 80056dc:	f04f 30ff 	mov.w	r0, #4294967295
 80056e0:	e0d1      	b.n	8005886 <_svfiprintf_r+0x1d2>
 80056e2:	2340      	movs	r3, #64	; 0x40
 80056e4:	616b      	str	r3, [r5, #20]
 80056e6:	2300      	movs	r3, #0
 80056e8:	9309      	str	r3, [sp, #36]	; 0x24
 80056ea:	2320      	movs	r3, #32
 80056ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056f0:	2330      	movs	r3, #48	; 0x30
 80056f2:	f04f 0901 	mov.w	r9, #1
 80056f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80056fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80058a0 <_svfiprintf_r+0x1ec>
 80056fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005702:	4623      	mov	r3, r4
 8005704:	469a      	mov	sl, r3
 8005706:	f813 2b01 	ldrb.w	r2, [r3], #1
 800570a:	b10a      	cbz	r2, 8005710 <_svfiprintf_r+0x5c>
 800570c:	2a25      	cmp	r2, #37	; 0x25
 800570e:	d1f9      	bne.n	8005704 <_svfiprintf_r+0x50>
 8005710:	ebba 0b04 	subs.w	fp, sl, r4
 8005714:	d00b      	beq.n	800572e <_svfiprintf_r+0x7a>
 8005716:	465b      	mov	r3, fp
 8005718:	4622      	mov	r2, r4
 800571a:	4629      	mov	r1, r5
 800571c:	4638      	mov	r0, r7
 800571e:	f7ff ff6d 	bl	80055fc <__ssputs_r>
 8005722:	3001      	adds	r0, #1
 8005724:	f000 80aa 	beq.w	800587c <_svfiprintf_r+0x1c8>
 8005728:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800572a:	445a      	add	r2, fp
 800572c:	9209      	str	r2, [sp, #36]	; 0x24
 800572e:	f89a 3000 	ldrb.w	r3, [sl]
 8005732:	2b00      	cmp	r3, #0
 8005734:	f000 80a2 	beq.w	800587c <_svfiprintf_r+0x1c8>
 8005738:	2300      	movs	r3, #0
 800573a:	f04f 32ff 	mov.w	r2, #4294967295
 800573e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005742:	f10a 0a01 	add.w	sl, sl, #1
 8005746:	9304      	str	r3, [sp, #16]
 8005748:	9307      	str	r3, [sp, #28]
 800574a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800574e:	931a      	str	r3, [sp, #104]	; 0x68
 8005750:	4654      	mov	r4, sl
 8005752:	2205      	movs	r2, #5
 8005754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005758:	4851      	ldr	r0, [pc, #324]	; (80058a0 <_svfiprintf_r+0x1ec>)
 800575a:	f000 fc79 	bl	8006050 <memchr>
 800575e:	9a04      	ldr	r2, [sp, #16]
 8005760:	b9d8      	cbnz	r0, 800579a <_svfiprintf_r+0xe6>
 8005762:	06d0      	lsls	r0, r2, #27
 8005764:	bf44      	itt	mi
 8005766:	2320      	movmi	r3, #32
 8005768:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800576c:	0711      	lsls	r1, r2, #28
 800576e:	bf44      	itt	mi
 8005770:	232b      	movmi	r3, #43	; 0x2b
 8005772:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005776:	f89a 3000 	ldrb.w	r3, [sl]
 800577a:	2b2a      	cmp	r3, #42	; 0x2a
 800577c:	d015      	beq.n	80057aa <_svfiprintf_r+0xf6>
 800577e:	4654      	mov	r4, sl
 8005780:	2000      	movs	r0, #0
 8005782:	f04f 0c0a 	mov.w	ip, #10
 8005786:	9a07      	ldr	r2, [sp, #28]
 8005788:	4621      	mov	r1, r4
 800578a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800578e:	3b30      	subs	r3, #48	; 0x30
 8005790:	2b09      	cmp	r3, #9
 8005792:	d94e      	bls.n	8005832 <_svfiprintf_r+0x17e>
 8005794:	b1b0      	cbz	r0, 80057c4 <_svfiprintf_r+0x110>
 8005796:	9207      	str	r2, [sp, #28]
 8005798:	e014      	b.n	80057c4 <_svfiprintf_r+0x110>
 800579a:	eba0 0308 	sub.w	r3, r0, r8
 800579e:	fa09 f303 	lsl.w	r3, r9, r3
 80057a2:	4313      	orrs	r3, r2
 80057a4:	46a2      	mov	sl, r4
 80057a6:	9304      	str	r3, [sp, #16]
 80057a8:	e7d2      	b.n	8005750 <_svfiprintf_r+0x9c>
 80057aa:	9b03      	ldr	r3, [sp, #12]
 80057ac:	1d19      	adds	r1, r3, #4
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	9103      	str	r1, [sp, #12]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	bfbb      	ittet	lt
 80057b6:	425b      	neglt	r3, r3
 80057b8:	f042 0202 	orrlt.w	r2, r2, #2
 80057bc:	9307      	strge	r3, [sp, #28]
 80057be:	9307      	strlt	r3, [sp, #28]
 80057c0:	bfb8      	it	lt
 80057c2:	9204      	strlt	r2, [sp, #16]
 80057c4:	7823      	ldrb	r3, [r4, #0]
 80057c6:	2b2e      	cmp	r3, #46	; 0x2e
 80057c8:	d10c      	bne.n	80057e4 <_svfiprintf_r+0x130>
 80057ca:	7863      	ldrb	r3, [r4, #1]
 80057cc:	2b2a      	cmp	r3, #42	; 0x2a
 80057ce:	d135      	bne.n	800583c <_svfiprintf_r+0x188>
 80057d0:	9b03      	ldr	r3, [sp, #12]
 80057d2:	3402      	adds	r4, #2
 80057d4:	1d1a      	adds	r2, r3, #4
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	9203      	str	r2, [sp, #12]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	bfb8      	it	lt
 80057de:	f04f 33ff 	movlt.w	r3, #4294967295
 80057e2:	9305      	str	r3, [sp, #20]
 80057e4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80058a4 <_svfiprintf_r+0x1f0>
 80057e8:	2203      	movs	r2, #3
 80057ea:	4650      	mov	r0, sl
 80057ec:	7821      	ldrb	r1, [r4, #0]
 80057ee:	f000 fc2f 	bl	8006050 <memchr>
 80057f2:	b140      	cbz	r0, 8005806 <_svfiprintf_r+0x152>
 80057f4:	2340      	movs	r3, #64	; 0x40
 80057f6:	eba0 000a 	sub.w	r0, r0, sl
 80057fa:	fa03 f000 	lsl.w	r0, r3, r0
 80057fe:	9b04      	ldr	r3, [sp, #16]
 8005800:	3401      	adds	r4, #1
 8005802:	4303      	orrs	r3, r0
 8005804:	9304      	str	r3, [sp, #16]
 8005806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800580a:	2206      	movs	r2, #6
 800580c:	4826      	ldr	r0, [pc, #152]	; (80058a8 <_svfiprintf_r+0x1f4>)
 800580e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005812:	f000 fc1d 	bl	8006050 <memchr>
 8005816:	2800      	cmp	r0, #0
 8005818:	d038      	beq.n	800588c <_svfiprintf_r+0x1d8>
 800581a:	4b24      	ldr	r3, [pc, #144]	; (80058ac <_svfiprintf_r+0x1f8>)
 800581c:	bb1b      	cbnz	r3, 8005866 <_svfiprintf_r+0x1b2>
 800581e:	9b03      	ldr	r3, [sp, #12]
 8005820:	3307      	adds	r3, #7
 8005822:	f023 0307 	bic.w	r3, r3, #7
 8005826:	3308      	adds	r3, #8
 8005828:	9303      	str	r3, [sp, #12]
 800582a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800582c:	4433      	add	r3, r6
 800582e:	9309      	str	r3, [sp, #36]	; 0x24
 8005830:	e767      	b.n	8005702 <_svfiprintf_r+0x4e>
 8005832:	460c      	mov	r4, r1
 8005834:	2001      	movs	r0, #1
 8005836:	fb0c 3202 	mla	r2, ip, r2, r3
 800583a:	e7a5      	b.n	8005788 <_svfiprintf_r+0xd4>
 800583c:	2300      	movs	r3, #0
 800583e:	f04f 0c0a 	mov.w	ip, #10
 8005842:	4619      	mov	r1, r3
 8005844:	3401      	adds	r4, #1
 8005846:	9305      	str	r3, [sp, #20]
 8005848:	4620      	mov	r0, r4
 800584a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800584e:	3a30      	subs	r2, #48	; 0x30
 8005850:	2a09      	cmp	r2, #9
 8005852:	d903      	bls.n	800585c <_svfiprintf_r+0x1a8>
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0c5      	beq.n	80057e4 <_svfiprintf_r+0x130>
 8005858:	9105      	str	r1, [sp, #20]
 800585a:	e7c3      	b.n	80057e4 <_svfiprintf_r+0x130>
 800585c:	4604      	mov	r4, r0
 800585e:	2301      	movs	r3, #1
 8005860:	fb0c 2101 	mla	r1, ip, r1, r2
 8005864:	e7f0      	b.n	8005848 <_svfiprintf_r+0x194>
 8005866:	ab03      	add	r3, sp, #12
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	462a      	mov	r2, r5
 800586c:	4638      	mov	r0, r7
 800586e:	4b10      	ldr	r3, [pc, #64]	; (80058b0 <_svfiprintf_r+0x1fc>)
 8005870:	a904      	add	r1, sp, #16
 8005872:	f3af 8000 	nop.w
 8005876:	1c42      	adds	r2, r0, #1
 8005878:	4606      	mov	r6, r0
 800587a:	d1d6      	bne.n	800582a <_svfiprintf_r+0x176>
 800587c:	89ab      	ldrh	r3, [r5, #12]
 800587e:	065b      	lsls	r3, r3, #25
 8005880:	f53f af2c 	bmi.w	80056dc <_svfiprintf_r+0x28>
 8005884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005886:	b01d      	add	sp, #116	; 0x74
 8005888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800588c:	ab03      	add	r3, sp, #12
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	462a      	mov	r2, r5
 8005892:	4638      	mov	r0, r7
 8005894:	4b06      	ldr	r3, [pc, #24]	; (80058b0 <_svfiprintf_r+0x1fc>)
 8005896:	a904      	add	r1, sp, #16
 8005898:	f000 f87c 	bl	8005994 <_printf_i>
 800589c:	e7eb      	b.n	8005876 <_svfiprintf_r+0x1c2>
 800589e:	bf00      	nop
 80058a0:	080070b4 	.word	0x080070b4
 80058a4:	080070ba 	.word	0x080070ba
 80058a8:	080070be 	.word	0x080070be
 80058ac:	00000000 	.word	0x00000000
 80058b0:	080055fd 	.word	0x080055fd

080058b4 <_printf_common>:
 80058b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b8:	4616      	mov	r6, r2
 80058ba:	4699      	mov	r9, r3
 80058bc:	688a      	ldr	r2, [r1, #8]
 80058be:	690b      	ldr	r3, [r1, #16]
 80058c0:	4607      	mov	r7, r0
 80058c2:	4293      	cmp	r3, r2
 80058c4:	bfb8      	it	lt
 80058c6:	4613      	movlt	r3, r2
 80058c8:	6033      	str	r3, [r6, #0]
 80058ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058ce:	460c      	mov	r4, r1
 80058d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058d4:	b10a      	cbz	r2, 80058da <_printf_common+0x26>
 80058d6:	3301      	adds	r3, #1
 80058d8:	6033      	str	r3, [r6, #0]
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	0699      	lsls	r1, r3, #26
 80058de:	bf42      	ittt	mi
 80058e0:	6833      	ldrmi	r3, [r6, #0]
 80058e2:	3302      	addmi	r3, #2
 80058e4:	6033      	strmi	r3, [r6, #0]
 80058e6:	6825      	ldr	r5, [r4, #0]
 80058e8:	f015 0506 	ands.w	r5, r5, #6
 80058ec:	d106      	bne.n	80058fc <_printf_common+0x48>
 80058ee:	f104 0a19 	add.w	sl, r4, #25
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	6832      	ldr	r2, [r6, #0]
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	42ab      	cmp	r3, r5
 80058fa:	dc28      	bgt.n	800594e <_printf_common+0x9a>
 80058fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005900:	1e13      	subs	r3, r2, #0
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	bf18      	it	ne
 8005906:	2301      	movne	r3, #1
 8005908:	0692      	lsls	r2, r2, #26
 800590a:	d42d      	bmi.n	8005968 <_printf_common+0xb4>
 800590c:	4649      	mov	r1, r9
 800590e:	4638      	mov	r0, r7
 8005910:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005914:	47c0      	blx	r8
 8005916:	3001      	adds	r0, #1
 8005918:	d020      	beq.n	800595c <_printf_common+0xa8>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	68e5      	ldr	r5, [r4, #12]
 800591e:	f003 0306 	and.w	r3, r3, #6
 8005922:	2b04      	cmp	r3, #4
 8005924:	bf18      	it	ne
 8005926:	2500      	movne	r5, #0
 8005928:	6832      	ldr	r2, [r6, #0]
 800592a:	f04f 0600 	mov.w	r6, #0
 800592e:	68a3      	ldr	r3, [r4, #8]
 8005930:	bf08      	it	eq
 8005932:	1aad      	subeq	r5, r5, r2
 8005934:	6922      	ldr	r2, [r4, #16]
 8005936:	bf08      	it	eq
 8005938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800593c:	4293      	cmp	r3, r2
 800593e:	bfc4      	itt	gt
 8005940:	1a9b      	subgt	r3, r3, r2
 8005942:	18ed      	addgt	r5, r5, r3
 8005944:	341a      	adds	r4, #26
 8005946:	42b5      	cmp	r5, r6
 8005948:	d11a      	bne.n	8005980 <_printf_common+0xcc>
 800594a:	2000      	movs	r0, #0
 800594c:	e008      	b.n	8005960 <_printf_common+0xac>
 800594e:	2301      	movs	r3, #1
 8005950:	4652      	mov	r2, sl
 8005952:	4649      	mov	r1, r9
 8005954:	4638      	mov	r0, r7
 8005956:	47c0      	blx	r8
 8005958:	3001      	adds	r0, #1
 800595a:	d103      	bne.n	8005964 <_printf_common+0xb0>
 800595c:	f04f 30ff 	mov.w	r0, #4294967295
 8005960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005964:	3501      	adds	r5, #1
 8005966:	e7c4      	b.n	80058f2 <_printf_common+0x3e>
 8005968:	2030      	movs	r0, #48	; 0x30
 800596a:	18e1      	adds	r1, r4, r3
 800596c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005970:	1c5a      	adds	r2, r3, #1
 8005972:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005976:	4422      	add	r2, r4
 8005978:	3302      	adds	r3, #2
 800597a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800597e:	e7c5      	b.n	800590c <_printf_common+0x58>
 8005980:	2301      	movs	r3, #1
 8005982:	4622      	mov	r2, r4
 8005984:	4649      	mov	r1, r9
 8005986:	4638      	mov	r0, r7
 8005988:	47c0      	blx	r8
 800598a:	3001      	adds	r0, #1
 800598c:	d0e6      	beq.n	800595c <_printf_common+0xa8>
 800598e:	3601      	adds	r6, #1
 8005990:	e7d9      	b.n	8005946 <_printf_common+0x92>
	...

08005994 <_printf_i>:
 8005994:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005998:	7e0f      	ldrb	r7, [r1, #24]
 800599a:	4691      	mov	r9, r2
 800599c:	2f78      	cmp	r7, #120	; 0x78
 800599e:	4680      	mov	r8, r0
 80059a0:	460c      	mov	r4, r1
 80059a2:	469a      	mov	sl, r3
 80059a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80059a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059aa:	d807      	bhi.n	80059bc <_printf_i+0x28>
 80059ac:	2f62      	cmp	r7, #98	; 0x62
 80059ae:	d80a      	bhi.n	80059c6 <_printf_i+0x32>
 80059b0:	2f00      	cmp	r7, #0
 80059b2:	f000 80d9 	beq.w	8005b68 <_printf_i+0x1d4>
 80059b6:	2f58      	cmp	r7, #88	; 0x58
 80059b8:	f000 80a4 	beq.w	8005b04 <_printf_i+0x170>
 80059bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059c4:	e03a      	b.n	8005a3c <_printf_i+0xa8>
 80059c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059ca:	2b15      	cmp	r3, #21
 80059cc:	d8f6      	bhi.n	80059bc <_printf_i+0x28>
 80059ce:	a101      	add	r1, pc, #4	; (adr r1, 80059d4 <_printf_i+0x40>)
 80059d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059d4:	08005a2d 	.word	0x08005a2d
 80059d8:	08005a41 	.word	0x08005a41
 80059dc:	080059bd 	.word	0x080059bd
 80059e0:	080059bd 	.word	0x080059bd
 80059e4:	080059bd 	.word	0x080059bd
 80059e8:	080059bd 	.word	0x080059bd
 80059ec:	08005a41 	.word	0x08005a41
 80059f0:	080059bd 	.word	0x080059bd
 80059f4:	080059bd 	.word	0x080059bd
 80059f8:	080059bd 	.word	0x080059bd
 80059fc:	080059bd 	.word	0x080059bd
 8005a00:	08005b4f 	.word	0x08005b4f
 8005a04:	08005a71 	.word	0x08005a71
 8005a08:	08005b31 	.word	0x08005b31
 8005a0c:	080059bd 	.word	0x080059bd
 8005a10:	080059bd 	.word	0x080059bd
 8005a14:	08005b71 	.word	0x08005b71
 8005a18:	080059bd 	.word	0x080059bd
 8005a1c:	08005a71 	.word	0x08005a71
 8005a20:	080059bd 	.word	0x080059bd
 8005a24:	080059bd 	.word	0x080059bd
 8005a28:	08005b39 	.word	0x08005b39
 8005a2c:	682b      	ldr	r3, [r5, #0]
 8005a2e:	1d1a      	adds	r2, r3, #4
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	602a      	str	r2, [r5, #0]
 8005a34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e0a4      	b.n	8005b8a <_printf_i+0x1f6>
 8005a40:	6820      	ldr	r0, [r4, #0]
 8005a42:	6829      	ldr	r1, [r5, #0]
 8005a44:	0606      	lsls	r6, r0, #24
 8005a46:	f101 0304 	add.w	r3, r1, #4
 8005a4a:	d50a      	bpl.n	8005a62 <_printf_i+0xce>
 8005a4c:	680e      	ldr	r6, [r1, #0]
 8005a4e:	602b      	str	r3, [r5, #0]
 8005a50:	2e00      	cmp	r6, #0
 8005a52:	da03      	bge.n	8005a5c <_printf_i+0xc8>
 8005a54:	232d      	movs	r3, #45	; 0x2d
 8005a56:	4276      	negs	r6, r6
 8005a58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a5c:	230a      	movs	r3, #10
 8005a5e:	485e      	ldr	r0, [pc, #376]	; (8005bd8 <_printf_i+0x244>)
 8005a60:	e019      	b.n	8005a96 <_printf_i+0x102>
 8005a62:	680e      	ldr	r6, [r1, #0]
 8005a64:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a68:	602b      	str	r3, [r5, #0]
 8005a6a:	bf18      	it	ne
 8005a6c:	b236      	sxthne	r6, r6
 8005a6e:	e7ef      	b.n	8005a50 <_printf_i+0xbc>
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	6820      	ldr	r0, [r4, #0]
 8005a74:	1d19      	adds	r1, r3, #4
 8005a76:	6029      	str	r1, [r5, #0]
 8005a78:	0601      	lsls	r1, r0, #24
 8005a7a:	d501      	bpl.n	8005a80 <_printf_i+0xec>
 8005a7c:	681e      	ldr	r6, [r3, #0]
 8005a7e:	e002      	b.n	8005a86 <_printf_i+0xf2>
 8005a80:	0646      	lsls	r6, r0, #25
 8005a82:	d5fb      	bpl.n	8005a7c <_printf_i+0xe8>
 8005a84:	881e      	ldrh	r6, [r3, #0]
 8005a86:	2f6f      	cmp	r7, #111	; 0x6f
 8005a88:	bf0c      	ite	eq
 8005a8a:	2308      	moveq	r3, #8
 8005a8c:	230a      	movne	r3, #10
 8005a8e:	4852      	ldr	r0, [pc, #328]	; (8005bd8 <_printf_i+0x244>)
 8005a90:	2100      	movs	r1, #0
 8005a92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a96:	6865      	ldr	r5, [r4, #4]
 8005a98:	2d00      	cmp	r5, #0
 8005a9a:	bfa8      	it	ge
 8005a9c:	6821      	ldrge	r1, [r4, #0]
 8005a9e:	60a5      	str	r5, [r4, #8]
 8005aa0:	bfa4      	itt	ge
 8005aa2:	f021 0104 	bicge.w	r1, r1, #4
 8005aa6:	6021      	strge	r1, [r4, #0]
 8005aa8:	b90e      	cbnz	r6, 8005aae <_printf_i+0x11a>
 8005aaa:	2d00      	cmp	r5, #0
 8005aac:	d04d      	beq.n	8005b4a <_printf_i+0x1b6>
 8005aae:	4615      	mov	r5, r2
 8005ab0:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ab4:	fb03 6711 	mls	r7, r3, r1, r6
 8005ab8:	5dc7      	ldrb	r7, [r0, r7]
 8005aba:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005abe:	4637      	mov	r7, r6
 8005ac0:	42bb      	cmp	r3, r7
 8005ac2:	460e      	mov	r6, r1
 8005ac4:	d9f4      	bls.n	8005ab0 <_printf_i+0x11c>
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d10b      	bne.n	8005ae2 <_printf_i+0x14e>
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	07de      	lsls	r6, r3, #31
 8005ace:	d508      	bpl.n	8005ae2 <_printf_i+0x14e>
 8005ad0:	6923      	ldr	r3, [r4, #16]
 8005ad2:	6861      	ldr	r1, [r4, #4]
 8005ad4:	4299      	cmp	r1, r3
 8005ad6:	bfde      	ittt	le
 8005ad8:	2330      	movle	r3, #48	; 0x30
 8005ada:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ade:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ae2:	1b52      	subs	r2, r2, r5
 8005ae4:	6122      	str	r2, [r4, #16]
 8005ae6:	464b      	mov	r3, r9
 8005ae8:	4621      	mov	r1, r4
 8005aea:	4640      	mov	r0, r8
 8005aec:	f8cd a000 	str.w	sl, [sp]
 8005af0:	aa03      	add	r2, sp, #12
 8005af2:	f7ff fedf 	bl	80058b4 <_printf_common>
 8005af6:	3001      	adds	r0, #1
 8005af8:	d14c      	bne.n	8005b94 <_printf_i+0x200>
 8005afa:	f04f 30ff 	mov.w	r0, #4294967295
 8005afe:	b004      	add	sp, #16
 8005b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b04:	4834      	ldr	r0, [pc, #208]	; (8005bd8 <_printf_i+0x244>)
 8005b06:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005b0a:	6829      	ldr	r1, [r5, #0]
 8005b0c:	6823      	ldr	r3, [r4, #0]
 8005b0e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b12:	6029      	str	r1, [r5, #0]
 8005b14:	061d      	lsls	r5, r3, #24
 8005b16:	d514      	bpl.n	8005b42 <_printf_i+0x1ae>
 8005b18:	07df      	lsls	r7, r3, #31
 8005b1a:	bf44      	itt	mi
 8005b1c:	f043 0320 	orrmi.w	r3, r3, #32
 8005b20:	6023      	strmi	r3, [r4, #0]
 8005b22:	b91e      	cbnz	r6, 8005b2c <_printf_i+0x198>
 8005b24:	6823      	ldr	r3, [r4, #0]
 8005b26:	f023 0320 	bic.w	r3, r3, #32
 8005b2a:	6023      	str	r3, [r4, #0]
 8005b2c:	2310      	movs	r3, #16
 8005b2e:	e7af      	b.n	8005a90 <_printf_i+0xfc>
 8005b30:	6823      	ldr	r3, [r4, #0]
 8005b32:	f043 0320 	orr.w	r3, r3, #32
 8005b36:	6023      	str	r3, [r4, #0]
 8005b38:	2378      	movs	r3, #120	; 0x78
 8005b3a:	4828      	ldr	r0, [pc, #160]	; (8005bdc <_printf_i+0x248>)
 8005b3c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b40:	e7e3      	b.n	8005b0a <_printf_i+0x176>
 8005b42:	0659      	lsls	r1, r3, #25
 8005b44:	bf48      	it	mi
 8005b46:	b2b6      	uxthmi	r6, r6
 8005b48:	e7e6      	b.n	8005b18 <_printf_i+0x184>
 8005b4a:	4615      	mov	r5, r2
 8005b4c:	e7bb      	b.n	8005ac6 <_printf_i+0x132>
 8005b4e:	682b      	ldr	r3, [r5, #0]
 8005b50:	6826      	ldr	r6, [r4, #0]
 8005b52:	1d18      	adds	r0, r3, #4
 8005b54:	6961      	ldr	r1, [r4, #20]
 8005b56:	6028      	str	r0, [r5, #0]
 8005b58:	0635      	lsls	r5, r6, #24
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	d501      	bpl.n	8005b62 <_printf_i+0x1ce>
 8005b5e:	6019      	str	r1, [r3, #0]
 8005b60:	e002      	b.n	8005b68 <_printf_i+0x1d4>
 8005b62:	0670      	lsls	r0, r6, #25
 8005b64:	d5fb      	bpl.n	8005b5e <_printf_i+0x1ca>
 8005b66:	8019      	strh	r1, [r3, #0]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	4615      	mov	r5, r2
 8005b6c:	6123      	str	r3, [r4, #16]
 8005b6e:	e7ba      	b.n	8005ae6 <_printf_i+0x152>
 8005b70:	682b      	ldr	r3, [r5, #0]
 8005b72:	2100      	movs	r1, #0
 8005b74:	1d1a      	adds	r2, r3, #4
 8005b76:	602a      	str	r2, [r5, #0]
 8005b78:	681d      	ldr	r5, [r3, #0]
 8005b7a:	6862      	ldr	r2, [r4, #4]
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f000 fa67 	bl	8006050 <memchr>
 8005b82:	b108      	cbz	r0, 8005b88 <_printf_i+0x1f4>
 8005b84:	1b40      	subs	r0, r0, r5
 8005b86:	6060      	str	r0, [r4, #4]
 8005b88:	6863      	ldr	r3, [r4, #4]
 8005b8a:	6123      	str	r3, [r4, #16]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b92:	e7a8      	b.n	8005ae6 <_printf_i+0x152>
 8005b94:	462a      	mov	r2, r5
 8005b96:	4649      	mov	r1, r9
 8005b98:	4640      	mov	r0, r8
 8005b9a:	6923      	ldr	r3, [r4, #16]
 8005b9c:	47d0      	blx	sl
 8005b9e:	3001      	adds	r0, #1
 8005ba0:	d0ab      	beq.n	8005afa <_printf_i+0x166>
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	079b      	lsls	r3, r3, #30
 8005ba6:	d413      	bmi.n	8005bd0 <_printf_i+0x23c>
 8005ba8:	68e0      	ldr	r0, [r4, #12]
 8005baa:	9b03      	ldr	r3, [sp, #12]
 8005bac:	4298      	cmp	r0, r3
 8005bae:	bfb8      	it	lt
 8005bb0:	4618      	movlt	r0, r3
 8005bb2:	e7a4      	b.n	8005afe <_printf_i+0x16a>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	4632      	mov	r2, r6
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4640      	mov	r0, r8
 8005bbc:	47d0      	blx	sl
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d09b      	beq.n	8005afa <_printf_i+0x166>
 8005bc2:	3501      	adds	r5, #1
 8005bc4:	68e3      	ldr	r3, [r4, #12]
 8005bc6:	9903      	ldr	r1, [sp, #12]
 8005bc8:	1a5b      	subs	r3, r3, r1
 8005bca:	42ab      	cmp	r3, r5
 8005bcc:	dcf2      	bgt.n	8005bb4 <_printf_i+0x220>
 8005bce:	e7eb      	b.n	8005ba8 <_printf_i+0x214>
 8005bd0:	2500      	movs	r5, #0
 8005bd2:	f104 0619 	add.w	r6, r4, #25
 8005bd6:	e7f5      	b.n	8005bc4 <_printf_i+0x230>
 8005bd8:	080070c5 	.word	0x080070c5
 8005bdc:	080070d6 	.word	0x080070d6

08005be0 <_read_r>:
 8005be0:	b538      	push	{r3, r4, r5, lr}
 8005be2:	4604      	mov	r4, r0
 8005be4:	4608      	mov	r0, r1
 8005be6:	4611      	mov	r1, r2
 8005be8:	2200      	movs	r2, #0
 8005bea:	4d05      	ldr	r5, [pc, #20]	; (8005c00 <_read_r+0x20>)
 8005bec:	602a      	str	r2, [r5, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	f7fb fb07 	bl	8001202 <_read>
 8005bf4:	1c43      	adds	r3, r0, #1
 8005bf6:	d102      	bne.n	8005bfe <_read_r+0x1e>
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	b103      	cbz	r3, 8005bfe <_read_r+0x1e>
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	bd38      	pop	{r3, r4, r5, pc}
 8005c00:	20000390 	.word	0x20000390

08005c04 <nan>:
 8005c04:	2000      	movs	r0, #0
 8005c06:	4901      	ldr	r1, [pc, #4]	; (8005c0c <nan+0x8>)
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	7ff80000 	.word	0x7ff80000

08005c10 <_sbrk_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	2300      	movs	r3, #0
 8005c14:	4d05      	ldr	r5, [pc, #20]	; (8005c2c <_sbrk_r+0x1c>)
 8005c16:	4604      	mov	r4, r0
 8005c18:	4608      	mov	r0, r1
 8005c1a:	602b      	str	r3, [r5, #0]
 8005c1c:	f7fb fb5a 	bl	80012d4 <_sbrk>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_sbrk_r+0x1a>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_sbrk_r+0x1a>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	20000390 	.word	0x20000390

08005c30 <strncmp>:
 8005c30:	4603      	mov	r3, r0
 8005c32:	b510      	push	{r4, lr}
 8005c34:	b172      	cbz	r2, 8005c54 <strncmp+0x24>
 8005c36:	3901      	subs	r1, #1
 8005c38:	1884      	adds	r4, r0, r2
 8005c3a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005c3e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005c42:	4290      	cmp	r0, r2
 8005c44:	d101      	bne.n	8005c4a <strncmp+0x1a>
 8005c46:	42a3      	cmp	r3, r4
 8005c48:	d101      	bne.n	8005c4e <strncmp+0x1e>
 8005c4a:	1a80      	subs	r0, r0, r2
 8005c4c:	bd10      	pop	{r4, pc}
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	d1f3      	bne.n	8005c3a <strncmp+0xa>
 8005c52:	e7fa      	b.n	8005c4a <strncmp+0x1a>
 8005c54:	4610      	mov	r0, r2
 8005c56:	e7f9      	b.n	8005c4c <strncmp+0x1c>

08005c58 <__ascii_wctomb>:
 8005c58:	4603      	mov	r3, r0
 8005c5a:	4608      	mov	r0, r1
 8005c5c:	b141      	cbz	r1, 8005c70 <__ascii_wctomb+0x18>
 8005c5e:	2aff      	cmp	r2, #255	; 0xff
 8005c60:	d904      	bls.n	8005c6c <__ascii_wctomb+0x14>
 8005c62:	228a      	movs	r2, #138	; 0x8a
 8005c64:	f04f 30ff 	mov.w	r0, #4294967295
 8005c68:	601a      	str	r2, [r3, #0]
 8005c6a:	4770      	bx	lr
 8005c6c:	2001      	movs	r0, #1
 8005c6e:	700a      	strb	r2, [r1, #0]
 8005c70:	4770      	bx	lr
	...

08005c74 <__assert_func>:
 8005c74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c76:	4614      	mov	r4, r2
 8005c78:	461a      	mov	r2, r3
 8005c7a:	4b09      	ldr	r3, [pc, #36]	; (8005ca0 <__assert_func+0x2c>)
 8005c7c:	4605      	mov	r5, r0
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68d8      	ldr	r0, [r3, #12]
 8005c82:	b14c      	cbz	r4, 8005c98 <__assert_func+0x24>
 8005c84:	4b07      	ldr	r3, [pc, #28]	; (8005ca4 <__assert_func+0x30>)
 8005c86:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c8a:	9100      	str	r1, [sp, #0]
 8005c8c:	462b      	mov	r3, r5
 8005c8e:	4906      	ldr	r1, [pc, #24]	; (8005ca8 <__assert_func+0x34>)
 8005c90:	f000 f9a2 	bl	8005fd8 <fiprintf>
 8005c94:	f000 fc9e 	bl	80065d4 <abort>
 8005c98:	4b04      	ldr	r3, [pc, #16]	; (8005cac <__assert_func+0x38>)
 8005c9a:	461c      	mov	r4, r3
 8005c9c:	e7f3      	b.n	8005c86 <__assert_func+0x12>
 8005c9e:	bf00      	nop
 8005ca0:	20000014 	.word	0x20000014
 8005ca4:	080070e7 	.word	0x080070e7
 8005ca8:	080070f4 	.word	0x080070f4
 8005cac:	08007122 	.word	0x08007122

08005cb0 <__sflush_r>:
 8005cb0:	898a      	ldrh	r2, [r1, #12]
 8005cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cb4:	4605      	mov	r5, r0
 8005cb6:	0710      	lsls	r0, r2, #28
 8005cb8:	460c      	mov	r4, r1
 8005cba:	d457      	bmi.n	8005d6c <__sflush_r+0xbc>
 8005cbc:	684b      	ldr	r3, [r1, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	dc04      	bgt.n	8005ccc <__sflush_r+0x1c>
 8005cc2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	dc01      	bgt.n	8005ccc <__sflush_r+0x1c>
 8005cc8:	2000      	movs	r0, #0
 8005cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ccc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cce:	2e00      	cmp	r6, #0
 8005cd0:	d0fa      	beq.n	8005cc8 <__sflush_r+0x18>
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005cd8:	682f      	ldr	r7, [r5, #0]
 8005cda:	602b      	str	r3, [r5, #0]
 8005cdc:	d032      	beq.n	8005d44 <__sflush_r+0x94>
 8005cde:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005ce0:	89a3      	ldrh	r3, [r4, #12]
 8005ce2:	075a      	lsls	r2, r3, #29
 8005ce4:	d505      	bpl.n	8005cf2 <__sflush_r+0x42>
 8005ce6:	6863      	ldr	r3, [r4, #4]
 8005ce8:	1ac0      	subs	r0, r0, r3
 8005cea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005cec:	b10b      	cbz	r3, 8005cf2 <__sflush_r+0x42>
 8005cee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cf0:	1ac0      	subs	r0, r0, r3
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	6a21      	ldr	r1, [r4, #32]
 8005cfc:	47b0      	blx	r6
 8005cfe:	1c43      	adds	r3, r0, #1
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	d106      	bne.n	8005d12 <__sflush_r+0x62>
 8005d04:	6829      	ldr	r1, [r5, #0]
 8005d06:	291d      	cmp	r1, #29
 8005d08:	d82c      	bhi.n	8005d64 <__sflush_r+0xb4>
 8005d0a:	4a29      	ldr	r2, [pc, #164]	; (8005db0 <__sflush_r+0x100>)
 8005d0c:	40ca      	lsrs	r2, r1
 8005d0e:	07d6      	lsls	r6, r2, #31
 8005d10:	d528      	bpl.n	8005d64 <__sflush_r+0xb4>
 8005d12:	2200      	movs	r2, #0
 8005d14:	6062      	str	r2, [r4, #4]
 8005d16:	6922      	ldr	r2, [r4, #16]
 8005d18:	04d9      	lsls	r1, r3, #19
 8005d1a:	6022      	str	r2, [r4, #0]
 8005d1c:	d504      	bpl.n	8005d28 <__sflush_r+0x78>
 8005d1e:	1c42      	adds	r2, r0, #1
 8005d20:	d101      	bne.n	8005d26 <__sflush_r+0x76>
 8005d22:	682b      	ldr	r3, [r5, #0]
 8005d24:	b903      	cbnz	r3, 8005d28 <__sflush_r+0x78>
 8005d26:	6560      	str	r0, [r4, #84]	; 0x54
 8005d28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d2a:	602f      	str	r7, [r5, #0]
 8005d2c:	2900      	cmp	r1, #0
 8005d2e:	d0cb      	beq.n	8005cc8 <__sflush_r+0x18>
 8005d30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d34:	4299      	cmp	r1, r3
 8005d36:	d002      	beq.n	8005d3e <__sflush_r+0x8e>
 8005d38:	4628      	mov	r0, r5
 8005d3a:	f000 f9bd 	bl	80060b8 <_free_r>
 8005d3e:	2000      	movs	r0, #0
 8005d40:	6360      	str	r0, [r4, #52]	; 0x34
 8005d42:	e7c2      	b.n	8005cca <__sflush_r+0x1a>
 8005d44:	6a21      	ldr	r1, [r4, #32]
 8005d46:	2301      	movs	r3, #1
 8005d48:	4628      	mov	r0, r5
 8005d4a:	47b0      	blx	r6
 8005d4c:	1c41      	adds	r1, r0, #1
 8005d4e:	d1c7      	bne.n	8005ce0 <__sflush_r+0x30>
 8005d50:	682b      	ldr	r3, [r5, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d0c4      	beq.n	8005ce0 <__sflush_r+0x30>
 8005d56:	2b1d      	cmp	r3, #29
 8005d58:	d001      	beq.n	8005d5e <__sflush_r+0xae>
 8005d5a:	2b16      	cmp	r3, #22
 8005d5c:	d101      	bne.n	8005d62 <__sflush_r+0xb2>
 8005d5e:	602f      	str	r7, [r5, #0]
 8005d60:	e7b2      	b.n	8005cc8 <__sflush_r+0x18>
 8005d62:	89a3      	ldrh	r3, [r4, #12]
 8005d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d68:	81a3      	strh	r3, [r4, #12]
 8005d6a:	e7ae      	b.n	8005cca <__sflush_r+0x1a>
 8005d6c:	690f      	ldr	r7, [r1, #16]
 8005d6e:	2f00      	cmp	r7, #0
 8005d70:	d0aa      	beq.n	8005cc8 <__sflush_r+0x18>
 8005d72:	0793      	lsls	r3, r2, #30
 8005d74:	bf18      	it	ne
 8005d76:	2300      	movne	r3, #0
 8005d78:	680e      	ldr	r6, [r1, #0]
 8005d7a:	bf08      	it	eq
 8005d7c:	694b      	ldreq	r3, [r1, #20]
 8005d7e:	1bf6      	subs	r6, r6, r7
 8005d80:	600f      	str	r7, [r1, #0]
 8005d82:	608b      	str	r3, [r1, #8]
 8005d84:	2e00      	cmp	r6, #0
 8005d86:	dd9f      	ble.n	8005cc8 <__sflush_r+0x18>
 8005d88:	4633      	mov	r3, r6
 8005d8a:	463a      	mov	r2, r7
 8005d8c:	4628      	mov	r0, r5
 8005d8e:	6a21      	ldr	r1, [r4, #32]
 8005d90:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005d94:	47e0      	blx	ip
 8005d96:	2800      	cmp	r0, #0
 8005d98:	dc06      	bgt.n	8005da8 <__sflush_r+0xf8>
 8005d9a:	89a3      	ldrh	r3, [r4, #12]
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005da4:	81a3      	strh	r3, [r4, #12]
 8005da6:	e790      	b.n	8005cca <__sflush_r+0x1a>
 8005da8:	4407      	add	r7, r0
 8005daa:	1a36      	subs	r6, r6, r0
 8005dac:	e7ea      	b.n	8005d84 <__sflush_r+0xd4>
 8005dae:	bf00      	nop
 8005db0:	20400001 	.word	0x20400001

08005db4 <_fflush_r>:
 8005db4:	b538      	push	{r3, r4, r5, lr}
 8005db6:	690b      	ldr	r3, [r1, #16]
 8005db8:	4605      	mov	r5, r0
 8005dba:	460c      	mov	r4, r1
 8005dbc:	b913      	cbnz	r3, 8005dc4 <_fflush_r+0x10>
 8005dbe:	2500      	movs	r5, #0
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	bd38      	pop	{r3, r4, r5, pc}
 8005dc4:	b118      	cbz	r0, 8005dce <_fflush_r+0x1a>
 8005dc6:	6983      	ldr	r3, [r0, #24]
 8005dc8:	b90b      	cbnz	r3, 8005dce <_fflush_r+0x1a>
 8005dca:	f000 f887 	bl	8005edc <__sinit>
 8005dce:	4b14      	ldr	r3, [pc, #80]	; (8005e20 <_fflush_r+0x6c>)
 8005dd0:	429c      	cmp	r4, r3
 8005dd2:	d11b      	bne.n	8005e0c <_fflush_r+0x58>
 8005dd4:	686c      	ldr	r4, [r5, #4]
 8005dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d0ef      	beq.n	8005dbe <_fflush_r+0xa>
 8005dde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005de0:	07d0      	lsls	r0, r2, #31
 8005de2:	d404      	bmi.n	8005dee <_fflush_r+0x3a>
 8005de4:	0599      	lsls	r1, r3, #22
 8005de6:	d402      	bmi.n	8005dee <_fflush_r+0x3a>
 8005de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dea:	f000 f927 	bl	800603c <__retarget_lock_acquire_recursive>
 8005dee:	4628      	mov	r0, r5
 8005df0:	4621      	mov	r1, r4
 8005df2:	f7ff ff5d 	bl	8005cb0 <__sflush_r>
 8005df6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005df8:	4605      	mov	r5, r0
 8005dfa:	07da      	lsls	r2, r3, #31
 8005dfc:	d4e0      	bmi.n	8005dc0 <_fflush_r+0xc>
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	059b      	lsls	r3, r3, #22
 8005e02:	d4dd      	bmi.n	8005dc0 <_fflush_r+0xc>
 8005e04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e06:	f000 f91a 	bl	800603e <__retarget_lock_release_recursive>
 8005e0a:	e7d9      	b.n	8005dc0 <_fflush_r+0xc>
 8005e0c:	4b05      	ldr	r3, [pc, #20]	; (8005e24 <_fflush_r+0x70>)
 8005e0e:	429c      	cmp	r4, r3
 8005e10:	d101      	bne.n	8005e16 <_fflush_r+0x62>
 8005e12:	68ac      	ldr	r4, [r5, #8]
 8005e14:	e7df      	b.n	8005dd6 <_fflush_r+0x22>
 8005e16:	4b04      	ldr	r3, [pc, #16]	; (8005e28 <_fflush_r+0x74>)
 8005e18:	429c      	cmp	r4, r3
 8005e1a:	bf08      	it	eq
 8005e1c:	68ec      	ldreq	r4, [r5, #12]
 8005e1e:	e7da      	b.n	8005dd6 <_fflush_r+0x22>
 8005e20:	08007144 	.word	0x08007144
 8005e24:	08007164 	.word	0x08007164
 8005e28:	08007124 	.word	0x08007124

08005e2c <std>:
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	b510      	push	{r4, lr}
 8005e30:	4604      	mov	r4, r0
 8005e32:	e9c0 3300 	strd	r3, r3, [r0]
 8005e36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e3a:	6083      	str	r3, [r0, #8]
 8005e3c:	8181      	strh	r1, [r0, #12]
 8005e3e:	6643      	str	r3, [r0, #100]	; 0x64
 8005e40:	81c2      	strh	r2, [r0, #14]
 8005e42:	6183      	str	r3, [r0, #24]
 8005e44:	4619      	mov	r1, r3
 8005e46:	2208      	movs	r2, #8
 8005e48:	305c      	adds	r0, #92	; 0x5c
 8005e4a:	f7fd f9b1 	bl	80031b0 <memset>
 8005e4e:	4b05      	ldr	r3, [pc, #20]	; (8005e64 <std+0x38>)
 8005e50:	6224      	str	r4, [r4, #32]
 8005e52:	6263      	str	r3, [r4, #36]	; 0x24
 8005e54:	4b04      	ldr	r3, [pc, #16]	; (8005e68 <std+0x3c>)
 8005e56:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e58:	4b04      	ldr	r3, [pc, #16]	; (8005e6c <std+0x40>)
 8005e5a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e5c:	4b04      	ldr	r3, [pc, #16]	; (8005e70 <std+0x44>)
 8005e5e:	6323      	str	r3, [r4, #48]	; 0x30
 8005e60:	bd10      	pop	{r4, pc}
 8005e62:	bf00      	nop
 8005e64:	08003625 	.word	0x08003625
 8005e68:	08003647 	.word	0x08003647
 8005e6c:	0800367f 	.word	0x0800367f
 8005e70:	080036a3 	.word	0x080036a3

08005e74 <_cleanup_r>:
 8005e74:	4901      	ldr	r1, [pc, #4]	; (8005e7c <_cleanup_r+0x8>)
 8005e76:	f000 b8c1 	b.w	8005ffc <_fwalk_reent>
 8005e7a:	bf00      	nop
 8005e7c:	08005db5 	.word	0x08005db5

08005e80 <__sfmoreglue>:
 8005e80:	2268      	movs	r2, #104	; 0x68
 8005e82:	b570      	push	{r4, r5, r6, lr}
 8005e84:	1e4d      	subs	r5, r1, #1
 8005e86:	4355      	muls	r5, r2
 8005e88:	460e      	mov	r6, r1
 8005e8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e8e:	f7ff fb41 	bl	8005514 <_malloc_r>
 8005e92:	4604      	mov	r4, r0
 8005e94:	b140      	cbz	r0, 8005ea8 <__sfmoreglue+0x28>
 8005e96:	2100      	movs	r1, #0
 8005e98:	e9c0 1600 	strd	r1, r6, [r0]
 8005e9c:	300c      	adds	r0, #12
 8005e9e:	60a0      	str	r0, [r4, #8]
 8005ea0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ea4:	f7fd f984 	bl	80031b0 <memset>
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	bd70      	pop	{r4, r5, r6, pc}

08005eac <__sfp_lock_acquire>:
 8005eac:	4801      	ldr	r0, [pc, #4]	; (8005eb4 <__sfp_lock_acquire+0x8>)
 8005eae:	f000 b8c5 	b.w	800603c <__retarget_lock_acquire_recursive>
 8005eb2:	bf00      	nop
 8005eb4:	20000395 	.word	0x20000395

08005eb8 <__sfp_lock_release>:
 8005eb8:	4801      	ldr	r0, [pc, #4]	; (8005ec0 <__sfp_lock_release+0x8>)
 8005eba:	f000 b8c0 	b.w	800603e <__retarget_lock_release_recursive>
 8005ebe:	bf00      	nop
 8005ec0:	20000395 	.word	0x20000395

08005ec4 <__sinit_lock_acquire>:
 8005ec4:	4801      	ldr	r0, [pc, #4]	; (8005ecc <__sinit_lock_acquire+0x8>)
 8005ec6:	f000 b8b9 	b.w	800603c <__retarget_lock_acquire_recursive>
 8005eca:	bf00      	nop
 8005ecc:	20000396 	.word	0x20000396

08005ed0 <__sinit_lock_release>:
 8005ed0:	4801      	ldr	r0, [pc, #4]	; (8005ed8 <__sinit_lock_release+0x8>)
 8005ed2:	f000 b8b4 	b.w	800603e <__retarget_lock_release_recursive>
 8005ed6:	bf00      	nop
 8005ed8:	20000396 	.word	0x20000396

08005edc <__sinit>:
 8005edc:	b510      	push	{r4, lr}
 8005ede:	4604      	mov	r4, r0
 8005ee0:	f7ff fff0 	bl	8005ec4 <__sinit_lock_acquire>
 8005ee4:	69a3      	ldr	r3, [r4, #24]
 8005ee6:	b11b      	cbz	r3, 8005ef0 <__sinit+0x14>
 8005ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eec:	f7ff bff0 	b.w	8005ed0 <__sinit_lock_release>
 8005ef0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ef4:	6523      	str	r3, [r4, #80]	; 0x50
 8005ef6:	4b13      	ldr	r3, [pc, #76]	; (8005f44 <__sinit+0x68>)
 8005ef8:	4a13      	ldr	r2, [pc, #76]	; (8005f48 <__sinit+0x6c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005efe:	42a3      	cmp	r3, r4
 8005f00:	bf08      	it	eq
 8005f02:	2301      	moveq	r3, #1
 8005f04:	4620      	mov	r0, r4
 8005f06:	bf08      	it	eq
 8005f08:	61a3      	streq	r3, [r4, #24]
 8005f0a:	f000 f81f 	bl	8005f4c <__sfp>
 8005f0e:	6060      	str	r0, [r4, #4]
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 f81b 	bl	8005f4c <__sfp>
 8005f16:	60a0      	str	r0, [r4, #8]
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f000 f817 	bl	8005f4c <__sfp>
 8005f1e:	2200      	movs	r2, #0
 8005f20:	2104      	movs	r1, #4
 8005f22:	60e0      	str	r0, [r4, #12]
 8005f24:	6860      	ldr	r0, [r4, #4]
 8005f26:	f7ff ff81 	bl	8005e2c <std>
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	2109      	movs	r1, #9
 8005f2e:	68a0      	ldr	r0, [r4, #8]
 8005f30:	f7ff ff7c 	bl	8005e2c <std>
 8005f34:	2202      	movs	r2, #2
 8005f36:	2112      	movs	r1, #18
 8005f38:	68e0      	ldr	r0, [r4, #12]
 8005f3a:	f7ff ff77 	bl	8005e2c <std>
 8005f3e:	2301      	movs	r3, #1
 8005f40:	61a3      	str	r3, [r4, #24]
 8005f42:	e7d1      	b.n	8005ee8 <__sinit+0xc>
 8005f44:	08006d50 	.word	0x08006d50
 8005f48:	08005e75 	.word	0x08005e75

08005f4c <__sfp>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	4607      	mov	r7, r0
 8005f50:	f7ff ffac 	bl	8005eac <__sfp_lock_acquire>
 8005f54:	4b1e      	ldr	r3, [pc, #120]	; (8005fd0 <__sfp+0x84>)
 8005f56:	681e      	ldr	r6, [r3, #0]
 8005f58:	69b3      	ldr	r3, [r6, #24]
 8005f5a:	b913      	cbnz	r3, 8005f62 <__sfp+0x16>
 8005f5c:	4630      	mov	r0, r6
 8005f5e:	f7ff ffbd 	bl	8005edc <__sinit>
 8005f62:	3648      	adds	r6, #72	; 0x48
 8005f64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	d503      	bpl.n	8005f74 <__sfp+0x28>
 8005f6c:	6833      	ldr	r3, [r6, #0]
 8005f6e:	b30b      	cbz	r3, 8005fb4 <__sfp+0x68>
 8005f70:	6836      	ldr	r6, [r6, #0]
 8005f72:	e7f7      	b.n	8005f64 <__sfp+0x18>
 8005f74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f78:	b9d5      	cbnz	r5, 8005fb0 <__sfp+0x64>
 8005f7a:	4b16      	ldr	r3, [pc, #88]	; (8005fd4 <__sfp+0x88>)
 8005f7c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f80:	60e3      	str	r3, [r4, #12]
 8005f82:	6665      	str	r5, [r4, #100]	; 0x64
 8005f84:	f000 f859 	bl	800603a <__retarget_lock_init_recursive>
 8005f88:	f7ff ff96 	bl	8005eb8 <__sfp_lock_release>
 8005f8c:	2208      	movs	r2, #8
 8005f8e:	4629      	mov	r1, r5
 8005f90:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f94:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f98:	6025      	str	r5, [r4, #0]
 8005f9a:	61a5      	str	r5, [r4, #24]
 8005f9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005fa0:	f7fd f906 	bl	80031b0 <memset>
 8005fa4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005fa8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005fac:	4620      	mov	r0, r4
 8005fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fb0:	3468      	adds	r4, #104	; 0x68
 8005fb2:	e7d9      	b.n	8005f68 <__sfp+0x1c>
 8005fb4:	2104      	movs	r1, #4
 8005fb6:	4638      	mov	r0, r7
 8005fb8:	f7ff ff62 	bl	8005e80 <__sfmoreglue>
 8005fbc:	4604      	mov	r4, r0
 8005fbe:	6030      	str	r0, [r6, #0]
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	d1d5      	bne.n	8005f70 <__sfp+0x24>
 8005fc4:	f7ff ff78 	bl	8005eb8 <__sfp_lock_release>
 8005fc8:	230c      	movs	r3, #12
 8005fca:	603b      	str	r3, [r7, #0]
 8005fcc:	e7ee      	b.n	8005fac <__sfp+0x60>
 8005fce:	bf00      	nop
 8005fd0:	08006d50 	.word	0x08006d50
 8005fd4:	ffff0001 	.word	0xffff0001

08005fd8 <fiprintf>:
 8005fd8:	b40e      	push	{r1, r2, r3}
 8005fda:	b503      	push	{r0, r1, lr}
 8005fdc:	4601      	mov	r1, r0
 8005fde:	ab03      	add	r3, sp, #12
 8005fe0:	4805      	ldr	r0, [pc, #20]	; (8005ff8 <fiprintf+0x20>)
 8005fe2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fe6:	6800      	ldr	r0, [r0, #0]
 8005fe8:	9301      	str	r3, [sp, #4]
 8005fea:	f000 f903 	bl	80061f4 <_vfiprintf_r>
 8005fee:	b002      	add	sp, #8
 8005ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ff4:	b003      	add	sp, #12
 8005ff6:	4770      	bx	lr
 8005ff8:	20000014 	.word	0x20000014

08005ffc <_fwalk_reent>:
 8005ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006000:	4606      	mov	r6, r0
 8006002:	4688      	mov	r8, r1
 8006004:	2700      	movs	r7, #0
 8006006:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800600a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800600e:	f1b9 0901 	subs.w	r9, r9, #1
 8006012:	d505      	bpl.n	8006020 <_fwalk_reent+0x24>
 8006014:	6824      	ldr	r4, [r4, #0]
 8006016:	2c00      	cmp	r4, #0
 8006018:	d1f7      	bne.n	800600a <_fwalk_reent+0xe>
 800601a:	4638      	mov	r0, r7
 800601c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006020:	89ab      	ldrh	r3, [r5, #12]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d907      	bls.n	8006036 <_fwalk_reent+0x3a>
 8006026:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800602a:	3301      	adds	r3, #1
 800602c:	d003      	beq.n	8006036 <_fwalk_reent+0x3a>
 800602e:	4629      	mov	r1, r5
 8006030:	4630      	mov	r0, r6
 8006032:	47c0      	blx	r8
 8006034:	4307      	orrs	r7, r0
 8006036:	3568      	adds	r5, #104	; 0x68
 8006038:	e7e9      	b.n	800600e <_fwalk_reent+0x12>

0800603a <__retarget_lock_init_recursive>:
 800603a:	4770      	bx	lr

0800603c <__retarget_lock_acquire_recursive>:
 800603c:	4770      	bx	lr

0800603e <__retarget_lock_release_recursive>:
 800603e:	4770      	bx	lr

08006040 <malloc>:
 8006040:	4b02      	ldr	r3, [pc, #8]	; (800604c <malloc+0xc>)
 8006042:	4601      	mov	r1, r0
 8006044:	6818      	ldr	r0, [r3, #0]
 8006046:	f7ff ba65 	b.w	8005514 <_malloc_r>
 800604a:	bf00      	nop
 800604c:	20000014 	.word	0x20000014

08006050 <memchr>:
 8006050:	4603      	mov	r3, r0
 8006052:	b510      	push	{r4, lr}
 8006054:	b2c9      	uxtb	r1, r1
 8006056:	4402      	add	r2, r0
 8006058:	4293      	cmp	r3, r2
 800605a:	4618      	mov	r0, r3
 800605c:	d101      	bne.n	8006062 <memchr+0x12>
 800605e:	2000      	movs	r0, #0
 8006060:	e003      	b.n	800606a <memchr+0x1a>
 8006062:	7804      	ldrb	r4, [r0, #0]
 8006064:	3301      	adds	r3, #1
 8006066:	428c      	cmp	r4, r1
 8006068:	d1f6      	bne.n	8006058 <memchr+0x8>
 800606a:	bd10      	pop	{r4, pc}

0800606c <memmove>:
 800606c:	4288      	cmp	r0, r1
 800606e:	b510      	push	{r4, lr}
 8006070:	eb01 0402 	add.w	r4, r1, r2
 8006074:	d902      	bls.n	800607c <memmove+0x10>
 8006076:	4284      	cmp	r4, r0
 8006078:	4623      	mov	r3, r4
 800607a:	d807      	bhi.n	800608c <memmove+0x20>
 800607c:	1e43      	subs	r3, r0, #1
 800607e:	42a1      	cmp	r1, r4
 8006080:	d008      	beq.n	8006094 <memmove+0x28>
 8006082:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006086:	f803 2f01 	strb.w	r2, [r3, #1]!
 800608a:	e7f8      	b.n	800607e <memmove+0x12>
 800608c:	4601      	mov	r1, r0
 800608e:	4402      	add	r2, r0
 8006090:	428a      	cmp	r2, r1
 8006092:	d100      	bne.n	8006096 <memmove+0x2a>
 8006094:	bd10      	pop	{r4, pc}
 8006096:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800609a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800609e:	e7f7      	b.n	8006090 <memmove+0x24>

080060a0 <__malloc_lock>:
 80060a0:	4801      	ldr	r0, [pc, #4]	; (80060a8 <__malloc_lock+0x8>)
 80060a2:	f7ff bfcb 	b.w	800603c <__retarget_lock_acquire_recursive>
 80060a6:	bf00      	nop
 80060a8:	20000394 	.word	0x20000394

080060ac <__malloc_unlock>:
 80060ac:	4801      	ldr	r0, [pc, #4]	; (80060b4 <__malloc_unlock+0x8>)
 80060ae:	f7ff bfc6 	b.w	800603e <__retarget_lock_release_recursive>
 80060b2:	bf00      	nop
 80060b4:	20000394 	.word	0x20000394

080060b8 <_free_r>:
 80060b8:	b538      	push	{r3, r4, r5, lr}
 80060ba:	4605      	mov	r5, r0
 80060bc:	2900      	cmp	r1, #0
 80060be:	d040      	beq.n	8006142 <_free_r+0x8a>
 80060c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060c4:	1f0c      	subs	r4, r1, #4
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	bfb8      	it	lt
 80060ca:	18e4      	addlt	r4, r4, r3
 80060cc:	f7ff ffe8 	bl	80060a0 <__malloc_lock>
 80060d0:	4a1c      	ldr	r2, [pc, #112]	; (8006144 <_free_r+0x8c>)
 80060d2:	6813      	ldr	r3, [r2, #0]
 80060d4:	b933      	cbnz	r3, 80060e4 <_free_r+0x2c>
 80060d6:	6063      	str	r3, [r4, #4]
 80060d8:	6014      	str	r4, [r2, #0]
 80060da:	4628      	mov	r0, r5
 80060dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060e0:	f7ff bfe4 	b.w	80060ac <__malloc_unlock>
 80060e4:	42a3      	cmp	r3, r4
 80060e6:	d908      	bls.n	80060fa <_free_r+0x42>
 80060e8:	6820      	ldr	r0, [r4, #0]
 80060ea:	1821      	adds	r1, r4, r0
 80060ec:	428b      	cmp	r3, r1
 80060ee:	bf01      	itttt	eq
 80060f0:	6819      	ldreq	r1, [r3, #0]
 80060f2:	685b      	ldreq	r3, [r3, #4]
 80060f4:	1809      	addeq	r1, r1, r0
 80060f6:	6021      	streq	r1, [r4, #0]
 80060f8:	e7ed      	b.n	80060d6 <_free_r+0x1e>
 80060fa:	461a      	mov	r2, r3
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	b10b      	cbz	r3, 8006104 <_free_r+0x4c>
 8006100:	42a3      	cmp	r3, r4
 8006102:	d9fa      	bls.n	80060fa <_free_r+0x42>
 8006104:	6811      	ldr	r1, [r2, #0]
 8006106:	1850      	adds	r0, r2, r1
 8006108:	42a0      	cmp	r0, r4
 800610a:	d10b      	bne.n	8006124 <_free_r+0x6c>
 800610c:	6820      	ldr	r0, [r4, #0]
 800610e:	4401      	add	r1, r0
 8006110:	1850      	adds	r0, r2, r1
 8006112:	4283      	cmp	r3, r0
 8006114:	6011      	str	r1, [r2, #0]
 8006116:	d1e0      	bne.n	80060da <_free_r+0x22>
 8006118:	6818      	ldr	r0, [r3, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	4401      	add	r1, r0
 800611e:	6011      	str	r1, [r2, #0]
 8006120:	6053      	str	r3, [r2, #4]
 8006122:	e7da      	b.n	80060da <_free_r+0x22>
 8006124:	d902      	bls.n	800612c <_free_r+0x74>
 8006126:	230c      	movs	r3, #12
 8006128:	602b      	str	r3, [r5, #0]
 800612a:	e7d6      	b.n	80060da <_free_r+0x22>
 800612c:	6820      	ldr	r0, [r4, #0]
 800612e:	1821      	adds	r1, r4, r0
 8006130:	428b      	cmp	r3, r1
 8006132:	bf01      	itttt	eq
 8006134:	6819      	ldreq	r1, [r3, #0]
 8006136:	685b      	ldreq	r3, [r3, #4]
 8006138:	1809      	addeq	r1, r1, r0
 800613a:	6021      	streq	r1, [r4, #0]
 800613c:	6063      	str	r3, [r4, #4]
 800613e:	6054      	str	r4, [r2, #4]
 8006140:	e7cb      	b.n	80060da <_free_r+0x22>
 8006142:	bd38      	pop	{r3, r4, r5, pc}
 8006144:	20000388 	.word	0x20000388

08006148 <_realloc_r>:
 8006148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800614c:	4680      	mov	r8, r0
 800614e:	4614      	mov	r4, r2
 8006150:	460e      	mov	r6, r1
 8006152:	b921      	cbnz	r1, 800615e <_realloc_r+0x16>
 8006154:	4611      	mov	r1, r2
 8006156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800615a:	f7ff b9db 	b.w	8005514 <_malloc_r>
 800615e:	b92a      	cbnz	r2, 800616c <_realloc_r+0x24>
 8006160:	f7ff ffaa 	bl	80060b8 <_free_r>
 8006164:	4625      	mov	r5, r4
 8006166:	4628      	mov	r0, r5
 8006168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800616c:	f000 fa9e 	bl	80066ac <_malloc_usable_size_r>
 8006170:	4284      	cmp	r4, r0
 8006172:	4607      	mov	r7, r0
 8006174:	d802      	bhi.n	800617c <_realloc_r+0x34>
 8006176:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800617a:	d812      	bhi.n	80061a2 <_realloc_r+0x5a>
 800617c:	4621      	mov	r1, r4
 800617e:	4640      	mov	r0, r8
 8006180:	f7ff f9c8 	bl	8005514 <_malloc_r>
 8006184:	4605      	mov	r5, r0
 8006186:	2800      	cmp	r0, #0
 8006188:	d0ed      	beq.n	8006166 <_realloc_r+0x1e>
 800618a:	42bc      	cmp	r4, r7
 800618c:	4622      	mov	r2, r4
 800618e:	4631      	mov	r1, r6
 8006190:	bf28      	it	cs
 8006192:	463a      	movcs	r2, r7
 8006194:	f7fe fcc4 	bl	8004b20 <memcpy>
 8006198:	4631      	mov	r1, r6
 800619a:	4640      	mov	r0, r8
 800619c:	f7ff ff8c 	bl	80060b8 <_free_r>
 80061a0:	e7e1      	b.n	8006166 <_realloc_r+0x1e>
 80061a2:	4635      	mov	r5, r6
 80061a4:	e7df      	b.n	8006166 <_realloc_r+0x1e>

080061a6 <__sfputc_r>:
 80061a6:	6893      	ldr	r3, [r2, #8]
 80061a8:	b410      	push	{r4}
 80061aa:	3b01      	subs	r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	6093      	str	r3, [r2, #8]
 80061b0:	da07      	bge.n	80061c2 <__sfputc_r+0x1c>
 80061b2:	6994      	ldr	r4, [r2, #24]
 80061b4:	42a3      	cmp	r3, r4
 80061b6:	db01      	blt.n	80061bc <__sfputc_r+0x16>
 80061b8:	290a      	cmp	r1, #10
 80061ba:	d102      	bne.n	80061c2 <__sfputc_r+0x1c>
 80061bc:	bc10      	pop	{r4}
 80061be:	f000 b949 	b.w	8006454 <__swbuf_r>
 80061c2:	6813      	ldr	r3, [r2, #0]
 80061c4:	1c58      	adds	r0, r3, #1
 80061c6:	6010      	str	r0, [r2, #0]
 80061c8:	7019      	strb	r1, [r3, #0]
 80061ca:	4608      	mov	r0, r1
 80061cc:	bc10      	pop	{r4}
 80061ce:	4770      	bx	lr

080061d0 <__sfputs_r>:
 80061d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d2:	4606      	mov	r6, r0
 80061d4:	460f      	mov	r7, r1
 80061d6:	4614      	mov	r4, r2
 80061d8:	18d5      	adds	r5, r2, r3
 80061da:	42ac      	cmp	r4, r5
 80061dc:	d101      	bne.n	80061e2 <__sfputs_r+0x12>
 80061de:	2000      	movs	r0, #0
 80061e0:	e007      	b.n	80061f2 <__sfputs_r+0x22>
 80061e2:	463a      	mov	r2, r7
 80061e4:	4630      	mov	r0, r6
 80061e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ea:	f7ff ffdc 	bl	80061a6 <__sfputc_r>
 80061ee:	1c43      	adds	r3, r0, #1
 80061f0:	d1f3      	bne.n	80061da <__sfputs_r+0xa>
 80061f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080061f4 <_vfiprintf_r>:
 80061f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f8:	460d      	mov	r5, r1
 80061fa:	4614      	mov	r4, r2
 80061fc:	4698      	mov	r8, r3
 80061fe:	4606      	mov	r6, r0
 8006200:	b09d      	sub	sp, #116	; 0x74
 8006202:	b118      	cbz	r0, 800620c <_vfiprintf_r+0x18>
 8006204:	6983      	ldr	r3, [r0, #24]
 8006206:	b90b      	cbnz	r3, 800620c <_vfiprintf_r+0x18>
 8006208:	f7ff fe68 	bl	8005edc <__sinit>
 800620c:	4b89      	ldr	r3, [pc, #548]	; (8006434 <_vfiprintf_r+0x240>)
 800620e:	429d      	cmp	r5, r3
 8006210:	d11b      	bne.n	800624a <_vfiprintf_r+0x56>
 8006212:	6875      	ldr	r5, [r6, #4]
 8006214:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006216:	07d9      	lsls	r1, r3, #31
 8006218:	d405      	bmi.n	8006226 <_vfiprintf_r+0x32>
 800621a:	89ab      	ldrh	r3, [r5, #12]
 800621c:	059a      	lsls	r2, r3, #22
 800621e:	d402      	bmi.n	8006226 <_vfiprintf_r+0x32>
 8006220:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006222:	f7ff ff0b 	bl	800603c <__retarget_lock_acquire_recursive>
 8006226:	89ab      	ldrh	r3, [r5, #12]
 8006228:	071b      	lsls	r3, r3, #28
 800622a:	d501      	bpl.n	8006230 <_vfiprintf_r+0x3c>
 800622c:	692b      	ldr	r3, [r5, #16]
 800622e:	b9eb      	cbnz	r3, 800626c <_vfiprintf_r+0x78>
 8006230:	4629      	mov	r1, r5
 8006232:	4630      	mov	r0, r6
 8006234:	f000 f960 	bl	80064f8 <__swsetup_r>
 8006238:	b1c0      	cbz	r0, 800626c <_vfiprintf_r+0x78>
 800623a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800623c:	07dc      	lsls	r4, r3, #31
 800623e:	d50e      	bpl.n	800625e <_vfiprintf_r+0x6a>
 8006240:	f04f 30ff 	mov.w	r0, #4294967295
 8006244:	b01d      	add	sp, #116	; 0x74
 8006246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624a:	4b7b      	ldr	r3, [pc, #492]	; (8006438 <_vfiprintf_r+0x244>)
 800624c:	429d      	cmp	r5, r3
 800624e:	d101      	bne.n	8006254 <_vfiprintf_r+0x60>
 8006250:	68b5      	ldr	r5, [r6, #8]
 8006252:	e7df      	b.n	8006214 <_vfiprintf_r+0x20>
 8006254:	4b79      	ldr	r3, [pc, #484]	; (800643c <_vfiprintf_r+0x248>)
 8006256:	429d      	cmp	r5, r3
 8006258:	bf08      	it	eq
 800625a:	68f5      	ldreq	r5, [r6, #12]
 800625c:	e7da      	b.n	8006214 <_vfiprintf_r+0x20>
 800625e:	89ab      	ldrh	r3, [r5, #12]
 8006260:	0598      	lsls	r0, r3, #22
 8006262:	d4ed      	bmi.n	8006240 <_vfiprintf_r+0x4c>
 8006264:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006266:	f7ff feea 	bl	800603e <__retarget_lock_release_recursive>
 800626a:	e7e9      	b.n	8006240 <_vfiprintf_r+0x4c>
 800626c:	2300      	movs	r3, #0
 800626e:	9309      	str	r3, [sp, #36]	; 0x24
 8006270:	2320      	movs	r3, #32
 8006272:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006276:	2330      	movs	r3, #48	; 0x30
 8006278:	f04f 0901 	mov.w	r9, #1
 800627c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006280:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006440 <_vfiprintf_r+0x24c>
 8006284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006288:	4623      	mov	r3, r4
 800628a:	469a      	mov	sl, r3
 800628c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006290:	b10a      	cbz	r2, 8006296 <_vfiprintf_r+0xa2>
 8006292:	2a25      	cmp	r2, #37	; 0x25
 8006294:	d1f9      	bne.n	800628a <_vfiprintf_r+0x96>
 8006296:	ebba 0b04 	subs.w	fp, sl, r4
 800629a:	d00b      	beq.n	80062b4 <_vfiprintf_r+0xc0>
 800629c:	465b      	mov	r3, fp
 800629e:	4622      	mov	r2, r4
 80062a0:	4629      	mov	r1, r5
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ff94 	bl	80061d0 <__sfputs_r>
 80062a8:	3001      	adds	r0, #1
 80062aa:	f000 80aa 	beq.w	8006402 <_vfiprintf_r+0x20e>
 80062ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062b0:	445a      	add	r2, fp
 80062b2:	9209      	str	r2, [sp, #36]	; 0x24
 80062b4:	f89a 3000 	ldrb.w	r3, [sl]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 80a2 	beq.w	8006402 <_vfiprintf_r+0x20e>
 80062be:	2300      	movs	r3, #0
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062c8:	f10a 0a01 	add.w	sl, sl, #1
 80062cc:	9304      	str	r3, [sp, #16]
 80062ce:	9307      	str	r3, [sp, #28]
 80062d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062d4:	931a      	str	r3, [sp, #104]	; 0x68
 80062d6:	4654      	mov	r4, sl
 80062d8:	2205      	movs	r2, #5
 80062da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062de:	4858      	ldr	r0, [pc, #352]	; (8006440 <_vfiprintf_r+0x24c>)
 80062e0:	f7ff feb6 	bl	8006050 <memchr>
 80062e4:	9a04      	ldr	r2, [sp, #16]
 80062e6:	b9d8      	cbnz	r0, 8006320 <_vfiprintf_r+0x12c>
 80062e8:	06d1      	lsls	r1, r2, #27
 80062ea:	bf44      	itt	mi
 80062ec:	2320      	movmi	r3, #32
 80062ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062f2:	0713      	lsls	r3, r2, #28
 80062f4:	bf44      	itt	mi
 80062f6:	232b      	movmi	r3, #43	; 0x2b
 80062f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006300:	2b2a      	cmp	r3, #42	; 0x2a
 8006302:	d015      	beq.n	8006330 <_vfiprintf_r+0x13c>
 8006304:	4654      	mov	r4, sl
 8006306:	2000      	movs	r0, #0
 8006308:	f04f 0c0a 	mov.w	ip, #10
 800630c:	9a07      	ldr	r2, [sp, #28]
 800630e:	4621      	mov	r1, r4
 8006310:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006314:	3b30      	subs	r3, #48	; 0x30
 8006316:	2b09      	cmp	r3, #9
 8006318:	d94e      	bls.n	80063b8 <_vfiprintf_r+0x1c4>
 800631a:	b1b0      	cbz	r0, 800634a <_vfiprintf_r+0x156>
 800631c:	9207      	str	r2, [sp, #28]
 800631e:	e014      	b.n	800634a <_vfiprintf_r+0x156>
 8006320:	eba0 0308 	sub.w	r3, r0, r8
 8006324:	fa09 f303 	lsl.w	r3, r9, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	46a2      	mov	sl, r4
 800632c:	9304      	str	r3, [sp, #16]
 800632e:	e7d2      	b.n	80062d6 <_vfiprintf_r+0xe2>
 8006330:	9b03      	ldr	r3, [sp, #12]
 8006332:	1d19      	adds	r1, r3, #4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	9103      	str	r1, [sp, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	bfbb      	ittet	lt
 800633c:	425b      	neglt	r3, r3
 800633e:	f042 0202 	orrlt.w	r2, r2, #2
 8006342:	9307      	strge	r3, [sp, #28]
 8006344:	9307      	strlt	r3, [sp, #28]
 8006346:	bfb8      	it	lt
 8006348:	9204      	strlt	r2, [sp, #16]
 800634a:	7823      	ldrb	r3, [r4, #0]
 800634c:	2b2e      	cmp	r3, #46	; 0x2e
 800634e:	d10c      	bne.n	800636a <_vfiprintf_r+0x176>
 8006350:	7863      	ldrb	r3, [r4, #1]
 8006352:	2b2a      	cmp	r3, #42	; 0x2a
 8006354:	d135      	bne.n	80063c2 <_vfiprintf_r+0x1ce>
 8006356:	9b03      	ldr	r3, [sp, #12]
 8006358:	3402      	adds	r4, #2
 800635a:	1d1a      	adds	r2, r3, #4
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	9203      	str	r2, [sp, #12]
 8006360:	2b00      	cmp	r3, #0
 8006362:	bfb8      	it	lt
 8006364:	f04f 33ff 	movlt.w	r3, #4294967295
 8006368:	9305      	str	r3, [sp, #20]
 800636a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006444 <_vfiprintf_r+0x250>
 800636e:	2203      	movs	r2, #3
 8006370:	4650      	mov	r0, sl
 8006372:	7821      	ldrb	r1, [r4, #0]
 8006374:	f7ff fe6c 	bl	8006050 <memchr>
 8006378:	b140      	cbz	r0, 800638c <_vfiprintf_r+0x198>
 800637a:	2340      	movs	r3, #64	; 0x40
 800637c:	eba0 000a 	sub.w	r0, r0, sl
 8006380:	fa03 f000 	lsl.w	r0, r3, r0
 8006384:	9b04      	ldr	r3, [sp, #16]
 8006386:	3401      	adds	r4, #1
 8006388:	4303      	orrs	r3, r0
 800638a:	9304      	str	r3, [sp, #16]
 800638c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006390:	2206      	movs	r2, #6
 8006392:	482d      	ldr	r0, [pc, #180]	; (8006448 <_vfiprintf_r+0x254>)
 8006394:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006398:	f7ff fe5a 	bl	8006050 <memchr>
 800639c:	2800      	cmp	r0, #0
 800639e:	d03f      	beq.n	8006420 <_vfiprintf_r+0x22c>
 80063a0:	4b2a      	ldr	r3, [pc, #168]	; (800644c <_vfiprintf_r+0x258>)
 80063a2:	bb1b      	cbnz	r3, 80063ec <_vfiprintf_r+0x1f8>
 80063a4:	9b03      	ldr	r3, [sp, #12]
 80063a6:	3307      	adds	r3, #7
 80063a8:	f023 0307 	bic.w	r3, r3, #7
 80063ac:	3308      	adds	r3, #8
 80063ae:	9303      	str	r3, [sp, #12]
 80063b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b2:	443b      	add	r3, r7
 80063b4:	9309      	str	r3, [sp, #36]	; 0x24
 80063b6:	e767      	b.n	8006288 <_vfiprintf_r+0x94>
 80063b8:	460c      	mov	r4, r1
 80063ba:	2001      	movs	r0, #1
 80063bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80063c0:	e7a5      	b.n	800630e <_vfiprintf_r+0x11a>
 80063c2:	2300      	movs	r3, #0
 80063c4:	f04f 0c0a 	mov.w	ip, #10
 80063c8:	4619      	mov	r1, r3
 80063ca:	3401      	adds	r4, #1
 80063cc:	9305      	str	r3, [sp, #20]
 80063ce:	4620      	mov	r0, r4
 80063d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063d4:	3a30      	subs	r2, #48	; 0x30
 80063d6:	2a09      	cmp	r2, #9
 80063d8:	d903      	bls.n	80063e2 <_vfiprintf_r+0x1ee>
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d0c5      	beq.n	800636a <_vfiprintf_r+0x176>
 80063de:	9105      	str	r1, [sp, #20]
 80063e0:	e7c3      	b.n	800636a <_vfiprintf_r+0x176>
 80063e2:	4604      	mov	r4, r0
 80063e4:	2301      	movs	r3, #1
 80063e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80063ea:	e7f0      	b.n	80063ce <_vfiprintf_r+0x1da>
 80063ec:	ab03      	add	r3, sp, #12
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	462a      	mov	r2, r5
 80063f2:	4630      	mov	r0, r6
 80063f4:	4b16      	ldr	r3, [pc, #88]	; (8006450 <_vfiprintf_r+0x25c>)
 80063f6:	a904      	add	r1, sp, #16
 80063f8:	f3af 8000 	nop.w
 80063fc:	4607      	mov	r7, r0
 80063fe:	1c78      	adds	r0, r7, #1
 8006400:	d1d6      	bne.n	80063b0 <_vfiprintf_r+0x1bc>
 8006402:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006404:	07d9      	lsls	r1, r3, #31
 8006406:	d405      	bmi.n	8006414 <_vfiprintf_r+0x220>
 8006408:	89ab      	ldrh	r3, [r5, #12]
 800640a:	059a      	lsls	r2, r3, #22
 800640c:	d402      	bmi.n	8006414 <_vfiprintf_r+0x220>
 800640e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006410:	f7ff fe15 	bl	800603e <__retarget_lock_release_recursive>
 8006414:	89ab      	ldrh	r3, [r5, #12]
 8006416:	065b      	lsls	r3, r3, #25
 8006418:	f53f af12 	bmi.w	8006240 <_vfiprintf_r+0x4c>
 800641c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800641e:	e711      	b.n	8006244 <_vfiprintf_r+0x50>
 8006420:	ab03      	add	r3, sp, #12
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	462a      	mov	r2, r5
 8006426:	4630      	mov	r0, r6
 8006428:	4b09      	ldr	r3, [pc, #36]	; (8006450 <_vfiprintf_r+0x25c>)
 800642a:	a904      	add	r1, sp, #16
 800642c:	f7ff fab2 	bl	8005994 <_printf_i>
 8006430:	e7e4      	b.n	80063fc <_vfiprintf_r+0x208>
 8006432:	bf00      	nop
 8006434:	08007144 	.word	0x08007144
 8006438:	08007164 	.word	0x08007164
 800643c:	08007124 	.word	0x08007124
 8006440:	080070b4 	.word	0x080070b4
 8006444:	080070ba 	.word	0x080070ba
 8006448:	080070be 	.word	0x080070be
 800644c:	00000000 	.word	0x00000000
 8006450:	080061d1 	.word	0x080061d1

08006454 <__swbuf_r>:
 8006454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006456:	460e      	mov	r6, r1
 8006458:	4614      	mov	r4, r2
 800645a:	4605      	mov	r5, r0
 800645c:	b118      	cbz	r0, 8006466 <__swbuf_r+0x12>
 800645e:	6983      	ldr	r3, [r0, #24]
 8006460:	b90b      	cbnz	r3, 8006466 <__swbuf_r+0x12>
 8006462:	f7ff fd3b 	bl	8005edc <__sinit>
 8006466:	4b21      	ldr	r3, [pc, #132]	; (80064ec <__swbuf_r+0x98>)
 8006468:	429c      	cmp	r4, r3
 800646a:	d12b      	bne.n	80064c4 <__swbuf_r+0x70>
 800646c:	686c      	ldr	r4, [r5, #4]
 800646e:	69a3      	ldr	r3, [r4, #24]
 8006470:	60a3      	str	r3, [r4, #8]
 8006472:	89a3      	ldrh	r3, [r4, #12]
 8006474:	071a      	lsls	r2, r3, #28
 8006476:	d52f      	bpl.n	80064d8 <__swbuf_r+0x84>
 8006478:	6923      	ldr	r3, [r4, #16]
 800647a:	b36b      	cbz	r3, 80064d8 <__swbuf_r+0x84>
 800647c:	6923      	ldr	r3, [r4, #16]
 800647e:	6820      	ldr	r0, [r4, #0]
 8006480:	b2f6      	uxtb	r6, r6
 8006482:	1ac0      	subs	r0, r0, r3
 8006484:	6963      	ldr	r3, [r4, #20]
 8006486:	4637      	mov	r7, r6
 8006488:	4283      	cmp	r3, r0
 800648a:	dc04      	bgt.n	8006496 <__swbuf_r+0x42>
 800648c:	4621      	mov	r1, r4
 800648e:	4628      	mov	r0, r5
 8006490:	f7ff fc90 	bl	8005db4 <_fflush_r>
 8006494:	bb30      	cbnz	r0, 80064e4 <__swbuf_r+0x90>
 8006496:	68a3      	ldr	r3, [r4, #8]
 8006498:	3001      	adds	r0, #1
 800649a:	3b01      	subs	r3, #1
 800649c:	60a3      	str	r3, [r4, #8]
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	6022      	str	r2, [r4, #0]
 80064a4:	701e      	strb	r6, [r3, #0]
 80064a6:	6963      	ldr	r3, [r4, #20]
 80064a8:	4283      	cmp	r3, r0
 80064aa:	d004      	beq.n	80064b6 <__swbuf_r+0x62>
 80064ac:	89a3      	ldrh	r3, [r4, #12]
 80064ae:	07db      	lsls	r3, r3, #31
 80064b0:	d506      	bpl.n	80064c0 <__swbuf_r+0x6c>
 80064b2:	2e0a      	cmp	r6, #10
 80064b4:	d104      	bne.n	80064c0 <__swbuf_r+0x6c>
 80064b6:	4621      	mov	r1, r4
 80064b8:	4628      	mov	r0, r5
 80064ba:	f7ff fc7b 	bl	8005db4 <_fflush_r>
 80064be:	b988      	cbnz	r0, 80064e4 <__swbuf_r+0x90>
 80064c0:	4638      	mov	r0, r7
 80064c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064c4:	4b0a      	ldr	r3, [pc, #40]	; (80064f0 <__swbuf_r+0x9c>)
 80064c6:	429c      	cmp	r4, r3
 80064c8:	d101      	bne.n	80064ce <__swbuf_r+0x7a>
 80064ca:	68ac      	ldr	r4, [r5, #8]
 80064cc:	e7cf      	b.n	800646e <__swbuf_r+0x1a>
 80064ce:	4b09      	ldr	r3, [pc, #36]	; (80064f4 <__swbuf_r+0xa0>)
 80064d0:	429c      	cmp	r4, r3
 80064d2:	bf08      	it	eq
 80064d4:	68ec      	ldreq	r4, [r5, #12]
 80064d6:	e7ca      	b.n	800646e <__swbuf_r+0x1a>
 80064d8:	4621      	mov	r1, r4
 80064da:	4628      	mov	r0, r5
 80064dc:	f000 f80c 	bl	80064f8 <__swsetup_r>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d0cb      	beq.n	800647c <__swbuf_r+0x28>
 80064e4:	f04f 37ff 	mov.w	r7, #4294967295
 80064e8:	e7ea      	b.n	80064c0 <__swbuf_r+0x6c>
 80064ea:	bf00      	nop
 80064ec:	08007144 	.word	0x08007144
 80064f0:	08007164 	.word	0x08007164
 80064f4:	08007124 	.word	0x08007124

080064f8 <__swsetup_r>:
 80064f8:	4b32      	ldr	r3, [pc, #200]	; (80065c4 <__swsetup_r+0xcc>)
 80064fa:	b570      	push	{r4, r5, r6, lr}
 80064fc:	681d      	ldr	r5, [r3, #0]
 80064fe:	4606      	mov	r6, r0
 8006500:	460c      	mov	r4, r1
 8006502:	b125      	cbz	r5, 800650e <__swsetup_r+0x16>
 8006504:	69ab      	ldr	r3, [r5, #24]
 8006506:	b913      	cbnz	r3, 800650e <__swsetup_r+0x16>
 8006508:	4628      	mov	r0, r5
 800650a:	f7ff fce7 	bl	8005edc <__sinit>
 800650e:	4b2e      	ldr	r3, [pc, #184]	; (80065c8 <__swsetup_r+0xd0>)
 8006510:	429c      	cmp	r4, r3
 8006512:	d10f      	bne.n	8006534 <__swsetup_r+0x3c>
 8006514:	686c      	ldr	r4, [r5, #4]
 8006516:	89a3      	ldrh	r3, [r4, #12]
 8006518:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800651c:	0719      	lsls	r1, r3, #28
 800651e:	d42c      	bmi.n	800657a <__swsetup_r+0x82>
 8006520:	06dd      	lsls	r5, r3, #27
 8006522:	d411      	bmi.n	8006548 <__swsetup_r+0x50>
 8006524:	2309      	movs	r3, #9
 8006526:	6033      	str	r3, [r6, #0]
 8006528:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800652c:	f04f 30ff 	mov.w	r0, #4294967295
 8006530:	81a3      	strh	r3, [r4, #12]
 8006532:	e03e      	b.n	80065b2 <__swsetup_r+0xba>
 8006534:	4b25      	ldr	r3, [pc, #148]	; (80065cc <__swsetup_r+0xd4>)
 8006536:	429c      	cmp	r4, r3
 8006538:	d101      	bne.n	800653e <__swsetup_r+0x46>
 800653a:	68ac      	ldr	r4, [r5, #8]
 800653c:	e7eb      	b.n	8006516 <__swsetup_r+0x1e>
 800653e:	4b24      	ldr	r3, [pc, #144]	; (80065d0 <__swsetup_r+0xd8>)
 8006540:	429c      	cmp	r4, r3
 8006542:	bf08      	it	eq
 8006544:	68ec      	ldreq	r4, [r5, #12]
 8006546:	e7e6      	b.n	8006516 <__swsetup_r+0x1e>
 8006548:	0758      	lsls	r0, r3, #29
 800654a:	d512      	bpl.n	8006572 <__swsetup_r+0x7a>
 800654c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800654e:	b141      	cbz	r1, 8006562 <__swsetup_r+0x6a>
 8006550:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006554:	4299      	cmp	r1, r3
 8006556:	d002      	beq.n	800655e <__swsetup_r+0x66>
 8006558:	4630      	mov	r0, r6
 800655a:	f7ff fdad 	bl	80060b8 <_free_r>
 800655e:	2300      	movs	r3, #0
 8006560:	6363      	str	r3, [r4, #52]	; 0x34
 8006562:	89a3      	ldrh	r3, [r4, #12]
 8006564:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006568:	81a3      	strh	r3, [r4, #12]
 800656a:	2300      	movs	r3, #0
 800656c:	6063      	str	r3, [r4, #4]
 800656e:	6923      	ldr	r3, [r4, #16]
 8006570:	6023      	str	r3, [r4, #0]
 8006572:	89a3      	ldrh	r3, [r4, #12]
 8006574:	f043 0308 	orr.w	r3, r3, #8
 8006578:	81a3      	strh	r3, [r4, #12]
 800657a:	6923      	ldr	r3, [r4, #16]
 800657c:	b94b      	cbnz	r3, 8006592 <__swsetup_r+0x9a>
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006588:	d003      	beq.n	8006592 <__swsetup_r+0x9a>
 800658a:	4621      	mov	r1, r4
 800658c:	4630      	mov	r0, r6
 800658e:	f000 f84d 	bl	800662c <__smakebuf_r>
 8006592:	89a0      	ldrh	r0, [r4, #12]
 8006594:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006598:	f010 0301 	ands.w	r3, r0, #1
 800659c:	d00a      	beq.n	80065b4 <__swsetup_r+0xbc>
 800659e:	2300      	movs	r3, #0
 80065a0:	60a3      	str	r3, [r4, #8]
 80065a2:	6963      	ldr	r3, [r4, #20]
 80065a4:	425b      	negs	r3, r3
 80065a6:	61a3      	str	r3, [r4, #24]
 80065a8:	6923      	ldr	r3, [r4, #16]
 80065aa:	b943      	cbnz	r3, 80065be <__swsetup_r+0xc6>
 80065ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80065b0:	d1ba      	bne.n	8006528 <__swsetup_r+0x30>
 80065b2:	bd70      	pop	{r4, r5, r6, pc}
 80065b4:	0781      	lsls	r1, r0, #30
 80065b6:	bf58      	it	pl
 80065b8:	6963      	ldrpl	r3, [r4, #20]
 80065ba:	60a3      	str	r3, [r4, #8]
 80065bc:	e7f4      	b.n	80065a8 <__swsetup_r+0xb0>
 80065be:	2000      	movs	r0, #0
 80065c0:	e7f7      	b.n	80065b2 <__swsetup_r+0xba>
 80065c2:	bf00      	nop
 80065c4:	20000014 	.word	0x20000014
 80065c8:	08007144 	.word	0x08007144
 80065cc:	08007164 	.word	0x08007164
 80065d0:	08007124 	.word	0x08007124

080065d4 <abort>:
 80065d4:	2006      	movs	r0, #6
 80065d6:	b508      	push	{r3, lr}
 80065d8:	f000 f898 	bl	800670c <raise>
 80065dc:	2001      	movs	r0, #1
 80065de:	f7fa fe06 	bl	80011ee <_exit>

080065e2 <__swhatbuf_r>:
 80065e2:	b570      	push	{r4, r5, r6, lr}
 80065e4:	460e      	mov	r6, r1
 80065e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ea:	4614      	mov	r4, r2
 80065ec:	2900      	cmp	r1, #0
 80065ee:	461d      	mov	r5, r3
 80065f0:	b096      	sub	sp, #88	; 0x58
 80065f2:	da08      	bge.n	8006606 <__swhatbuf_r+0x24>
 80065f4:	2200      	movs	r2, #0
 80065f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80065fa:	602a      	str	r2, [r5, #0]
 80065fc:	061a      	lsls	r2, r3, #24
 80065fe:	d410      	bmi.n	8006622 <__swhatbuf_r+0x40>
 8006600:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006604:	e00e      	b.n	8006624 <__swhatbuf_r+0x42>
 8006606:	466a      	mov	r2, sp
 8006608:	f000 f89c 	bl	8006744 <_fstat_r>
 800660c:	2800      	cmp	r0, #0
 800660e:	dbf1      	blt.n	80065f4 <__swhatbuf_r+0x12>
 8006610:	9a01      	ldr	r2, [sp, #4]
 8006612:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006616:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800661a:	425a      	negs	r2, r3
 800661c:	415a      	adcs	r2, r3
 800661e:	602a      	str	r2, [r5, #0]
 8006620:	e7ee      	b.n	8006600 <__swhatbuf_r+0x1e>
 8006622:	2340      	movs	r3, #64	; 0x40
 8006624:	2000      	movs	r0, #0
 8006626:	6023      	str	r3, [r4, #0]
 8006628:	b016      	add	sp, #88	; 0x58
 800662a:	bd70      	pop	{r4, r5, r6, pc}

0800662c <__smakebuf_r>:
 800662c:	898b      	ldrh	r3, [r1, #12]
 800662e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006630:	079d      	lsls	r5, r3, #30
 8006632:	4606      	mov	r6, r0
 8006634:	460c      	mov	r4, r1
 8006636:	d507      	bpl.n	8006648 <__smakebuf_r+0x1c>
 8006638:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800663c:	6023      	str	r3, [r4, #0]
 800663e:	6123      	str	r3, [r4, #16]
 8006640:	2301      	movs	r3, #1
 8006642:	6163      	str	r3, [r4, #20]
 8006644:	b002      	add	sp, #8
 8006646:	bd70      	pop	{r4, r5, r6, pc}
 8006648:	466a      	mov	r2, sp
 800664a:	ab01      	add	r3, sp, #4
 800664c:	f7ff ffc9 	bl	80065e2 <__swhatbuf_r>
 8006650:	9900      	ldr	r1, [sp, #0]
 8006652:	4605      	mov	r5, r0
 8006654:	4630      	mov	r0, r6
 8006656:	f7fe ff5d 	bl	8005514 <_malloc_r>
 800665a:	b948      	cbnz	r0, 8006670 <__smakebuf_r+0x44>
 800665c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006660:	059a      	lsls	r2, r3, #22
 8006662:	d4ef      	bmi.n	8006644 <__smakebuf_r+0x18>
 8006664:	f023 0303 	bic.w	r3, r3, #3
 8006668:	f043 0302 	orr.w	r3, r3, #2
 800666c:	81a3      	strh	r3, [r4, #12]
 800666e:	e7e3      	b.n	8006638 <__smakebuf_r+0xc>
 8006670:	4b0d      	ldr	r3, [pc, #52]	; (80066a8 <__smakebuf_r+0x7c>)
 8006672:	62b3      	str	r3, [r6, #40]	; 0x28
 8006674:	89a3      	ldrh	r3, [r4, #12]
 8006676:	6020      	str	r0, [r4, #0]
 8006678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800667c:	81a3      	strh	r3, [r4, #12]
 800667e:	9b00      	ldr	r3, [sp, #0]
 8006680:	6120      	str	r0, [r4, #16]
 8006682:	6163      	str	r3, [r4, #20]
 8006684:	9b01      	ldr	r3, [sp, #4]
 8006686:	b15b      	cbz	r3, 80066a0 <__smakebuf_r+0x74>
 8006688:	4630      	mov	r0, r6
 800668a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800668e:	f000 f86b 	bl	8006768 <_isatty_r>
 8006692:	b128      	cbz	r0, 80066a0 <__smakebuf_r+0x74>
 8006694:	89a3      	ldrh	r3, [r4, #12]
 8006696:	f023 0303 	bic.w	r3, r3, #3
 800669a:	f043 0301 	orr.w	r3, r3, #1
 800669e:	81a3      	strh	r3, [r4, #12]
 80066a0:	89a0      	ldrh	r0, [r4, #12]
 80066a2:	4305      	orrs	r5, r0
 80066a4:	81a5      	strh	r5, [r4, #12]
 80066a6:	e7cd      	b.n	8006644 <__smakebuf_r+0x18>
 80066a8:	08005e75 	.word	0x08005e75

080066ac <_malloc_usable_size_r>:
 80066ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066b0:	1f18      	subs	r0, r3, #4
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	bfbc      	itt	lt
 80066b6:	580b      	ldrlt	r3, [r1, r0]
 80066b8:	18c0      	addlt	r0, r0, r3
 80066ba:	4770      	bx	lr

080066bc <_raise_r>:
 80066bc:	291f      	cmp	r1, #31
 80066be:	b538      	push	{r3, r4, r5, lr}
 80066c0:	4604      	mov	r4, r0
 80066c2:	460d      	mov	r5, r1
 80066c4:	d904      	bls.n	80066d0 <_raise_r+0x14>
 80066c6:	2316      	movs	r3, #22
 80066c8:	6003      	str	r3, [r0, #0]
 80066ca:	f04f 30ff 	mov.w	r0, #4294967295
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80066d2:	b112      	cbz	r2, 80066da <_raise_r+0x1e>
 80066d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80066d8:	b94b      	cbnz	r3, 80066ee <_raise_r+0x32>
 80066da:	4620      	mov	r0, r4
 80066dc:	f000 f830 	bl	8006740 <_getpid_r>
 80066e0:	462a      	mov	r2, r5
 80066e2:	4601      	mov	r1, r0
 80066e4:	4620      	mov	r0, r4
 80066e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066ea:	f000 b817 	b.w	800671c <_kill_r>
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d00a      	beq.n	8006708 <_raise_r+0x4c>
 80066f2:	1c59      	adds	r1, r3, #1
 80066f4:	d103      	bne.n	80066fe <_raise_r+0x42>
 80066f6:	2316      	movs	r3, #22
 80066f8:	6003      	str	r3, [r0, #0]
 80066fa:	2001      	movs	r0, #1
 80066fc:	e7e7      	b.n	80066ce <_raise_r+0x12>
 80066fe:	2400      	movs	r4, #0
 8006700:	4628      	mov	r0, r5
 8006702:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006706:	4798      	blx	r3
 8006708:	2000      	movs	r0, #0
 800670a:	e7e0      	b.n	80066ce <_raise_r+0x12>

0800670c <raise>:
 800670c:	4b02      	ldr	r3, [pc, #8]	; (8006718 <raise+0xc>)
 800670e:	4601      	mov	r1, r0
 8006710:	6818      	ldr	r0, [r3, #0]
 8006712:	f7ff bfd3 	b.w	80066bc <_raise_r>
 8006716:	bf00      	nop
 8006718:	20000014 	.word	0x20000014

0800671c <_kill_r>:
 800671c:	b538      	push	{r3, r4, r5, lr}
 800671e:	2300      	movs	r3, #0
 8006720:	4d06      	ldr	r5, [pc, #24]	; (800673c <_kill_r+0x20>)
 8006722:	4604      	mov	r4, r0
 8006724:	4608      	mov	r0, r1
 8006726:	4611      	mov	r1, r2
 8006728:	602b      	str	r3, [r5, #0]
 800672a:	f7fa fd50 	bl	80011ce <_kill>
 800672e:	1c43      	adds	r3, r0, #1
 8006730:	d102      	bne.n	8006738 <_kill_r+0x1c>
 8006732:	682b      	ldr	r3, [r5, #0]
 8006734:	b103      	cbz	r3, 8006738 <_kill_r+0x1c>
 8006736:	6023      	str	r3, [r4, #0]
 8006738:	bd38      	pop	{r3, r4, r5, pc}
 800673a:	bf00      	nop
 800673c:	20000390 	.word	0x20000390

08006740 <_getpid_r>:
 8006740:	f7fa bd3e 	b.w	80011c0 <_getpid>

08006744 <_fstat_r>:
 8006744:	b538      	push	{r3, r4, r5, lr}
 8006746:	2300      	movs	r3, #0
 8006748:	4d06      	ldr	r5, [pc, #24]	; (8006764 <_fstat_r+0x20>)
 800674a:	4604      	mov	r4, r0
 800674c:	4608      	mov	r0, r1
 800674e:	4611      	mov	r1, r2
 8006750:	602b      	str	r3, [r5, #0]
 8006752:	f7fa fd9a 	bl	800128a <_fstat>
 8006756:	1c43      	adds	r3, r0, #1
 8006758:	d102      	bne.n	8006760 <_fstat_r+0x1c>
 800675a:	682b      	ldr	r3, [r5, #0]
 800675c:	b103      	cbz	r3, 8006760 <_fstat_r+0x1c>
 800675e:	6023      	str	r3, [r4, #0]
 8006760:	bd38      	pop	{r3, r4, r5, pc}
 8006762:	bf00      	nop
 8006764:	20000390 	.word	0x20000390

08006768 <_isatty_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	2300      	movs	r3, #0
 800676c:	4d05      	ldr	r5, [pc, #20]	; (8006784 <_isatty_r+0x1c>)
 800676e:	4604      	mov	r4, r0
 8006770:	4608      	mov	r0, r1
 8006772:	602b      	str	r3, [r5, #0]
 8006774:	f7fa fd98 	bl	80012a8 <_isatty>
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	d102      	bne.n	8006782 <_isatty_r+0x1a>
 800677c:	682b      	ldr	r3, [r5, #0]
 800677e:	b103      	cbz	r3, 8006782 <_isatty_r+0x1a>
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	bd38      	pop	{r3, r4, r5, pc}
 8006784:	20000390 	.word	0x20000390

08006788 <_init>:
 8006788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678a:	bf00      	nop
 800678c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800678e:	bc08      	pop	{r3}
 8006790:	469e      	mov	lr, r3
 8006792:	4770      	bx	lr

08006794 <_fini>:
 8006794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006796:	bf00      	nop
 8006798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800679a:	bc08      	pop	{r3}
 800679c:	469e      	mov	lr, r3
 800679e:	4770      	bx	lr
