

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Thu Jun  6 11:01:06 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        LSAL_HW
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3630303|  3630303|  36.303 ms|  36.303 ms|  3630304|  3630304|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |      256|      256|         1|          1|          1|   256|       yes|
        |- Loop 2       |      256|      256|         1|          1|          1|   256|       yes|
        |- Loop 3       |      256|      256|         1|          1|          1|   256|       yes|
        |- diag_for     |  3629528|  3629528|      1576|          -|          -|  2303|        no|
        | + col_for     |      729|      729|       220|          2|          1|   256|       yes|
        | + diag_for.2  |      258|      258|         3|          1|          1|   256|       yes|
        | + diag_for.3  |      256|      256|         2|          1|          1|   256|       yes|
        | + diag_for.4  |      256|      256|         2|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   8100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|    -|    1877|   2393|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    882|    -|
|Register         |        -|    -|    3795|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       33|    0|    5672|  11695|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|    0|       5|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|   462|   808|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       30|   0|  1415|  1585|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       30|   0|  1877|  2393|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |current_diag_U  |current_diag  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |upper_diag_U    |current_diag  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |up_diag_U       |up_diag       |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |              |        3|  0|   0|    0|   768|   96|     3|        24576|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+------+------------+------------+
    |             Variable Name             | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+------+------------+------------+
    |add_ln36_fu_818_p2                     |         +|   0|  0|    38|          31|          31|
    |add_ln53_fu_603_p2                     |         +|   0|  0|    12|          12|           1|
    |add_ln55_1_fu_763_p2                   |         +|   0|  0|    14|           9|           2|
    |add_ln55_2_fu_653_p2                   |         +|   0|  0|    14|           9|           1|
    |add_ln55_fu_1032_p2                    |         +|   0|  0|    71|          64|          64|
    |add_ln56_1_fu_633_p2                   |         +|   0|  0|     7|          64|          64|
    |add_ln56_2_fu_678_p2                   |         +|   0|  0|     7|           6|           6|
    |add_ln56_3_fu_673_p2                   |         +|   0|  0|     7|           6|           6|
    |add_ln56_fu_638_p2                     |         +|   0|  0|     7|          64|          64|
    |add_ln65_fu_733_p2                     |         +|   0|  0|    15|           8|           2|
    |add_ln69_1_fu_758_p2                   |         +|   0|  0|    14|           6|           6|
    |add_ln69_fu_714_p2                     |         +|   0|  0|    71|          64|          64|
    |add_ln92_1_fu_919_p2                   |         +|   0|  0|    14|           6|           6|
    |add_ln92_fu_914_p2                     |         +|   0|  0|    71|          64|          64|
    |empty_25_fu_514_p2                     |         +|   0|  0|    14|           9|           1|
    |empty_28_fu_531_p2                     |         +|   0|  0|    14|           9|           1|
    |empty_31_fu_548_p2                     |         +|   0|  0|    14|           9|           1|
    |empty_41_fu_1057_p2                    |         +|   0|  0|    14|           9|           1|
    |empty_47_fu_1116_p2                    |         +|   0|  0|    14|           9|           1|
    |empty_49_fu_1133_p2                    |         +|   0|  0|    14|           9|           1|
    |index_1_fu_827_p2                      |         +|   0|  0|    39|          32|           8|
    |test_val_2_fu_868_p2                   |         +|   0|  0|    39|          32|           2|
    |test_val_3_fu_849_p2                   |         +|   0|  0|    39|          32|           2|
    |test_val_fu_812_p2                     |         +|   0|  0|    39|          32|          32|
    |ap_block_pp4_stage0_11001              |       and|   0|  0|     2|           1|           1|
    |ap_block_state10_io                    |       and|   0|  0|     2|           1|           1|
    |ap_block_state153_pp3_stage0_iter72    |       and|   0|  0|     2|           1|           1|
    |ap_block_state158_io                   |       and|   0|  0|     2|           1|           1|
    |ap_block_state160_io                   |       and|   0|  0|     2|           1|           1|
    |ap_block_state227_pp3_stage0_iter109   |       and|   0|  0|     2|           1|           1|
    |ap_block_state228_pp3_stage1_iter109   |       and|   0|  0|     2|           1|           1|
    |ap_block_state233_io                   |       and|   0|  0|     2|           1|           1|
    |ap_block_state80_pp3_stage1_iter35     |       and|   0|  0|     2|           1|           1|
    |ap_block_state83_io                    |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op629_writereq_state159   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op632_write_state160      |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op767_writeresp_state228  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op792_write_state233      |       and|   0|  0|     2|           1|           1|
    |empty_44_fu_1078_p2                    |      icmp|   0|  0|     9|           4|           2|
    |exitcond247_fu_1122_p2                 |      icmp|   0|  0|    11|           9|          10|
    |exitcond258_fu_1139_p2                 |      icmp|   0|  0|    11|           9|          10|
    |exitcond3011_fu_554_p2                 |      icmp|   0|  0|    11|           9|          10|
    |exitcond3112_fu_537_p2                 |      icmp|   0|  0|    11|           9|          10|
    |exitcond3213_fu_520_p2                 |      icmp|   0|  0|    11|           9|          10|
    |exitcond6_fu_1063_p2                   |      icmp|   0|  0|    11|           9|          10|
    |icmp_ln53_fu_609_p2                    |      icmp|   0|  0|    12|          12|          12|
    |icmp_ln55_fu_623_p2                    |      icmp|   0|  0|    11|           9|          10|
    |icmp_ln56_fu_709_p2                    |      icmp|   0|  0|    11|           8|           7|
    |icmp_ln69_fu_789_p2                    |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln70_fu_833_p2                    |      icmp|   0|  0|    18|          32|           1|
    |icmp_ln78_fu_854_p2                    |      icmp|   0|  0|    18|          32|          32|
    |icmp_ln85_fu_885_p2                    |      icmp|   0|  0|    18|          32|          32|
    |icmp_ln94_fu_944_p2                    |      icmp|   0|  0|    18|          32|          32|
    |lshr_ln56_fu_694_p2                    |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln69_fu_780_p2                    |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp3_stage0_01001              |        or|   0|  0|     2|           1|           1|
    |ap_block_pp3_stage0_11001              |        or|   0|  0|     2|           1|           1|
    |ap_block_pp3_stage1_01001              |        or|   0|  0|     2|           1|           1|
    |ap_block_pp3_stage1_11001              |        or|   0|  0|     2|           1|           1|
    |ap_block_state1                        |        or|   0|  0|     2|           1|           1|
    |ap_block_state159_io                   |        or|   0|  0|     2|           1|           1|
    |or_ln92_fu_969_p2                      |        or|   0|  0|     2|           1|           1|
    |empty_45_fu_1109_p3                    |    select|   0|  0|   480|           1|           1|
    |select_ln69_1_fu_801_p3                |    select|   0|  0|     2|           1|           2|
    |select_ln69_fu_794_p3                  |    select|   0|  0|     2|           1|           2|
    |select_ln92_1_fu_962_p3                |    select|   0|  0|     2|           1|           2|
    |select_ln92_2_fu_973_p3                |    select|   0|  0|     2|           1|           2|
    |select_ln92_fu_955_p3                  |    select|   0|  0|     3|           1|           3|
    |val_2_fu_860_p3                        |    select|   0|  0|    32|           1|          32|
    |val_4_fu_889_p3                        |    select|   0|  0|    32|           1|          32|
    |val_fu_838_p3                          |    select|   0|  0|    31|           1|          31|
    |shl_ln92_1_fu_996_p2                   |       shl|   0|  0|  2142|         506|         506|
    |shl_ln92_fu_928_p2                     |       shl|   0|  0|   182|           2|          64|
    |ap_enable_pp3                          |       xor|   0|  0|     2|           1|           2|
    |ap_enable_pp4                          |       xor|   0|  0|     2|           1|           2|
    |ap_enable_pp5                          |       xor|   0|  0|     2|           1|           2|
    |ap_enable_pp6                          |       xor|   0|  0|     2|           1|           2|
    |ap_enable_reg_pp5_iter1                |       xor|   0|  0|     2|           2|           1|
    |ap_enable_reg_pp6_iter1                |       xor|   0|  0|     2|           2|           1|
    +---------------------------------------+----------+----+---+------+------------+------------+
    |Total                                  |          |   0|  0|  8100|        2388|        2359|
    +---------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  435|         86|    1|         86|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter109        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter37         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |   14|          3|    1|          3|
    |ap_enable_reg_pp6_iter1          |   14|          3|    1|          3|
    |ap_phi_mux_indvar_phi_fu_450_p4  |    9|          2|    9|         18|
    |ap_phi_mux_j_phi_fu_462_p4       |    9|          2|    9|         18|
    |current_diag_address0            |   31|          6|    8|         48|
    |current_diag_d0                  |   14|          3|   32|         96|
    |empty_27_reg_412                 |    9|          2|    9|         18|
    |empty_30_reg_423                 |    9|          2|    9|         18|
    |empty_reg_401                    |    9|          2|    9|         18|
    |gmem_ARADDR                      |   14|          3|   64|        192|
    |gmem_AWADDR                      |   20|          4|   64|        256|
    |gmem_AWLEN                       |   14|          3|   32|         96|
    |gmem_WDATA                       |   20|          4|  512|       2048|
    |gmem_WSTRB                       |   20|          4|   64|        256|
    |gmem_blk_n_AR                    |    9|          2|    1|          2|
    |gmem_blk_n_AW                    |    9|          2|    1|          2|
    |gmem_blk_n_B                     |    9|          2|    1|          2|
    |gmem_blk_n_R                     |    9|          2|    1|          2|
    |gmem_blk_n_W                     |    9|          2|    1|          2|
    |i_reg_434                        |    9|          2|   12|         24|
    |index_fu_188                     |    9|          2|   32|         64|
    |indvar_reg_446                   |    9|          2|    9|         18|
    |j_reg_458                        |    9|          2|    9|         18|
    |loop_index17_reg_492             |    9|          2|    9|         18|
    |loop_index20_reg_470             |    9|          2|    9|         18|
    |loop_index_reg_503               |    9|          2|    9|         18|
    |max_value_fu_192                 |    9|          2|   32|         64|
    |shiftreg_reg_481                 |    9|          2|  480|        960|
    |up_diag_address0                 |   31|          6|    8|         48|
    |up_diag_d0                       |   14|          3|   32|         96|
    |upper_diag_address0              |   20|          4|    8|         32|
    |upper_diag_d0                    |   14|          3|   32|         96|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  882|        181| 1514|       4666|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln36_reg_1368                 |   31|   0|   31|          0|
    |add_ln53_reg_1237                 |   12|   0|   12|          0|
    |add_ln55_1_reg_1337               |    9|   0|    9|          0|
    |add_ln55_2_reg_1265               |    9|   0|    9|          0|
    |add_ln56_2_reg_1276               |    6|   0|    6|          0|
    |add_ln69_1_reg_1327               |    6|   0|    6|          0|
    |add_ln92_1_reg_1412               |    6|   0|    6|          0|
    |ap_CS_fsm                         |   85|   0|   85|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter100         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter101         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter102         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter103         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter104         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter105         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter106         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter107         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter108         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter109         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter33          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter34          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter35          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter36          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter37          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter38          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter39          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter40          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter41          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter42          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter43          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter44          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter45          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter46          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter47          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter48          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter49          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter50          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter51          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter52          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter53          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter54          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter55          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter56          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter57          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter58          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter59          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter60          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter61          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter62          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter63          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter64          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter65          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter66          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter67          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter68          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter69          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter70          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter71          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter72          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter73          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter74          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter75          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter76          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter77          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter78          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter79          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter80          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter81          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter82          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter83          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter84          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter85          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter86          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter87          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter88          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter89          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter90          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter91          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter92          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter93          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter94          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter95          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter96          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter97          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter98          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter99          |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1           |    1|   0|    1|          0|
    |ap_rst_n_inv                      |    1|   0|    1|          0|
    |ap_rst_reg_1                      |    1|   0|    1|          0|
    |ap_rst_reg_2                      |    1|   0|    1|          0|
    |current_diag_addr_1_reg_1296      |    8|   0|    8|          0|
    |current_diag_load_reg_1472        |   32|   0|   32|          0|
    |empty_27_reg_412                  |    9|   0|    9|          0|
    |empty_30_reg_423                  |    9|   0|    9|          0|
    |empty_44_reg_1467                 |    1|   0|    1|          0|
    |empty_44_reg_1467_pp4_iter1_reg   |    1|   0|    1|          0|
    |empty_reg_401                     |    9|   0|    9|          0|
    |exitcond247_reg_1488              |    1|   0|    1|          0|
    |exitcond258_reg_1507              |    1|   0|    1|          0|
    |exitcond6_reg_1458                |    1|   0|    1|          0|
    |exitcond6_reg_1458_pp4_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_2_read_reg_1281         |  512|   0|  512|          0|
    |gmem_addr_3_read_reg_1347         |  512|   0|  512|          0|
    |gmem_addr_reg_1216                |   64|   0|   64|          0|
    |i_reg_434                         |   12|   0|   12|          0|
    |icmp_ln55_reg_1256                |    1|   0|    1|          0|
    |icmp_ln56_reg_1292                |    1|   0|    1|          0|
    |icmp_ln69_reg_1357                |    1|   0|    1|          0|
    |icmp_ln70_reg_1379                |    1|   0|    1|          0|
    |icmp_ln78_reg_1384                |    1|   0|    1|          0|
    |icmp_ln85_reg_1406                |    1|   0|    1|          0|
    |icmp_ln94_reg_1427                |    1|   0|    1|          0|
    |index_1_reg_1373                  |   32|   0|   32|          0|
    |index_1_reg_1373_pp3_iter74_reg   |   32|   0|   32|          0|
    |index_fu_188                      |   32|   0|   32|          0|
    |indvar_reg_446                    |    9|   0|    9|          0|
    |j_reg_458                         |    9|   0|    9|          0|
    |loop_index17_cast_reg_1492        |    9|   0|   64|         55|
    |loop_index17_reg_492              |    9|   0|    9|          0|
    |loop_index20_reg_470              |    9|   0|    9|          0|
    |loop_index_cast_reg_1511          |    9|   0|   64|         55|
    |loop_index_reg_503                |    9|   0|    9|          0|
    |max_value_fu_192                  |   32|   0|   32|          0|
    |north_reg_1332                    |   32|   0|   32|          0|
    |shiftreg_reg_481                  |  480|   0|  480|          0|
    |shl_ln92_1_reg_1431               |  506|   0|  506|          0|
    |shl_ln92_reg_1417                 |   64|   0|   64|          0|
    |test_val_2_reg_1395               |   32|   0|   32|          0|
    |test_val_reg_1363                 |   32|   0|   32|          0|
    |trunc_ln3_reg_1442                |   58|   0|   58|          0|
    |trunc_ln55_1_reg_1251             |    6|   0|    6|          0|
    |trunc_ln55_reg_1222               |    6|   0|    6|          0|
    |trunc_ln56_1_reg_1286             |    8|   0|    8|          0|
    |trunc_ln56_2_reg_1260             |   58|   0|   58|          0|
    |trunc_ln5_reg_1422                |   58|   0|   58|          0|
    |trunc_ln69_3_reg_1301             |   58|   0|   58|          0|
    |trunc_ln69_reg_1227               |    6|   0|    6|          0|
    |trunc_ln92_1_reg_1401             |    5|   0|    5|          0|
    |trunc_ln92_reg_1232               |    6|   0|    6|          0|
    |val_2_reg_1389                    |   32|   0|   32|          0|
    |west_reg_1342                     |   32|   0|   32|          0|
    |zext_ln53_reg_1246                |   12|   0|   64|         52|
    |zext_ln65_reg_1311                |    8|   0|   64|         56|
    |add_ln56_2_reg_1276               |   64|  32|    6|          0|
    |add_ln69_1_reg_1327               |   64|  32|    6|          0|
    |current_diag_addr_1_reg_1296      |   64|  32|    8|          0|
    |icmp_ln55_reg_1256                |   64|  32|    1|          0|
    |icmp_ln56_reg_1292                |   64|  32|    1|          0|
    |icmp_ln94_reg_1427                |   64|  32|    1|          0|
    |north_reg_1332                    |   64|  32|   32|          0|
    |trunc_ln56_1_reg_1286             |   64|  32|    8|          0|
    |west_reg_1342                     |   64|  32|   32|          0|
    |zext_ln65_reg_1311                |   64|  32|   64|         56|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3795| 320| 3532|        274|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  compute_matrices|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  compute_matrices|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  compute_matrices|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|              gmem|       pointer|
+-----------------------+-----+-----+---------------+------------------+--------------+

