library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ram32x4 is
	port (
		addres : IN STD_LOGIC_VECTOR (3 downto 0) := 0;
		clock : IN STD_LOGIC;
		data : IN STD_LOGIC_VECTOR (3 downto 0);
		wren : IN STD_LOGIC;
		q : OUT STD_LOGIc_VECTOR (3 downto 0);
	);
end entity ram32x4;

architecture Behaviour of ram32x4 is

type mem is array(0 to 31) of STD_LOGIC_VECTOR (3 downto 0);

begin

process (clock)
begin
	if (rising_edge(clock)) then 
		if (wren = '1') then
			mem(to_integer(unsigned(address))) <= data;
		end if;
	end if;
end process;

end architecture;