{
  "name": "core_arch::x86::avx512fp16::_mm512_mask_fpclass_ph_mask",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m512h": [
      "Plain"
    ]
  },
  "path": 10536,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:11505:1: 11510:2",
  "src": "pub fn _mm512_mask_fpclass_ph_mask<const IMM8: i32>(k1: __mmask32, a: __m512h) -> __mmask32 {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        fpclass_asm!(__mmask32, k1, zmm_reg, a)\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm512_mask_fpclass_ph_mask(_1: u32, _2: core_arch::x86::__m512h) -> u32 {\n    let mut _0: u32;\n    let  _3: u32;\n    debug k1 => _1;\n    debug a => _2;\n    debug dst => _3;\n    bb0: {\n        StorageLive(_3);\n        InlineAsm -> [goto: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = _3;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Test packed half-precision (16-bit) floating-point elements in a for special categories specified\n by imm8, and store the results in mask vector k using zeromask k (elements are zeroed out when the\n corresponding mask bit is not set).\n imm can be a combination of:\n\n     0x01 // QNaN\n     0x02 // Positive Zero\n     0x04 // Negative Zero\n     0x08 // Positive Infinity\n     0x10 // Negative Infinity\n     0x20 // Denormal\n     0x40 // Negative\n     0x80 // SNaN\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_fpclass_ph_mask)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}