
*** Running vivado
    with args -log z80_tester.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z80_tester.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source z80_tester.tcl -notrace
Command: link_design -top z80_tester -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 734.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1032 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 734.531 ; gain = 463.871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.637 . Memory (MB): peak = 734.531 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19233c5d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.188 ; gain = 557.527

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 72 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 217d87f08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bde1899e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 213427e47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 213427e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ad54074e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22955957e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1389.859 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22955957e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.859 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22955957e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1389.859 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22955957e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.859 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1389.859 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22955957e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.859 ; gain = 655.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1389.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/impl_1/z80_tester_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
Command: report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/impl_1/z80_tester_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1389.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13781cc97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1389.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1389.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 133accd13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.172 ; gain = 21.313

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 224283fea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 224283fea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.461 ; gain = 147.602
Phase 1 Placer Initialization | Checksum: 224283fea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1912a27df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1537.461 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17e424dcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1537.461 ; gain = 147.602
Phase 2 Global Placement | Checksum: 204d5cd20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 204d5cd20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c1021609

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6c06df2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18a351ffb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16c1175e4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 279652b9c

Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23f63a174

Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22c171377

Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cdec890b

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 1537.461 ; gain = 147.602
Phase 3 Detail Placement | Checksum: 1cdec890b

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 1537.461 ; gain = 147.602

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c413df93

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c413df93

Time (s): cpu = 00:01:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1552.578 ; gain = 162.719
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19633010f

Time (s): cpu = 00:02:23 ; elapsed = 00:02:15 . Memory (MB): peak = 1553.164 ; gain = 163.305
Phase 4.1 Post Commit Optimization | Checksum: 19633010f

Time (s): cpu = 00:02:23 ; elapsed = 00:02:15 . Memory (MB): peak = 1553.164 ; gain = 163.305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19633010f

Time (s): cpu = 00:02:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1553.164 ; gain = 163.305

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19633010f

Time (s): cpu = 00:02:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1553.164 ; gain = 163.305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1553.164 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14831d54b

Time (s): cpu = 00:02:24 ; elapsed = 00:02:15 . Memory (MB): peak = 1553.164 ; gain = 163.305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14831d54b

Time (s): cpu = 00:02:24 ; elapsed = 00:02:16 . Memory (MB): peak = 1553.164 ; gain = 163.305
Ending Placer Task | Checksum: ba155025

Time (s): cpu = 00:02:24 ; elapsed = 00:02:16 . Memory (MB): peak = 1553.164 ; gain = 163.305
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:17 . Memory (MB): peak = 1553.164 ; gain = 163.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1553.164 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1553.383 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.391 ; gain = 1.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/impl_1/z80_tester_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.391 ; gain = 1.227
INFO: [runtcl-4] Executing : report_io -file z80_tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1554.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file z80_tester_utilization_placed.rpt -pb z80_tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z80_tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1554.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a0d87908 ConstDB: 0 ShapeSum: 193cd71d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f022bcdc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1637.992 ; gain = 76.277
Post Restoration Checksum: NetGraph: 86443981 NumContArr: 69de835b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f022bcdc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1671.266 ; gain = 109.551

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f022bcdc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1679.059 ; gain = 117.344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f022bcdc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1679.059 ; gain = 117.344
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 192095bbd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1704.668 ; gain = 142.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.736 | TNS=-112.268| WHS=-0.068 | THS=-0.600 |

Phase 2 Router Initialization | Checksum: 19a54419d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1738.152 ; gain = 176.438

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e2d7f005

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10560
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.586 | TNS=-69.310| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1730fce98

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.546 | TNS=-28.397| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bd84db65

Time (s): cpu = 00:01:59 ; elapsed = 00:01:26 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.271 | TNS=-9.746 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d0d5a325

Time (s): cpu = 00:02:15 ; elapsed = 00:01:40 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.351 | TNS=-3.388 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 16dc3016e

Time (s): cpu = 00:02:38 ; elapsed = 00:01:59 . Memory (MB): peak = 1824.914 ; gain = 263.199
Phase 4 Rip-up And Reroute | Checksum: 16dc3016e

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2094de3d5

Time (s): cpu = 00:02:40 ; elapsed = 00:02:01 . Memory (MB): peak = 1824.914 ; gain = 263.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.271 | TNS=-6.657 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 163418093

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 163418093

Time (s): cpu = 00:02:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1824.914 ; gain = 263.199
Phase 5 Delay and Skew Optimization | Checksum: 163418093

Time (s): cpu = 00:02:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ea665f6b

Time (s): cpu = 00:02:42 ; elapsed = 00:02:02 . Memory (MB): peak = 1824.914 ; gain = 263.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.271 | TNS=-6.644 | WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ea665f6b

Time (s): cpu = 00:02:42 ; elapsed = 00:02:03 . Memory (MB): peak = 1824.914 ; gain = 263.199
Phase 6 Post Hold Fix | Checksum: ea665f6b

Time (s): cpu = 00:02:42 ; elapsed = 00:02:03 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.8921 %
  Global Horizontal Routing Utilization  = 11.8721 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1175f55bf

Time (s): cpu = 00:02:43 ; elapsed = 00:02:03 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1175f55bf

Time (s): cpu = 00:02:43 ; elapsed = 00:02:03 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b3e40676

Time (s): cpu = 00:02:45 ; elapsed = 00:02:06 . Memory (MB): peak = 1824.914 ; gain = 263.199

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.271 | TNS=-6.644 | WHS=0.174  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b3e40676

Time (s): cpu = 00:02:45 ; elapsed = 00:02:06 . Memory (MB): peak = 1824.914 ; gain = 263.199
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:45 ; elapsed = 00:02:06 . Memory (MB): peak = 1824.914 ; gain = 263.199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:07 . Memory (MB): peak = 1824.914 ; gain = 270.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1824.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1824.914 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1824.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/impl_1/z80_tester_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
Command: report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/impl_1/z80_tester_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
Command: report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/impl_1/z80_tester_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1850.766 ; gain = 25.852
INFO: [runtcl-4] Executing : report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
Command: report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1894.023 ; gain = 43.258
INFO: [runtcl-4] Executing : report_route_status -file z80_tester_route_status.rpt -pb z80_tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file z80_tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file z80_tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file z80_tester_bus_skew_routed.rpt -pb z80_tester_bus_skew_routed.pb -rpx z80_tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force z80_tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 206 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu/ir_/DFFE_inst_latch_cf_i_2, cpu/ir_/DFFE_inst_latch_cf_i_5, cpu/ir_/DFFE_inst_latch_cf_i_14, cpu/ir_/DFFE_inst_latch_cf_i_21, cpu/ir_/DFFE_inst_latch_hf_i_2, cpu/ir_/DFFE_inst_latch_hf_i_6, cpu/ir_/DFFE_inst_latch_hf_i_15, cpu/ir_/DFFE_inst_latch_sf_i_3, cpu/ir_/DFFE_inst_latch_sf_i_12, cpu/ir_/DFFE_inst_latch_sf_i_29, cpu/ir_/DFFE_inst_latch_sf_i_42, cpu/ir_/flags_xf_i_2, cpu/ir_/flags_xf_i_4, cpu/ir_/flags_xf_i_11, cpu/ir_/flags_yf_i_2... and (the first 15 of 206 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z80_tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2352.699 ; gain = 453.336
INFO: [Common 17-206] Exiting Vivado at Sat May 18 22:45:09 2019...
