#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaaad88a1700 .scope module, "preamble_detector_tb" "preamble_detector_tb" 2 3;
 .timescale -9 -12;
P_0xaaaad8843600 .param/l "BANKS" 0 2 6, +C4<00000000000000000000000000001001>;
P_0xaaaad8843640 .param/l "BANK_WIDTH" 1 2 16, +C4<00000000000000000000000000000100>;
P_0xaaaad8843680 .param/l "HI_THRESHOLD" 0 2 7, +C4<00000000000000000000000001001011>;
P_0xaaaad88436c0 .param/l "LENGTH" 0 2 5, +C4<00000000000000000000000001010000>;
P_0xaaaad8843700 .param/l "LO_THRESHOLD" 0 2 8, +C4<00000000000000000000000001000110>;
P_0xaaaad8843740 .param/l "NUM_DATA" 0 2 12, +C4<00000000000000000000000000000101>;
P_0xaaaad8843780 .param/l "NUM_JUNK" 0 2 11, +C4<00000000000000000000000011001000>;
P_0xaaaad88437c0 .param/l "NUM_ZEROS" 0 2 13, +C4<000000000000000000000000000101001>;
P_0xaaaad8843800 .param/l "PREAMBLE" 0 2 14, C4<00000000000000000000000000001111111111000011110000000011111000000000000011111111>;
P_0xaaaad8843840 .param/l "SCALING_BITS" 0 2 9, +C4<00000000000000000000000000000101>;
P_0xaaaad8843880 .param/l "SEND_DATA" 1 2 38, C4<10>;
P_0xaaaad88438c0 .param/l "SEND_JUNK" 1 2 38, C4<00>;
P_0xaaaad8843900 .param/l "SEND_PREA" 1 2 38, C4<01>;
P_0xaaaad8843940 .param/l "SEND_ZERO" 1 2 38, C4<11>;
v0xaaaad88c6670_0 .var "clk", 0 0;
v0xaaaad88c6730_0 .net "frequency_bank", 3 0, L_0xaaaad87eb840;  1 drivers
v0xaaaad88c6820_0 .var "in_dat", 0 0;
v0xaaaad88c68f0_0 .var "in_vld", 0 0;
v0xaaaad88c6990_0 .var "next_state", 1 0;
v0xaaaad88c6a30_0 .net "out_dat", 0 0, v0xaaaad88c1310_0;  1 drivers
v0xaaaad88c6ad0_0 .net "out_vld", 0 0, v0xaaaad88c6020_0;  1 drivers
v0xaaaad88c6b70_0 .net "postamble_detected", 0 0, L_0xaaaad87ebf60;  1 drivers
v0xaaaad88c6c10_0 .var "preamble", 79 0;
v0xaaaad88c6cb0_0 .net "preamble_detected", 0 0, L_0xaaaad87ec8e0;  1 drivers
v0xaaaad88c6d80_0 .var/queue "queue";
v0xaaaad88c6e20_0 .var "rand_data", 0 0;
v0xaaaad88c6ee0_0 .var/i "recv_count", 31 0;
v0xaaaad88c6fc0_0 .var/i "send_count", 31 0;
v0xaaaad88c70a0_0 .var "send_state", 1 0;
E_0xaaaad87efa20 .event edge, v0xaaaad88c70a0_0, v0xaaaad88c6fc0_0;
S_0xaaaad88763c0 .scope module, "preamble_detector_u1" "preamble_detector" 2 47, 3 1 0, S_0xaaaad88a1700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 4 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
    .port_info 8 /OUTPUT 1 "postamble_detected"
P_0xaaaad8820640 .param/l "BANKS" 0 3 3, +C4<00000000000000000000000000001001>;
P_0xaaaad8820680 .param/l "BANK_WIDTH" 1 3 19, +C4<00000000000000000000000000000100>;
P_0xaaaad88206c0 .param/l "CORR_WIDTH" 1 3 20, +C4<00000000000000000000000000000111>;
P_0xaaaad8820700 .param/l "COUNT_WIDTH" 1 3 21, +C4<00000000000000000000000000001111>;
P_0xaaaad8820740 .param/l "DATA_STATE" 1 3 25, C4<10>;
P_0xaaaad8820780 .param/l "FIND_STATE" 1 3 24, C4<01>;
P_0xaaaad88207c0 .param/l "HI_THRESHOLD" 0 3 4, +C4<00000000000000000000000001001011>;
P_0xaaaad8820800 .param/l "IDLE_STATE" 1 3 23, C4<00>;
P_0xaaaad8820840 .param/l "LENGTH" 0 3 2, +C4<00000000000000000000000001010000>;
P_0xaaaad8820880 .param/l "LO_THRESHOLD" 0 3 5, +C4<00000000000000000000000001000110>;
P_0xaaaad88208c0 .param/l "SCALING_BITS" 0 3 6, +C4<00000000000000000000000000000101>;
L_0xaaaad87ec8e0 .functor AND 1, L_0xaaaad88d7760, L_0xaaaad88d7850, C4<1>, C4<1>;
L_0xaaaad87ebf60 .functor AND 1, L_0xaaaad88d7ad0, L_0xaaaad88d7c10, C4<1>, C4<1>;
L_0xaaaad87eb840 .functor BUFZ 4, v0xaaaad88c5b50_0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaad88d9220 .functor OR 1, L_0xaaaad88d8fe0, L_0xaaaad88d90d0, C4<0>, C4<0>;
L_0xaaaad88d92e0 .functor AND 1, v0xaaaad88c68f0_0, L_0xaaaad88d9220, C4<1>, C4<1>;
L_0xaaaad88d94d0 .functor AND 1, L_0xaaaad88d92e0, L_0xaaaad88d93a0, C4<1>, C4<1>;
L_0xaaaad88d9810 .functor AND 1, L_0xaaaad88d95d0, L_0xaaaad88d9770, C4<1>, C4<1>;
L_0xaaaad88d9700 .functor AND 1, L_0xaaaad88d9970, L_0xaaaad88d9ae0, C4<1>, C4<1>;
L_0xaaaad88d9fc0 .functor AND 1, L_0xaaaad88d9d50, L_0xaaaad88d9ed0, C4<1>, C4<1>;
v0xaaaad88c3220_0 .net *"_s0", 31 0, L_0xaaaad88c7180;  1 drivers
L_0xffffb7f1c0a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3320_0 .net *"_s11", 24 0, L_0xffffb7f1c0a8;  1 drivers
L_0xffffb7f1c0f0 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3400_0 .net/2u *"_s12", 31 0, L_0xffffb7f1c0f0;  1 drivers
L_0xffffb7f1c138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c34f0_0 .net/2u *"_s16", 1 0, L_0xffffb7f1c138;  1 drivers
v0xaaaad88c35d0_0 .net *"_s18", 0 0, L_0xaaaad88d7760;  1 drivers
L_0xffffb7f1c180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c36e0_0 .net/2u *"_s20", 1 0, L_0xffffb7f1c180;  1 drivers
v0xaaaad88c37c0_0 .net *"_s22", 0 0, L_0xaaaad88d7850;  1 drivers
L_0xffffb7f1c1c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3880_0 .net/2u *"_s26", 1 0, L_0xffffb7f1c1c8;  1 drivers
v0xaaaad88c3960_0 .net *"_s28", 0 0, L_0xaaaad88d7ad0;  1 drivers
L_0xffffb7f1c018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3a20_0 .net *"_s3", 24 0, L_0xffffb7f1c018;  1 drivers
L_0xffffb7f1c210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3b00_0 .net/2u *"_s30", 1 0, L_0xffffb7f1c210;  1 drivers
v0xaaaad88c3be0_0 .net *"_s32", 0 0, L_0xaaaad88d7c10;  1 drivers
L_0xffffb7f1c2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3ca0_0 .net/2u *"_s38", 1 0, L_0xffffb7f1c2a0;  1 drivers
L_0xffffb7f1c060 .functor BUFT 1, C4<00000000000000000000000001001011>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3d80_0 .net/2u *"_s4", 31 0, L_0xffffb7f1c060;  1 drivers
v0xaaaad88c3e60_0 .net *"_s40", 0 0, L_0xaaaad88d8fe0;  1 drivers
L_0xffffb7f1c2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c3f20_0 .net/2u *"_s42", 1 0, L_0xffffb7f1c2e8;  1 drivers
v0xaaaad88c4000_0 .net *"_s44", 0 0, L_0xaaaad88d90d0;  1 drivers
v0xaaaad88c41d0_0 .net *"_s46", 0 0, L_0xaaaad88d9220;  1 drivers
v0xaaaad88c4290_0 .net *"_s48", 0 0, L_0xaaaad88d92e0;  1 drivers
v0xaaaad88c4350_0 .net *"_s51", 0 0, L_0xaaaad88d93a0;  1 drivers
L_0xffffb7f1c330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c4410_0 .net/2u *"_s54", 1 0, L_0xffffb7f1c330;  1 drivers
v0xaaaad88c44f0_0 .net *"_s56", 0 0, L_0xaaaad88d95d0;  1 drivers
v0xaaaad88c45b0_0 .net *"_s59", 0 0, L_0xaaaad88d9770;  1 drivers
L_0xffffb7f1c378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c4670_0 .net/2u *"_s62", 1 0, L_0xffffb7f1c378;  1 drivers
v0xaaaad88c4750_0 .net *"_s64", 0 0, L_0xaaaad88d9970;  1 drivers
L_0xffffb7f1c3c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c4810_0 .net/2u *"_s66", 1 0, L_0xffffb7f1c3c0;  1 drivers
v0xaaaad88c48f0_0 .net *"_s68", 0 0, L_0xaaaad88d9ae0;  1 drivers
L_0xffffb7f1c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c49b0_0 .net/2u *"_s72", 1 0, L_0xffffb7f1c408;  1 drivers
v0xaaaad88c4a90_0 .net *"_s74", 0 0, L_0xaaaad88d9d50;  1 drivers
L_0xffffb7f1c450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c4b50_0 .net/2u *"_s76", 1 0, L_0xffffb7f1c450;  1 drivers
v0xaaaad88c4c30_0 .net *"_s78", 0 0, L_0xaaaad88d9ed0;  1 drivers
v0xaaaad88c4cf0_0 .net *"_s8", 31 0, L_0xaaaad88d7430;  1 drivers
v0xaaaad88c4dd0_0 .net "above_thresh", 0 0, L_0xaaaad88d7310;  1 drivers
v0xaaaad88c4e90_0 .net "all_zeros", 0 0, L_0xaaaad88d7f80;  1 drivers
v0xaaaad88c4f30_0 .net "below_thresh", 0 0, L_0xaaaad88d7570;  1 drivers
v0xaaaad88c4fd0_0 .net "clk", 0 0, v0xaaaad88c6670_0;  1 drivers
v0xaaaad88c5070_0 .net "corr_dat", 62 0, v0xaaaad889eb20_0;  1 drivers
v0xaaaad88c5160_0 .net "corr_vld", 0 0, v0xaaaad889c540_0;  1 drivers
v0xaaaad88c5230_0 .var "count", 14 0;
v0xaaaad88c52d0_0 .var "cur_bank", 3 0;
v0xaaaad88c53b0_0 .var "cur_corr", 6 0;
v0xaaaad88c5490_0 .net "fifo_empty", 0 0, L_0xaaaad87ec1c0;  1 drivers
v0xaaaad88c5560_0 .net "fifo_full", 0 0, L_0xaaaad88ac230;  1 drivers
v0xaaaad88c5630_0 .net "fifo_jump", 0 0, L_0xaaaad88d9700;  1 drivers
v0xaaaad88c5700_0 .net "fifo_jump_error", 0 0, L_0xaaaad88d8c90;  1 drivers
v0xaaaad88c57d0_0 .net "fifo_rst", 0 0, L_0xaaaad88d9fc0;  1 drivers
v0xaaaad88c58a0_0 .net "frequency_bank", 3 0, L_0xaaaad87eb840;  alias, 1 drivers
v0xaaaad88c5940_0 .var/i "i", 31 0;
v0xaaaad88c59e0_0 .net "in_dat", 0 0, v0xaaaad88c6820_0;  1 drivers
v0xaaaad88c5a80_0 .net "in_vld", 0 0, v0xaaaad88c68f0_0;  1 drivers
v0xaaaad88c5b50_0 .var "max_bank", 3 0;
v0xaaaad88c5bf0_0 .var "max_corr", 6 0;
v0xaaaad88c5cd0_0 .var "next_count", 14 0;
v0xaaaad88c5db0_0 .var "next_state", 1 0;
v0xaaaad88c5e90_0 .var "offset", 14 0;
v0xaaaad88c5f80_0 .net "out_dat", 0 0, v0xaaaad88c1310_0;  alias, 1 drivers
v0xaaaad88c6020_0 .var "out_vld", 0 0;
v0xaaaad88c60c0_0 .net "pop", 0 0, L_0xaaaad88d9810;  1 drivers
v0xaaaad88c6160_0 .net "postamble_detected", 0 0, L_0xaaaad87ebf60;  alias, 1 drivers
v0xaaaad88c6200_0 .net "preamble_detected", 0 0, L_0xaaaad87ec8e0;  alias, 1 drivers
v0xaaaad88c62c0_0 .net "push", 0 0, L_0xaaaad88d94d0;  1 drivers
L_0xffffb7f1c498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c6390_0 .net "rst", 0 0, L_0xffffb7f1c498;  1 drivers
v0xaaaad88c6460_0 .var "state", 1 0;
E_0xaaaad87eec20/0 .event edge, v0xaaaad88c6460_0, v0xaaaad88c4dd0_0, v0xaaaad88c4f30_0, v0xaaaad88c5230_0;
E_0xaaaad87eec20/1 .event edge, v0xaaaad88c2c40_0, v0xaaaad88ac810_0;
E_0xaaaad87eec20 .event/or E_0xaaaad87eec20/0, E_0xaaaad87eec20/1;
E_0xaaaad8802750 .event edge, v0xaaaad88c5940_0, v0xaaaad889eb20_0, v0xaaaad88c53b0_0;
L_0xaaaad88c7180 .concat [ 7 25 0 0], v0xaaaad88c53b0_0, L_0xffffb7f1c018;
L_0xaaaad88d7310 .cmp/ge 32, L_0xaaaad88c7180, L_0xffffb7f1c060;
L_0xaaaad88d7430 .concat [ 7 25 0 0], v0xaaaad88c53b0_0, L_0xffffb7f1c0a8;
L_0xaaaad88d7570 .cmp/ge 32, L_0xffffb7f1c0f0, L_0xaaaad88d7430;
L_0xaaaad88d7760 .cmp/eq 2, v0xaaaad88c6460_0, L_0xffffb7f1c138;
L_0xaaaad88d7850 .cmp/eq 2, v0xaaaad88c5db0_0, L_0xffffb7f1c180;
L_0xaaaad88d7ad0 .cmp/eq 2, v0xaaaad88c6460_0, L_0xffffb7f1c1c8;
L_0xaaaad88d7c10 .cmp/eq 2, v0xaaaad88c5db0_0, L_0xffffb7f1c210;
L_0xaaaad88d8fe0 .cmp/ne 2, v0xaaaad88c6460_0, L_0xffffb7f1c2a0;
L_0xaaaad88d90d0 .cmp/ne 2, v0xaaaad88c5db0_0, L_0xffffb7f1c2e8;
L_0xaaaad88d93a0 .reduce/nor L_0xaaaad88ac230;
L_0xaaaad88d95d0 .cmp/eq 2, v0xaaaad88c6460_0, L_0xffffb7f1c330;
L_0xaaaad88d9770 .reduce/nor L_0xaaaad87ec1c0;
L_0xaaaad88d9970 .cmp/eq 2, v0xaaaad88c6460_0, L_0xffffb7f1c378;
L_0xaaaad88d9ae0 .cmp/eq 2, v0xaaaad88c5db0_0, L_0xffffb7f1c3c0;
L_0xaaaad88d9d50 .cmp/eq 2, v0xaaaad88c6460_0, L_0xffffb7f1c408;
L_0xaaaad88d9ed0 .cmp/eq 2, v0xaaaad88c5db0_0, L_0xffffb7f1c450;
S_0xaaaad88a0860 .scope module, "preamble_correlator_u1" "preamble_correlator" 3 69, 4 1 0, S_0xaaaad88763c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 63 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaaad88aeff0 .param/l "BANKS" 0 4 3, +C4<00000000000000000000000000001001>;
P_0xaaaad88af030 .param/l "CORR_WIDTH" 1 4 14, +C4<00000000000000000000000000000111>;
P_0xaaaad88af070 .param/l "LENGTH" 0 4 2, +C4<00000000000000000000000001010000>;
P_0xaaaad88af0b0 .param/l "SCALING_BITS" 0 4 4, +C4<00000000000000000000000000000101>;
v0xaaaad88ab630_0 .net *"_s1", 26 0, L_0xaaaad88d7ee0;  1 drivers
v0xaaaad88ac810_0 .net "all_zeros", 0 0, L_0xaaaad88d7f80;  alias, 1 drivers
v0xaaaad88a6d30_0 .net "clk", 0 0, v0xaaaad88c6670_0;  alias, 1 drivers
v0xaaaad88a8980_0 .var "corr", 62 0;
v0xaaaad889eb20_0 .var "corr_dat", 62 0;
v0xaaaad889c540_0 .var "corr_vld", 0 0;
v0xaaaad88afba0 .array "correlator_coeffs", 0 8, 79 0;
v0xaaaad88afd80 .array "correlator_lengths", 0 8, 6 0;
v0xaaaad88affb0 .array "correlator_scaling", 0 8, 4 0;
v0xaaaad88b0190_0 .var/i "i", 31 0;
v0xaaaad88b0270_0 .net "in_dat", 0 0, v0xaaaad88c6820_0;  alias, 1 drivers
v0xaaaad88b0330_0 .net "in_vld", 0 0, v0xaaaad88c68f0_0;  alias, 1 drivers
v0xaaaad88b03f0_0 .var/i "j", 31 0;
v0xaaaad88b04d0_0 .var "product", 152 0;
v0xaaaad88b05b0_0 .net "rst", 0 0, L_0xffffb7f1c498;  alias, 1 drivers
v0xaaaad88b0670_0 .var "shift_register", 79 0;
v0xaaaad88afba0_0 .array/port v0xaaaad88afba0, 0;
E_0xaaaad87f61a0/0 .event edge, v0xaaaad88b0190_0, v0xaaaad88b03f0_0, v0xaaaad88b0670_0, v0xaaaad88afba0_0;
v0xaaaad88afba0_1 .array/port v0xaaaad88afba0, 1;
v0xaaaad88afba0_2 .array/port v0xaaaad88afba0, 2;
v0xaaaad88afba0_3 .array/port v0xaaaad88afba0, 3;
v0xaaaad88afba0_4 .array/port v0xaaaad88afba0, 4;
E_0xaaaad87f61a0/1 .event edge, v0xaaaad88afba0_1, v0xaaaad88afba0_2, v0xaaaad88afba0_3, v0xaaaad88afba0_4;
v0xaaaad88afba0_5 .array/port v0xaaaad88afba0, 5;
v0xaaaad88afba0_6 .array/port v0xaaaad88afba0, 6;
v0xaaaad88afba0_7 .array/port v0xaaaad88afba0, 7;
v0xaaaad88afba0_8 .array/port v0xaaaad88afba0, 8;
E_0xaaaad87f61a0/2 .event edge, v0xaaaad88afba0_5, v0xaaaad88afba0_6, v0xaaaad88afba0_7, v0xaaaad88afba0_8;
v0xaaaad88afd80_0 .array/port v0xaaaad88afd80, 0;
v0xaaaad88afd80_1 .array/port v0xaaaad88afd80, 1;
v0xaaaad88afd80_2 .array/port v0xaaaad88afd80, 2;
v0xaaaad88afd80_3 .array/port v0xaaaad88afd80, 3;
E_0xaaaad87f61a0/3 .event edge, v0xaaaad88afd80_0, v0xaaaad88afd80_1, v0xaaaad88afd80_2, v0xaaaad88afd80_3;
v0xaaaad88afd80_4 .array/port v0xaaaad88afd80, 4;
v0xaaaad88afd80_5 .array/port v0xaaaad88afd80, 5;
v0xaaaad88afd80_6 .array/port v0xaaaad88afd80, 6;
v0xaaaad88afd80_7 .array/port v0xaaaad88afd80, 7;
E_0xaaaad87f61a0/4 .event edge, v0xaaaad88afd80_4, v0xaaaad88afd80_5, v0xaaaad88afd80_6, v0xaaaad88afd80_7;
v0xaaaad88afd80_8 .array/port v0xaaaad88afd80, 8;
v0xaaaad88affb0_0 .array/port v0xaaaad88affb0, 0;
v0xaaaad88affb0_1 .array/port v0xaaaad88affb0, 1;
E_0xaaaad87f61a0/5 .event edge, v0xaaaad88afd80_8, v0xaaaad88a8980_0, v0xaaaad88affb0_0, v0xaaaad88affb0_1;
v0xaaaad88affb0_2 .array/port v0xaaaad88affb0, 2;
v0xaaaad88affb0_3 .array/port v0xaaaad88affb0, 3;
v0xaaaad88affb0_4 .array/port v0xaaaad88affb0, 4;
v0xaaaad88affb0_5 .array/port v0xaaaad88affb0, 5;
E_0xaaaad87f61a0/6 .event edge, v0xaaaad88affb0_2, v0xaaaad88affb0_3, v0xaaaad88affb0_4, v0xaaaad88affb0_5;
v0xaaaad88affb0_6 .array/port v0xaaaad88affb0, 6;
v0xaaaad88affb0_7 .array/port v0xaaaad88affb0, 7;
v0xaaaad88affb0_8 .array/port v0xaaaad88affb0, 8;
E_0xaaaad87f61a0/7 .event edge, v0xaaaad88affb0_6, v0xaaaad88affb0_7, v0xaaaad88affb0_8, v0xaaaad88b04d0_0;
E_0xaaaad87f61a0 .event/or E_0xaaaad87f61a0/0, E_0xaaaad87f61a0/1, E_0xaaaad87f61a0/2, E_0xaaaad87f61a0/3, E_0xaaaad87f61a0/4, E_0xaaaad87f61a0/5, E_0xaaaad87f61a0/6, E_0xaaaad87f61a0/7;
E_0xaaaad87f22e0 .event posedge, v0xaaaad88a6d30_0;
L_0xaaaad88d7ee0 .part v0xaaaad88b0670_0, 0, 27;
L_0xaaaad88d7f80 .reduce/nor L_0xaaaad88d7ee0;
S_0xaaaad88b0830 .scope module, "sync_fifo_u1" "sync_fifo" 3 113, 5 1 0, S_0xaaaad88763c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 15 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaaad88ad1e0 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000001111>;
P_0xaaaad88ad220 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000001>;
L_0xaaaad87ebaa0 .functor XNOR 1, v0xaaaad88c29d0_0, v0xaaaad88c3000_0, C4<0>, C4<0>;
L_0xaaaad87ec1c0 .functor AND 1, L_0xaaaad87ebaa0, L_0xaaaad88d80c0, C4<1>, C4<1>;
L_0xaaaad88ac1c0 .functor XOR 1, v0xaaaad88c29d0_0, v0xaaaad88c3000_0, C4<0>, C4<0>;
L_0xaaaad88ac230 .functor AND 1, L_0xaaaad88ac1c0, L_0xaaaad88d8340, C4<1>, C4<1>;
L_0xaaaad88d89f0 .functor XNOR 1, L_0xaaaad88d8520, v0xaaaad88c3000_0, C4<0>, C4<0>;
L_0xaaaad88d8c90 .functor AND 1, L_0xaaaad88d89f0, L_0xaaaad88d8b50, C4<1>, C4<1>;
L_0xaaaad88d8ed0 .functor AND 1, L_0xaaaad88d94d0, L_0xaaaad88d8e30, C4<1>, C4<1>;
v0xaaaad88c1740_0 .net *"_s0", 0 0, L_0xaaaad87ebaa0;  1 drivers
v0xaaaad88c1820_0 .net *"_s15", 15 0, L_0xaaaad88d86b0;  1 drivers
L_0xffffb7f1c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad88c1900_0 .net/2u *"_s17", 0 0, L_0xffffb7f1c258;  1 drivers
v0xaaaad88c19f0_0 .net *"_s19", 15 0, L_0xaaaad88d8870;  1 drivers
v0xaaaad88c1ad0_0 .net *"_s2", 0 0, L_0xaaaad88d80c0;  1 drivers
v0xaaaad88c1be0_0 .net *"_s21", 15 0, L_0xaaaad88d8950;  1 drivers
v0xaaaad88c1cc0_0 .net *"_s23", 0 0, L_0xaaaad88d89f0;  1 drivers
v0xaaaad88c1d80_0 .net *"_s25", 0 0, L_0xaaaad88d8b50;  1 drivers
v0xaaaad88c1e40_0 .net *"_s30", 0 0, L_0xaaaad88d8e30;  1 drivers
v0xaaaad88c1f00_0 .net *"_s6", 0 0, L_0xaaaad88ac1c0;  1 drivers
v0xaaaad88c1fc0_0 .net *"_s8", 0 0, L_0xaaaad88d8340;  1 drivers
v0xaaaad88c2080_0 .net "clk", 0 0, v0xaaaad88c6670_0;  alias, 1 drivers
v0xaaaad88c2120_0 .net "empty", 0 0, L_0xaaaad87ec1c0;  alias, 1 drivers
v0xaaaad88c21e0_0 .net "full", 0 0, L_0xaaaad88ac230;  alias, 1 drivers
v0xaaaad88c22a0_0 .net "jump", 0 0, L_0xaaaad88d9700;  alias, 1 drivers
v0xaaaad88c2360_0 .net "jump_error", 0 0, L_0xaaaad88d8c90;  alias, 1 drivers
v0xaaaad88c2420_0 .net "jump_ptr", 14 0, L_0xaaaad88d85c0;  1 drivers
v0xaaaad88c2610_0 .net "jump_value", 14 0, v0xaaaad88c5e90_0;  1 drivers
v0xaaaad88c26f0_0 .net "jump_wrap", 0 0, L_0xaaaad88d8520;  1 drivers
v0xaaaad88c27b0_0 .net "rd_data", 0 0, v0xaaaad88c1310_0;  alias, 1 drivers
v0xaaaad88c2870_0 .net "rd_en", 0 0, L_0xaaaad88d9810;  alias, 1 drivers
v0xaaaad88c2910_0 .var "rd_ptr", 14 0;
v0xaaaad88c29d0_0 .var "rd_wrap", 0 0;
v0xaaaad88c2a70_0 .net "rst", 0 0, L_0xaaaad88d9fc0;  alias, 1 drivers
v0xaaaad88c2b30_0 .net "wr_data", 0 0, v0xaaaad88c6820_0;  alias, 1 drivers
v0xaaaad88c2c40_0 .net "wr_en", 0 0, L_0xaaaad88d94d0;  alias, 1 drivers
v0xaaaad88c2d00_0 .var "wr_en_reg", 0 0;
v0xaaaad88c2dc0_0 .var "wr_ptr", 14 0;
v0xaaaad88c2e80_0 .var "wr_ptr_reg", 14 0;
v0xaaaad88c2f40_0 .var "wr_wrap", 0 0;
v0xaaaad88c3000_0 .var "wr_wrap_reg", 0 0;
L_0xaaaad88d80c0 .cmp/eq 15, v0xaaaad88c2910_0, v0xaaaad88c2e80_0;
L_0xaaaad88d8340 .cmp/eq 15, v0xaaaad88c2910_0, v0xaaaad88c2e80_0;
L_0xaaaad88d8520 .part L_0xaaaad88d8950, 15, 1;
L_0xaaaad88d85c0 .part L_0xaaaad88d8950, 0, 15;
L_0xaaaad88d86b0 .concat [ 15 1 0 0], v0xaaaad88c2910_0, v0xaaaad88c29d0_0;
L_0xaaaad88d8870 .concat [ 15 1 0 0], v0xaaaad88c5e90_0, L_0xffffb7f1c258;
L_0xaaaad88d8950 .arith/sum 16, L_0xaaaad88d86b0, L_0xaaaad88d8870;
L_0xaaaad88d8b50 .cmp/ge 15, L_0xaaaad88d85c0, v0xaaaad88c2e80_0;
L_0xaaaad88d8e30 .reduce/nor L_0xaaaad88ac230;
S_0xaaaad88b0af0 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 5 57, 6 1 0, S_0xaaaad88b0830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 15 "rd_addr"
    .port_info 2 /INPUT 15 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaaad88b0cc0 .param/l "ADDR_WIDTH" 0 6 2, +C4<00000000000000000000000000001111>;
P_0xaaaad88b0d00 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000000001>;
P_0xaaaad88b0d40 .param/l "RAM_DEPTH" 1 6 12, +C4<00000000000000001000000000000000>;
v0xaaaad88b0fb0_0 .net "clk", 0 0, v0xaaaad88c6670_0;  alias, 1 drivers
v0xaaaad88b10a0 .array "ram", 0 32767, 0 0;
v0xaaaad88c1220_0 .net "rd_addr", 14 0, v0xaaaad88c2910_0;  1 drivers
v0xaaaad88c1310_0 .var "rd_data", 0 0;
v0xaaaad88c13f0_0 .net "wr_addr", 14 0, v0xaaaad88c2dc0_0;  1 drivers
v0xaaaad88c1520_0 .net "wr_data", 0 0, v0xaaaad88c6820_0;  alias, 1 drivers
v0xaaaad88c15e0_0 .net "wr_en", 0 0, L_0xaaaad88d8ed0;  1 drivers
    .scope S_0xaaaad88a0860;
T_0 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0xaaaad88b0670_0, 0, 80;
    %end;
    .thread T_0, $init;
    .scope S_0xaaaad88a0860;
T_1 ;
    %vpi_call/w 4 28 "$readmemb", "../source/detect_preamble/correlator_coeffs.txt", v0xaaaad88afba0 {0 0 0};
    %vpi_call/w 4 29 "$readmemb", "../source/detect_preamble/correlator_lengths.txt", v0xaaaad88afd80 {0 0 0};
    %vpi_call/w 4 30 "$readmemb", "../source/detect_preamble/correlator_scaling.txt", v0xaaaad88affb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xaaaad88a0860;
T_2 ;
    %wait E_0xaaaad87f22e0;
    %load/vec4 v0xaaaad88b05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0xaaaad88b0670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad889c540_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaad88b0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaad88b0670_0;
    %parti/s 79, 0, 2;
    %load/vec4 v0xaaaad88b0270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaad88b0670_0, 0;
T_2.2 ;
    %load/vec4 v0xaaaad88b0330_0;
    %assign/vec4 v0xaaaad889c540_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaad88a0860;
T_3 ;
    %wait E_0xaaaad87f61a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad88b0190_0, 0, 32;
T_3.0 ;
    %load/vec4 v0xaaaad88b0190_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad88a8980_0, 4, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad88b03f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0xaaaad88b03f0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0xaaaad88b0670_0;
    %load/vec4 v0xaaaad88b03f0_0;
    %part/s 1;
    %ix/getv/s 4, v0xaaaad88b0190_0;
    %load/vec4a v0xaaaad88afba0, 4;
    %load/vec4 v0xaaaad88b03f0_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad88b03f0_0;
    %ix/getv/s 4, v0xaaaad88b0190_0;
    %load/vec4a v0xaaaad88afd80, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0xaaaad88a8980_0;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 7, 0, 32;
    %part/s 7;
    %addi 1, 0, 7;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad88a8980_0, 4, 7;
T_3.4 ;
    %load/vec4 v0xaaaad88b03f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaad88b03f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0xaaaad88a8980_0;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 7, 0, 32;
    %part/s 7;
    %pad/u 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v0xaaaad88b0190_0;
    %load/vec4a v0xaaaad88affb0, 4;
    %pad/u 17;
    %mul;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 17, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad88b04d0_0, 4, 17;
    %load/vec4 v0xaaaad88b04d0_0;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 17, 0, 32;
    %part/s 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %load/vec4 v0xaaaad88b0190_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad889eb20_0, 4, 7;
    %load/vec4 v0xaaaad88b0190_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaad88b0190_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaad88b0af0;
T_4 ;
    %wait E_0xaaaad87f22e0;
    %load/vec4 v0xaaaad88c1220_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0xaaaad88b10a0, 4;
    %assign/vec4 v0xaaaad88c1310_0, 0;
    %load/vec4 v0xaaaad88c15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xaaaad88c1520_0;
    %load/vec4 v0xaaaad88c13f0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad88b10a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaad88b0830;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c29d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c2f40_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c2910_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c2dc0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c3000_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c2e80_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c2d00_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xaaaad88b0830;
T_6 ;
    %wait E_0xaaaad87f22e0;
    %load/vec4 v0xaaaad88c2a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2910_0, 0;
    %assign/vec4 v0xaaaad88c29d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2dc0_0, 0;
    %assign/vec4 v0xaaaad88c2f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2e80_0, 0;
    %assign/vec4 v0xaaaad88c3000_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaad88c22a0_0;
    %load/vec4 v0xaaaad88c2360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaad88c26f0_0;
    %load/vec4 v0xaaaad88c2420_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2910_0, 0;
    %assign/vec4 v0xaaaad88c29d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaaaad88c29d0_0;
    %load/vec4 v0xaaaad88c2910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaad88c2870_0;
    %load/vec4 v0xaaaad88c2120_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2910_0, 0;
    %assign/vec4 v0xaaaad88c29d0_0, 0;
T_6.3 ;
    %load/vec4 v0xaaaad88c2f40_0;
    %load/vec4 v0xaaaad88c2dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaad88c2c40_0;
    %load/vec4 v0xaaaad88c21e0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2dc0_0, 0;
    %assign/vec4 v0xaaaad88c2f40_0, 0;
    %load/vec4 v0xaaaad88c2f40_0;
    %load/vec4 v0xaaaad88c2dc0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaad88c2e80_0, 0;
    %assign/vec4 v0xaaaad88c3000_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaad88763c0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad88c6460_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c5230_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c5e90_0, 0, 15;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaad88c5bf0_0, 0, 7;
    %end;
    .thread T_7, $init;
    .scope S_0xaaaad88763c0;
T_8 ;
    %wait E_0xaaaad8802750;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad88c52d0_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaad88c53b0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad88c5940_0, 0, 32;
T_8.0 ;
    %load/vec4 v0xaaaad88c5940_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0xaaaad88c53b0_0;
    %load/vec4 v0xaaaad88c5070_0;
    %load/vec4 v0xaaaad88c5940_0;
    %muli 7, 0, 32;
    %part/s 7;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaaad88c5940_0;
    %pad/s 4;
    %store/vec4 v0xaaaad88c52d0_0, 0, 4;
    %load/vec4 v0xaaaad88c5070_0;
    %load/vec4 v0xaaaad88c5940_0;
    %muli 7, 0, 32;
    %part/s 7;
    %store/vec4 v0xaaaad88c53b0_0, 0, 7;
T_8.2 ;
    %load/vec4 v0xaaaad88c5940_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaad88c5940_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaad88763c0;
T_9 ;
    %wait E_0xaaaad87f22e0;
    %load/vec4 v0xaaaad88c6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaad88c5bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad88c5b50_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaad88c5e90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaad88c6460_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad88c5db0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaaad88c5a80_0;
    %and;
    %load/vec4 v0xaaaad88c5bf0_0;
    %load/vec4 v0xaaaad88c53b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaad88c53b0_0;
    %assign/vec4 v0xaaaad88c5bf0_0, 0;
    %load/vec4 v0xaaaad88c52d0_0;
    %assign/vec4 v0xaaaad88c5b50_0, 0;
    %load/vec4 v0xaaaad88c5230_0;
    %assign/vec4 v0xaaaad88c5e90_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xaaaad88c6460_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaad88c5bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad88c5b50_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaad88c5e90_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaad88763c0;
T_10 ;
    %wait E_0xaaaad87eec20;
    %load/vec4 v0xaaaad88c6460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0xaaaad88c4dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v0xaaaad88c5db0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c5cd0_0, 0, 15;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0xaaaad88c4f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0xaaaad88c5db0_0, 0, 2;
    %load/vec4 v0xaaaad88c5230_0;
    %load/vec4 v0xaaaad88c62c0_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaaaad88c5cd0_0, 0, 15;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaad88c4e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0xaaaad88c5db0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaad88c5cd0_0, 0, 15;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaad88763c0;
T_11 ;
    %wait E_0xaaaad87f22e0;
    %load/vec4 v0xaaaad88c6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad88c6460_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaad88c5230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad88c6020_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaad88c5db0_0;
    %assign/vec4 v0xaaaad88c6460_0, 0;
    %load/vec4 v0xaaaad88c5cd0_0;
    %assign/vec4 v0xaaaad88c5230_0, 0;
    %load/vec4 v0xaaaad88c60c0_0;
    %assign/vec4 v0xaaaad88c6020_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaad88a1700;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c6820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c68f0_0, 0, 1;
    %pushi/vec4 4291018814, 0, 60;
    %concati/vec4 255, 0, 20;
    %store/vec4 v0xaaaad88c6c10_0, 0, 80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad88c6fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad88c6ee0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad88c70a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad88c6990_0, 0, 2;
    %end;
    .thread T_12, $init;
    .scope S_0xaaaad88a1700;
T_13 ;
    %wait E_0xaaaad87f22e0;
    %vpi_func 2 60 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_func 2 62 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xaaaad88c6820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad88c68f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %vpi_func 2 65 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaaaad88c6e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad88c68f0_0, 0;
    %load/vec4 v0xaaaad88c6990_0;
    %assign/vec4 v0xaaaad88c70a0_0, 0;
    %load/vec4 v0xaaaad88c6990_0;
    %load/vec4 v0xaaaad88c70a0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0xaaaad88c6fc0_0;
    %addi 1, 0, 32;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %assign/vec4 v0xaaaad88c6fc0_0, 0;
    %load/vec4 v0xaaaad88c70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0xaaaad88c6e20_0;
    %assign/vec4 v0xaaaad88c6820_0, 0;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0xaaaad88c6c10_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaad88c6fc0_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xaaaad88c6820_0, 0;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0xaaaad88c6e20_0;
    %assign/vec4 v0xaaaad88c6820_0, 0;
    %load/vec4 v0xaaaad88c6e20_0;
    %store/qb/v v0xaaaad88c6d80_0, 1;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad88c6820_0, 0;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaad88a1700;
T_14 ;
    %wait E_0xaaaad87f22e0;
    %load/vec4 v0xaaaad88c70a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad88c6ee0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaad88c6ad0_0;
    %load/vec4 v0xaaaad88c6ee0_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 90 "$size" 32, v0xaaaad88c6d80_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaad88c6ee0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xaaaad88c6ee0_0, 0;
    %load/vec4 v0xaaaad88c6a30_0;
    %qpop/f/v v0xaaaad88c6d80_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %vpi_func 2 93 "$size" 32, v0xaaaad88c6d80_0 {0 0 0};
    %vpi_call/w 2 93 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaaad88c6a30_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_func 2 95 "$size" 32, v0xaaaad88c6d80_0 {0 0 0};
    %vpi_call/w 2 95 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaaad88c6a30_0, S<0,vec4,u32>, $time {1 0 0};
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaad88a1700;
T_15 ;
    %wait E_0xaaaad87efa20;
    %load/vec4 v0xaaaad88c70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0xaaaad88c6fc0_0;
    %cmpi/e 199, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.6, 8;
T_15.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.6, 8;
 ; End of false expr.
    %blend;
T_15.6;
    %store/vec4 v0xaaaad88c6990_0, 0, 2;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0xaaaad88c6fc0_0;
    %cmpi/e 79, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0xaaaad88c6990_0, 0, 2;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0xaaaad88c6fc0_0;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.10, 8;
T_15.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_15.10, 8;
 ; End of false expr.
    %blend;
T_15.10;
    %store/vec4 v0xaaaad88c6990_0, 0, 2;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0xaaaad88c6fc0_0;
    %pad/s 33;
    %cmpi/e 40, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v0xaaaad88c6990_0, 0, 2;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaad88a1700;
T_16 ;
    %vpi_call/w 2 110 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 111 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad88c6670_0, 0, 1;
    %pushi/vec4 90000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0xaaaad88c6670_0;
    %inv;
    %store/vec4 v0xaaaad88c6670_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 114 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../tests/preamble_detector_tb.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
