Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 30 14:35:50 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (11)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.645     -140.474                     20                 1508        0.080        0.000                      0                 1508        3.750        0.000                       0                   807  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.645     -140.474                     20                 1361        0.080        0.000                      0                 1361        3.750        0.000                       0                   807  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.528        0.000                      0                  147        1.021        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack       -8.645ns,  Total Violation     -140.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.645ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.683ns  (logic 8.292ns (44.383%)  route 10.391ns (55.617%))
  Logic Levels:           27  (CARRY4=17 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.464    21.222    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.373    21.595 r  U_ULTRASONIC/distance_cm[15]_i_12/O
                         net (fo=1, routed)           0.648    22.243    U_ULTRASONIC/distance_cm[15]_i_12_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    22.367 r  U_ULTRASONIC/distance_cm[15]_i_8/O
                         net (fo=1, routed)           0.693    23.061    U_ULTRASONIC/distance_cm[15]_i_8_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.124    23.185 r  U_ULTRASONIC/distance_cm[15]_i_4/O
                         net (fo=5, routed)           0.452    23.636    U_ULTRASONIC/distance_cm[15]_i_4_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124    23.760 r  U_ULTRASONIC/distance_cm[6]_i_1/O
                         net (fo=1, routed)           0.000    23.760    U_ULTRASONIC/distance_cm0_out[6]
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.031    15.115    U_ULTRASONIC/distance_cm_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                 -8.645    

Slack (VIOLATED) :        -8.533ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.572ns  (logic 8.292ns (44.648%)  route 10.280ns (55.352%))
  Logic Levels:           27  (CARRY4=17 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.464    21.222    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.373    21.595 r  U_ULTRASONIC/distance_cm[15]_i_12/O
                         net (fo=1, routed)           0.648    22.243    U_ULTRASONIC/distance_cm[15]_i_12_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    22.367 r  U_ULTRASONIC/distance_cm[15]_i_8/O
                         net (fo=1, routed)           0.693    23.061    U_ULTRASONIC/distance_cm[15]_i_8_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.124    23.185 r  U_ULTRASONIC/distance_cm[15]_i_4/O
                         net (fo=5, routed)           0.341    23.525    U_ULTRASONIC/distance_cm[15]_i_4_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124    23.649 r  U_ULTRASONIC/distance_cm[12]_i_1/O
                         net (fo=1, routed)           0.000    23.649    U_ULTRASONIC/distance_cm0_out[12]
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[12]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.032    15.116    U_ULTRASONIC/distance_cm_reg[12]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -23.649    
  -------------------------------------------------------------------
                         slack                                 -8.533    

Slack (VIOLATED) :        -8.529ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.567ns  (logic 8.292ns (44.660%)  route 10.275ns (55.340%))
  Logic Levels:           27  (CARRY4=17 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.464    21.222    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.373    21.595 f  U_ULTRASONIC/distance_cm[15]_i_12/O
                         net (fo=1, routed)           0.648    22.243    U_ULTRASONIC/distance_cm[15]_i_12_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    22.367 f  U_ULTRASONIC/distance_cm[15]_i_8/O
                         net (fo=1, routed)           0.693    23.061    U_ULTRASONIC/distance_cm[15]_i_8_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.124    23.185 f  U_ULTRASONIC/distance_cm[15]_i_4/O
                         net (fo=5, routed)           0.336    23.520    U_ULTRASONIC/distance_cm[15]_i_4_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.124    23.644 r  U_ULTRASONIC/distance_cm[0]_i_1/O
                         net (fo=1, routed)           0.000    23.644    U_ULTRASONIC/distance_cm0_out[0]
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.031    15.115    U_ULTRASONIC/distance_cm_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                 -8.529    

Slack (VIOLATED) :        -8.520ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 8.292ns (44.683%)  route 10.266ns (55.317%))
  Logic Levels:           27  (CARRY4=17 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.464    21.222    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.373    21.595 r  U_ULTRASONIC/distance_cm[15]_i_12/O
                         net (fo=1, routed)           0.648    22.243    U_ULTRASONIC/distance_cm[15]_i_12_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    22.367 r  U_ULTRASONIC/distance_cm[15]_i_8/O
                         net (fo=1, routed)           0.693    23.061    U_ULTRASONIC/distance_cm[15]_i_8_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.124    23.185 r  U_ULTRASONIC/distance_cm[15]_i_4/O
                         net (fo=5, routed)           0.326    23.511    U_ULTRASONIC/distance_cm[15]_i_4_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.124    23.635 r  U_ULTRASONIC/distance_cm[15]_i_1/O
                         net (fo=1, routed)           0.000    23.635    U_ULTRASONIC/distance_cm0_out[15]
    SLICE_X3Y40          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.517    14.858    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[15]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.032    15.115    U_ULTRASONIC/distance_cm_reg[15]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -23.635    
  -------------------------------------------------------------------
                         slack                                 -8.520    

Slack (VIOLATED) :        -8.506ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.541ns  (logic 8.292ns (44.722%)  route 10.249ns (55.279%))
  Logic Levels:           27  (CARRY4=17 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.464    21.222    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.373    21.595 r  U_ULTRASONIC/distance_cm[15]_i_12/O
                         net (fo=1, routed)           0.648    22.243    U_ULTRASONIC/distance_cm[15]_i_12_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    22.367 r  U_ULTRASONIC/distance_cm[15]_i_8/O
                         net (fo=1, routed)           0.693    23.061    U_ULTRASONIC/distance_cm[15]_i_8_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.124    23.185 r  U_ULTRASONIC/distance_cm[15]_i_4/O
                         net (fo=5, routed)           0.310    23.495    U_ULTRASONIC/distance_cm[15]_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.124    23.619 r  U_ULTRASONIC/distance_cm[9]_i_1/O
                         net (fo=1, routed)           0.000    23.619    U_ULTRASONIC/distance_cm0_out[9]
    SLICE_X3Y41          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.029    15.113    U_ULTRASONIC/distance_cm_reg[9]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -23.619    
  -------------------------------------------------------------------
                         slack                                 -8.506    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.663ns  (logic 7.920ns (47.530%)  route 8.743ns (52.470%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.610    21.368    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.373    21.740 r  U_ULTRASONIC/distance_cm[16]_i_1/O
                         net (fo=1, routed)           0.000    21.740    U_ULTRASONIC/distance_cm0_out[16]
    SLICE_X7Y41          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.516    14.857    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[16]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)        0.029    15.111    U_ULTRASONIC/distance_cm_reg[16]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -21.741    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.625ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.660ns  (logic 7.920ns (47.538%)  route 8.740ns (52.462%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.607    21.365    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.373    21.737 r  U_ULTRASONIC/distance_cm[18]_i_1/O
                         net (fo=1, routed)           0.000    21.737    U_ULTRASONIC/distance_cm0_out[18]
    SLICE_X7Y41          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.516    14.857    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[18]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)        0.031    15.113    U_ULTRASONIC/distance_cm_reg[18]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 -6.625    

Slack (VIOLATED) :        -6.620ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.654ns  (logic 7.920ns (47.556%)  route 8.734ns (52.444%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.601    21.358    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X7Y43          LUT6 (Prop_lut6_I4_O)        0.373    21.731 r  U_ULTRASONIC/distance_cm[17]_i_1/O
                         net (fo=1, routed)           0.000    21.731    U_ULTRASONIC/distance_cm0_out[17]
    SLICE_X7Y43          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.517    14.858    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[17]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.029    15.112    U_ULTRASONIC/distance_cm_reg[17]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -21.731    
  -------------------------------------------------------------------
                         slack                                 -6.620    

Slack (VIOLATED) :        -6.610ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.647ns  (logic 7.920ns (47.577%)  route 8.727ns (52.423%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.593    21.351    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.373    21.724 r  U_ULTRASONIC/distance_cm[8]_i_1/O
                         net (fo=1, routed)           0.000    21.724    U_ULTRASONIC/distance_cm0_out[8]
    SLICE_X7Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.516    14.857    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.032    15.114    U_ULTRASONIC/distance_cm_reg[8]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                 -6.610    

Slack (VIOLATED) :        -6.606ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.642ns  (logic 7.920ns (47.591%)  route 8.722ns (52.409%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.556     5.077    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_ULTRASONIC/echo_counter_reg[2]/Q
                         net (fo=5, routed)           0.606     6.139    U_ULTRASONIC/echo_counter[2]
    SLICE_X14Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.659 r  U_ULTRASONIC/distance_cm_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.659    U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  U_ULTRASONIC/distance_cm_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.776    U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.015 f  U_ULTRASONIC/distance_cm_reg[8]_i_45/O[2]
                         net (fo=30, routed)          0.861     7.876    U_ULTRASONIC/distance_cm2[10]
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.301     8.177 r  U_ULTRASONIC/distance_cm[0]_i_93/O
                         net (fo=2, routed)           0.833     9.010    U_ULTRASONIC/distance_cm[0]_i_93_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.530 r  U_ULTRASONIC/distance_cm_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     9.530    U_ULTRASONIC/distance_cm_reg[0]_i_122_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  U_ULTRASONIC/distance_cm_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.647    U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  U_ULTRASONIC/distance_cm_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.764    U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  U_ULTRASONIC/distance_cm_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.881    U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  U_ULTRASONIC/distance_cm_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.998    U_ULTRASONIC/distance_cm_reg[4]_i_12_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.321 r  U_ULTRASONIC/distance_cm_reg[8]_i_12/O[1]
                         net (fo=4, routed)           0.942    11.263    U_ULTRASONIC_n_123
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.306    11.569 r  distance_cm[8]_i_16/O
                         net (fo=2, routed)           0.439    12.008    distance_cm[8]_i_16_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.132 r  distance_cm[8]_i_6/O
                         net (fo=1, routed)           0.709    12.841    U_ULTRASONIC/distance_cm_reg[8]_0[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.391 r  U_ULTRASONIC/distance_cm_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.391    U_ULTRASONIC/distance_cm_reg[8]_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.706 r  U_ULTRASONIC/distance_cm_reg[12]_i_2/O[3]
                         net (fo=21, routed)          1.016    14.722    U_ULTRASONIC_n_65
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.307    15.029 r  distance_cm[19]_i_170/O
                         net (fo=1, routed)           0.566    15.595    distance_cm[19]_i_170_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.121 r  distance_cm_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.121    distance_cm_reg[19]_i_130_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.455 r  distance_cm_reg[19]_i_78/O[1]
                         net (fo=4, routed)           0.935    17.390    distance_cm_reg[19]_i_78_n_6
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.303    17.693 r  distance_cm[19]_i_68/O
                         net (fo=2, routed)           0.638    18.332    distance_cm[19]_i_68_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.730 r  distance_cm_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.730    distance_cm_reg[19]_i_36_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.043 r  distance_cm_reg[19]_i_13/O[3]
                         net (fo=3, routed)           0.588    19.630    distance_cm_reg[19]_i_13_n_4
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.306    19.936 r  distance_cm[19]_i_58/O
                         net (fo=1, routed)           0.000    19.936    U_ULTRASONIC/distance_cm_reg[19]_i_7_0[1]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.486 r  U_ULTRASONIC/distance_cm_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.486    U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.757 r  U_ULTRASONIC/distance_cm_reg[19]_i_7/CO[0]
                         net (fo=27, routed)          0.588    21.346    U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.373    21.719 r  U_ULTRASONIC/distance_cm[7]_i_1/O
                         net (fo=1, routed)           0.000    21.719    U_ULTRASONIC/distance_cm0_out[7]
    SLICE_X7Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.516    14.857    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.031    15.113    U_ULTRASONIC/distance_cm_reg[7]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                 -6.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_ULTRASONIC/distance_cm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/last_valid_distance_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.233%)  route 0.283ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  U_ULTRASONIC/distance_cm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_ULTRASONIC/distance_cm_reg[6]/Q
                         net (fo=5, routed)           0.283     1.901    U_ULTRASONIC/distance_cm_reg_n_0_[6]
    SLICE_X4Y50          FDCE                                         r  U_ULTRASONIC/last_valid_distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.863     1.990    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  U_ULTRASONIC/last_valid_distance_reg[6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.075     1.821    U_ULTRASONIC/last_valid_distance_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.566     1.449    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.295     1.885    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD1
    SLICE_X10Y44         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.836     1.963    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y44         RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.794    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart_init_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_init_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  uart_init_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart_init_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.737    uart_init_counter_reg[11]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  uart_init_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    uart_init_counter_reg[8]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  uart_init_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    uart_init_counter_reg[12]_i_1_n_7
    SLICE_X3Y50          FDCE                                         r  uart_init_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  uart_init_counter_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.853    uart_init_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y51    U_Btn_DB_CLEAR/btn_edge_pulse_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y46    U_Btn_DB_CLEAR/debounce_cnt_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y57   U_CLOCK/clk_counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y57   U_CLOCK/clk_counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y58   U_CLOCK/clk_counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y58   U_CLOCK/clk_counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y58   U_CLOCK/clk_counter_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y58   U_CLOCK/clk_counter_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y59   U_CLOCK/clk_counter_reg[16]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y44   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y44   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y45    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y44   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y44   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.642ns (13.040%)  route 4.281ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.525    10.071    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X4Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[0]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.642ns (13.040%)  route 4.281ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.525    10.071    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X4Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.642ns (13.040%)  route 4.281ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.525    10.071    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X4Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[2]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.642ns (13.040%)  route 4.281ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.525    10.071    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X4Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[4]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.642ns (13.040%)  route 4.281ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.525    10.071    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X4Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[5]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.642ns (13.040%)  route 4.281ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.525    10.071    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X4Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X4Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/run_toggle_pending_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.642ns (13.051%)  route 4.277ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.520    10.067    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X5Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/run_toggle_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/run_toggle_pending_reg/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/run_toggle_pending_reg
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_edge_detect_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.642ns (13.051%)  route 4.277ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.520    10.067    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X5Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/rx_edge_detect_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_edge_detect_reg/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/rx_edge_detect_reg
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.642ns (13.051%)  route 4.277ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.520    10.067    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X5Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[7]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.642ns (13.051%)  route 4.277ns (86.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  uart_ready_reg/Q
                         net (fo=24, routed)          1.757     7.423    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.547 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.520    10.067    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X5Y47          FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.518    14.859    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    U_UART_FIFO_TOP/U_UART_CU/timeout_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X12Y48         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X12Y48         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X12Y48         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X12Y48         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/AR[0]
    SLICE_X13Y48         FDCE                                         f  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/AR[0]
    SLICE_X13Y48         FDCE                                         f  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/AR[0]
    SLICE_X13Y48         FDCE                                         f  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[2]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.209ns (17.460%)  route 0.988ns (82.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.210     2.674    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/AR[0]
    SLICE_X13Y48         FDCE                                         f  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.628    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/rptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.209ns (16.615%)  route 1.049ns (83.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.271     2.735    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/AR[0]
    SLICE_X12Y49         FDCE                                         f  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.209ns (16.615%)  route 1.049ns (83.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.778     2.419    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.464 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.271     2.735    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/AR[0]
    SLICE_X12Y49         FDCE                                         f  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.837     1.964    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.082    





