// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xmm2s.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XMm2s_CfgInitialize(XMm2s *InstancePtr, XMm2s_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cpucontrol_BaseAddress = ConfigPtr->Cpucontrol_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XMm2s_Start(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL) & 0x80;
    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XMm2s_IsDone(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XMm2s_IsIdle(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XMm2s_IsReady(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XMm2s_EnableAutoRestart(XMm2s *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL, 0x80);
}

void XMm2s_DisableAutoRestart(XMm2s *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_AP_CTRL, 0);
}

void XMm2s_Set_num_of_burst(XMm2s *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_NUM_OF_BURST_DATA, Data);
}

u32 XMm2s_Get_num_of_burst(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_NUM_OF_BURST_DATA);
    return Data;
}

void XMm2s_Set_burst_size(XMm2s *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_BURST_SIZE_DATA, Data);
}

u32 XMm2s_Get_burst_size(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_BURST_SIZE_DATA);
    return Data;
}

void XMm2s_Set_offset(XMm2s *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_OFFSET_DATA, Data);
}

u32 XMm2s_Get_offset(XMm2s *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_OFFSET_DATA);
    return Data;
}

void XMm2s_InterruptGlobalEnable(XMm2s *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_GIE, 1);
}

void XMm2s_InterruptGlobalDisable(XMm2s *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_GIE, 0);
}

void XMm2s_InterruptEnable(XMm2s *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_IER);
    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_IER, Register | Mask);
}

void XMm2s_InterruptDisable(XMm2s *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_IER);
    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_IER, Register & (~Mask));
}

void XMm2s_InterruptClear(XMm2s *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMm2s_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_ISR, Mask);
}

u32 XMm2s_InterruptGetEnabled(XMm2s *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_IER);
}

u32 XMm2s_InterruptGetStatus(XMm2s *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMm2s_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XMM2S_CPUCONTROL_ADDR_ISR);
}

