# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP3.srcs/sources_1/imports/new/add4.vhd" \
"../../../../TP3.srcs/sources_1/new/x7seg.vhd" \
"../../../../TP3.srcs/sources_1/new/calc.vhd" \
"../../../../TP3.srcs/sources_1/new/comp.vhd" \
"../../../../TP3.srcs/sources_1/new/count1.vhd" \
"../../../../TP3.srcs/sources_1/new/parity.vhd" \

# Do not sort compile order
nosort
