// Seed: 500642555
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  assign id_1 = 1;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(id_4);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge 1) begin
    if (1 * 1 - 1) begin
      id_2 <= 1;
      id_4 <= 1;
    end else deassign id_3;
  end
  wire id_5;
  module_0(
      id_1, id_3, id_5
  );
  initial begin
    assert (1);
  end
  wire id_6;
endmodule
