Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Mon Jun 13 00:17:18 2022
| Host             : ZQW-PC running 64-bit major release  (build 9200)
| Command          : report_power -file test_pattern_gen_power_routed.rpt -pb test_pattern_gen_power_summary_routed.pb -rpx test_pattern_gen_power_routed.rpx
| Design           : test_pattern_gen
| Device           : xc7s6csga225-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.322        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.303        |
| Device Static (W)        | 0.019        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        9 |       --- |             --- |
| Slice Logic             |    <0.001 |     1596 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      381 |      3750 |           10.16 |
|   Register              |    <0.001 |      890 |      7500 |           11.87 |
|   CARRY4                |    <0.001 |        3 |      2000 |            0.15 |
|   Others                |     0.000 |      182 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       12 |      2400 |            0.50 |
| Signals                 |    <0.001 |     1126 |       --- |             --- |
| Block RAM               |    <0.001 |        2 |         5 |           40.00 |
| MMCM                    |     0.108 |        1 |         2 |           50.00 |
| I/O                     |     0.189 |       13 |       100 |           13.00 |
| Static Power            |     0.019 |          |           |                 |
| Total                   |     0.322 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.007 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.067 |       0.060 |      0.007 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.076 |       0.075 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------------------+-----------------+
| Clock              | Domain                                          | Constraint (ns) |
+--------------------+-------------------------------------------------+-----------------+
| clk_out3_clk_wiz_0 | clk_gen_inst/clock_inst/inst/clk_out3_clk_wiz_0 |            40.4 |
| clk_out4_clk_wiz_0 | clk_gen_inst/clock_inst/inst/clk_out4_clk_wiz_0 |            26.9 |
| fb_unbuf           | clk_gen_inst/clock_inst/inst/clkfb_out          |            26.9 |
| inclk              | inclk                                           |            26.9 |
| inclk              | inclk_bufg                                      |            26.9 |
| oserdes_h_unbuf    | clk_gen_inst/clock_inst/inst/clk_out2           |             6.7 |
| oserdes_l_unbuf    | clk_gen_inst/clock_inst/inst/clk_out1           |            20.2 |
+--------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| test_pattern_gen |     0.303 |
|   clk_gen_inst   |     0.108 |
|     clock_inst   |     0.108 |
|       inst       |     0.108 |
+------------------+-----------+


