---
layout: post
title: Matrix Multiplication Performance Optimization@UC San Diego
image: /img/para.jpg
---
Optimized the performance of matrix multiplication from 0.9 GFlops to 3.6 GFlops for single core execution by implementing hierarchical blocking, SSE, loop unrolling. Realized matrix multiplication with CUDA and improved the performance from 92 Gflops to 426 Gflops.
