<stg><name>deconvolution</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="20">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="2">
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="3">
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="4">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:0  %ifeat_addr = getelementptr [2048 x i32]* %ifeat, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="ifeat_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1152 x i32]* %kernel) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %ifeat) nounwind, !map !15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader6.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([5184 x i32]* %ofeat) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @deconvolution_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:5  br label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3.preheader:0  %oc = phi i32 [ 0, %.preheader6.preheader ], [ %oc_1, %.preheader3.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp = shl i32 %oc, 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_1 = shl i32 %oc, 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:3  %tmp_3 = sub i32 %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:4  %tmp_5 = shl i32 %oc, 4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:5  %tmp_7 = shl i32 %oc, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:6  %tmp_8 = add i32 %tmp_7, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:7  %oc_1 = add i32 1, %oc

]]></Node>
<StgValue><ssdm name="oc_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:8  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader3:0  %p_or = phi i2 [ 0, %.preheader3.preheader ], [ %kr, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="p_or"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
.preheader3:1  %p_or_cast2 = zext i2 %p_or to i32

]]></Node>
<StgValue><ssdm name="p_or_cast2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader3:2  %tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %tmp_3, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader3:3  %tmp_12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_9, i2 %p_or)

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader3:4  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_3, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
.preheader3:5  %p_shl6_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 %tmp_10, i2 %p_or, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3:6  %tmp_s = sub i12 %p_shl6_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3:7  %tmp_11 = add i32 %tmp_8, %p_or_cast2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32">
<![CDATA[
.preheader3:8  %tmp_12 = trunc i32 %tmp_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader3:9  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_12, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="32">
<![CDATA[
.preheader3:10  %tmp_13 = trunc i32 %tmp_11 to i13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.preheader3:11  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_13, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader3:12  %tmp_14 = add i14 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3:13  %tmp_2 = icmp eq i2 %p_or, -1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3:15  %kr = add i2 1, %p_or

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:16  br i1 %tmp_2, label %.preheader3.preheader.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.loopexit:0  br label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %p_oc = phi i2 [ %kc, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_oc"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="2">
<![CDATA[
.preheader:1  %p_oc_cast1_cast7 = zext i2 %p_oc to i14

]]></Node>
<StgValue><ssdm name="p_oc_cast1_cast7"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="2">
<![CDATA[
.preheader:2  %p_oc_cast1_cast = zext i2 %p_oc to i12

]]></Node>
<StgValue><ssdm name="p_oc_cast1_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:3  %tmp_15 = add i12 %tmp_s, %p_oc_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="12">
<![CDATA[
.preheader:4  %tmp_19_cast = zext i12 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %kernel_addr = getelementptr [1152 x i32]* %kernel, i32 0, i32 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %tmp_16 = add i14 %tmp_14, %p_oc_cast1_cast7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="14">
<![CDATA[
.preheader:7  %tmp_20_cast = zext i14 %tmp_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:8  %ofeat_addr = getelementptr [5184 x i32]* %ofeat, i32 0, i32 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="ofeat_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:9  %tmp_4 = icmp eq i2 %p_oc, -1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:10  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11  %kc = add i2 %p_oc, 1

]]></Node>
<StgValue><ssdm name="kc"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:12  br i1 %tmp_4, label %.preheader3.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
:0  %ifeat_load = load i32* %ifeat_addr, align 4

]]></Node>
<StgValue><ssdm name="ifeat_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
:1  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
:0  %ifeat_load = load i32* %ifeat_addr, align 4

]]></Node>
<StgValue><ssdm name="ifeat_load"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
:1  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6 = mul nsw i32 %kernel_load, %ifeat_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:3  store i32 %tmp_6, i32* %ofeat_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="ifeat" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ifeat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="ofeat" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ofeat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="ifeat" to="ifeat_addr" fromId="74" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_77" to="ifeat_addr" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_77" to="ifeat_addr" fromId="77" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="kernel" to="StgValue_9" fromId="73" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="80" toId="10">
</dataflow>
<dataflow id="84" from="ifeat" to="StgValue_10" fromId="74" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="80" toId="11">
</dataflow>
<dataflow id="86" from="ofeat" to="StgValue_11" fromId="75" toId="11">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecTopModule" to="StgValue_12" fromId="87" toId="12">
</dataflow>
<dataflow id="90" from="deconvolution_str" to="StgValue_12" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_77" to="oc" fromId="77" toId="14">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="StgValue_13" to="oc" fromId="13" toId="14">
</dataflow>
<dataflow id="93" from="oc_1" to="oc" fromId="21" toId="14">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="StgValue_41" to="oc" fromId="41" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="95" from="oc" to="tmp" fromId="14" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="tmp" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="oc" to="tmp_1" fromId="14" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_1" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="tmp" to="tmp_3" fromId="15" toId="17">
</dataflow>
<dataflow id="102" from="tmp_1" to="tmp_3" fromId="16" toId="17">
</dataflow>
<dataflow id="103" from="oc" to="tmp_5" fromId="14" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_104" to="tmp_5" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="oc" to="tmp_7" fromId="14" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp_7" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="tmp_7" to="tmp_8" fromId="19" toId="20">
</dataflow>
<dataflow id="110" from="tmp_5" to="tmp_8" fromId="18" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_107" to="oc_1" fromId="107" toId="21">
</dataflow>
<dataflow id="112" from="oc" to="oc_1" fromId="14" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_113" to="p_or" fromId="113" toId="23">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_22" to="p_or" fromId="22" toId="23">
</dataflow>
<dataflow id="116" from="kr" to="p_or" fromId="38" toId="23">
<BackEdge/>
<condition id="41">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_57" to="p_or" fromId="57" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="118" from="p_or" to="p_or_cast2" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="_ssdm_op_PartSelect.i10.i32.i32.i32" to="tmp_9" fromId="119" toId="25">
</dataflow>
<dataflow id="121" from="tmp_3" to="tmp_9" fromId="17" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp_9" fromId="122" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp_9" fromId="124" toId="25">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="tmp_12_cast" fromId="126" toId="26">
</dataflow>
<dataflow id="128" from="tmp_9" to="tmp_12_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="p_or" to="tmp_12_cast" fromId="23" toId="26">
</dataflow>
<dataflow id="131" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_10" fromId="130" toId="27">
</dataflow>
<dataflow id="132" from="tmp_3" to="tmp_10" fromId="17" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_122" to="tmp_10" fromId="122" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp_10" fromId="134" toId="27">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitConcatenate.i12.i8.i2.i2" to="p_shl6_cast" fromId="136" toId="28">
</dataflow>
<dataflow id="138" from="tmp_10" to="p_shl6_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="p_or" to="p_shl6_cast" fromId="23" toId="28">
</dataflow>
<dataflow id="140" from="StgValue_113" to="p_shl6_cast" fromId="113" toId="28">
</dataflow>
<dataflow id="141" from="p_shl6_cast" to="tmp_s" fromId="28" toId="29">
</dataflow>
<dataflow id="142" from="tmp_12_cast" to="tmp_s" fromId="26" toId="29">
</dataflow>
<dataflow id="143" from="tmp_8" to="tmp_11" fromId="20" toId="30">
</dataflow>
<dataflow id="144" from="p_or_cast2" to="tmp_11" fromId="24" toId="30">
</dataflow>
<dataflow id="145" from="tmp_11" to="tmp_12" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl4_cast" fromId="146" toId="32">
</dataflow>
<dataflow id="148" from="tmp_12" to="p_shl4_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="150" from="StgValue_149" to="p_shl4_cast" fromId="149" toId="32">
</dataflow>
<dataflow id="151" from="tmp_11" to="tmp_13" fromId="30" toId="33">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i14.i13.i1" to="p_shl5_cast" fromId="152" toId="34">
</dataflow>
<dataflow id="154" from="tmp_13" to="p_shl5_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="156" from="StgValue_155" to="p_shl5_cast" fromId="155" toId="34">
</dataflow>
<dataflow id="157" from="p_shl5_cast" to="tmp_14" fromId="34" toId="35">
</dataflow>
<dataflow id="158" from="p_shl4_cast" to="tmp_14" fromId="32" toId="35">
</dataflow>
<dataflow id="159" from="p_or" to="tmp_2" fromId="23" toId="36">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_2" fromId="160" toId="36">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="162" toId="37">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty" fromId="164" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_164" to="empty" fromId="164" toId="37">
</dataflow>
<dataflow id="167" from="StgValue_164" to="empty" fromId="164" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_168" to="kr" fromId="168" toId="38">
</dataflow>
<dataflow id="170" from="p_or" to="kr" fromId="23" toId="38">
</dataflow>
<dataflow id="171" from="tmp_2" to="StgValue_39" fromId="36" toId="39">
</dataflow>
<dataflow id="172" from="kc" to="p_oc" fromId="53" toId="42">
<BackEdge/>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="StgValue_62" to="p_oc" fromId="62" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="174" from="StgValue_113" to="p_oc" fromId="113" toId="42">
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="StgValue_40" to="p_oc" fromId="40" toId="42">
</dataflow>
<dataflow id="176" from="p_oc" to="p_oc_cast1_cast7" fromId="42" toId="43">
</dataflow>
<dataflow id="177" from="p_oc" to="p_oc_cast1_cast" fromId="42" toId="44">
</dataflow>
<dataflow id="178" from="tmp_s" to="tmp_15" fromId="29" toId="45">
</dataflow>
<dataflow id="179" from="p_oc_cast1_cast" to="tmp_15" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="tmp_15" to="tmp_19_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="181" from="kernel" to="kernel_addr" fromId="73" toId="47">
</dataflow>
<dataflow id="182" from="StgValue_77" to="kernel_addr" fromId="77" toId="47">
</dataflow>
<dataflow id="183" from="tmp_19_cast" to="kernel_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="184" from="tmp_14" to="tmp_16" fromId="35" toId="48">
</dataflow>
<dataflow id="185" from="p_oc_cast1_cast7" to="tmp_16" fromId="43" toId="48">
</dataflow>
<dataflow id="186" from="tmp_16" to="tmp_20_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="187" from="ofeat" to="ofeat_addr" fromId="75" toId="50">
</dataflow>
<dataflow id="188" from="StgValue_77" to="ofeat_addr" fromId="77" toId="50">
</dataflow>
<dataflow id="189" from="tmp_20_cast" to="ofeat_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="190" from="p_oc" to="tmp_4" fromId="42" toId="51">
</dataflow>
<dataflow id="191" from="StgValue_160" to="tmp_4" fromId="160" toId="51">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="162" toId="52">
</dataflow>
<dataflow id="193" from="StgValue_164" to="empty_4" fromId="164" toId="52">
</dataflow>
<dataflow id="194" from="StgValue_164" to="empty_4" fromId="164" toId="52">
</dataflow>
<dataflow id="195" from="StgValue_164" to="empty_4" fromId="164" toId="52">
</dataflow>
<dataflow id="196" from="p_oc" to="kc" fromId="42" toId="53">
</dataflow>
<dataflow id="197" from="StgValue_168" to="kc" fromId="168" toId="53">
</dataflow>
<dataflow id="198" from="tmp_4" to="StgValue_54" fromId="51" toId="54">
</dataflow>
<dataflow id="199" from="ifeat_addr" to="ifeat_load" fromId="8" toId="55">
</dataflow>
<dataflow id="200" from="kernel_addr" to="kernel_load" fromId="47" toId="56">
</dataflow>
<dataflow id="201" from="ifeat_addr" to="ifeat_load" fromId="8" toId="58">
</dataflow>
<dataflow id="202" from="kernel_addr" to="kernel_load" fromId="47" toId="59">
</dataflow>
<dataflow id="203" from="kernel_load" to="tmp_6" fromId="59" toId="60">
</dataflow>
<dataflow id="204" from="ifeat_load" to="tmp_6" fromId="58" toId="60">
</dataflow>
<dataflow id="205" from="tmp_6" to="StgValue_61" fromId="60" toId="61">
</dataflow>
<dataflow id="206" from="ofeat_addr" to="StgValue_61" fromId="50" toId="61">
</dataflow>
<dataflow id="207" from="tmp_2" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="208" from="tmp_4" to="StgValue_4" fromId="51" toId="4">
</dataflow>
</dataflows>


</stg>
