# //  Questa Sim-64
# //  Version 2024.3_3 linux_x86_64 Mar 20 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do inverter.do
# QuestaSim-64 vlog 2024.3_3 Compiler 2025.03 Mar 20 2025
# Start time: 13:17:15 on Oct 01,2025
# vlog -reportprogress 300 inverter.sv inverter_tb.sv 
# -- Compiling module inverter
# -- Compiling module tb_inverter
# 
# Top level modules:
# 	tb_inverter
# End time: 13:17:15 on Oct 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_inverter 
# Start time: 13:17:15 on Oct 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_inverter(fast)
# Loading work.inverter(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# Time | clk | a | y
# ------------------
#    0 |  0  | 0 | 1
# 10000 |  1  | 0 | 1
# 20000 |  0  | 1 | 0
# 30000 |  1  | 1 | 0
# 40000 |  0  | 0 | 1
# 50000 |  1  | 0 | 1
# 60000 |  0  | 1 | 0
# 70000 |  1  | 1 | 0
# 80000 |  0  | 0 | 1
# 90000 |  1  | 0 | 1
# ** Note: $finish    : inverter_tb.sv(36)
#    Time: 100 ns  Iteration: 0  Instance: /tb_inverter
# 1
# Break in Module tb_inverter at inverter_tb.sv line 36
# End time: 13:18:32 on Oct 01,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
