multiline_comment|/*&n; * arch/ppc/platforms/pplus_pci.c&n; *&n; * PCI setup for MCG PowerPlus&n; *&n; * Author: Randy Vinson &lt;rvinson@mvista.com&gt;&n; *&n; * Derived from original PowerPlus PReP work by&n; * Cort Dougan, Johnnie Peters, Matt Porter, and&n; * Troy Benjegerdes.&n; *&n; * 2001 (c) MontaVista, Software, Inc.  This file is licensed under&n; * the terms of the GNU General Public License version 2.  This program&n; * is licensed &quot;as is&quot; without any warranty of any kind, whether express&n; * or implied.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/sections.h&gt;
macro_line|#include &lt;asm/byteorder.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &lt;asm/residual.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/open_pic.h&gt;
macro_line|#include &lt;asm/pplus.h&gt;
DECL|variable|Motherboard_map_name
r_int
r_char
op_star
id|Motherboard_map_name
suffix:semicolon
multiline_comment|/* Tables for known hardware */
multiline_comment|/* Motorola Mesquite */
r_static
r_inline
r_int
DECL|function|mesquite_map_irq
id|mesquite_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; * &t;MPIC interrupts for various IDSEL values (MPIC IRQ0 =&n;&t; * &t;Linux IRQ16 (to leave room for ISA IRQs at 0-15).&n;&t; *      PCI IDSEL/INTPIN-&gt;INTLINE&n;&t; *         A   B   C   D&n;&t; */
(brace
(brace
l_int|18
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 14 - Enet 0 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 15 - unused */
(brace
l_int|19
comma
l_int|19
comma
l_int|19
comma
l_int|19
)brace
comma
multiline_comment|/* IDSEL 16 - PMC Slot 1 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 17 - unused */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 18 - unused */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 19 - unused */
(brace
l_int|24
comma
l_int|25
comma
l_int|26
comma
l_int|27
)brace
comma
multiline_comment|/* IDSEL 20 - P2P bridge (to cPCI 1) */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 21 - unused */
(brace
l_int|28
comma
l_int|29
comma
l_int|30
comma
l_int|31
)brace
multiline_comment|/* IDSEL 22 - P2P bridge (to cPCI 2) */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|14
comma
id|max_idsel
op_assign
l_int|22
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
multiline_comment|/* Motorola Sitka */
r_static
r_inline
r_int
DECL|function|sitka_map_irq
id|sitka_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; * &t;MPIC interrupts for various IDSEL values (MPIC IRQ0 =&n;&t; * &t;Linux IRQ16 (to leave room for ISA IRQs at 0-15).&n;&t; *      PCI IDSEL/INTPIN-&gt;INTLINE&n;&t; *         A   B   C   D&n;&t; */
(brace
(brace
l_int|18
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 14 - Enet 0 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 15 - unused */
(brace
l_int|25
comma
l_int|26
comma
l_int|27
comma
l_int|28
)brace
comma
multiline_comment|/* IDSEL 16 - PMC Slot 1 */
(brace
l_int|28
comma
l_int|25
comma
l_int|26
comma
l_int|27
)brace
comma
multiline_comment|/* IDSEL 17 - PMC Slot 2 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 18 - unused */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 19 - unused */
(brace
l_int|20
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
multiline_comment|/* IDSEL 20 - P2P bridge (to cPCI) */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|14
comma
id|max_idsel
op_assign
l_int|20
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
multiline_comment|/* Motorola MTX */
r_static
r_inline
r_int
DECL|function|MTX_map_irq
id|MTX_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; * &t;MPIC interrupts for various IDSEL values (MPIC IRQ0 =&n;&t; * &t;Linux IRQ16 (to leave room for ISA IRQs at 0-15).&n;&t; *      PCI IDSEL/INTPIN-&gt;INTLINE&n;&t; *         A   B   C   D&n;&t; */
(brace
(brace
l_int|19
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 12 - SCSI   */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 13 - unused */
(brace
l_int|18
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 14 - Enet   */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 15 - unused */
(brace
l_int|25
comma
l_int|26
comma
l_int|27
comma
l_int|28
)brace
comma
multiline_comment|/* IDSEL 16 - PMC Slot 1 */
(brace
l_int|26
comma
l_int|27
comma
l_int|28
comma
l_int|25
)brace
comma
multiline_comment|/* IDSEL 17 - PMC Slot 2 */
(brace
l_int|27
comma
l_int|28
comma
l_int|25
comma
l_int|26
)brace
multiline_comment|/* IDSEL 18 - PCI Slot 3 */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|12
comma
id|max_idsel
op_assign
l_int|18
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
multiline_comment|/* Motorola MTX Plus */
multiline_comment|/* Secondary bus interrupt routing is not supported yet */
r_static
r_inline
r_int
DECL|function|MTXplus_map_irq
id|MTXplus_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; * &t;MPIC interrupts for various IDSEL values (MPIC IRQ0 =&n;&t; * &t;Linux IRQ16 (to leave room for ISA IRQs at 0-15).&n;&t; *      PCI IDSEL/INTPIN-&gt;INTLINE&n;&t; *         A   B   C   D&n;&t; */
(brace
(brace
l_int|19
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 12 - SCSI   */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 13 - unused */
(brace
l_int|18
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 14 - Enet 1 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 15 - unused */
(brace
l_int|25
comma
l_int|26
comma
l_int|27
comma
l_int|28
)brace
comma
multiline_comment|/* IDSEL 16 - PCI Slot 1P */
(brace
l_int|26
comma
l_int|27
comma
l_int|28
comma
l_int|25
)brace
comma
multiline_comment|/* IDSEL 17 - PCI Slot 2P */
(brace
l_int|27
comma
l_int|28
comma
l_int|25
comma
l_int|26
)brace
comma
multiline_comment|/* IDSEL 18 - PCI Slot 3P */
(brace
l_int|26
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 19 - Enet 2 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
multiline_comment|/* IDSEL 20 - P2P Bridge */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|12
comma
id|max_idsel
op_assign
l_int|20
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
r_static
r_inline
r_int
DECL|function|Genesis2_map_irq
id|Genesis2_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
multiline_comment|/* 2600&n;&t; * Raven 31&n;&t; * ISA   11&n;&t; * SCSI&t; 12 - IRQ3&n;&t; * Univ  13&n;&t; * eth   14 - IRQ2&n;&t; * VGA   15 - IRQ4&n;&t; * PMC1  16 - IRQ9,10,11,12 = PMC1 A-D&n;&t; * PMC2  17 - IRQ12,9,10,11 = A-D&n;&t; * SCSI2 18 - IRQ11&n;&t; * eth2  19 - IRQ10&n;&t; * PCIX  20 - IRQ9,10,11,12 = PCI A-D&n;&t; */
multiline_comment|/* 2400&n;&t; * Hawk 31&n;&t; * ISA&t;11&n;&t; * Univ 13&n;&t; * eth  14 - IRQ2&n;&t; * PMC1 16 - IRQ9,10,11,12 = PMC A-D&n;&t; * PMC2 17 - IRQ12,9,10,11 = PMC A-D&n;&t; * PCIX 20 - IRQ9,10,11,12 = PMC A-D&n;&t; */
multiline_comment|/* 2300&n;&t; * Raven 31&n;&t; * ISA   11&n;&t; * Univ  13 &n;&t; * eth   14 - IRQ2&n;&t; * PMC1  16 - 9,10,11,12 = A-D&n;&t; * PMC2  17 - 9,10,11,12 = B,C,D,A&n;&t; */
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; * &t;MPIC interrupts for various IDSEL values (MPIC IRQ0 =&n;&t; * &t;Linux IRQ16 (to leave room for ISA IRQs at 0-15).&n;&t; *      PCI IDSEL/INTPIN-&gt;INTLINE&n;&t; *         A   B   C   D&n;&t; */
(brace
(brace
l_int|19
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 12 - SCSI   */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 13 - Universe PCI - VME */
(brace
l_int|18
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 14 - Enet 1 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 15 - unused */
(brace
l_int|25
comma
l_int|26
comma
l_int|27
comma
l_int|28
)brace
comma
multiline_comment|/* IDSEL 16 - PCI/PMC Slot 1P */
(brace
l_int|28
comma
l_int|25
comma
l_int|26
comma
l_int|27
)brace
comma
multiline_comment|/* IDSEL 17 - PCI/PMC Slot 2P */
(brace
l_int|27
comma
l_int|28
comma
l_int|25
comma
l_int|26
)brace
comma
multiline_comment|/* IDSEL 18 - PCI Slot 3P */
(brace
l_int|26
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 19 - Enet 2 */
(brace
l_int|25
comma
l_int|26
comma
l_int|27
comma
l_int|28
)brace
multiline_comment|/* IDSEL 20 - P2P Bridge */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|12
comma
id|max_idsel
op_assign
l_int|20
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
DECL|macro|MOTOROLA_CPUTYPE_REG
mdefine_line|#define MOTOROLA_CPUTYPE_REG&t;0x800
DECL|macro|MOTOROLA_BASETYPE_REG
mdefine_line|#define MOTOROLA_BASETYPE_REG&t;0x803
DECL|macro|MPIC_RAVEN_ID
mdefine_line|#define MPIC_RAVEN_ID&t;&t;0x48010000
DECL|macro|MPIC_HAWK_ID
mdefine_line|#define&t;MPIC_HAWK_ID&t;&t;0x48030000
DECL|macro|MOT_PROC2_BIT
mdefine_line|#define&t;MOT_PROC2_BIT&t;&t;0x800
DECL|variable|__initdata
r_static
id|u_char
id|pplus_openpic_initsenses
(braket
)braket
id|__initdata
op_assign
(brace
l_int|1
comma
multiline_comment|/* MVME2600_INT_SIO */
l_int|0
comma
multiline_comment|/* MVME2600_INT_FALCN_ECC_ERR */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_ETHERNET */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_SCSI */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_GRAPHICS */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_VME0 */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_VME1 */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_VME2 */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_VME3 */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_INTA */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_INTB */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_INTC */
l_int|1
comma
multiline_comment|/* MVME2600_INT_PCI_INTD */
l_int|1
comma
multiline_comment|/* MVME2600_INT_LM_SIG0 */
l_int|1
comma
multiline_comment|/* MVME2600_INT_LM_SIG1 */
)brace
suffix:semicolon
DECL|variable|mot_entry
r_int
id|mot_entry
op_assign
op_minus
l_int|1
suffix:semicolon
DECL|variable|prep_keybd_present
r_int
id|prep_keybd_present
op_assign
l_int|1
suffix:semicolon
DECL|variable|mot_multi
r_int
id|mot_multi
op_assign
l_int|0
suffix:semicolon
DECL|function|raven_init
r_int
id|__init
id|raven_init
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|devid
suffix:semicolon
r_int
r_char
id|base_mod
suffix:semicolon
multiline_comment|/* set the MPIC base address */
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
l_int|0
comma
id|PCI_BASE_ADDRESS_1
comma
l_int|0x3cfc0000
)paren
suffix:semicolon
id|pplus_mpic_init
c_func
(paren
id|PREP_ISA_MEM_BASE
)paren
suffix:semicolon
id|OpenPIC_InitSenses
op_assign
id|pplus_openpic_initsenses
suffix:semicolon
id|OpenPIC_NumInitSenses
op_assign
r_sizeof
(paren
id|pplus_openpic_initsenses
)paren
suffix:semicolon
id|ppc_md.get_irq
op_assign
id|openpic_get_irq
suffix:semicolon
multiline_comment|/* This is a hack.  If this is a 2300 or 2400 mot board then there is&n;&t; * no keyboard controller and we have to indicate that.&n;&t; */
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
l_int|0
comma
id|PCI_VENDOR_ID
comma
op_amp
id|devid
)paren
suffix:semicolon
id|base_mod
op_assign
id|inb
c_func
(paren
id|MOTOROLA_BASETYPE_REG
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|devid
op_eq
id|PCI_DEVICE_ID_MOTOROLA_HAWK
)paren
op_logical_or
(paren
id|base_mod
op_eq
l_int|0xF9
)paren
op_logical_or
(paren
id|base_mod
op_eq
l_int|0xFA
)paren
op_logical_or
(paren
id|base_mod
op_eq
l_int|0xE1
)paren
)paren
id|prep_keybd_present
op_assign
l_int|0
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
DECL|struct|brd_info
r_struct
id|brd_info
(brace
DECL|member|cpu_type
r_int
id|cpu_type
suffix:semicolon
multiline_comment|/* 0x100 mask assumes for Raven and Hawk boards that the level/edge are set */
multiline_comment|/* 0x200 if this board has a Hawk chip. */
DECL|member|base_type
r_int
id|base_type
suffix:semicolon
DECL|member|max_cpu
r_int
id|max_cpu
suffix:semicolon
multiline_comment|/* ored with 0x80 if this board should be checked for multi CPU */
DECL|member|name
r_const
r_char
op_star
id|name
suffix:semicolon
DECL|member|map_irq
r_int
(paren
op_star
id|map_irq
)paren
(paren
r_struct
id|pci_dev
op_star
comma
r_int
r_char
comma
r_int
r_char
)paren
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|mot_info
r_struct
id|brd_info
id|mot_info
(braket
)braket
op_assign
(brace
(brace
l_int|0x300
comma
l_int|0x00
comma
l_int|0x00
comma
l_string|&quot;MVME 2400&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xE0
comma
l_int|0x00
comma
l_string|&quot;Mesquite cPCI (MCP750)&quot;
comma
id|mesquite_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xE1
comma
l_int|0x00
comma
l_string|&quot;Sitka cPCI (MCPN750)&quot;
comma
id|sitka_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xE2
comma
l_int|0x00
comma
l_string|&quot;Mesquite cPCI (MCP750) w/ HAC&quot;
comma
id|mesquite_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF6
comma
l_int|0x80
comma
l_string|&quot;MTX Plus&quot;
comma
id|MTXplus_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF6
comma
l_int|0x81
comma
l_string|&quot;Dual MTX Plus&quot;
comma
id|MTXplus_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF7
comma
l_int|0x80
comma
l_string|&quot;MTX wo/ Parallel Port&quot;
comma
id|MTX_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF7
comma
l_int|0x81
comma
l_string|&quot;Dual MTX wo/ Parallel Port&quot;
comma
id|MTX_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF8
comma
l_int|0x80
comma
l_string|&quot;MTX w/ Parallel Port&quot;
comma
id|MTX_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF8
comma
l_int|0x81
comma
l_string|&quot;Dual MTX w/ Parallel Port&quot;
comma
id|MTX_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xF9
comma
l_int|0x00
comma
l_string|&quot;MVME 2300&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFA
comma
l_int|0x00
comma
l_string|&quot;MVME 2300SC/2600&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFB
comma
l_int|0x00
comma
l_string|&quot;MVME 2600 with MVME712M&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFC
comma
l_int|0x00
comma
l_string|&quot;MVME 2600/2700 with MVME761&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFD
comma
l_int|0x80
comma
l_string|&quot;MVME 3600 with MVME712M&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFD
comma
l_int|0x81
comma
l_string|&quot;MVME 4600 with MVME712M&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFE
comma
l_int|0x80
comma
l_string|&quot;MVME 3600 with MVME761&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x1E0
comma
l_int|0xFE
comma
l_int|0x81
comma
l_string|&quot;MVME 4600 with MVME761&quot;
comma
id|Genesis2_map_irq
)brace
comma
(brace
l_int|0x000
comma
l_int|0x00
comma
l_int|0x00
comma
l_string|&quot;&quot;
comma
l_int|NULL
)brace
)brace
suffix:semicolon
DECL|function|pplus_set_board_type
r_void
id|__init
id|pplus_set_board_type
c_func
(paren
r_void
)paren
(brace
r_int
r_char
id|cpu_type
suffix:semicolon
r_int
r_char
id|base_mod
suffix:semicolon
r_int
id|entry
suffix:semicolon
r_int
r_int
id|devid
suffix:semicolon
r_int
r_int
op_star
id|ProcInfo
op_assign
l_int|NULL
suffix:semicolon
id|cpu_type
op_assign
id|inb
c_func
(paren
id|MOTOROLA_CPUTYPE_REG
)paren
op_amp
l_int|0xF0
suffix:semicolon
id|base_mod
op_assign
id|inb
c_func
(paren
id|MOTOROLA_BASETYPE_REG
)paren
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
l_int|0
comma
id|PCI_VENDOR_ID
comma
op_amp
id|devid
)paren
suffix:semicolon
r_for
c_loop
(paren
id|entry
op_assign
l_int|0
suffix:semicolon
id|mot_info
(braket
id|entry
)braket
dot
id|cpu_type
op_ne
l_int|0
suffix:semicolon
id|entry
op_increment
)paren
(brace
multiline_comment|/* Check for Hawk chip */
r_if
c_cond
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|cpu_type
op_amp
l_int|0x200
)paren
(brace
r_if
c_cond
(paren
id|devid
op_ne
id|PCI_DEVICE_ID_MOTOROLA_HAWK
)paren
r_continue
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* store the system config register for later use. */
id|ProcInfo
op_assign
(paren
r_int
r_int
op_star
)paren
id|ioremap
c_func
(paren
l_int|0xfef80400
comma
l_int|4
)paren
suffix:semicolon
multiline_comment|/* Check non hawk boards */
r_if
c_cond
(paren
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|cpu_type
op_amp
l_int|0xff
)paren
op_ne
id|cpu_type
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|base_type
op_eq
l_int|0
)paren
(brace
id|mot_entry
op_assign
id|entry
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|base_type
op_ne
id|base_mod
)paren
r_continue
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|max_cpu
op_amp
l_int|0x80
)paren
)paren
(brace
id|mot_entry
op_assign
id|entry
suffix:semicolon
r_break
suffix:semicolon
)brace
multiline_comment|/* processor 1 not present and max processor zero indicated */
r_if
c_cond
(paren
(paren
op_star
id|ProcInfo
op_amp
id|MOT_PROC2_BIT
)paren
op_logical_and
op_logical_neg
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|max_cpu
op_amp
l_int|0x7f
)paren
)paren
(brace
id|mot_entry
op_assign
id|entry
suffix:semicolon
r_break
suffix:semicolon
)brace
multiline_comment|/* processor 1 present and max processor zero indicated */
r_if
c_cond
(paren
op_logical_neg
(paren
op_star
id|ProcInfo
op_amp
id|MOT_PROC2_BIT
)paren
op_logical_and
(paren
id|mot_info
(braket
id|entry
)braket
dot
id|max_cpu
op_amp
l_int|0x7f
)paren
)paren
(brace
id|mot_entry
op_assign
id|entry
suffix:semicolon
r_break
suffix:semicolon
)brace
multiline_comment|/* Indicate to system if this is a multiprocessor board */
r_if
c_cond
(paren
op_logical_neg
(paren
op_star
id|ProcInfo
op_amp
id|MOT_PROC2_BIT
)paren
)paren
(brace
id|mot_multi
op_assign
l_int|1
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|mot_entry
op_eq
op_minus
l_int|1
)paren
multiline_comment|/* No particular cpu type found - assume Mesquite (MCP750) */
id|mot_entry
op_assign
l_int|1
suffix:semicolon
id|Motherboard_map_name
op_assign
(paren
r_int
r_char
op_star
)paren
id|mot_info
(braket
id|mot_entry
)braket
dot
id|name
suffix:semicolon
id|ppc_md.pci_map_irq
op_assign
id|mot_info
(braket
id|mot_entry
)braket
dot
id|map_irq
suffix:semicolon
)brace
r_void
id|__init
DECL|function|pplus_pib_init
id|pplus_pib_init
c_func
(paren
r_void
)paren
(brace
r_int
r_char
id|reg
suffix:semicolon
r_int
r_int
id|short_reg
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
l_int|NULL
suffix:semicolon
multiline_comment|/*&n;&t; * Perform specific configuration for the Via Tech or&n;&t; * or Winbond PCI-ISA-Bridge part.&n;&t; */
r_if
c_cond
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_VIA
comma
id|PCI_DEVICE_ID_VIA_82C586_1
comma
id|dev
)paren
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * PPCBUG does not set the enable bits&n;&t;&t; * for the IDE device. Force them on here.&n;&t;&t; */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x40
comma
op_amp
id|reg
)paren
suffix:semicolon
id|reg
op_or_assign
l_int|0x03
suffix:semicolon
multiline_comment|/* IDE: Chip Enable Bits */
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x40
comma
id|reg
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_VIA
comma
id|PCI_DEVICE_ID_VIA_82C586_2
comma
id|dev
)paren
)paren
op_logical_and
(paren
id|dev-&gt;devfn
op_assign
l_int|0x5a
)paren
)paren
(brace
multiline_comment|/* Force correct USB interrupt */
id|dev-&gt;irq
op_assign
l_int|11
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_INTERRUPT_LINE
comma
id|dev-&gt;irq
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_WINBOND
comma
id|PCI_DEVICE_ID_WINBOND_83C553
comma
id|dev
)paren
)paren
)paren
(brace
multiline_comment|/* Clear PCI Interrupt Routing Control Register. */
id|short_reg
op_assign
l_int|0x0000
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|dev
comma
l_int|0x44
comma
id|short_reg
)paren
suffix:semicolon
multiline_comment|/* Route IDE interrupts to IRQ 14 */
id|reg
op_assign
l_int|0xEE
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x43
comma
id|reg
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_WINBOND
comma
id|PCI_DEVICE_ID_WINBOND_82C105
comma
id|dev
)paren
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * Disable LEGIRQ mode so PCI INTS are routed&n;&t;&t; * directly to the 8259 and enable both channels&n;&t;&t; */
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x40
comma
l_int|0x10ff0033
)paren
suffix:semicolon
multiline_comment|/* Force correct IDE interrupt */
id|dev-&gt;irq
op_assign
l_int|14
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_INTERRUPT_LINE
comma
id|dev-&gt;irq
)paren
suffix:semicolon
)brace
)brace
r_void
id|__init
DECL|function|pplus_set_VIA_IDE_legacy
id|pplus_set_VIA_IDE_legacy
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|vend
comma
id|dev
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_VENDOR_ID
comma
op_amp
id|vend
)paren
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_DEVICE_ID
comma
op_amp
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|vend
op_eq
id|PCI_VENDOR_ID_VIA
)paren
op_logical_and
(paren
id|dev
op_eq
id|PCI_DEVICE_ID_VIA_82C586_1
)paren
)paren
(brace
r_int
r_char
id|temp
suffix:semicolon
multiline_comment|/* put back original &quot;standard&quot; port base addresses */
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_0
comma
l_int|0x1f1
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_1
comma
l_int|0x3f5
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_2
comma
l_int|0x171
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_3
comma
l_int|0x375
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_4
comma
l_int|0xcc01
)paren
suffix:semicolon
multiline_comment|/* put into legacy mode */
id|early_read_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
op_amp
id|temp
)paren
suffix:semicolon
id|temp
op_and_assign
op_complement
l_int|0x05
suffix:semicolon
id|early_write_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
id|temp
)paren
suffix:semicolon
)brace
)brace
r_void
DECL|function|pplus_set_VIA_IDE_native
id|pplus_set_VIA_IDE_native
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|vend
comma
id|dev
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_VENDOR_ID
comma
op_amp
id|vend
)paren
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_DEVICE_ID
comma
op_amp
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|vend
op_eq
id|PCI_VENDOR_ID_VIA
)paren
op_logical_and
(paren
id|dev
op_eq
id|PCI_DEVICE_ID_VIA_82C586_1
)paren
)paren
(brace
r_int
r_char
id|temp
suffix:semicolon
multiline_comment|/* put into native mode */
id|early_read_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
op_amp
id|temp
)paren
suffix:semicolon
id|temp
op_or_assign
l_int|0x05
suffix:semicolon
id|early_write_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
id|temp
)paren
suffix:semicolon
)brace
)brace
r_void
id|__init
DECL|function|pplus_pcibios_fixup
id|pplus_pcibios_fixup
c_func
(paren
r_void
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Setting PCI interrupts for a &bslash;&quot;%s&bslash;&quot;&bslash;n&quot;
comma
id|Motherboard_map_name
)paren
suffix:semicolon
multiline_comment|/* Setup the Winbond or Via PIB */
id|pplus_pib_init
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|pplus_init_resource
id|pplus_init_resource
c_func
(paren
r_struct
id|resource
op_star
id|res
comma
r_int
r_int
id|start
comma
r_int
r_int
id|end
comma
r_int
id|flags
)paren
(brace
id|res-&gt;flags
op_assign
id|flags
suffix:semicolon
id|res-&gt;start
op_assign
id|start
suffix:semicolon
id|res-&gt;end
op_assign
id|end
suffix:semicolon
id|res-&gt;name
op_assign
l_string|&quot;PCI host bridge&quot;
suffix:semicolon
id|res-&gt;parent
op_assign
l_int|NULL
suffix:semicolon
id|res-&gt;sibling
op_assign
l_int|NULL
suffix:semicolon
id|res-&gt;child
op_assign
l_int|NULL
suffix:semicolon
)brace
r_void
id|__init
DECL|function|pplus_setup_hose
id|pplus_setup_hose
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
id|hose-&gt;pci_mem_offset
op_assign
id|PREP_ISA_MEM_BASE
suffix:semicolon
id|hose-&gt;io_base_virt
op_assign
(paren
r_void
op_star
)paren
id|PREP_ISA_IO_BASE
suffix:semicolon
id|pplus_init_resource
c_func
(paren
op_amp
id|hose-&gt;io_resource
comma
l_int|0x00000000
comma
l_int|0x0fffffff
comma
id|IORESOURCE_IO
)paren
suffix:semicolon
id|pplus_init_resource
c_func
(paren
op_amp
id|hose-&gt;mem_resources
(braket
l_int|0
)braket
comma
l_int|0xc0000000
comma
l_int|0xfdffffff
comma
id|IORESOURCE_MEM
)paren
suffix:semicolon
id|hose-&gt;io_space.start
op_assign
l_int|0x00000000
suffix:semicolon
id|hose-&gt;io_space.end
op_assign
l_int|0x0fffffff
suffix:semicolon
id|hose-&gt;mem_space.start
op_assign
l_int|0x00000000
suffix:semicolon
id|hose-&gt;mem_space.end
op_assign
l_int|0x3cfbffff
suffix:semicolon
multiline_comment|/* MPIC at 0x3cfc0000-0x3dffffff */
id|setup_indirect_pci
c_func
(paren
id|hose
comma
l_int|0x80000cf8
comma
l_int|0x80000cfc
)paren
suffix:semicolon
id|pplus_set_VIA_IDE_legacy
c_func
(paren
)paren
suffix:semicolon
id|hose-&gt;last_busno
op_assign
id|pciauto_bus_scan
c_func
(paren
id|hose
comma
id|hose-&gt;first_busno
)paren
suffix:semicolon
id|ppc_md.pcibios_fixup
op_assign
id|pplus_pcibios_fixup
suffix:semicolon
id|ppc_md.pci_swizzle
op_assign
id|common_swizzle
suffix:semicolon
id|pplus_set_board_type
c_func
(paren
)paren
suffix:semicolon
)brace
eof
