Warning (10268): Verilog HDL information at counter.v(8): always construct contains both blocking and non-blocking assignments File: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/counter/rtl/counter.v Line: 8
