
AVRASM ver. 2.1.30  C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t4.asm Sat Jan 13 12:22:26 2018

C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t4.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t4.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t4.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8/000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0037 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 018e 	JMP  _twi_int_handler
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00002a 0000      	.DW  0x0000
                 
                 _0x2000003:
00002b c080      	.DB  0x80,0xC0
                 _0x2020003:
C:\Users\FDMX\Desktop\i2c test with two micro\Debug\List\t4.asm(1128): warning: .cseg .db misalignment - padding zero byte
00002c 0007      	.DB  0x7
                 
                 __GLOBAL_INI_TBL:
00002d 0001      	.DW  0x01
00002e 0002      	.DW  0x02
00002f 0054      	.DW  __REG_BIT_VARS*2
                 
000030 0002      	.DW  0x02
000031 0163      	.DW  __base_y_G100
000032 0056      	.DW  _0x2000003*2
                 
000033 0001      	.DW  0x01
000034 0162      	.DW  _twi_result
000035 0058      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
000036 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000037 94f8      	CLI
000038 27ee      	CLR  R30
000039 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003a e0f1      	LDI  R31,1
00003b bffb      	OUT  GICR,R31
00003c bfeb      	OUT  GICR,R30
00003d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003e e08d      	LDI  R24,(14-2)+1
00003f e0a2      	LDI  R26,2
000040 27bb      	CLR  R27
                 __CLEAR_REG:
000041 93ed      	ST   X+,R30
000042 958a      	DEC  R24
000043 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000044 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000045 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000046 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000047 93ed      	ST   X+,R30
000048 9701      	SBIW R24,1
000049 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004a e5ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004c 9185      	LPM  R24,Z+
00004d 9195      	LPM  R25,Z+
00004e 9700      	SBIW R24,0
00004f f061      	BREQ __GLOBAL_INI_END
000050 91a5      	LPM  R26,Z+
000051 91b5      	LPM  R27,Z+
000052 9005      	LPM  R0,Z+
000053 9015      	LPM  R1,Z+
000054 01bf      	MOVW R22,R30
000055 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000056 9005      	LPM  R0,Z+
000057 920d      	ST   X+,R0
000058 9701      	SBIW R24,1
000059 f7e1      	BRNE __GLOBAL_INI_LOOP
00005a 01fb      	MOVW R30,R22
00005b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005d bfed      	OUT  SPL,R30
00005e e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000060 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000061 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000062 940c 0064 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 13/01/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// TWI functions
                 ;#include <twi.h>
                 ;
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0026 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0027 // Declare your local variables here
                 ; 0000 0028 
                 ; 0000 0029 // Input/Output Ports initialization
                 ; 0000 002A // Port A initialization
                 ; 0000 002B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 002C DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000064 e0e0      	LDI  R30,LOW(0)
000065 bbea      	OUT  0x1A,R30
                 ; 0000 002D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 002E PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000066 bbeb      	OUT  0x1B,R30
                 ; 0000 002F 
                 ; 0000 0030 // Port B initialization
                 ; 0000 0031 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0032 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000067 bbe7      	OUT  0x17,R30
                 ; 0000 0033 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0034 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000068 bbe8      	OUT  0x18,R30
                 ; 0000 0035 
                 ; 0000 0036 // Port C initialization
                 ; 0000 0037 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0038 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000069 bbe4      	OUT  0x14,R30
                 ; 0000 0039 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003A PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00006a bbe5      	OUT  0x15,R30
                 ; 0000 003B 
                 ; 0000 003C // Port D initialization
                 ; 0000 003D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003E DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00006b bbe1      	OUT  0x11,R30
                 ; 0000 003F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0040 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00006c bbe2      	OUT  0x12,R30
                 ; 0000 0041 
                 ; 0000 0042 // Timer/Counter 0 initialization
                 ; 0000 0043 // Clock source: System Clock
                 ; 0000 0044 // Clock value: Timer 0 Stopped
                 ; 0000 0045 // Mode: Normal top=0xFF
                 ; 0000 0046 // OC0 output: Disconnected
                 ; 0000 0047 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00006d bfe3      	OUT  0x33,R30
                 ; 0000 0048 TCNT0=0x00;
00006e bfe2      	OUT  0x32,R30
                 ; 0000 0049 OCR0=0x00;
00006f bfec      	OUT  0x3C,R30
                 ; 0000 004A 
                 ; 0000 004B // Timer/Counter 1 initialization
                 ; 0000 004C // Clock source: System Clock
                 ; 0000 004D // Clock value: Timer1 Stopped
                 ; 0000 004E // Mode: Normal top=0xFFFF
                 ; 0000 004F // OC1A output: Disconnected
                 ; 0000 0050 // OC1B output: Disconnected
                 ; 0000 0051 // Noise Canceler: Off
                 ; 0000 0052 // Input Capture on Falling Edge
                 ; 0000 0053 // Timer1 Overflow Interrupt: Off
                 ; 0000 0054 // Input Capture Interrupt: Off
                 ; 0000 0055 // Compare A Match Interrupt: Off
                 ; 0000 0056 // Compare B Match Interrupt: Off
                 ; 0000 0057 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000070 bdef      	OUT  0x2F,R30
                 ; 0000 0058 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000071 bdee      	OUT  0x2E,R30
                 ; 0000 0059 TCNT1H=0x00;
000072 bded      	OUT  0x2D,R30
                 ; 0000 005A TCNT1L=0x00;
000073 bdec      	OUT  0x2C,R30
                 ; 0000 005B ICR1H=0x00;
000074 bde7      	OUT  0x27,R30
                 ; 0000 005C ICR1L=0x00;
000075 bde6      	OUT  0x26,R30
                 ; 0000 005D OCR1AH=0x00;
000076 bdeb      	OUT  0x2B,R30
                 ; 0000 005E OCR1AL=0x00;
000077 bdea      	OUT  0x2A,R30
                 ; 0000 005F OCR1BH=0x00;
000078 bde9      	OUT  0x29,R30
                 ; 0000 0060 OCR1BL=0x00;
000079 bde8      	OUT  0x28,R30
                 ; 0000 0061 
                 ; 0000 0062 // Timer/Counter 2 initialization
                 ; 0000 0063 // Clock source: System Clock
                 ; 0000 0064 // Clock value: Timer2 Stopped
                 ; 0000 0065 // Mode: Normal top=0xFF
                 ; 0000 0066 // OC2 output: Disconnected
                 ; 0000 0067 ASSR=0<<AS2;
00007a bde2      	OUT  0x22,R30
                 ; 0000 0068 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00007b bde5      	OUT  0x25,R30
                 ; 0000 0069 TCNT2=0x00;
00007c bde4      	OUT  0x24,R30
                 ; 0000 006A OCR2=0x00;
00007d bde3      	OUT  0x23,R30
                 ; 0000 006B 
                 ; 0000 006C // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 006D TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00007e bfe9      	OUT  0x39,R30
                 ; 0000 006E 
                 ; 0000 006F // External Interrupt(s) initialization
                 ; 0000 0070 // INT0: Off
                 ; 0000 0071 // INT1: Off
                 ; 0000 0072 // INT2: Off
                 ; 0000 0073 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00007f bfe5      	OUT  0x35,R30
                 ; 0000 0074 MCUCSR=(0<<ISC2);
000080 bfe4      	OUT  0x34,R30
                 ; 0000 0075 
                 ; 0000 0076 // USART initialization
                 ; 0000 0077 // USART disabled
                 ; 0000 0078 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000081 b9ea      	OUT  0xA,R30
                 ; 0000 0079 
                 ; 0000 007A // Analog Comparator initialization
                 ; 0000 007B // Analog Comparator: Off
                 ; 0000 007C // The Analog Comparator's positive input is
                 ; 0000 007D // connected to the AIN0 pin
                 ; 0000 007E // The Analog Comparator's negative input is
                 ; 0000 007F // connected to the AIN1 pin
                 ; 0000 0080 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000082 e8e0      	LDI  R30,LOW(128)
000083 b9e8      	OUT  0x8,R30
                 ; 0000 0081 SFIOR=(0<<ACME);
000084 e0e0      	LDI  R30,LOW(0)
000085 bfe0      	OUT  0x30,R30
                 ; 0000 0082 
                 ; 0000 0083 // ADC initialization
                 ; 0000 0084 // ADC disabled
                 ; 0000 0085 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000086 b9e6      	OUT  0x6,R30
                 ; 0000 0086 
                 ; 0000 0087 // SPI initialization
                 ; 0000 0088 // SPI disabled
                 ; 0000 0089 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000087 b9ed      	OUT  0xD,R30
                 ; 0000 008A 
                 ; 0000 008B // TWI initialization
                 ; 0000 008C // Mode: TWI Master
                 ; 0000 008D // Bit Rate: 100 kHz
                 ; 0000 008E twi_master_init(100);
000088 e6a4      	LDI  R26,LOW(100)
000089 e0b0      	LDI  R27,0
00008a 940e 00fa 	CALL _twi_master_init
                 ; 0000 008F 
                 ; 0000 0090 // Alphanumeric LCD initialization
                 ; 0000 0091 // Connections are specified in the
                 ; 0000 0092 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0093 // RS - PORTA Bit 0
                 ; 0000 0094 // RD - PORTA Bit 1
                 ; 0000 0095 // EN - PORTC Bit 2
                 ; 0000 0096 // D4 - PORTC Bit 4
                 ; 0000 0097 // D5 - PORTC Bit 5
                 ; 0000 0098 // D6 - PORTC Bit 6
                 ; 0000 0099 // D7 - PORTC Bit 7
                 ; 0000 009A // Characters/line: 16
                 ; 0000 009B lcd_init(16);
00008c e1a0      	LDI  R26,LOW(16)
00008d d03e      	RCALL _lcd_init
                 ; 0000 009C 
                 ; 0000 009D // Global enable interrupts
                 ; 0000 009E #asm("sei")
00008e 9478      	sei
                 ; 0000 009F 
                 ; 0000 00A0 while (1)
                 _0x3:
                 ; 0000 00A1       {
                 ; 0000 00A2       // Place your code here
                 ; 0000 00A3       twi_master_trans(0x51,(unsigned char *) 123,1,(unsigned char *) 0,1);
00008f e5e1      	LDI  R30,LOW(81)
000090 93ea      	ST   -Y,R30
000091 e7eb      	LDI  R30,LOW(123)
000092 e0f0      	LDI  R31,HIGH(123)
000093 93fa      	ST   -Y,R31
000094 93ea      	ST   -Y,R30
000095 e0e1      	LDI  R30,LOW(1)
000096 93ea      	ST   -Y,R30
000097 e0e0      	LDI  R30,LOW(0)
000098 e0f0      	LDI  R31,HIGH(0)
000099 93fa      	ST   -Y,R31
00009a 93ea      	ST   -Y,R30
00009b e0a1      	LDI  R26,LOW(1)
00009c 940e 0123 	CALL _twi_master_trans
                 ; 0000 00A4 
                 ; 0000 00A5       }
00009e cff0      	RJMP _0x3
                 ; 0000 00A6 }
                 _0x6:
00009f cfff      	RJMP _0x6
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000a0 93aa      	ST   -Y,R26
0000a1 b3e5      	IN   R30,0x15
0000a2 70ef      	ANDI R30,LOW(0xF)
0000a3 2fae      	MOV  R26,R30
0000a4 81e8      	LD   R30,Y
0000a5 7fe0      	ANDI R30,LOW(0xF0)
0000a6 2bea      	OR   R30,R26
0000a7 bbe5      	OUT  0x15,R30
                +
0000a8 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000a9 958a     +DEC R24
0000aa f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000ab 9aaa      	SBI  0x15,2
                +
0000ac e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000ad 958a     +DEC R24
0000ae f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000af 98aa      	CBI  0x15,2
                +
0000b0 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000b1 958a     +DEC R24
0000b2 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000b3 c044      	RJMP _0x2060003
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000b4 93aa      	ST   -Y,R26
0000b5 81a8      	LD   R26,Y
0000b6 dfe9      	RCALL __lcd_write_nibble_G100
0000b7 81e8          ld    r30,y
0000b8 95e2          swap  r30
0000b9 83e8          st    y,r30
0000ba 81a8      	LD   R26,Y
0000bb dfe4      	RCALL __lcd_write_nibble_G100
                +
0000bc e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000bd 958a     +DEC R24
0000be f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000bf c038      	RJMP _0x2060003
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000c0 e0a2      	LDI  R26,LOW(2)
0000c1 940e 02f3 	CALL SUBOPT_0x0
0000c3 e0ac      	LDI  R26,LOW(12)
0000c4 dfef      	RCALL __lcd_write_data
0000c5 e0a1      	LDI  R26,LOW(1)
0000c6 940e 02f3 	CALL SUBOPT_0x0
0000c8 e0e0      	LDI  R30,LOW(0)
0000c9 2e4e      	MOV  R4,R30
0000ca 2e5e      	MOV  R5,R30
0000cb 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0000cc 93aa      	ST   -Y,R26
0000cd b3e4      	IN   R30,0x14
0000ce 6fe0      	ORI  R30,LOW(0xF0)
0000cf bbe4      	OUT  0x14,R30
0000d0 9aa2      	SBI  0x14,2
0000d1 9ad0      	SBI  0x1A,0
0000d2 9ad1      	SBI  0x1A,1
0000d3 98aa      	CBI  0x15,2
0000d4 98d8      	CBI  0x1B,0
0000d5 98d9      	CBI  0x1B,1
0000d6 8078      	LDD  R7,Y+0
0000d7 81e8      	LD   R30,Y
0000d8 58e0      	SUBI R30,-LOW(128)
                +
0000d9 93e0 0165+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0000db 81e8      	LD   R30,Y
0000dc 54e0      	SUBI R30,-LOW(192)
                +
0000dd 93e0 0166+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0000df e1a4      	LDI  R26,LOW(20)
0000e0 e0b0      	LDI  R27,0
0000e1 940e 0301 	CALL _delay_ms
0000e3 940e 02f9 	CALL SUBOPT_0x1
0000e5 940e 02f9 	CALL SUBOPT_0x1
0000e7 940e 02f9 	CALL SUBOPT_0x1
0000e9 e2a0      	LDI  R26,LOW(32)
0000ea dfb5      	RCALL __lcd_write_nibble_G100
                +
0000eb ec88     +LDI R24 , LOW ( 200 )
0000ec e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000ed 9701     +SBIW R24 , 1
0000ee f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0000ef e2a8      	LDI  R26,LOW(40)
0000f0 dfc3      	RCALL __lcd_write_data
0000f1 e0a4      	LDI  R26,LOW(4)
0000f2 dfc1      	RCALL __lcd_write_data
0000f3 e8a5      	LDI  R26,LOW(133)
0000f4 dfbf      	RCALL __lcd_write_data
0000f5 e0a6      	LDI  R26,LOW(6)
0000f6 dfbd      	RCALL __lcd_write_data
0000f7 dfc8      	RCALL _lcd_clear
                 _0x2060003:
0000f8 9621      	ADIW R28,1
0000f9 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 _twi_master_init:
                 ; .FSTART _twi_master_init
0000fa 93ba      	ST   -Y,R27
0000fb 93aa      	ST   -Y,R26
0000fc 931a      	ST   -Y,R17
0000fd 9468      	SET
0000fe f821      	BLD  R2,1
0000ff e0e7      	LDI  R30,LOW(7)
000100 93e0 0162 	STS  _twi_result,R30
000102 e0e0      	LDI  R30,LOW(0)
000103 93e0 016f 	STS  _twi_slave_rx_handler_G101,R30
000105 93e0 0170 	STS  _twi_slave_rx_handler_G101+1,R30
000107 93e0 0171 	STS  _twi_slave_tx_handler_G101,R30
000109 93e0 0172 	STS  _twi_slave_tx_handler_G101+1,R30
00010b 9aa9      	SBI  0x15,1
00010c 9aa8      	SBI  0x15,0
00010d bfe6      	OUT  0x36,R30
00010e b1e1      	IN   R30,0x1
00010f 7fec      	ANDI R30,LOW(0xFC)
000110 b9e1      	OUT  0x1,R30
000111 81e9      	LDD  R30,Y+1
000112 81fa      	LDD  R31,Y+1+1
000113 eaa0      	LDI  R26,LOW(4000)
000114 e0bf      	LDI  R27,HIGH(4000)
000115 940e 0310 	CALL __DIVW21U
000117 2f1e      	MOV  R17,R30
000118 3018      	CPI  R17,8
000119 f008      	BRLO _0x2020004
00011a 5018      	SUBI R17,LOW(8)
                 _0x2020004:
00011b b910      	OUT  0x0,R17
00011c b7e6      	IN   R30,0x36
00011d 78e0      	ANDI R30,LOW(0x80)
00011e 64e5      	ORI  R30,LOW(0x45)
00011f bfe6      	OUT  0x36,R30
000120 8118      	LDD  R17,Y+0
000121 9623      	ADIW R28,3
000122 9508      	RET
                 ; .FEND
                 _twi_master_trans:
                 ; .FSTART _twi_master_trans
000123 93aa      	ST   -Y,R26
000124 9724      	SBIW R28,4
000125 fe21      	SBRS R2,1
000126 c064      	RJMP _0x2020005
000127 85ea      	LDD  R30,Y+10
000128 0fee      	LSL  R30
000129 93e0 0167 	STS  _slave_address_G101,R30
00012b 85e8      	LDD  R30,Y+8
00012c 85f9      	LDD  R31,Y+8+1
00012d 93e0 0168 	STS  _twi_tx_buffer_G101,R30
00012f 93f0 0169 	STS  _twi_tx_buffer_G101+1,R31
000131 e0e0      	LDI  R30,LOW(0)
000132 93e0 0160 	STS  _twi_tx_index,R30
000134 81ef      	LDD  R30,Y+7
000135 93e0 016a 	STS  _bytes_to_tx_G101,R30
000137 81ed      	LDD  R30,Y+5
000138 81fe      	LDD  R31,Y+5+1
000139 93e0 016b 	STS  _twi_rx_buffer_G101,R30
00013b 93f0 016c 	STS  _twi_rx_buffer_G101+1,R31
00013d e0e0      	LDI  R30,LOW(0)
00013e 93e0 0161 	STS  _twi_rx_index,R30
000140 81ec      	LDD  R30,Y+4
000141 93e0 016d 	STS  _bytes_to_rx_G101,R30
000143 e0e6      	LDI  R30,LOW(6)
000144 93e0 0162 	STS  _twi_result,R30
000146 9478      	sei
000147 81ef      	LDD  R30,Y+7
000148 30e0      	CPI  R30,0
000149 f081      	BREQ _0x2020006
00014a 85e8      	LDD  R30,Y+8
00014b 85f9      	LDD  R31,Y+8+1
00014c 9730      	SBIW R30,0
00014d f409      	BRNE _0x2020007
00014e c03c      	RJMP _0x2060002
                 _0x2020007:
00014f 81ec      	LDD  R30,Y+4
000150 30e0      	CPI  R30,0
000151 f021      	BREQ _0x2020009
000152 81ad      	LDD  R26,Y+5
000153 81be      	LDD  R27,Y+5+1
000154 9710      	SBIW R26,0
000155 f009      	BREQ _0x202000A
                 _0x2020009:
000156 c001      	RJMP _0x2020008
                 _0x202000A:
000157 c033      	RJMP _0x2060002
                 _0x2020008:
000158 9468      	SET
000159 c00d      	RJMP _0x2020065
                 _0x2020006:
00015a 81ec      	LDD  R30,Y+4
00015b 30e0      	CPI  R30,0
00015c f141      	BREQ _0x202000C
00015d 81ed      	LDD  R30,Y+5
00015e 81fe      	LDD  R31,Y+5+1
00015f 9730      	SBIW R30,0
000160 f151      	BREQ _0x2060002
000161 91e0 0167 	LDS  R30,_slave_address_G101
000163 60e1      	ORI  R30,1
000164 93e0 0167 	STS  _slave_address_G101,R30
000166 94e8      	CLT
                 _0x2020065:
000167 f820      	BLD  R2,0
000168 94e8      	CLT
000169 f821      	BLD  R2,1
00016a b7e6      	IN   R30,0x36
00016b 70ef      	ANDI R30,LOW(0xF)
00016c 6ae0      	ORI  R30,LOW(0xA0)
00016d bfe6      	OUT  0x36,R30
                +
00016e e2e0     +LDI R30 , LOW ( 0x7A120 )
00016f eaf1     +LDI R31 , HIGH ( 0x7A120 )
000170 e067     +LDI R22 , BYTE3 ( 0x7A120 )
000171 e070     +LDI R23 , BYTE4 ( 0x7A120 )
                 	__GETD1N 0x7A120
000172 940e 0328 	CALL __PUTD1S0
                 _0x202000E:
000174 fc21      	SBRC R2,1
000175 c00f      	RJMP _0x2020010
000176 940e 0323 	CALL __GETD1S0
000178 9731      	SBIW R30,1
000179 4060      	SBCI R22,0
00017a 4070      	SBCI R23,0
00017b 940e 0328 	CALL __PUTD1S0
00017d f431      	BRNE _0x2020011
00017e e0e5      	LDI  R30,LOW(5)
00017f 93e0 0162 	STS  _twi_result,R30
000181 9468      	SET
000182 f821      	BLD  R2,1
000183 c007      	RJMP _0x2060002
                 _0x2020011:
000184 cfef      	RJMP _0x202000E
                 _0x2020010:
                 _0x202000C:
000185 91a0 0162 	LDS  R26,_twi_result
000187 e0e0      	LDI  R30,LOW(0)
000188 940e 030b 	CALL __EQB12
00018a c001      	RJMP _0x2060001
                 _0x2020005:
                 _0x2060002:
00018b e0e0      	LDI  R30,LOW(0)
                 _0x2060001:
00018c 962b      	ADIW R28,11
00018d 9508      	RET
                 ; .FEND
                 _twi_int_handler:
                 ; .FSTART _twi_int_handler
00018e 920a      	ST   -Y,R0
00018f 921a      	ST   -Y,R1
000190 92fa      	ST   -Y,R15
000191 936a      	ST   -Y,R22
000192 937a      	ST   -Y,R23
000193 938a      	ST   -Y,R24
000194 939a      	ST   -Y,R25
000195 93aa      	ST   -Y,R26
000196 93ba      	ST   -Y,R27
000197 93ea      	ST   -Y,R30
000198 93fa      	ST   -Y,R31
000199 b7ef      	IN   R30,SREG
00019a 93ea      	ST   -Y,R30
00019b 940e 032d 	CALL __SAVELOCR6
00019d 9110 0161 	LDS  R17,_twi_rx_index
00019f 9100 0160 	LDS  R16,_twi_tx_index
0001a1 9130 016a 	LDS  R19,_bytes_to_tx_G101
0001a3 9120 0162 	LDS  R18,_twi_result
0001a5 2fe1      	MOV  R30,R17
0001a6 91a0 016b 	LDS  R26,_twi_rx_buffer_G101
0001a8 91b0 016c 	LDS  R27,_twi_rx_buffer_G101+1
0001aa e0f0      	LDI  R31,0
0001ab 0fea      	ADD  R30,R26
0001ac 1ffb      	ADC  R31,R27
0001ad 01af      	MOVW R20,R30
0001ae b1e1      	IN   R30,0x1
0001af 7fe8      	ANDI R30,LOW(0xF8)
0001b0 30e8      	CPI  R30,LOW(0x8)
0001b1 f411      	BRNE _0x2020017
0001b2 e020      	LDI  R18,LOW(0)
0001b3 c002      	RJMP _0x2020018
                 _0x2020017:
0001b4 31e0      	CPI  R30,LOW(0x10)
0001b5 f419      	BRNE _0x2020019
                 _0x2020018:
0001b6 91e0 0167 	LDS  R30,_slave_address_G101
0001b8 c010      	RJMP _0x2020067
                 _0x2020019:
0001b9 31e8      	CPI  R30,LOW(0x18)
0001ba f011      	BREQ _0x202001D
0001bb 32e8      	CPI  R30,LOW(0x28)
0001bc f521      	BRNE _0x202001E
                 _0x202001D:
0001bd 1703      	CP   R16,R19
0001be f480      	BRSH _0x202001F
0001bf 2fe0      	MOV  R30,R16
0001c0 5f0f      	SUBI R16,-1
0001c1 91a0 0168 	LDS  R26,_twi_tx_buffer_G101
0001c3 91b0 0169 	LDS  R27,_twi_tx_buffer_G101+1
0001c5 e0f0      	LDI  R31,0
0001c6 0fae      	ADD  R26,R30
0001c7 1fbf      	ADC  R27,R31
0001c8 91ec      	LD   R30,X
                 _0x2020067:
0001c9 b9e3      	OUT  0x3,R30
0001ca b7e6      	IN   R30,0x36
0001cb 70ef      	ANDI R30,LOW(0xF)
0001cc 68e0      	ORI  R30,0x80
0001cd bfe6      	OUT  0x36,R30
0001ce c011      	RJMP _0x2020020
                 _0x202001F:
0001cf 91e0 016d 	LDS  R30,_bytes_to_rx_G101
0001d1 171e      	CP   R17,R30
0001d2 f460      	BRSH _0x2020021
0001d3 91e0 0167 	LDS  R30,_slave_address_G101
0001d5 60e1      	ORI  R30,1
0001d6 93e0 0167 	STS  _slave_address_G101,R30
0001d8 94e8      	CLT
0001d9 f820      	BLD  R2,0
0001da b7e6      	IN   R30,0x36
0001db 70ef      	ANDI R30,LOW(0xF)
0001dc 6ae0      	ORI  R30,LOW(0xA0)
0001dd bfe6      	OUT  0x36,R30
0001de c0fb      	RJMP _0x2020016
                 _0x2020021:
0001df c033      	RJMP _0x2020022
                 _0x2020020:
0001e0 c0f9      	RJMP _0x2020016
                 _0x202001E:
0001e1 35e0      	CPI  R30,LOW(0x50)
0001e2 f429      	BRNE _0x2020023
0001e3 b1e3      	IN   R30,0x3
0001e4 01da      	MOVW R26,R20
0001e5 93ec      	ST   X,R30
0001e6 5f1f      	SUBI R17,-LOW(1)
0001e7 c002      	RJMP _0x2020024
                 _0x2020023:
0001e8 34e0      	CPI  R30,LOW(0x40)
0001e9 f471      	BRNE _0x2020025
                 _0x2020024:
0001ea 91e0 016d 	LDS  R30,_bytes_to_rx_G101
0001ec 50e1      	SUBI R30,LOW(1)
0001ed 171e      	CP   R17,R30
0001ee f020      	BRLO _0x2020026
0001ef b7e6      	IN   R30,0x36
0001f0 70ef      	ANDI R30,LOW(0xF)
0001f1 68e0      	ORI  R30,0x80
0001f2 c003      	RJMP _0x2020068
                 _0x2020026:
0001f3 b7e6      	IN   R30,0x36
0001f4 70ef      	ANDI R30,LOW(0xF)
0001f5 6ce0      	ORI  R30,LOW(0xC0)
                 _0x2020068:
0001f6 bfe6      	OUT  0x36,R30
0001f7 c0e2      	RJMP _0x2020016
                 _0x2020025:
0001f8 35e8      	CPI  R30,LOW(0x58)
0001f9 f429      	BRNE _0x2020028
0001fa b1e3      	IN   R30,0x3
0001fb 01da      	MOVW R26,R20
0001fc 93ec      	ST   X,R30
0001fd 5f1f      	SUBI R17,-LOW(1)
0001fe c002      	RJMP _0x2020029
                 _0x2020028:
0001ff 32e0      	CPI  R30,LOW(0x20)
000200 f409      	BRNE _0x202002A
                 _0x2020029:
000201 c002      	RJMP _0x202002B
                 _0x202002A:
000202 33e0      	CPI  R30,LOW(0x30)
000203 f409      	BRNE _0x202002C
                 _0x202002B:
000204 c002      	RJMP _0x202002D
                 _0x202002C:
000205 34e8      	CPI  R30,LOW(0x48)
000206 f469      	BRNE _0x202002E
                 _0x202002D:
000207 3020      	CPI  R18,0
000208 f451      	BRNE _0x202002F
000209 fe20      	SBRS R2,0
00020a c003      	RJMP _0x2020030
00020b 1703      	CP   R16,R19
00020c f028      	BRLO _0x2020032
00020d c005      	RJMP _0x2020033
                 _0x2020030:
00020e 91e0 016d 	LDS  R30,_bytes_to_rx_G101
000210 171e      	CP   R17,R30
000211 f408      	BRSH _0x2020034
                 _0x2020032:
000212 e024      	LDI  R18,LOW(4)
                 _0x2020034:
                 _0x2020033:
                 _0x202002F:
                 _0x2020022:
000213 c0c0      	RJMP _0x2020069
                 _0x202002E:
000214 33e8      	CPI  R30,LOW(0x38)
000215 f429      	BRNE _0x2020037
000216 e022      	LDI  R18,LOW(2)
000217 b7e6      	IN   R30,0x36
000218 70ef      	ANDI R30,LOW(0xF)
000219 68e0      	ORI  R30,0x80
00021a c0bc      	RJMP _0x202006A
                 _0x2020037:
00021b 36e8      	CPI  R30,LOW(0x68)
00021c f011      	BREQ _0x202003A
00021d 37e8      	CPI  R30,LOW(0x78)
00021e f411      	BRNE _0x202003B
                 _0x202003A:
00021f e022      	LDI  R18,LOW(2)
000220 c005      	RJMP _0x202003C
                 _0x202003B:
000221 36e0      	CPI  R30,LOW(0x60)
000222 f011      	BREQ _0x202003F
000223 37e0      	CPI  R30,LOW(0x70)
000224 f491      	BRNE _0x2020040
                 _0x202003F:
000225 e020      	LDI  R18,LOW(0)
                 _0x202003C:
000226 e010      	LDI  R17,LOW(0)
000227 94e8      	CLT
000228 f820      	BLD  R2,0
000229 91e0 016e 	LDS  R30,_twi_rx_buffer_size_G101
00022b 30e0      	CPI  R30,0
00022c f429      	BRNE _0x2020041
00022d e021      	LDI  R18,LOW(1)
00022e b7e6      	IN   R30,0x36
00022f 70ef      	ANDI R30,LOW(0xF)
000230 68e0      	ORI  R30,0x80
000231 c003      	RJMP _0x202006B
                 _0x2020041:
000232 b7e6      	IN   R30,0x36
000233 70ef      	ANDI R30,LOW(0xF)
000234 6ce0      	ORI  R30,LOW(0xC0)
                 _0x202006B:
000235 bfe6      	OUT  0x36,R30
000236 c0a3      	RJMP _0x2020016
                 _0x2020040:
000237 38e0      	CPI  R30,LOW(0x80)
000238 f011      	BREQ _0x2020044
000239 39e0      	CPI  R30,LOW(0x90)
00023a f529      	BRNE _0x2020045
                 _0x2020044:
00023b fe20      	SBRS R2,0
00023c c002      	RJMP _0x2020046
00023d e021      	LDI  R18,LOW(1)
00023e c095      	RJMP _0x2020047
                 _0x2020046:
00023f b1e3      	IN   R30,0x3
000240 01da      	MOVW R26,R20
000241 93ec      	ST   X,R30
000242 5f1f      	SUBI R17,-LOW(1)
000243 91e0 016e 	LDS  R30,_twi_rx_buffer_size_G101
000245 171e      	CP   R17,R30
000246 f4b0      	BRSH _0x2020048
000247 91e0 016f 	LDS  R30,_twi_slave_rx_handler_G101
000249 91f0 0170 	LDS  R31,_twi_slave_rx_handler_G101+1
00024b 9730      	SBIW R30,0
00024c f411      	BRNE _0x2020049
00024d e026      	LDI  R18,LOW(6)
00024e c085      	RJMP _0x2020047
                 _0x2020049:
00024f e0a0      	LDI  R26,LOW(0)
                +
000250 91e0 016f+LDS R30 , _twi_slave_rx_handler_G101 + ( 0 )
000252 91f0 0170+LDS R31 , _twi_slave_rx_handler_G101 + ( 0 ) + 1
000254 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G101,0
000255 30e0      	CPI  R30,0
000256 f029      	BREQ _0x202004A
000257 b7e6      	IN   R30,0x36
000258 70ef      	ANDI R30,LOW(0xF)
000259 6ce0      	ORI  R30,LOW(0xC0)
00025a bfe6      	OUT  0x36,R30
00025b c07e      	RJMP _0x2020016
                 _0x202004A:
00025c c002      	RJMP _0x202004B
                 _0x2020048:
00025d 9468      	SET
00025e f820      	BLD  R2,0
                 _0x202004B:
00025f c002      	RJMP _0x202004C
                 _0x2020045:
000260 38e8      	CPI  R30,LOW(0x88)
000261 f409      	BRNE _0x202004D
                 _0x202004C:
000262 c002      	RJMP _0x202004E
                 _0x202004D:
000263 39e8      	CPI  R30,LOW(0x98)
000264 f429      	BRNE _0x202004F
                 _0x202004E:
000265 b7e6      	IN   R30,0x36
000266 70ef      	ANDI R30,LOW(0xF)
000267 68e0      	ORI  R30,0x80
000268 bfe6      	OUT  0x36,R30
000269 c070      	RJMP _0x2020016
                 _0x202004F:
00026a 3ae0      	CPI  R30,LOW(0xA0)
00026b f4a9      	BRNE _0x2020050
00026c b7e6      	IN   R30,0x36
00026d 70ef      	ANDI R30,LOW(0xF)
00026e 6ce0      	ORI  R30,LOW(0xC0)
00026f bfe6      	OUT  0x36,R30
000270 9468      	SET
000271 f821      	BLD  R2,1
000272 91e0 016f 	LDS  R30,_twi_slave_rx_handler_G101
000274 91f0 0170 	LDS  R31,_twi_slave_rx_handler_G101+1
000276 9730      	SBIW R30,0
000277 f039      	BREQ _0x2020051
000278 e0a1      	LDI  R26,LOW(1)
                +
000279 91e0 016f+LDS R30 , _twi_slave_rx_handler_G101 + ( 0 )
00027b 91f0 0170+LDS R31 , _twi_slave_rx_handler_G101 + ( 0 ) + 1
00027d 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G101,0
00027e c001      	RJMP _0x2020052
                 _0x2020051:
00027f e026      	LDI  R18,LOW(6)
                 _0x2020052:
000280 c059      	RJMP _0x2020016
                 _0x2020050:
000281 3be0      	CPI  R30,LOW(0xB0)
000282 f411      	BRNE _0x2020053
000283 e022      	LDI  R18,LOW(2)
000284 c002      	RJMP _0x2020054
                 _0x2020053:
000285 3ae8      	CPI  R30,LOW(0xA8)
000286 f4b9      	BRNE _0x2020055
                 _0x2020054:
000287 91e0 0171 	LDS  R30,_twi_slave_tx_handler_G101
000289 91f0 0172 	LDS  R31,_twi_slave_tx_handler_G101+1
00028b 9730      	SBIW R30,0
00028c f059      	BREQ _0x2020056
00028d e0a0      	LDI  R26,LOW(0)
                +
00028e 91e0 0171+LDS R30 , _twi_slave_tx_handler_G101 + ( 0 )
000290 91f0 0172+LDS R31 , _twi_slave_tx_handler_G101 + ( 0 ) + 1
000292 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G101,0
000293 2f3e      	MOV  R19,R30
000294 30e0      	CPI  R30,0
000295 f011      	BREQ _0x2020058
000296 e020      	LDI  R18,LOW(0)
000297 c002      	RJMP _0x2020059
                 _0x2020056:
                 _0x2020058:
000298 e026      	LDI  R18,LOW(6)
000299 c03a      	RJMP _0x2020047
                 _0x2020059:
00029a e000      	LDI  R16,LOW(0)
00029b 94e8      	CLT
00029c f820      	BLD  R2,0
00029d c002      	RJMP _0x202005A
                 _0x2020055:
00029e 3be8      	CPI  R30,LOW(0xB8)
00029f f4e1      	BRNE _0x202005B
                 _0x202005A:
0002a0 fe20      	SBRS R2,0
0002a1 c002      	RJMP _0x202005C
0002a2 e021      	LDI  R18,LOW(1)
0002a3 c030      	RJMP _0x2020047
                 _0x202005C:
0002a4 2fe0      	MOV  R30,R16
0002a5 5f0f      	SUBI R16,-1
0002a6 91a0 0168 	LDS  R26,_twi_tx_buffer_G101
0002a8 91b0 0169 	LDS  R27,_twi_tx_buffer_G101+1
0002aa e0f0      	LDI  R31,0
0002ab 0fae      	ADD  R26,R30
0002ac 1fbf      	ADC  R27,R31
0002ad 91ec      	LD   R30,X
0002ae b9e3      	OUT  0x3,R30
0002af 1703      	CP   R16,R19
0002b0 f420      	BRSH _0x202005D
0002b1 b7e6      	IN   R30,0x36
0002b2 70ef      	ANDI R30,LOW(0xF)
0002b3 6ce0      	ORI  R30,LOW(0xC0)
0002b4 c005      	RJMP _0x202006C
                 _0x202005D:
0002b5 9468      	SET
0002b6 f820      	BLD  R2,0
0002b7 b7e6      	IN   R30,0x36
0002b8 70ef      	ANDI R30,LOW(0xF)
0002b9 68e0      	ORI  R30,0x80
                 _0x202006C:
0002ba bfe6      	OUT  0x36,R30
0002bb c01e      	RJMP _0x2020016
                 _0x202005B:
0002bc 3ce0      	CPI  R30,LOW(0xC0)
0002bd f011      	BREQ _0x2020060
0002be 3ce8      	CPI  R30,LOW(0xC8)
0002bf f489      	BRNE _0x2020061
                 _0x2020060:
0002c0 b7e6      	IN   R30,0x36
0002c1 70ef      	ANDI R30,LOW(0xF)
0002c2 6ce0      	ORI  R30,LOW(0xC0)
0002c3 bfe6      	OUT  0x36,R30
0002c4 91e0 0171 	LDS  R30,_twi_slave_tx_handler_G101
0002c6 91f0 0172 	LDS  R31,_twi_slave_tx_handler_G101+1
0002c8 9730      	SBIW R30,0
0002c9 f031      	BREQ _0x2020062
0002ca e0a1      	LDI  R26,LOW(1)
                +
0002cb 91e0 0171+LDS R30 , _twi_slave_tx_handler_G101 + ( 0 )
0002cd 91f0 0172+LDS R31 , _twi_slave_tx_handler_G101 + ( 0 ) + 1
0002cf 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G101,0
                 _0x2020062:
0002d0 c007      	RJMP _0x2020035
                 _0x2020061:
0002d1 30e0      	CPI  R30,0
0002d2 f439      	BRNE _0x2020016
0002d3 e023      	LDI  R18,LOW(3)
                 _0x2020047:
                 _0x2020069:
0002d4 b7e6      	IN   R30,0x36
0002d5 70ef      	ANDI R30,LOW(0xF)
0002d6 6de0      	ORI  R30,LOW(0xD0)
                 _0x202006A:
0002d7 bfe6      	OUT  0x36,R30
                 _0x2020035:
0002d8 9468      	SET
0002d9 f821      	BLD  R2,1
                 _0x2020016:
0002da 9310 0161 	STS  _twi_rx_index,R17
0002dc 9300 0160 	STS  _twi_tx_index,R16
0002de 9320 0162 	STS  _twi_result,R18
0002e0 9330 016a 	STS  _bytes_to_tx_G101,R19
0002e2 940e 0334 	CALL __LOADLOCR6
0002e4 9626      	ADIW R28,6
0002e5 91e9      	LD   R30,Y+
0002e6 bfef      	OUT  SREG,R30
0002e7 91f9      	LD   R31,Y+
0002e8 91e9      	LD   R30,Y+
0002e9 91b9      	LD   R27,Y+
0002ea 91a9      	LD   R26,Y+
0002eb 9199      	LD   R25,Y+
0002ec 9189      	LD   R24,Y+
0002ed 9179      	LD   R23,Y+
0002ee 9169      	LD   R22,Y+
0002ef 90f9      	LD   R15,Y+
0002f0 9019      	LD   R1,Y+
0002f1 9009      	LD   R0,Y+
0002f2 9518      	RETI
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 _twi_tx_index:
000160           	.BYTE 0x1
                 _twi_rx_index:
000161           	.BYTE 0x1
                 _twi_result:
000162           	.BYTE 0x1
                 __base_y_G100:
000163           	.BYTE 0x4
                 _slave_address_G101:
000167           	.BYTE 0x1
                 _twi_tx_buffer_G101:
000168           	.BYTE 0x2
                 _bytes_to_tx_G101:
00016a           	.BYTE 0x1
                 _twi_rx_buffer_G101:
00016b           	.BYTE 0x2
                 _bytes_to_rx_G101:
00016d           	.BYTE 0x1
                 _twi_rx_buffer_size_G101:
00016e           	.BYTE 0x1
                 _twi_slave_rx_handler_G101:
00016f           	.BYTE 0x2
                 _twi_slave_tx_handler_G101:
000171           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0002f3 940e 00b4 	CALL __lcd_write_data
0002f5 e0a3      	LDI  R26,LOW(3)
0002f6 e0b0      	LDI  R27,0
0002f7 940c 0301 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
0002f9 e3a0      	LDI  R26,LOW(48)
0002fa 940e 00a0 	CALL __lcd_write_nibble_G100
                +
0002fc ec88     +LDI R24 , LOW ( 200 )
0002fd e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0002fe 9701     +SBIW R24 , 1
0002ff f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000300 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000301 9610      	adiw r26,0
000302 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000303 ed80     +LDI R24 , LOW ( 0x7D0 )
000304 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000305 9701     +SBIW R24 , 1
000306 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000307 95a8      	wdr
000308 9711      	sbiw r26,1
000309 f7c9      	brne __delay_ms0
                 __delay_ms1:
00030a 9508      	ret
                 
                 __EQB12:
00030b 17ea      	CP   R30,R26
00030c e0e1      	LDI  R30,1
00030d f009      	BREQ __EQB12T
00030e 27ee      	CLR  R30
                 __EQB12T:
00030f 9508      	RET
                 
                 __DIVW21U:
000310 2400      	CLR  R0
000311 2411      	CLR  R1
000312 e190      	LDI  R25,16
                 __DIVW21U1:
000313 0faa      	LSL  R26
000314 1fbb      	ROL  R27
000315 1c00      	ROL  R0
000316 1c11      	ROL  R1
000317 1a0e      	SUB  R0,R30
000318 0a1f      	SBC  R1,R31
000319 f418      	BRCC __DIVW21U2
00031a 0e0e      	ADD  R0,R30
00031b 1e1f      	ADC  R1,R31
00031c c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00031d 60a1      	SBR  R26,1
                 __DIVW21U3:
00031e 959a      	DEC  R25
00031f f799      	BRNE __DIVW21U1
000320 01fd      	MOVW R30,R26
000321 01d0      	MOVW R26,R0
000322 9508      	RET
                 
                 __GETD1S0:
000323 81e8      	LD   R30,Y
000324 81f9      	LDD  R31,Y+1
000325 816a      	LDD  R22,Y+2
000326 817b      	LDD  R23,Y+3
000327 9508      	RET
                 
                 __PUTD1S0:
000328 83e8      	ST   Y,R30
000329 83f9      	STD  Y+1,R31
00032a 836a      	STD  Y+2,R22
00032b 837b      	STD  Y+3,R23
00032c 9508      	RET
                 
                 __SAVELOCR6:
00032d 935a      	ST   -Y,R21
                 __SAVELOCR5:
00032e 934a      	ST   -Y,R20
                 __SAVELOCR4:
00032f 933a      	ST   -Y,R19
                 __SAVELOCR3:
000330 932a      	ST   -Y,R18
                 __SAVELOCR2:
000331 931a      	ST   -Y,R17
000332 930a      	ST   -Y,R16
000333 9508      	RET
                 
                 __LOADLOCR6:
000334 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000335 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000336 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000337 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000338 8119      	LDD  R17,Y+1
000339 8108      	LD   R16,Y
00033a 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  11 r1 :   7 r2 :  16 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  12 r17:  19 r18:  19 r19:   8 r20:   6 r21:   2 r22:   8 r23:   6 
r24:  23 r25:   9 r26:  52 r27:  17 r28:   6 r29:   1 r30: 278 r31:  35 
x  :   8 y  :  84 z  :   7 
Registers used: 26 out of 35 (74.3%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   4 add   :   4 
adiw  :   5 and   :   0 andi  :  20 asr   :   0 bclr  :   0 bld   :  11 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  18 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 
brlt  :   0 brmi  :   0 brne  :  38 brpl  :   0 brsh  :   5 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  17 
cbi   :   4 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   5 cls   :   0 clt   :   5 clv   :   0 clz   :   0 com   :   0 
cp    :   8 cpc   :   0 cpi   :  34 cpse  :   0 dec   :   6 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   4 ijmp  :   0 
in    :  24 inc   :   0 jmp   :  23 ld    :  22 ldd   :  28 ldi   :  88 
lds   :  35 lpm   :   7 lsl   :   2 lsr   :   0 mov   :   8 movw  :   9 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   1 
ori   :  19 out   :  59 pop   :   0 push  :   0 rcall :  10 ret   :  12 
reti  :   1 rjmp  :  53 rol   :   3 ror   :   0 sbc   :   1 sbci  :   2 
sbi   :   6 sbic  :   0 sbis  :   0 sbiw  :  16 sbr   :   1 sbrc  :   1 
sbrs  :   4 sec   :   0 seh   :   0 sei   :   2 sen   :   0 ser   :   0 
ses   :   0 set   :   7 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  39 std   :   3 sts   :  24 sub   :   1 subi  :   9 swap  :   1 
tst   :   0 wdr   :   1 
Instructions used: 53 out of 116 (45.7%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000676   1628     26   1654   16384  10.1%
[.dseg] 0x000060 0x000173      0     19     19    1024   1.9%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
